
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00019794  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000db4  40000000  00019794  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000048c0  40000db4  40000db4  00028db4  2**2
                  ALLOC
  3 .stack        00001980  40005700  40005700  00028dc0  2**4
                  CONTENTS
  4 .comment      000007ce  00000000  00000000  0002a740  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000004f0  00000000  00000000  0002af10  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00001f47  00000000  00000000  0002b400  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000a09c  00000000  00000000  0002d347  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001a34  00000000  00000000  000373e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002a53  00000000  00000000  00038e17  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000013e8  00000000  00000000  0003b86c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001c42  00000000  00000000  0003cc54  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002abb  00000000  00000000  0003e896  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000358  00000000  00000000  00041351  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__Vectors>:
// Exception Vectors
// Mapped to Address 0.
// Absolute addressing mode must be used.

__Vectors:        LDR     PC,Reset_Addr         
       0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <Reset_Addr>
                LDR     PC,Undef_Addr
       4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <Undef_Addr>
                LDR     PC,SWI_Addr
       8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <SWI_Addr>
                LDR     PC,PAbt_Addr
       c:	e59ff018 	ldr	pc, [pc, #24]	; 2c <PAbt_Addr>
                LDR     PC,DAbt_Addr
      10:	e59ff018 	ldr	pc, [pc, #24]	; 30 <DAbt_Addr>
                NOP                            /* Reserved Vector */
      14:	e1a00000 	nop			(mov r0,r0)
//                LDR     PC,IRQ_Addr
//                LDR     PC,[PC, #-0x0FF0]      /* Vector from VicVectAddr */
                LDR     PC,IRQ_Wrapper_Addr
      18:	e59ff018 	ldr	pc, [pc, #24]	; 38 <IRQ_Wrapper_Addr>
                LDR     PC,FIQ_Addr
      1c:	e59ff018 	ldr	pc, [pc, #24]	; 3c <FIQ_Addr>

00000020 <Reset_Addr>:
      20:	00000168 	andeq	r0, r0, r8, ror #2

00000024 <Undef_Addr>:
      24:	00000040 	andeq	r0, r0, r0, asr #32

00000028 <SWI_Addr>:
      28:	00000098 	muleq	r0, r8, r0

0000002c <PAbt_Addr>:
      2c:	00000044 	andeq	r0, r0, r4, asr #32

00000030 <DAbt_Addr>:
      30:	00000048 	andeq	r0, r0, r8, asr #32
      34:	00000000 	andeq	r0, r0, r0

00000038 <IRQ_Wrapper_Addr>:
      38:	00000050 	andeq	r0, r0, r0, asr r0

0000003c <FIQ_Addr>:
      3c:	0000004c 	andeq	r0, r0, ip, asr #32

00000040 <Undef_Handler>:

Reset_Addr:       .word     Reset_Handler
Undef_Addr:       .word     Undef_Handler
// SWI_Addr:         .word     SWI_Handler
// SWI_Wrapper_Addr: .word     SWI_Wrapper
SWI_Addr:         .word     SoftwareInterrupt      /* in swi_handler.S */
PAbt_Addr:        .word     PAbt_Handler
DAbt_Addr:        .word     DAbt_Handler
                  .word     0                      /* Reserved Address */
// IRQ_Addr:         .word     __IRQ_Handler
IRQ_Wrapper_Addr: .word    __IRQ_Wrapper
FIQ_Addr:         .word     FIQ_Handler

Undef_Handler:  B       Undef_Handler
      40:	eafffffe 	b	40 <Undef_Handler>

00000044 <PAbt_Handler>:
/* SWI_Handler:    B       SWI_Handler */
PAbt_Handler:   B       PAbt_Handler
      44:	eafffffe 	b	44 <PAbt_Handler>

00000048 <DAbt_Handler>:
DAbt_Handler:   B       DAbt_Handler
      48:	eafffffe 	b	48 <DAbt_Handler>

0000004c <FIQ_Handler>:
/* IRQ_Handler:    B       IRQ_Handler */
FIQ_Handler:    B       FIQ_Handler
      4c:	eafffffe 	b	4c <FIQ_Handler>

00000050 <__IRQ_Wrapper>:

.size   __Vectors, . - __Vectors



.arm
.section .init, "ax"

.if (VECTREMAPPED)
/* mthomas: Dummy used during startup - mind the nops since the 
   flash-utility will overwrite the "reserved vector"-address
   with the checksum */
				B Reset_Handler
				NOP
				NOP
				NOP
				NOP
				NOP  /* Reserved Address */
				NOP
				NOP
.endif

.arm
.section .init, "ax"
.global __startup
.func __startup
__startup:

Reset_Handler:  

.if (VPBDIV_SETUP)
                LDR     R0, =VPBDIV
                LDR     R1, =VPBDIV_Val
                STR     R1, [R0]
.endif


.if (PLL_SETUP)
                LDR     R0, =PLL_BASE
                MOV     R1, #0xAA
                MOV     R2, #0x55

// Configure and Enable PLL
                MOV     R3, #PLLCFG_Val
                STR     R3, [R0, #PLLCFG_OFS] 
                MOV     R3, #PLLCON_PLLE
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]

// Wait until PLL Locked
PLL_Loop:       LDR     R3, [R0, #PLLSTAT_OFS]
                ANDS    R3, R3, #PLLSTAT_PLOCK
                BEQ     PLL_Loop

// Switch to PLL Clock
                MOV     R3, #(PLLCON_PLLE | PLLCON_PLLC)
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]
.endif


.if (MAM_SETUP)
                LDR     R0, =MAM_BASE
                MOV     R1, #MAMTIM_Val
                STR     R1, [R0, #MAMTIM_OFS] 
                MOV     R1, #MAMCR_Val
                STR     R1, [R0, #MAMCR_OFS] 
.endif


// Memory Mapping
                .set MEMMAP, 0xE01FC040  /* Memory Mapping Control */

.if (REMAP)
                LDR     R0, =MEMMAP
.if     (EXTMEM_MODE)                
                MOV     R1, #3
.elseif (RAM_MODE) || (VECTREMAPPED)
.print "MEMMAP to 2 on init"
                MOV     R1, #2
.else
                MOV     R1, #1
.endif
                STR     R1, [R0]
.endif

// Setup Stack for each mode
                LDR     R0, =Top_Stack

// Enter Undefined Instruction Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_UND|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #UND_Stack_Size

// Enter Abort Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_ABT|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #ABT_Stack_Size

// Enter FIQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_FIQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #FIQ_Stack_Size

// Enter IRQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_IRQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #IRQ_Stack_Size

// Enter Supervisor Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_SVC|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #SVC_Stack_Size

// Enter User Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_USR /* Interrupts enabled */
//				MSR     CPSR_c, #Mode_USR|I_Bit|F_Bit /* Interrupts disabled */
                MOV     SP, R0


.if (RAM_MODE==0)
/* Relocate .data section (Copy from ROM to RAM) */
                LDR     R1, =_etext 
                LDR     R2, =_data 
                LDR     R3, =_edata 
                CMP     R2, R3
                BEQ     DataIsEmpty
LoopRel:        CMP     R2, R3 
                LDRLO   R0, [R1], #4 
                STRLO   R0, [R2], #4 
                BLO     LoopRel 
DataIsEmpty:
.endif
 
/* Clear .bss section (Zero init) */
                MOV     R0, #0 
                LDR     R1, =__bss_start__ 
                LDR     R2, =__bss_end__ 
                CMP     R1,R2
                BEQ     BSSIsEmpty
LoopZI:         CMP     R1, R2 
                STRLO   R0, [R1], #4 
                BLO     LoopZI 
BSSIsEmpty:


// call C++ constructors of global objects
		LDR 	r0, =__ctors_start__
		LDR 	r1, =__ctors_end__
ctor_loop:
		CMP 	r0, r1
		BEQ 	ctor_end
		LDR 	r2, [r0], #4
		STMFD 	sp!, {r0-r1}
		MOV 	lr, pc
		MOV 	pc, r2
		LDMFD 	sp!, {r0-r1}
		B 		ctor_loop
ctor_end:

// Enter the C code
                //LDR     R0,=INIT
                LDR     R0,=main
                TST     R0,#1             // Bit-0 set: main is Thumb
                LDREQ   LR,=__exit_ARM    // ARM Mode
                LDRNE   LR,=__exit_THUMB  // Thumb Mode
                BX      R0

.size   __startup, . - __startup
.endfunc

.arm
.global __exit_ARM
.func __exit_ARM
__exit_ARM:
                B       __exit_ARM
.size   __exit_ARM, . - __exit_ARM
.endfunc

.thumb
.global __exit_THUMB
.func __exit_THUMB
__exit_THUMB:
                B       __exit_THUMB
.size   __exit_THUMB, . - __exit_THUMB
.endfunc


/* mthomas: the following code is inspired by various examples and
   documents from ARM, Atmel, Anglia Designs and others */


.text
.arm

.if (VECTREMAPPED)
.print "Handlers in section .vectmapped -> .data"
.section .vectmapped, "ax"
.else
.print "Handlers in section .vectorg -> .code/.text"
.section .vectorg, "ax"
.endif

.set VIC_base_addr, 0xFFFFF000
.set VIC_vect_offs, 0x30

        .arm
        .global __IRQ_Wrapper
        .func   __IRQ_Wrapper
__IRQ_Wrapper:
/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
      50:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
      54:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
      58:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
      5c:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
      60:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
/* R14 = LR */
            ldr         r14, =VIC_base_addr
      64:	e59fe028 	ldr	lr, [pc, #40]	; 94 <.text+0x94>
            ldr         r0 , [r14, #VIC_vect_offs]
      68:	e59e0030 	ldr	r0, [lr, #48]
            /*str         r14, [r14, #VIC_vect_offs]*/

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #I_Bit | Mode_SVC
      6c:	e321f093 	msr	CPSR_c, #147	; 0x93

/*- Save scratch/used registers and LR in User Stack */
            /*stmfd       sp!, { r1-r3, r12, r14}*/
            stmfd       sp!, { r1-r12, r14 }
      70:	e92d5ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Branch to the routine pointed by the VIC-Vector-Address  */
            mov         r14, pc
      74:	e1a0e00f 	mov	lr, pc
            bx          r0
      78:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            /* ldmia       sp!, { r1-r3, r12, r14} */
            ldmia       sp!, { r1-r12, r14 }
      7c:	e8bd5ffe 	ldmia	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_Bit | Mode_IRQ
      80:	e321f092 	msr	CPSR_c, #146	; 0x92

#if 0
/* VICVectAddr=0 is already done in the ISRs of the Philips-Examples 
   so commented out here */
/*- Mark the End of Interrupt on the VIC */
            ldr         r14, =VIC_base_addr
            str         r14, [r14, #VIC_vect_offs]
#endif

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
      84:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
      88:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
      8c:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
      90:	e8fd8000 	ldmia	sp!, {pc}^
      94:	fffff000 	undefined instruction 0xfffff000

00000098 <SoftwareInterrupt>:
.global SoftwareInterrupt
.func   SoftwareInterrupt
SoftwareInterrupt:
SWI_HandlerMT:
	STMFD   sp!, {r4, lr}      /* store regs. */
      98:	e92d4010 	stmdb	sp!, {r4, lr}
	MRS     r4, spsr
      9c:	e14f4000 	mrs	r4, SPSR
	TST     r4, #T_Bit             /* test for thumb */
      a0:	e3140020 	tst	r4, #32	; 0x20
	LDRNEH  r4, [lr, #-2]          /* NE->thumb - get swi instruction code */
      a4:	115e40b2 	ldrneh	r4, [lr, #-2]
	BICNE   r4, r4, #0xff00        /* NE->thumb - clear top 8 bits leaving swi "comment field"=number */
      a8:	13c44cff 	bicne	r4, r4, #65280	; 0xff00
	LDREQ   r4, [lr, #-4]          /* EQ->arm - get swi instruction code */
      ac:	051e4004 	ldreq	r4, [lr, #-4]
	BICEQ   r4, r4, #0xff000000    /* EQ->arm - clear top 8 bits leaving swi "comment field"=number */
      b0:	03c444ff 	biceq	r4, r4, #-16777216	; 0xff000000
	CMP     r4, #MAX_SWI           /* range-check */
      b4:	e3540006 	cmp	r4, #6	; 0x6
	LDRLS   pc, [pc, r4, LSL #2]   /* jump to routine if <= MAX (LS) */
      b8:	979ff104 	ldrls	pc, [pc, r4, lsl #2]

000000bc <SWIOutOfRange>:
SWIOutOfRange:
	B       SWIOutOfRange
      bc:	eafffffe 	b	bc <SWIOutOfRange>

000000c0 <SwiTableStart>:
      c0:	000000dc 	ldreqd	r0, [r0], -ip
      c4:	000000ec 	andeq	r0, r0, ip, ror #1
      c8:	000000fc 	streqd	r0, [r0], -ip
      cc:	00000110 	andeq	r0, r0, r0, lsl r1
      d0:	00000124 	andeq	r0, r0, r4, lsr #2
      d4:	0000012c 	andeq	r0, r0, ip, lsr #2
      d8:	00000148 	andeq	r0, r0, r8, asr #2

000000dc <IRQDisable>:

/* Jump-Table */
SwiTableStart:
	.word IRQDisable	// 0
	.word IRQEnable		// 1
	.word FIQDisable	// 2
	.word FIQEnable		// 3
	.word CPSRget		// 4
	.word IRQRestore	// 5
	.word FIQRestore	// 6
SwiTableEnd:
.set MAX_SWI, ((SwiTableEnd-SwiTableStart)/4)-1

IRQDisable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      dc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #I_Bit                  /* I_Bit set */
      e0:	e3804080 	orr	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      e4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
      e8:	ea00001d 	b	164 <EndofSWI>

000000ec <IRQEnable>:

IRQEnable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      ec:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #I_Bit                  /* I_Bit clear */
      f0:	e3c04080 	bic	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      f4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI                       
      f8:	ea000019 	b	164 <EndofSWI>

000000fc <FIQDisable>:

FIQDisable:
	MRS     r0, SPSR
      fc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #F_Bit
     100:	e3804040 	orr	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     104:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     108:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     10c:	ea000014 	b	164 <EndofSWI>

00000110 <FIQEnable>:

FIQEnable:
	MRS     r0, SPSR
     110:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #F_Bit
     114:	e3c04040 	bic	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     118:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     11c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     120:	ea00000f 	b	164 <EndofSWI>

00000124 <CPSRget>:

CPSRget:
	// LDR r0, =0xdeadbeef
	MRS     r0, SPSR                        /* Get SPSR */
     124:	e14f0000 	mrs	r0, SPSR
	B       EndofSWI                       
     128:	ea00000d 	b	164 <EndofSWI>

0000012c <IRQRestore>:

IRQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     12c:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #I_Bit
     130:	e2000080 	and	r0, r0, #128	; 0x80
	TST     r0, #I_Bit             /* Test input for I_Bit */
     134:	e3100080 	tst	r0, #128	; 0x80
	BICEQ   r4, r4, #I_Bit
     138:	03c44080 	biceq	r4, r4, #128	; 0x80
	ORRNE   r4, r4, #I_Bit
     13c:	13844080 	orrne	r4, r4, #128	; 0x80
	MSR     SPSR_c, r4
     140:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     144:	ea000006 	b	164 <EndofSWI>

00000148 <FIQRestore>:

FIQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     148:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #F_Bit
     14c:	e2000040 	and	r0, r0, #64	; 0x40
	TST     r0, #F_Bit             /* Test input for F_Bit */
     150:	e3100040 	tst	r0, #64	; 0x40
	BICEQ   r4, r4, #F_Bit
     154:	03c44040 	biceq	r4, r4, #64	; 0x40
	ORRNE   r4, r4, #F_Bit
     158:	13844040 	orrne	r4, r4, #64	; 0x40
	MSR     SPSR_c, r4
     15c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     160:	eaffffff 	b	164 <EndofSWI>

00000164 <EndofSWI>:

EndofSWI:
	LDMFD   sp!, {r4,pc}^
     164:	e8fd8010 	ldmia	sp!, {r4, pc}^

00000168 <__startup>:
     168:	e59f0128 	ldr	r0, [pc, #296]	; 298 <.text+0x298>
     16c:	e3a01000 	mov	r1, #0	; 0x0
     170:	e5801000 	str	r1, [r0]
     174:	e59f0120 	ldr	r0, [pc, #288]	; 29c <.text+0x29c>
     178:	e3a010aa 	mov	r1, #170	; 0xaa
     17c:	e3a02055 	mov	r2, #85	; 0x55
     180:	e3a03024 	mov	r3, #36	; 0x24
     184:	e5803004 	str	r3, [r0, #4]
     188:	e3a03001 	mov	r3, #1	; 0x1
     18c:	e5803000 	str	r3, [r0]
     190:	e580100c 	str	r1, [r0, #12]
     194:	e580200c 	str	r2, [r0, #12]

00000198 <PLL_Loop>:
     198:	e5903008 	ldr	r3, [r0, #8]
     19c:	e2133b01 	ands	r3, r3, #1024	; 0x400
     1a0:	0afffffc 	beq	198 <PLL_Loop>
     1a4:	e3a03003 	mov	r3, #3	; 0x3
     1a8:	e5803000 	str	r3, [r0]
     1ac:	e580100c 	str	r1, [r0, #12]
     1b0:	e580200c 	str	r2, [r0, #12]
     1b4:	e59f00e4 	ldr	r0, [pc, #228]	; 2a0 <.text+0x2a0>
     1b8:	e3a01004 	mov	r1, #4	; 0x4
     1bc:	e5801004 	str	r1, [r0, #4]
     1c0:	e3a01002 	mov	r1, #2	; 0x2
     1c4:	e5801000 	str	r1, [r0]
     1c8:	e59f00d4 	ldr	r0, [pc, #212]	; 2a4 <.text+0x2a4>
     1cc:	e321f0db 	msr	CPSR_c, #219	; 0xdb
     1d0:	e1a0d000 	mov	sp, r0
     1d4:	e2400080 	sub	r0, r0, #128	; 0x80
     1d8:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
     1dc:	e1a0d000 	mov	sp, r0
     1e0:	e2400080 	sub	r0, r0, #128	; 0x80
     1e4:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
     1e8:	e1a0d000 	mov	sp, r0
     1ec:	e2400080 	sub	r0, r0, #128	; 0x80
     1f0:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
     1f4:	e1a0d000 	mov	sp, r0
     1f8:	e2400b02 	sub	r0, r0, #2048	; 0x800
     1fc:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
     200:	e1a0d000 	mov	sp, r0
     204:	e2400b02 	sub	r0, r0, #2048	; 0x800
     208:	e321f010 	msr	CPSR_c, #16	; 0x10
     20c:	e1a0d000 	mov	sp, r0
     210:	e59f1090 	ldr	r1, [pc, #144]	; 2a8 <.text+0x2a8>
     214:	e59f2090 	ldr	r2, [pc, #144]	; 2ac <.text+0x2ac>
     218:	e59f3090 	ldr	r3, [pc, #144]	; 2b0 <.text+0x2b0>
     21c:	e1520003 	cmp	r2, r3
     220:	0a000003 	beq	234 <DataIsEmpty>

00000224 <LoopRel>:
     224:	e1520003 	cmp	r2, r3
     228:	34910004 	ldrcc	r0, [r1], #4
     22c:	34820004 	strcc	r0, [r2], #4
     230:	3afffffb 	bcc	224 <LoopRel>

00000234 <DataIsEmpty>:
     234:	e3a00000 	mov	r0, #0	; 0x0
     238:	e59f1074 	ldr	r1, [pc, #116]	; 2b4 <.text+0x2b4>
     23c:	e59f2074 	ldr	r2, [pc, #116]	; 2b8 <.text+0x2b8>
     240:	e1510002 	cmp	r1, r2
     244:	0a000002 	beq	254 <BSSIsEmpty>

00000248 <LoopZI>:
     248:	e1510002 	cmp	r1, r2
     24c:	34810004 	strcc	r0, [r1], #4
     250:	3afffffc 	bcc	248 <LoopZI>

00000254 <BSSIsEmpty>:
     254:	e59f0060 	ldr	r0, [pc, #96]	; 2bc <.text+0x2bc>
     258:	e59f1060 	ldr	r1, [pc, #96]	; 2c0 <.text+0x2c0>

0000025c <ctor_loop>:
     25c:	e1500001 	cmp	r0, r1
     260:	0a000005 	beq	27c <ctor_end>
     264:	e4902004 	ldr	r2, [r0], #4
     268:	e92d0003 	stmdb	sp!, {r0, r1}
     26c:	e1a0e00f 	mov	lr, pc
     270:	e1a0f002 	mov	pc, r2
     274:	e8bd0003 	ldmia	sp!, {r0, r1}
     278:	eafffff7 	b	25c <ctor_loop>

0000027c <ctor_end>:
     27c:	e59f0040 	ldr	r0, [pc, #64]	; 2c4 <.text+0x2c4>
     280:	e3100001 	tst	r0, #1	; 0x1
     284:	059fe03c 	ldreq	lr, [pc, #60]	; 2c8 <.text+0x2c8>
     288:	159fe03c 	ldrne	lr, [pc, #60]	; 2cc <.text+0x2cc>
     28c:	e12fff10 	bx	r0

00000290 <__exit_ARM>:
     290:	eafffffe 	b	290 <__exit_ARM>

00000294 <__exit_THUMB>:
     294:	e7fe      	b.n	294 <__exit_THUMB>
     296:	0000      	lsls	r0, r0, #0
     298:	c100      	stmia	r1!, {}
     29a:	e01f      	b.n	2dc <FiqRestore+0x4>
     29c:	c080      	stmia	r0!, {r7}
     29e:	e01f      	b.n	2e0 <IntGetCPSR>
     2a0:	c000      	stmia	r0!, {}
     2a2:	e01f      	b.n	2e4 <IntGetCPSR+0x4>
     2a4:	7080      	strb	r0, [r0, #2]
     2a6:	4000      	ands	r0, r0
     2a8:	9794      	str	r7, [sp, #592]
     2aa:	0001      	lsls	r1, r0, #0
     2ac:	0000      	lsls	r0, r0, #0
     2ae:	4000      	ands	r0, r0
     2b0:	0db4      	lsrs	r4, r6, #22
     2b2:	4000      	ands	r0, r0
     2b4:	0db4      	lsrs	r4, r6, #22
     2b6:	4000      	ands	r0, r0
     2b8:	5674      	ldrsb	r4, [r6, r1]
     2ba:	4000      	ands	r0, r0
     2bc:	9794      	str	r7, [sp, #592]
     2be:	0001      	lsls	r1, r0, #0
     2c0:	9794      	str	r7, [sp, #592]
     2c2:	0001      	lsls	r1, r0, #0
     2c4:	6494      	str	r4, [r2, #72]
     2c6:	0000      	lsls	r0, r0, #0
     2c8:	0290      	lsls	r0, r2, #10
     2ca:	0000      	lsls	r0, r0, #0
     2cc:	0294      	lsls	r4, r2, #10
	...

000002d0 <IntRestore>:
.endfunc


/**********************************************************************
 *  Call SWI to restore IRQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if I_bit in newstate cleared->IRQ on  -> clear I_BIT
 *                   if I_bit in newstate set    ->IRQ off -> set I_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntRestore
.func   IntRestore
IntRestore:
		SWI     SWI_IRQ_REST
     2d0:	ef000005 	svc	0x00000005
		BX      lr
     2d4:	e12fff1e 	bx	lr

000002d8 <FiqRestore>:
.endfunc

/**********************************************************************
 *  Call SWI to restore FIQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if F_bit in newstate cleared->FIQ on  -> clear F_BIT
 *                   if F_bit in newstate set    ->FIQ off -> set F_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqRestore
.func   FiqRestore
FiqRestore:
		SWI     SWI_FIQ_REST
     2d8:	ef000006 	svc	0x00000006
		BX      lr
     2dc:	e12fff1e 	bx	lr

000002e0 <IntGetCPSR>:
.endfunc

/**********************************************************************
 *  Call SWI to read IRQ/FIQ-status
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         CPSR (SPSR_SVC)
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntGetCPSR
.func   IntGetCPSR
IntGetCPSR:
		SWI     SWI_GET_CPSR
     2e0:	ef000004 	svc	0x00000004
		BX      lr
     2e4:	e12fff1e 	bx	lr

000002e8 <IntEnable>:
.endfunc

/**********************************************************************
 *  Call SWI to enable IRQ
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntEnable
.func   IntEnable
IntEnable:
        SWI     SWI_IRQ_EN
     2e8:	ef000001 	svc	0x00000001
        BX      lr
     2ec:	e12fff1e 	bx	lr

000002f0 <IntDisable>:
.endfunc /* end of IntEnable */

/**********************************************************************
 *  Call SWI to disable IRQ
 *  Function : uint32_t IntDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.global IntDisable
.section .text, "ax"
.func   IntDisable
IntDisable:
        SWI     SWI_IRQ_DIS
     2f0:	ef000000 	svc	0x00000000
        BX      lr
     2f4:	e12fff1e 	bx	lr

000002f8 <FiqEnable>:
.endfunc /* end of IntDisable */

/**********************************************************************
 *  Call SWI to enable FIQ
 *  Function : uint32_t FiqEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqEnable
.func   FiqEnable
FiqEnable:
        SWI     SWI_FIQ_EN
     2f8:	ef000003 	svc	0x00000003
        BX      lr
     2fc:	e12fff1e 	bx	lr

00000300 <FiqDisable>:
.endfunc

/**********************************************************************
 *  Call SWI to disable FIQ
 *  Function : uint32_t FiqDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.global FiqDisable
.section .text, "ax"
.func   FiqDisable
FiqDisable:
        SWI     SWI_FIQ_DIS
     300:	ef000002 	svc	0x00000002
        BX      lr
     304:	e12fff1e 	bx	lr

00000308 <LL_write_ctrl_data>:
	SPIWRData[1] = '*';

	spi_chksum = 0xAAAA;

	if (!page) {
     308:	e31000ff 	tst	r0, #255	; 0xff
     30c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
     310:	e59fc0f8 	ldr	ip, [pc, #248]	; 410 <.text+0x410>
     314:	e59f50f8 	ldr	r5, [pc, #248]	; 414 <.text+0x414>
     318:	e3e03c55 	mvn	r3, #21760	; 0x5500
		for (i = 2; i < 40; i++) {
     31c:	159f00f4 	ldrne	r0, [pc, #244]	; 418 <.text+0x418>
     320:	e3a0102a 	mov	r1, #42	; 0x2a
     324:	e2433055 	sub	r3, r3, #85	; 0x55
     328:	e3a0203e 	mov	r2, #62	; 0x3e
     32c:	e5c51001 	strb	r1, [r5, #1]
     330:	e5c52000 	strb	r2, [r5]
     334:	e1cc30b0 	strh	r3, [ip]
     338:	11a01005 	movne	r1, r5
     33c:	1280e014 	addne	lr, r0, #20	; 0x14
     340:	1a000019 	bne	3ac <LL_write_ctrl_data+0xa4>
     344:	e59f00cc 	ldr	r0, [pc, #204]	; 418 <.text+0x418>
     348:	e1a01005 	mov	r1, r5
     34c:	e280e026 	add	lr, r0, #38	; 0x26
			SPIWRData[i] = *dataptr++;
     350:	e4d02001 	ldrb	r2, [r0], #1
			spi_chksum += SPIWRData[i];
     354:	e1dc30b0 	ldrh	r3, [ip]
     358:	e0833002 	add	r3, r3, r2
     35c:	e1a03803 	mov	r3, r3, lsl #16
     360:	e1a03823 	mov	r3, r3, lsr #16
     364:	e15e0000 	cmp	lr, r0
     368:	e5c12002 	strb	r2, [r1, #2]
     36c:	e1cc30b0 	strh	r3, [ip]
     370:	e2811001 	add	r1, r1, #1	; 0x1
     374:	1afffff5 	bne	350 <LL_write_ctrl_data+0x48>
		}
	} else {
		for (i = 2; i < 22; i++) {
			SPIWRData[i] = *dataptr++;
			spi_chksum += SPIWRData[i];
		}
		dataptr += 18;
		for (i = 22; i < 40; i++) {
			SPIWRData[i] = *dataptr++;
			spi_chksum += SPIWRData[i];
		}
	}

	SPIWRData[40] = spi_chksum; //chksum LSB
     378:	e1dc00b0 	ldrh	r0, [ip]
	SPIWRData[41] = (spi_chksum >> 8); //chksum MSB
     37c:	e1dc30b0 	ldrh	r3, [ip]
     380:	e1a03423 	mov	r3, r3, lsr #8
     384:	e5c53029 	strb	r3, [r5, #41]

	SPIWR_num_bytes = 42;
     388:	e59f308c 	ldr	r3, [pc, #140]	; 41c <.text+0x41c>
     38c:	e3a0202a 	mov	r2, #42	; 0x2a
     390:	e5832000 	str	r2, [r3]
	data_sent_to_LL = 0;
     394:	e59f3084 	ldr	r3, [pc, #132]	; 420 <.text+0x420>
     398:	e3a01000 	mov	r1, #0	; 0x0
     39c:	e5c31000 	strb	r1, [r3]
     3a0:	e5c50028 	strb	r0, [r5, #40]
}
     3a4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
     3a8:	e12fff1e 	bx	lr
     3ac:	e4d02001 	ldrb	r2, [r0], #1
     3b0:	e1dc30b0 	ldrh	r3, [ip]
     3b4:	e0833002 	add	r3, r3, r2
     3b8:	e1a03803 	mov	r3, r3, lsl #16
     3bc:	e1a03823 	mov	r3, r3, lsr #16
     3c0:	e150000e 	cmp	r0, lr
     3c4:	e5c12002 	strb	r2, [r1, #2]
     3c8:	e1cc30b0 	strh	r3, [ip]
     3cc:	e2811001 	add	r1, r1, #1	; 0x1
     3d0:	1afffff5 	bne	3ac <LL_write_ctrl_data+0xa4>
     3d4:	e59fe038 	ldr	lr, [pc, #56]	; 414 <.text+0x414>
     3d8:	e2804025 	add	r4, r0, #37	; 0x25
     3dc:	e2801013 	add	r1, r0, #19	; 0x13
     3e0:	e5512001 	ldrb	r2, [r1, #-1]
     3e4:	e1dc30b0 	ldrh	r3, [ip]
     3e8:	e0833002 	add	r3, r3, r2
     3ec:	e1a03803 	mov	r3, r3, lsl #16
     3f0:	e2811001 	add	r1, r1, #1	; 0x1
     3f4:	e1a03823 	mov	r3, r3, lsr #16
     3f8:	e1510004 	cmp	r1, r4
     3fc:	e5ce2016 	strb	r2, [lr, #22]
     400:	e1cc30b0 	strh	r3, [ip]
     404:	e28ee001 	add	lr, lr, #1	; 0x1
     408:	1afffff4 	bne	3e0 <LL_write_ctrl_data+0xd8>
     40c:	eaffffd9 	b	378 <LL_write_ctrl_data+0x70>
     410:	40000dc6 	andmi	r0, r0, r6, asr #27
     414:	40005078 	andmi	r5, r0, r8, ror r0
     418:	40002010 	andmi	r2, r0, r0, lsl r0
     41c:	40005070 	andmi	r5, r0, r0, ror r0
     420:	40000036 	andmi	r0, r0, r6, lsr r0

00000424 <HL2LL_write_cycle>:
     424:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     428:	e59f38c4 	ldr	r3, [pc, #2244]	; cf4 <.text+0xcf4>
     42c:	e5d30000 	ldrb	r0, [r3]
     430:	e3500000 	cmp	r0, #0	; 0x0
     434:	e24dd010 	sub	sp, sp, #16	; 0x10
     438:	0a00005c 	beq	5b0 <HL2LL_write_cycle+0x18c>
     43c:	e59f38b4 	ldr	r3, [pc, #2228]	; cf8 <.text+0xcf8>
     440:	e59f88b4 	ldr	r8, [pc, #2228]	; cfc <.text+0xcfc>
     444:	e5932000 	ldr	r2, [r3]
     448:	e5d89000 	ldrb	r9, [r8]
     44c:	e59fb8ac 	ldr	fp, [pc, #2220]	; d00 <.text+0xd00>
     450:	e3520000 	cmp	r2, #0	; 0x0
     454:	e59f28a8 	ldr	r2, [pc, #2216]	; d04 <.text+0xd04>
     458:	13893008 	orrne	r3, r9, #8	; 0x8
     45c:	e1cb90b0 	strh	r9, [fp]
     460:	11cb30b0 	strneh	r3, [fp]
     464:	e5d23001 	ldrb	r3, [r2, #1]
     468:	e3530000 	cmp	r3, #0	; 0x0
     46c:	11db30b0 	ldrneh	r3, [fp]
     470:	01db30b0 	ldreqh	r3, [fp]
     474:	13833143 	orrne	r3, r3, #-1073741808	; 0xc0000010
     478:	03c33010 	biceq	r3, r3, #16	; 0x10
     47c:	138335ff 	orrne	r3, r3, #1069547520	; 0x3fc00000
     480:	01a03883 	moveq	r3, r3, lsl #17
     484:	138339fe 	orrne	r3, r3, #4161536	; 0x3f8000
     488:	01a038a3 	moveq	r3, r3, lsr #17
     48c:	11cb30b0 	strneh	r3, [fp]
     490:	01cb30b0 	streqh	r3, [fp]
     494:	e5d23002 	ldrb	r3, [r2, #2]
     498:	e3530000 	cmp	r3, #0	; 0x0
     49c:	11db30b0 	ldrneh	r3, [fp]
     4a0:	01db30b0 	ldreqh	r3, [fp]
     4a4:	13833c01 	orrne	r3, r3, #256	; 0x100
     4a8:	03c33c01 	biceq	r3, r3, #256	; 0x100
     4ac:	11cb30b0 	strneh	r3, [fp]
     4b0:	01cb30b0 	streqh	r3, [fp]
     4b4:	e5d23000 	ldrb	r3, [r2]
     4b8:	e3530000 	cmp	r3, #0	; 0x0
     4bc:	0a00003e 	beq	5bc <HL2LL_write_cycle+0x198>
     4c0:	e3530001 	cmp	r3, #1	; 0x1
     4c4:	0a00008e 	beq	704 <.text+0x704>
     4c8:	e3530002 	cmp	r3, #2	; 0x2
     4cc:	0a000075 	beq	6a8 <.text+0x6a8>
     4d0:	e3530003 	cmp	r3, #3	; 0x3
     4d4:	0a00013b 	beq	9c8 <IRQ_Stack_Size+0x1c8>
     4d8:	e1db30b0 	ldrh	r3, [fp]
     4dc:	e3590000 	cmp	r9, #0	; 0x0
     4e0:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     4e4:	e1cb30b0 	strh	r3, [fp]
     4e8:	0a000044 	beq	600 <HL2LL_write_cycle+0x1dc>
     4ec:	e59f1814 	ldr	r1, [pc, #2068]	; d08 <.text+0xd08>
     4f0:	e5d13000 	ldrb	r3, [r1]
     4f4:	e20300ff 	and	r0, r3, #255	; 0xff
     4f8:	e59f380c 	ldr	r3, [pc, #2060]	; d0c <.text+0xd0c>
     4fc:	e59f280c 	ldr	r2, [pc, #2060]	; d10 <.text+0xd10>
     500:	e1d3c0b2 	ldrh	ip, [r3, #2]
     504:	e1cbc3b2 	strh	ip, [fp, #50]
     508:	e1d2c2b4 	ldrh	ip, [r2, #36]
     50c:	e1cbc2bc 	strh	ip, [fp, #44]
     510:	e1d2c1b8 	ldrh	ip, [r2, #24]
     514:	e1d330b0 	ldrh	r3, [r3]
     518:	e1cbc2b6 	strh	ip, [fp, #38]
     51c:	e1d2c1bc 	ldrh	ip, [r2, #28]
     520:	e1d222b0 	ldrh	r2, [r2, #32]
     524:	e3500001 	cmp	r0, #1	; 0x1
     528:	e1cbc2b8 	strh	ip, [fp, #40]
     52c:	e1cb22ba 	strh	r2, [fp, #42]
     530:	e1cb33b0 	strh	r3, [fp, #48]
     534:	e59fe7c4 	ldr	lr, [pc, #1988]	; d00 <.text+0xd00>
     538:	0a00007e 	beq	738 <.text+0x738>
     53c:	e5d13000 	ldrb	r3, [r1]
     540:	e3530002 	cmp	r3, #2	; 0x2
     544:	0a000066 	beq	6e4 <.text+0x6e4>
     548:	e59f47c4 	ldr	r4, [pc, #1988]	; d14 <.text+0xd14>
     54c:	e5d43000 	ldrb	r3, [r4]
     550:	e20300ff 	and	r0, r3, #255	; 0xff
     554:	e3500001 	cmp	r0, #1	; 0x1
     558:	0a00012f 	beq	a1c <IRQ_Stack_Size+0x21c>
     55c:	e5d43000 	ldrb	r3, [r4]
     560:	e3530002 	cmp	r3, #2	; 0x2
     564:	0a00013a 	beq	a54 <IRQ_Stack_Size+0x254>
     568:	e59f17a8 	ldr	r1, [pc, #1960]	; d18 <.text+0xd18>
     56c:	e5d13000 	ldrb	r3, [r1]
     570:	e3530000 	cmp	r3, #0	; 0x0
     574:	159f37a0 	ldrne	r3, [pc, #1952]	; d1c <.text+0xd1c>
     578:	15d32000 	ldrneb	r2, [r3]
     57c:	13a03002 	movne	r3, #2	; 0x2
     580:	11ce23b6 	strneh	r2, [lr, #54]
     584:	13a02018 	movne	r2, #24	; 0x18
     588:	15c13000 	strneb	r3, [r1]
     58c:	15ce2034 	strneb	r2, [lr, #52]
     590:	05ce3035 	streqb	r3, [lr, #53]
     594:	01ce33b6 	streqh	r3, [lr, #54]
     598:	05ce3034 	streqb	r3, [lr, #52]
     59c:	e1a00009 	mov	r0, r9
     5a0:	ebffff58 	bl	308 <LL_write_ctrl_data>
     5a4:	e3a03000 	mov	r3, #0	; 0x0
     5a8:	e5c83000 	strb	r3, [r8]
     5ac:	e3a00001 	mov	r0, #1	; 0x1
     5b0:	e28dd010 	add	sp, sp, #16	; 0x10
     5b4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5b8:	e12fff1e 	bx	lr
     5bc:	e1db30b0 	ldrh	r3, [fp]
     5c0:	e59f1758 	ldr	r1, [pc, #1880]	; d20 <.text+0xd20>
     5c4:	e3833080 	orr	r3, r3, #128	; 0x80
     5c8:	e1cb30b0 	strh	r3, [fp]
     5cc:	e5d12008 	ldrb	r2, [r1, #8]
     5d0:	e59fb728 	ldr	fp, [pc, #1832]	; d00 <.text+0xd00>
     5d4:	e1a02402 	mov	r2, r2, lsl #8
     5d8:	e1a0000b 	mov	r0, fp
     5dc:	e281c008 	add	ip, r1, #8	; 0x8
     5e0:	e4d13001 	ldrb	r3, [r1], #1
     5e4:	e151000c 	cmp	r1, ip
     5e8:	e5c0300c 	strb	r3, [r0, #12]
     5ec:	e2800001 	add	r0, r0, #1	; 0x1
     5f0:	1afffffa 	bne	5e0 <HL2LL_write_cycle+0x1bc>
     5f4:	e1cb20b2 	strh	r2, [fp, #2]
     5f8:	e3590000 	cmp	r9, #0	; 0x0
     5fc:	1affffba 	bne	4ec <HL2LL_write_cycle+0xc8>
     600:	e1db30b0 	ldrh	r3, [fp]
     604:	e3130008 	tst	r3, #8	; 0x8
     608:	e59f56f0 	ldr	r5, [pc, #1776]	; d00 <.text+0xd00>
     60c:	1a000010 	bne	654 <.text+0x654>
     610:	e59f670c 	ldr	r6, [pc, #1804]	; d24 <.text+0xd24>
     614:	e5d63000 	ldrb	r3, [r6]
     618:	e3530001 	cmp	r3, #1	; 0x1
     61c:	e1c592b4 	strh	r9, [r5, #36]
     620:	e1a07009 	mov	r7, r9
     624:	0a00011c 	beq	a9c <IRQ_Stack_Size+0x29c>
     628:	e59fa6f8 	ldr	sl, [pc, #1784]	; d28 <.text+0xd28>
     62c:	e5da3000 	ldrb	r3, [sl]
     630:	e3530005 	cmp	r3, #5	; 0x5
     634:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     638:	ea000014 	b	690 <.text+0x690>
     63c:	00000754 	andeq	r0, r0, r4, asr r7
     640:	0000079c 	muleq	r0, ip, r7
     644:	000007c8 	andeq	r0, r0, r8, asr #15
     648:	00000820 	andeq	r0, r0, r0, lsr #16
     64c:	00000874 	andeq	r0, r0, r4, ror r8
     650:	000008c8 	andeq	r0, r0, r8, asr #17
     654:	e59f36b4 	ldr	r3, [pc, #1716]	; d10 <.text+0xd10>
     658:	e5932000 	ldr	r2, [r3]
     65c:	e5931004 	ldr	r1, [r3, #4]
     660:	e5930008 	ldr	r0, [r3, #8]
     664:	e1d3c2b8 	ldrh	ip, [r3, #40]
     668:	e5852014 	str	r2, [r5, #20]
     66c:	e5851018 	str	r1, [r5, #24]
     670:	e1d321b0 	ldrh	r2, [r3, #16]
     674:	e1d310bc 	ldrh	r1, [r3, #12]
     678:	e1d331b4 	ldrh	r3, [r3, #20]
     67c:	e1c5c2b4 	strh	ip, [r5, #36]
     680:	e585001c 	str	r0, [r5, #28]
     684:	e1c512b0 	strh	r1, [r5, #32]
     688:	e1c522b2 	strh	r2, [r5, #34]
     68c:	e1c532be 	strh	r3, [r5, #46]
     690:	e5d80000 	ldrb	r0, [r8]
     694:	ebffff1b 	bl	308 <LL_write_ctrl_data>
     698:	e3a03001 	mov	r3, #1	; 0x1
     69c:	e1a00003 	mov	r0, r3
     6a0:	e5c83000 	strb	r3, [r8]
     6a4:	eaffffc1 	b	5b0 <HL2LL_write_cycle+0x18c>
     6a8:	e59f267c 	ldr	r2, [pc, #1660]	; d2c <.text+0xd2c>
     6ac:	e1db30b0 	ldrh	r3, [fp]
     6b0:	e1d210b6 	ldrh	r1, [r2, #6]
     6b4:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     6b8:	e1d2c0b0 	ldrh	ip, [r2]
     6bc:	e1cb30b0 	strh	r3, [fp]
     6c0:	e1cb10ba 	strh	r1, [fp, #10]
     6c4:	e1d230b8 	ldrh	r3, [r2, #8]
     6c8:	e1d210b2 	ldrh	r1, [r2, #2]
     6cc:	e1d220b4 	ldrh	r2, [r2, #4]
     6d0:	e1cb30b2 	strh	r3, [fp, #2]
     6d4:	e1cbc0b4 	strh	ip, [fp, #4]
     6d8:	e1cb10b6 	strh	r1, [fp, #6]
     6dc:	e1cb20b8 	strh	r2, [fp, #8]
     6e0:	eaffffc4 	b	5f8 <HL2LL_write_cycle+0x1d4>
     6e4:	e2833001 	add	r3, r3, #1	; 0x1
     6e8:	e59f2640 	ldr	r2, [pc, #1600]	; d30 <.text+0xd30>
     6ec:	e5c13000 	strb	r3, [r1]
     6f0:	e5923000 	ldr	r3, [r2]
     6f4:	e3a02012 	mov	r2, #18	; 0x12
     6f8:	e1ce33b6 	strh	r3, [lr, #54]
     6fc:	e5ce2034 	strb	r2, [lr, #52]
     700:	eaffffa5 	b	59c <HL2LL_write_cycle+0x178>
     704:	e59f3628 	ldr	r3, [pc, #1576]	; d34 <.text+0xd34>
     708:	e1db20b0 	ldrh	r2, [fp]
     70c:	e5d3e003 	ldrb	lr, [r3, #3]
     710:	e5d31000 	ldrb	r1, [r3]
     714:	e5d30001 	ldrb	r0, [r3, #1]
     718:	e5d3c002 	ldrb	ip, [r3, #2]
     71c:	e3822020 	orr	r2, r2, #32	; 0x20
     720:	e1cb20b0 	strh	r2, [fp]
     724:	e5cb100c 	strb	r1, [fp, #12]
     728:	e5cb000d 	strb	r0, [fp, #13]
     72c:	e5cbc00e 	strb	ip, [fp, #14]
     730:	e5cbe00f 	strb	lr, [fp, #15]
     734:	eaffffaf 	b	5f8 <HL2LL_write_cycle+0x1d4>
     738:	e3a03002 	mov	r3, #2	; 0x2
     73c:	e5c13000 	strb	r3, [r1]
     740:	e59f25f0 	ldr	r2, [pc, #1520]	; d38 <.text+0xd38>
     744:	e5923000 	ldr	r3, [r2]
     748:	e5ce0034 	strb	r0, [lr, #52]
     74c:	e1ce33b6 	strh	r3, [lr, #54]
     750:	eaffff91 	b	59c <HL2LL_write_cycle+0x178>
     754:	e3a0c0a0 	mov	ip, #160	; 0xa0
     758:	e59f15dc 	ldr	r1, [pc, #1500]	; d3c <.text+0xd3c>
     75c:	e3a02004 	mov	r2, #4	; 0x4
     760:	e1cbc2b4 	strh	ip, [fp, #36]
     764:	e59f05d4 	ldr	r0, [pc, #1492]	; d40 <.text+0xd40>
     768:	eb00611a 	bl	18bd8 <__memcpy_from_arm>
     76c:	e59f15d0 	ldr	r1, [pc, #1488]	; d44 <.text+0xd44>
     770:	e3a02004 	mov	r2, #4	; 0x4
     774:	e59f05cc 	ldr	r0, [pc, #1484]	; d48 <.text+0xd48>
     778:	eb006116 	bl	18bd8 <__memcpy_from_arm>
     77c:	e59f05c8 	ldr	r0, [pc, #1480]	; d4c <.text+0xd4c>
     780:	e59f15c8 	ldr	r1, [pc, #1480]	; d50 <.text+0xd50>
     784:	e3a02002 	mov	r2, #2	; 0x2
     788:	eb006112 	bl	18bd8 <__memcpy_from_arm>
     78c:	e5da3000 	ldrb	r3, [sl]
     790:	e2833001 	add	r3, r3, #1	; 0x1
     794:	e5ca3000 	strb	r3, [sl]
     798:	eaffffbc 	b	690 <.text+0x690>
     79c:	e59f35b0 	ldr	r3, [pc, #1456]	; d54 <.text+0xd54>
     7a0:	e59f25b0 	ldr	r2, [pc, #1456]	; d58 <.text+0xd58>
     7a4:	e5d31000 	ldrb	r1, [r3]
     7a8:	e5d23000 	ldrb	r3, [r2]
     7ac:	e1cb12b0 	strh	r1, [fp, #32]
     7b0:	e3a02002 	mov	r2, #2	; 0x2
     7b4:	e3a010a3 	mov	r1, #163	; 0xa3
     7b8:	e1cb32b2 	strh	r3, [fp, #34]
     7bc:	e5ca2000 	strb	r2, [sl]
     7c0:	e1cb12b4 	strh	r1, [fp, #36]
     7c4:	eaffffb1 	b	690 <.text+0x690>
     7c8:	e59f558c 	ldr	r5, [pc, #1420]	; d5c <.text+0xd5c>
     7cc:	e5d52000 	ldrb	r2, [r5]
     7d0:	e0823102 	add	r3, r2, r2, lsl #2
     7d4:	e59f4584 	ldr	r4, [pc, #1412]	; d60 <.text+0xd60>
     7d8:	e0823083 	add	r3, r2, r3, lsl #1
     7dc:	e1a03083 	mov	r3, r3, lsl #1
     7e0:	e7d3c004 	ldrb	ip, [r3, r4]
     7e4:	e35c0000 	cmp	ip, #0	; 0x0
     7e8:	e0831004 	add	r1, r3, r4
     7ec:	1a0000f8 	bne	bd4 <IRQ_Stack_Size+0x3d4>
     7f0:	e2823001 	add	r3, r2, #1	; 0x1
     7f4:	e20330ff 	and	r3, r3, #255	; 0xff
     7f8:	e353000f 	cmp	r3, #15	; 0xf
     7fc:	e5c53000 	strb	r3, [r5]
     800:	e3a03003 	mov	r3, #3	; 0x3
     804:	e5ca3000 	strb	r3, [sl]
     808:	e59f2554 	ldr	r2, [pc, #1364]	; d64 <.text+0xd64>
     80c:	e59f3554 	ldr	r3, [pc, #1364]	; d68 <.text+0xd68>
     810:	05c5c000 	streqb	ip, [r5]
     814:	e5c2c000 	strb	ip, [r2]
     818:	e5c3c000 	strb	ip, [r3]
     81c:	eaffff9b 	b	690 <.text+0x690>
     820:	e3a0c0a4 	mov	ip, #164	; 0xa4
     824:	e1cbc2b4 	strh	ip, [fp, #36]
     828:	e59f153c 	ldr	r1, [pc, #1340]	; d6c <.text+0xd6c>
     82c:	e3a02004 	mov	r2, #4	; 0x4
     830:	e59f0508 	ldr	r0, [pc, #1288]	; d40 <.text+0xd40>
     834:	eb0060e7 	bl	18bd8 <__memcpy_from_arm>
     838:	e59f1530 	ldr	r1, [pc, #1328]	; d70 <.text+0xd70>
     83c:	e3a02004 	mov	r2, #4	; 0x4
     840:	e59f0500 	ldr	r0, [pc, #1280]	; d48 <.text+0xd48>
     844:	eb0060e3 	bl	18bd8 <__memcpy_from_arm>
     848:	e59f1524 	ldr	r1, [pc, #1316]	; d74 <.text+0xd74>
     84c:	e3a02004 	mov	r2, #4	; 0x4
     850:	e59f0520 	ldr	r0, [pc, #1312]	; d78 <.text+0xd78>
     854:	eb0060df 	bl	18bd8 <__memcpy_from_arm>
     858:	e59f151c 	ldr	r1, [pc, #1308]	; d7c <.text+0xd7c>
     85c:	e3a02002 	mov	r2, #2	; 0x2
     860:	e59f04e4 	ldr	r0, [pc, #1252]	; d4c <.text+0xd4c>
     864:	eb0060db 	bl	18bd8 <__memcpy_from_arm>
     868:	e59f0510 	ldr	r0, [pc, #1296]	; d80 <.text+0xd80>
     86c:	e59f1510 	ldr	r1, [pc, #1296]	; d84 <.text+0xd84>
     870:	eaffffc3 	b	784 <.text+0x784>
     874:	e3a030a7 	mov	r3, #167	; 0xa7
     878:	e1cb32b4 	strh	r3, [fp, #36]
     87c:	e59f1504 	ldr	r1, [pc, #1284]	; d88 <.text+0xd88>
     880:	e3a02004 	mov	r2, #4	; 0x4
     884:	e59f04b4 	ldr	r0, [pc, #1204]	; d40 <.text+0xd40>
     888:	eb0060d2 	bl	18bd8 <__memcpy_from_arm>
     88c:	e59f14f8 	ldr	r1, [pc, #1272]	; d8c <.text+0xd8c>
     890:	e3a02004 	mov	r2, #4	; 0x4
     894:	e59f04ac 	ldr	r0, [pc, #1196]	; d48 <.text+0xd48>
     898:	eb0060ce 	bl	18bd8 <__memcpy_from_arm>
     89c:	e59f14ec 	ldr	r1, [pc, #1260]	; d90 <.text+0xd90>
     8a0:	e3a02004 	mov	r2, #4	; 0x4
     8a4:	e59f04cc 	ldr	r0, [pc, #1228]	; d78 <.text+0xd78>
     8a8:	eb0060ca 	bl	18bd8 <__memcpy_from_arm>
     8ac:	e59f14e0 	ldr	r1, [pc, #1248]	; d94 <.text+0xd94>
     8b0:	e3a02002 	mov	r2, #2	; 0x2
     8b4:	e59f0490 	ldr	r0, [pc, #1168]	; d4c <.text+0xd4c>
     8b8:	eb0060c6 	bl	18bd8 <__memcpy_from_arm>
     8bc:	e59f04bc 	ldr	r0, [pc, #1212]	; d80 <.text+0xd80>
     8c0:	e59f14d0 	ldr	r1, [pc, #1232]	; d98 <.text+0xd98>
     8c4:	eaffffae 	b	784 <.text+0x784>
     8c8:	e59f9498 	ldr	r9, [pc, #1176]	; d68 <.text+0xd68>
     8cc:	e5d9c000 	ldrb	ip, [r9]
     8d0:	e08c108c 	add	r1, ip, ip, lsl #1
     8d4:	e0813101 	add	r3, r1, r1, lsl #2
     8d8:	e59f5480 	ldr	r5, [pc, #1152]	; d60 <.text+0xd60>
     8dc:	e0811083 	add	r1, r1, r3, lsl #1
     8e0:	e1a01081 	mov	r1, r1, lsl #1
     8e4:	e58bc01c 	str	ip, [fp, #28]
     8e8:	e0813005 	add	r3, r1, r5
     8ec:	e2832026 	add	r2, r3, #38	; 0x26
     8f0:	e2833010 	add	r3, r3, #16	; 0x10
     8f4:	e5d34003 	ldrb	r4, [r3, #3]
     8f8:	e5d20003 	ldrb	r0, [r2, #3]
     8fc:	e5d3e002 	ldrb	lr, [r3, #2]
     900:	e5d2c002 	ldrb	ip, [r2, #2]
     904:	e5d36004 	ldrb	r6, [r3, #4]
     908:	e5d27004 	ldrb	r7, [r2, #4]
     90c:	e18ee404 	orr	lr, lr, r4, lsl #8
     910:	e18cc400 	orr	ip, ip, r0, lsl #8
     914:	e5d34005 	ldrb	r4, [r3, #5]
     918:	e5d20005 	ldrb	r0, [r2, #5]
     91c:	e18ee806 	orr	lr, lr, r6, lsl #16
     920:	e18cc807 	orr	ip, ip, r7, lsl #16
     924:	e18ccc00 	orr	ip, ip, r0, lsl #24
     928:	e18eec04 	orr	lr, lr, r4, lsl #24
     92c:	e3a030a2 	mov	r3, #162	; 0xa2
     930:	e0811005 	add	r1, r1, r5
     934:	e2811040 	add	r1, r1, #64	; 0x40
     938:	e3a02002 	mov	r2, #2	; 0x2
     93c:	e58bc018 	str	ip, [fp, #24]
     940:	e58be014 	str	lr, [fp, #20]
     944:	e1cb32b4 	strh	r3, [fp, #36]
     948:	e59f0430 	ldr	r0, [pc, #1072]	; d80 <.text+0xd80>
     94c:	eb0060a1 	bl	18bd8 <__memcpy_from_arm>
     950:	e5d93000 	ldrb	r3, [r9]
     954:	e0833283 	add	r3, r3, r3, lsl #5
     958:	e0855083 	add	r5, r5, r3, lsl #1
     95c:	e3a02002 	mov	r2, #2	; 0x2
     960:	e285103e 	add	r1, r5, #62	; 0x3e
     964:	e59f03e0 	ldr	r0, [pc, #992]	; d4c <.text+0xd4c>
     968:	eb00609a 	bl	18bd8 <__memcpy_from_arm>
     96c:	e5d93000 	ldrb	r3, [r9]
     970:	e2833001 	add	r3, r3, #1	; 0x1
     974:	e20330ff 	and	r3, r3, #255	; 0xff
     978:	e59f241c 	ldr	r2, [pc, #1052]	; d9c <.text+0xd9c>
     97c:	e3530005 	cmp	r3, #5	; 0x5
     980:	e5c93000 	strb	r3, [r9]
     984:	02433005 	subeq	r3, r3, #5	; 0x5
     988:	05c93000 	streqb	r3, [r9]
     98c:	e5d23000 	ldrb	r3, [r2]
     990:	e3530000 	cmp	r3, #0	; 0x0
     994:	13a03000 	movne	r3, #0	; 0x0
     998:	15c23000 	strneb	r3, [r2]
     99c:	13a02003 	movne	r2, #3	; 0x3
     9a0:	15ca2000 	strneb	r2, [sl]
     9a4:	e59f23b8 	ldr	r2, [pc, #952]	; d64 <.text+0xd64>
     9a8:	e5d23000 	ldrb	r3, [r2]
     9ac:	e2833001 	add	r3, r3, #1	; 0x1
     9b0:	e20330ff 	and	r3, r3, #255	; 0xff
     9b4:	e353004b 	cmp	r3, #75	; 0x4b
     9b8:	e5c23000 	strb	r3, [r2]
     9bc:	0243304b 	subeq	r3, r3, #75	; 0x4b
     9c0:	05ca3000 	streqb	r3, [sl]
     9c4:	eaffff31 	b	690 <.text+0x690>
     9c8:	e59fc3d0 	ldr	ip, [pc, #976]	; da0 <.text+0xda0>
     9cc:	e1db30b0 	ldrh	r3, [fp]
     9d0:	e5dc2000 	ldrb	r2, [ip]
     9d4:	e59fa324 	ldr	sl, [pc, #804]	; d00 <.text+0xd00>
     9d8:	e3833040 	orr	r3, r3, #64	; 0x40
     9dc:	e3520000 	cmp	r2, #0	; 0x0
     9e0:	e1cb30b0 	strh	r3, [fp]
     9e4:	05da3002 	ldreqb	r3, [sl, #2]
     9e8:	01ca30b2 	streqh	r3, [sl, #2]
     9ec:	0affff01 	beq	5f8 <HL2LL_write_cycle+0x1d4>
     9f0:	e59f33ac 	ldr	r3, [pc, #940]	; da4 <.text+0xda4>
     9f4:	e5d31000 	ldrb	r1, [r3]
     9f8:	e3510001 	cmp	r1, #1	; 0x1
     9fc:	0a000054 	beq	b54 <IRQ_Stack_Size+0x354>
     a00:	e5da3002 	ldrb	r3, [sl, #2]
     a04:	e59fc394 	ldr	ip, [pc, #916]	; da0 <.text+0xda0>
     a08:	e1833401 	orr	r3, r3, r1, lsl #8
     a0c:	e3a02000 	mov	r2, #0	; 0x0
     a10:	e1ca30b2 	strh	r3, [sl, #2]
     a14:	e5cc2000 	strb	r2, [ip]
     a18:	eafffef6 	b	5f8 <HL2LL_write_cycle+0x1d4>
     a1c:	e59f1384 	ldr	r1, [pc, #900]	; da8 <.text+0xda8>
     a20:	e3a03002 	mov	r3, #2	; 0x2
     a24:	e4d12001 	ldrb	r2, [r1], #1
     a28:	e5c43000 	strb	r3, [r4]
     a2c:	e59f3378 	ldr	r3, [pc, #888]	; dac <.text+0xdac>
     a30:	e5ce2035 	strb	r2, [lr, #53]
     a34:	e59f2374 	ldr	r2, [pc, #884]	; db0 <.text+0xdb0>
     a38:	e5831000 	str	r1, [r3]
     a3c:	e3a03005 	mov	r3, #5	; 0x5
     a40:	e3a01000 	mov	r1, #0	; 0x0
     a44:	e1c200b0 	strh	r0, [r2]
     a48:	e5ce3034 	strb	r3, [lr, #52]
     a4c:	e1ce13b6 	strh	r1, [lr, #54]
     a50:	eafffed1 	b	59c <HL2LL_write_cycle+0x178>
     a54:	e59fc354 	ldr	ip, [pc, #852]	; db0 <.text+0xdb0>
     a58:	e1dc30b0 	ldrh	r3, [ip]
     a5c:	e59f0348 	ldr	r0, [pc, #840]	; dac <.text+0xdac>
     a60:	e3a02005 	mov	r2, #5	; 0x5
     a64:	e1ce33b6 	strh	r3, [lr, #54]
     a68:	e2833001 	add	r3, r3, #1	; 0x1
     a6c:	e5ce2034 	strb	r2, [lr, #52]
     a70:	e1a03803 	mov	r3, r3, lsl #16
     a74:	e5902000 	ldr	r2, [r0]
     a78:	e1a03823 	mov	r3, r3, lsr #16
     a7c:	e4d21001 	ldrb	r1, [r2], #1
     a80:	e3530053 	cmp	r3, #83	; 0x53
     a84:	e1cc30b0 	strh	r3, [ip]
     a88:	02433050 	subeq	r3, r3, #80	; 0x50
     a8c:	e5ce1035 	strb	r1, [lr, #53]
     a90:	e5802000 	str	r2, [r0]
     a94:	05c43000 	streqb	r3, [r4]
     a98:	eafffebf 	b	59c <HL2LL_write_cycle+0x178>
     a9c:	e59fa2b8 	ldr	sl, [pc, #696]	; d5c <.text+0xd5c>
     aa0:	e5da3000 	ldrb	r3, [sl]
     aa4:	e59f42b4 	ldr	r4, [pc, #692]	; d60 <.text+0xd60>
     aa8:	e0832103 	add	r2, r3, r3, lsl #2
     aac:	e0833082 	add	r3, r3, r2, lsl #1
     ab0:	e7d4c083 	ldrb	ip, [r4, r3, lsl #1]
     ab4:	e0841083 	add	r1, r4, r3, lsl #1
     ab8:	e3a030a6 	mov	r3, #166	; 0xa6
     abc:	e281100b 	add	r1, r1, #11	; 0xb
     ac0:	e3a02004 	mov	r2, #4	; 0x4
     ac4:	e585c01c 	str	ip, [r5, #28]
     ac8:	e1c532b4 	strh	r3, [r5, #36]
     acc:	e2850014 	add	r0, r5, #20	; 0x14
     ad0:	e5c69000 	strb	r9, [r6]
     ad4:	eb00603f 	bl	18bd8 <__memcpy_from_arm>
     ad8:	e5da1000 	ldrb	r1, [sl]
     adc:	e0813101 	add	r3, r1, r1, lsl #2
     ae0:	e0813083 	add	r3, r1, r3, lsl #1
     ae4:	e0844083 	add	r4, r4, r3, lsl #1
     ae8:	e2842010 	add	r2, r4, #16	; 0x10
     aec:	e5d20003 	ldrb	r0, [r2, #3]
     af0:	e5d23002 	ldrb	r3, [r2, #2]
     af4:	e5d2c004 	ldrb	ip, [r2, #4]
     af8:	e2811001 	add	r1, r1, #1	; 0x1
     afc:	e5d2e005 	ldrb	lr, [r2, #5]
     b00:	e20110ff 	and	r1, r1, #255	; 0xff
     b04:	e1833400 	orr	r3, r3, r0, lsl #8
     b08:	e5d4200f 	ldrb	r2, [r4, #15]
     b0c:	e5d40010 	ldrb	r0, [r4, #16]
     b10:	e351000f 	cmp	r1, #15	; 0xf
     b14:	e5ca1000 	strb	r1, [sl]
     b18:	e183380c 	orr	r3, r3, ip, lsl #16
     b1c:	e59f1204 	ldr	r1, [pc, #516]	; d28 <.text+0xd28>
     b20:	e1833c0e 	orr	r3, r3, lr, lsl #24
     b24:	e5853018 	str	r3, [r5, #24]
     b28:	e5d13000 	ldrb	r3, [r1]
     b2c:	e2833001 	add	r3, r3, #1	; 0x1
     b30:	e1c522b0 	strh	r2, [r5, #32]
     b34:	e5c13000 	strb	r3, [r1]
     b38:	e59f2224 	ldr	r2, [pc, #548]	; d64 <.text+0xd64>
     b3c:	e59f3224 	ldr	r3, [pc, #548]	; d68 <.text+0xd68>
     b40:	e1c502b2 	strh	r0, [r5, #34]
     b44:	05ca9000 	streqb	r9, [sl]
     b48:	e5c29000 	strb	r9, [r2]
     b4c:	e5c39000 	strb	r9, [r3]
     b50:	eafffece 	b	690 <.text+0x690>
     b54:	e3520001 	cmp	r2, #1	; 0x1
     b58:	0a00003d 	beq	c54 <IRQ_Stack_Size+0x454>
     b5c:	e3520002 	cmp	r2, #2	; 0x2
     b60:	1afffea4 	bne	5f8 <HL2LL_write_cycle+0x1d4>
     b64:	e59f3234 	ldr	r3, [pc, #564]	; da0 <.text+0xda0>
     b68:	e3a0c000 	mov	ip, #0	; 0x0
     b6c:	e5da2002 	ldrb	r2, [sl, #2]
     b70:	e59f123c 	ldr	r1, [pc, #572]	; db4 <.text+0xdb4>
     b74:	e5c3c000 	strb	ip, [r3]
     b78:	e59f3238 	ldr	r3, [pc, #568]	; db8 <.text+0xdb8>
     b7c:	e3822c82 	orr	r2, r2, #33280	; 0x8200
     b80:	e5915000 	ldr	r5, [r1]
     b84:	e5d1e005 	ldrb	lr, [r1, #5]
     b88:	e5d14004 	ldrb	r4, [r1, #4]
     b8c:	e1c3c0b0 	strh	ip, [r3]
     b90:	e1ca20b2 	strh	r2, [sl, #2]
     b94:	e1d130b8 	ldrh	r3, [r1, #8]
     b98:	e1d120b6 	ldrh	r2, [r1, #6]
     b9c:	e1d110ba 	ldrh	r1, [r1, #10]
     ba0:	e5cae00d 	strb	lr, [sl, #13]
     ba4:	e5ca400e 	strb	r4, [sl, #14]
     ba8:	e5ca500f 	strb	r5, [sl, #15]
     bac:	e5cac013 	strb	ip, [sl, #19]
     bb0:	e1ca20b4 	strh	r2, [sl, #4]
     bb4:	e1cac0b6 	strh	ip, [sl, #6]
     bb8:	e1ca30ba 	strh	r3, [sl, #10]
     bbc:	e1ca10b8 	strh	r1, [sl, #8]
     bc0:	e5cac00c 	strb	ip, [sl, #12]
     bc4:	e5cac010 	strb	ip, [sl, #16]
     bc8:	e5cac011 	strb	ip, [sl, #17]
     bcc:	e5cac012 	strb	ip, [sl, #18]
     bd0:	eafffe88 	b	5f8 <HL2LL_write_cycle+0x1d4>
     bd4:	e3a030a1 	mov	r3, #161	; 0xa1
     bd8:	e58bc01c 	str	ip, [fp, #28]
     bdc:	e2811001 	add	r1, r1, #1	; 0x1
     be0:	e3a02004 	mov	r2, #4	; 0x4
     be4:	e1cb32b4 	strh	r3, [fp, #36]
     be8:	e59f0150 	ldr	r0, [pc, #336]	; d40 <.text+0xd40>
     bec:	eb005ff9 	bl	18bd8 <__memcpy_from_arm>
     bf0:	e5d51000 	ldrb	r1, [r5]
     bf4:	e0813101 	add	r3, r1, r1, lsl #2
     bf8:	e0811083 	add	r1, r1, r3, lsl #1
     bfc:	e0841081 	add	r1, r4, r1, lsl #1
     c00:	e2811005 	add	r1, r1, #5	; 0x5
     c04:	e3a02004 	mov	r2, #4	; 0x4
     c08:	e59f0138 	ldr	r0, [pc, #312]	; d48 <.text+0xd48>
     c0c:	eb005ff1 	bl	18bd8 <__memcpy_from_arm>
     c10:	e5d51000 	ldrb	r1, [r5]
     c14:	e0813101 	add	r3, r1, r1, lsl #2
     c18:	e0811083 	add	r1, r1, r3, lsl #1
     c1c:	e0841081 	add	r1, r4, r1, lsl #1
     c20:	e3a02002 	mov	r2, #2	; 0x2
     c24:	e2811009 	add	r1, r1, #9	; 0x9
     c28:	e59f011c 	ldr	r0, [pc, #284]	; d4c <.text+0xd4c>
     c2c:	eb005fe9 	bl	18bd8 <__memcpy_from_arm>
     c30:	e5d53000 	ldrb	r3, [r5]
     c34:	e0832103 	add	r2, r3, r3, lsl #2
     c38:	e0833082 	add	r3, r3, r2, lsl #1
     c3c:	e0843083 	add	r3, r4, r3, lsl #1
     c40:	e5d32011 	ldrb	r2, [r3, #17]
     c44:	e3a03001 	mov	r3, #1	; 0x1
     c48:	e1cb22b2 	strh	r2, [fp, #34]
     c4c:	e5c63000 	strb	r3, [r6]
     c50:	eafffe8e 	b	690 <.text+0x690>
     c54:	e59f3158 	ldr	r3, [pc, #344]	; db4 <.text+0xdb4>
     c58:	e2830014 	add	r0, r3, #20	; 0x14
     c5c:	e8901001 	ldmia	r0, {r0, ip}
     c60:	e283500c 	add	r5, r3, #12	; 0xc
     c64:	e8950060 	ldmia	r5, {r5, r6}
     c68:	e1a03c4c 	mov	r3, ip, asr #24
     c6c:	e58d3008 	str	r3, [sp, #8]
     c70:	e1a01846 	mov	r1, r6, asr #16
     c74:	e1a03440 	mov	r3, r0, asr #8
     c78:	e58d100c 	str	r1, [sp, #12]
     c7c:	e58d3004 	str	r3, [sp, #4]
     c80:	e1a01c40 	mov	r1, r0, asr #24
     c84:	e1a03840 	mov	r3, r0, asr #16
     c88:	e58d3000 	str	r3, [sp]
     c8c:	e5da2002 	ldrb	r2, [sl, #2]
     c90:	e5ca1013 	strb	r1, [sl, #19]
     c94:	e59f1104 	ldr	r1, [pc, #260]	; da0 <.text+0xda0>
     c98:	e3a03002 	mov	r3, #2	; 0x2
     c9c:	e5c13000 	strb	r3, [r1]
     ca0:	e3822c81 	orr	r2, r2, #33024	; 0x8100
     ca4:	e1a0e44c 	mov	lr, ip, asr #8
     ca8:	e1a0484c 	mov	r4, ip, asr #16
     cac:	e1ca20b2 	strh	r2, [sl, #2]
     cb0:	e59d200c 	ldr	r2, [sp, #12]
     cb4:	e5cae00d 	strb	lr, [sl, #13]
     cb8:	e5ca400e 	strb	r4, [sl, #14]
     cbc:	e59d3008 	ldr	r3, [sp, #8]
     cc0:	e5ca300f 	strb	r3, [sl, #15]
     cc4:	e59d1004 	ldr	r1, [sp, #4]
     cc8:	e5ca1011 	strb	r1, [sl, #17]
     ccc:	e1ca20b8 	strh	r2, [sl, #8]
     cd0:	e59d2000 	ldr	r2, [sp]
     cd4:	e1a07845 	mov	r7, r5, asr #16
     cd8:	e1ca70b6 	strh	r7, [sl, #6]
     cdc:	e5ca2012 	strb	r2, [sl, #18]
     ce0:	e1ca50b4 	strh	r5, [sl, #4]
     ce4:	e1ca60ba 	strh	r6, [sl, #10]
     ce8:	e5cac00c 	strb	ip, [sl, #12]
     cec:	e5ca0010 	strb	r0, [sl, #16]
     cf0:	eafffe40 	b	5f8 <HL2LL_write_cycle+0x1d4>
     cf4:	40000036 	andmi	r0, r0, r6, lsr r0
     cf8:	40000dd8 	ldrmid	r0, [r0], -r8
     cfc:	40000dd5 	ldrmid	r0, [r0], -r5
     d00:	40002010 	andmi	r2, r0, r0, lsl r0
     d04:	4000213c 	andmi	r2, r0, ip, lsr r1
     d08:	400012d0 	ldrmid	r1, [r0], -r0
     d0c:	40004f00 	andmi	r4, r0, r0, lsl #30
     d10:	40002064 	andmi	r2, r0, r4, rrx
     d14:	40000dbe 	strmih	r0, [r0], -lr
     d18:	40000dde 	ldrmid	r0, [r0], -lr
     d1c:	40002200 	andmi	r2, r0, r0, lsl #4
     d20:	40002130 	andmi	r2, r0, r0, lsr r1
     d24:	40000dd4 	ldrmid	r0, [r0], -r4
     d28:	40000dcb 	andmi	r0, r0, fp, asr #27
     d2c:	400020bc 	strmih	r2, [r0], -ip
     d30:	400012cc 	andmi	r1, r0, ip, asr #5
     d34:	400020c8 	andmi	r2, r0, r8, asr #1
     d38:	400012c8 	andmi	r1, r0, r8, asr #5
     d3c:	4000530e 	andmi	r5, r0, lr, lsl #6
     d40:	40002024 	andmi	r2, r0, r4, lsr #32
     d44:	40005312 	andmi	r5, r0, r2, lsl r3
     d48:	40002028 	andmi	r2, r0, r8, lsr #32
     d4c:	40002030 	andmi	r2, r0, r0, lsr r0
     d50:	40005316 	andmi	r5, r0, r6, lsl r3
     d54:	40001280 	andmi	r1, r0, r0, lsl #5
     d58:	40001281 	andmi	r1, r0, r1, lsl #5
     d5c:	40000dca 	andmi	r0, r0, sl, asr #27
     d60:	400051c4 	andmi	r5, r0, r4, asr #3
     d64:	40000dc8 	andmi	r0, r0, r8, asr #27
     d68:	40000dc9 	andmi	r0, r0, r9, asr #27
     d6c:	400051a4 	andmi	r5, r0, r4, lsr #3
     d70:	400051a8 	andmi	r5, r0, r8, lsr #3
     d74:	400051ac 	andmi	r5, r0, ip, lsr #3
     d78:	4000202c 	andmi	r2, r0, ip, lsr #32
     d7c:	400051b0 	strmih	r5, [r0], -r0
     d80:	40002032 	andmi	r2, r0, r2, lsr r0
     d84:	400051b2 	strmih	r5, [r0], -r2
     d88:	400051b4 	strmih	r5, [r0], -r4
     d8c:	400051b8 	strmih	r5, [r0], -r8
     d90:	400051bc 	strmih	r5, [r0], -ip
     d94:	400051c0 	andmi	r5, r0, r0, asr #3
     d98:	400051c2 	andmi	r5, r0, r2, asr #3
     d9c:	40001282 	andmi	r1, r0, r2, lsl #5
     da0:	40000db7 	strmih	r0, [r0], -r7
     da4:	40000db6 	strmih	r0, [r0], -r6
     da8:	40004e46 	andmi	r4, r0, r6, asr #28
     dac:	40000dd0 	ldrmid	r0, [r0], -r0
     db0:	40000dcc 	andmi	r0, r0, ip, asr #27
     db4:	40002048 	andmi	r2, r0, r8, asr #32
     db8:	40000dba 	strmih	r0, [r0], -sl

00000dbc <SSP_data_distribution_HL>:
     dbc:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     dc0:	e59f632c 	ldr	r6, [pc, #812]	; 10f4 <.text+0x10f4>
     dc4:	e1d630b0 	ldrh	r3, [r6]
     dc8:	e3130008 	tst	r3, #8	; 0x8
     dcc:	e2037003 	and	r7, r3, #3	; 0x3
     dd0:	159f3320 	ldrne	r3, [pc, #800]	; 10f8 <.text+0x10f8>
     dd4:	13a02000 	movne	r2, #0	; 0x0
     dd8:	15832000 	strne	r2, [r3]
     ddc:	e1d610b6 	ldrh	r1, [r6, #6]
     de0:	e1d630f2 	ldrsh	r3, [r6, #2]
     de4:	e1d620f4 	ldrsh	r2, [r6, #4]
     de8:	e59f530c 	ldr	r5, [pc, #780]	; 10fc <.text+0x10fc>
     dec:	e59f430c 	ldr	r4, [pc, #780]	; 1100 <.text+0x1100>
     df0:	e1d600f8 	ldrsh	r0, [r6, #8]
     df4:	e1d6c0fa 	ldrsh	ip, [r6, #10]
     df8:	e1d6e0fc 	ldrsh	lr, [r6, #12]
     dfc:	e0833103 	add	r3, r3, r3, lsl #2
     e00:	e0822102 	add	r2, r2, r2, lsl #2
     e04:	e0811101 	add	r1, r1, r1, lsl #2
     e08:	e1a03083 	mov	r3, r3, lsl #1
     e0c:	e1a02082 	mov	r2, r2, lsl #1
     e10:	e1a01081 	mov	r1, r1, lsl #1
     e14:	e3570000 	cmp	r7, #0	; 0x0
     e18:	e584301c 	str	r3, [r4, #28]
     e1c:	e5842020 	str	r2, [r4, #32]
     e20:	e5841024 	str	r1, [r4, #36]
     e24:	e5840028 	str	r0, [r4, #40]
     e28:	e584c02c 	str	ip, [r4, #44]
     e2c:	e584e030 	str	lr, [r4, #48]
     e30:	e5853000 	str	r3, [r5]
     e34:	e5852004 	str	r2, [r5, #4]
     e38:	e5851008 	str	r1, [r5, #8]
     e3c:	e585000c 	str	r0, [r5, #12]
     e40:	e585c010 	str	ip, [r5, #16]
     e44:	e585e014 	str	lr, [r5, #20]
     e48:	e1a08005 	mov	r8, r5
     e4c:	e1a0a004 	mov	sl, r4
     e50:	1a000026 	bne	ef0 <SSP_data_distribution_HL+0x134>
     e54:	e59f02a8 	ldr	r0, [pc, #680]	; 1104 <.text+0x1104>
     e58:	e1a01004 	mov	r1, r4
     e5c:	e1a02006 	mov	r2, r6
     e60:	e286c008 	add	ip, r6, #8	; 0x8
     e64:	e1a0e006 	mov	lr, r6
     e68:	e5d2300e 	ldrb	r3, [r2, #14]
     e6c:	e2822001 	add	r2, r2, #1	; 0x1
     e70:	e1a03203 	mov	r3, r3, lsl #4
     e74:	e152000c 	cmp	r2, ip
     e78:	e1c130bc 	strh	r3, [r1, #12]
     e7c:	e0c030b2 	strh	r3, [r0], #2
     e80:	e2811002 	add	r1, r1, #2	; 0x2
     e84:	1afffff7 	bne	e68 <SSP_data_distribution_HL+0xac>
     e88:	e1de32f4 	ldrsh	r3, [lr, #36]
     e8c:	e1de22f0 	ldrsh	r2, [lr, #32]
     e90:	e1de12f2 	ldrsh	r1, [lr, #34]
     e94:	e0833103 	add	r3, r3, r3, lsl #2
     e98:	e0822102 	add	r2, r2, r2, lsl #2
     e9c:	e0811101 	add	r1, r1, r1, lsl #2
     ea0:	e1a03883 	mov	r3, r3, lsl #17
     ea4:	e1a00823 	mov	r0, r3, lsr #16
     ea8:	e1a02882 	mov	r2, r2, lsl #17
     eac:	e1a01881 	mov	r1, r1, lsl #17
     eb0:	e1a0c822 	mov	ip, r2, lsr #16
     eb4:	e1a01821 	mov	r1, r1, lsr #16
     eb8:	e3500000 	cmp	r0, #0	; 0x0
     ebc:	e1c801bc 	strh	r0, [r8, #28]
     ec0:	e1c8c1b8 	strh	ip, [r8, #24]
     ec4:	e1c811ba 	strh	r1, [r8, #26]
     ec8:	1a00003a 	bne	fb8 <.text+0xfb8>
     ecc:	e2862018 	add	r2, r6, #24	; 0x18
     ed0:	e892000c 	ldmia	r2, {r2, r3}
     ed4:	e58a3090 	str	r3, [sl, #144]
     ed8:	e1cac3b4 	strh	ip, [sl, #52]
     edc:	e1ca13b6 	strh	r1, [sl, #54]
     ee0:	e1ca03b8 	strh	r0, [sl, #56]
     ee4:	e58a208c 	str	r2, [sl, #140]
     ee8:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
     eec:	e12fff1e 	bx	lr
     ef0:	e3570001 	cmp	r7, #1	; 0x1
     ef4:	0a000037 	beq	fd8 <.text+0xfd8>
     ef8:	e3570002 	cmp	r7, #2	; 0x2
     efc:	1afffff9 	bne	ee8 <SSP_data_distribution_HL+0x12c>
     f00:	e1d634f6 	ldrsh	r3, [r6, #70]
     f04:	e59fc1fc 	ldr	ip, [pc, #508]	; 1108 <.text+0x1108>
     f08:	e5853038 	str	r3, [r5, #56]
     f0c:	e5843044 	str	r3, [r4, #68]
     f10:	e1d635b2 	ldrh	r3, [r6, #82]
     f14:	e1c430b0 	strh	r3, [r4]
     f18:	e1dc30b0 	ldrh	r3, [ip]
     f1c:	e1c430b6 	strh	r3, [r4, #6]
     f20:	e1dc30b6 	ldrh	r3, [ip, #6]
     f24:	e1c430b4 	strh	r3, [r4, #4]
     f28:	e1dc31b2 	ldrh	r3, [ip, #18]
     f2c:	e1d625ba 	ldrh	r2, [r6, #90]
     f30:	e1c430b8 	strh	r3, [r4, #8]
     f34:	e1dc30b4 	ldrh	r3, [ip, #4]
     f38:	e212e001 	ands	lr, r2, #1	; 0x1
     f3c:	e1c430ba 	strh	r3, [r4, #10]
     f40:	e1a02802 	mov	r2, r2, lsl #16
     f44:	13a03001 	movne	r3, #1	; 0x1
     f48:	15c43002 	strneb	r3, [r4, #2]
     f4c:	e1a038c2 	mov	r3, r2, asr #17
     f50:	e1d614f2 	ldrsh	r1, [r6, #66]
     f54:	e1d604f4 	ldrsh	r0, [r6, #68]
     f58:	e203307f 	and	r3, r3, #127	; 0x7f
     f5c:	e2433001 	sub	r3, r3, #1	; 0x1
     f60:	e584103c 	str	r1, [r4, #60]
     f64:	e5840040 	str	r0, [r4, #64]
     f68:	e5851030 	str	r1, [r5, #48]
     f6c:	e5850034 	str	r0, [r5, #52]
     f70:	05c4e002 	streqb	lr, [r4, #2]
     f74:	e353000d 	cmp	r3, #13	; 0xd
     f78:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     f7c:	eaffffd9 	b	ee8 <SSP_data_distribution_HL+0x12c>
     f80:	00001028 	andeq	r1, r0, r8, lsr #32
     f84:	00000ee8 	andeq	r0, r0, r8, ror #29
     f88:	00000ee8 	andeq	r0, r0, r8, ror #29
     f8c:	00000ee8 	andeq	r0, r0, r8, ror #29
     f90:	00000ee8 	andeq	r0, r0, r8, ror #29
     f94:	00001034 	andeq	r1, r0, r4, lsr r0
     f98:	00001044 	andeq	r1, r0, r4, asr #32
     f9c:	00001054 	andeq	r1, r0, r4, asr r0
     fa0:	00000ee8 	andeq	r0, r0, r8, ror #29
     fa4:	00000ee8 	andeq	r0, r0, r8, ror #29
     fa8:	00000ee8 	andeq	r0, r0, r8, ror #29
     fac:	00001064 	andeq	r1, r0, r4, rrx
     fb0:	00001084 	andeq	r1, r0, r4, lsl #1
     fb4:	000010b4 	streqh	r1, [r0], -r4
     fb8:	e59f214c 	ldr	r2, [pc, #332]	; 110c <.text+0x110c>
     fbc:	e5d23000 	ldrb	r3, [r2]
     fc0:	e3530009 	cmp	r3, #9	; 0x9
     fc4:	95d23000 	ldrlsb	r3, [r2]
     fc8:	92833001 	addls	r3, r3, #1	; 0x1
     fcc:	920330ff 	andls	r3, r3, #255	; 0xff
     fd0:	95c23000 	strlsb	r3, [r2]
     fd4:	eaffffbc 	b	ecc <SSP_data_distribution_HL+0x110>
     fd8:	e1d634f0 	ldrsh	r3, [r6, #64]
     fdc:	e5853050 	str	r3, [r5, #80]
     fe0:	e5843088 	str	r3, [r4, #136]
     fe4:	e1d633b8 	ldrh	r3, [r6, #56]
     fe8:	e596203c 	ldr	r2, [r6, #60]
     fec:	e1c439b4 	strh	r3, [r4, #148]
     ff0:	e1d633ba 	ldrh	r3, [r6, #58]
     ff4:	e5842084 	str	r2, [r4, #132]
     ff8:	e585204c 	str	r2, [r5, #76]
     ffc:	e1c439b6 	strh	r3, [r4, #150]
    1000:	e1a00004 	mov	r0, r4
    1004:	e3a01000 	mov	r1, #0	; 0x0
    1008:	e0813006 	add	r3, r1, r6
    100c:	e5d32030 	ldrb	r2, [r3, #48]
    1010:	e2811001 	add	r1, r1, #1	; 0x1
    1014:	e3510006 	cmp	r1, #6	; 0x6
    1018:	e5c02048 	strb	r2, [r0, #72]
    101c:	e2800001 	add	r0, r0, #1	; 0x1
    1020:	1afffff8 	bne	1008 <.text+0x1008>
    1024:	eaffffaf 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1028:	e1d665b4 	ldrh	r6, [r6, #84]
    102c:	e1cc60b6 	strh	r6, [ip, #6]
    1030:	eaffffac 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1034:	e59f30d4 	ldr	r3, [pc, #212]	; 1110 <.text+0x1110>
    1038:	e1d665b4 	ldrh	r6, [r6, #84]
    103c:	e1c360b0 	strh	r6, [r3]
    1040:	eaffffa8 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1044:	e59f30c8 	ldr	r3, [pc, #200]	; 1114 <.text+0x1114>
    1048:	e1d665b4 	ldrh	r6, [r6, #84]
    104c:	e1c360b0 	strh	r6, [r3]
    1050:	eaffffa4 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1054:	e1d625b4 	ldrh	r2, [r6, #84]
    1058:	e59f30b8 	ldr	r3, [pc, #184]	; 1118 <.text+0x1118>
    105c:	e5c32000 	strb	r2, [r3]
    1060:	eaffffa0 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1064:	e1d625f4 	ldrsh	r2, [r6, #84]
    1068:	e3520001 	cmp	r2, #1	; 0x1
    106c:	1affff9d 	bne	ee8 <SSP_data_distribution_HL+0x12c>
    1070:	e59f10a4 	ldr	r1, [pc, #164]	; 111c <.text+0x111c>
    1074:	e5d13000 	ldrb	r3, [r1]
    1078:	e3530000 	cmp	r3, #0	; 0x0
    107c:	05c12000 	streqb	r2, [r1]
    1080:	eaffff98 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1084:	e59f4094 	ldr	r4, [pc, #148]	; 1120 <.text+0x1120>
    1088:	e1d605b4 	ldrh	r0, [r6, #84]
    108c:	e5d42000 	ldrb	r2, [r4]
    1090:	e1a03800 	mov	r3, r0, lsl #16
    1094:	e1520843 	cmp	r2, r3, asr #16
    1098:	0a000003 	beq	10ac <.text+0x10ac>
    109c:	e20000ff 	and	r0, r0, #255	; 0xff
    10a0:	eb002814 	bl	b0f8 <jetiSetKeyChanged>
    10a4:	e59f3048 	ldr	r3, [pc, #72]	; 10f4 <.text+0x10f4>
    10a8:	e1d305b4 	ldrh	r0, [r3, #84]
    10ac:	e5c40000 	strb	r0, [r4]
    10b0:	eaffff8c 	b	ee8 <SSP_data_distribution_HL+0x12c>
    10b4:	e59fc068 	ldr	ip, [pc, #104]	; 1124 <.text+0x1124>
    10b8:	e5dc3000 	ldrb	r3, [ip]
    10bc:	e3530002 	cmp	r3, #2	; 0x2
    10c0:	11d625b4 	ldrneh	r2, [r6, #84]
    10c4:	159f305c 	ldrne	r3, [pc, #92]	; 1128 <.text+0x1128>
    10c8:	15c32000 	strneb	r2, [r3]
    10cc:	1affff85 	bne	ee8 <SSP_data_distribution_HL+0x12c>
    10d0:	e59f2050 	ldr	r2, [pc, #80]	; 1128 <.text+0x1128>
    10d4:	e1d635f4 	ldrsh	r3, [r6, #84]
    10d8:	e5d21000 	ldrb	r1, [r2]
    10dc:	e1530001 	cmp	r3, r1
    10e0:	13a03001 	movne	r3, #1	; 0x1
    10e4:	03a03000 	moveq	r3, #0	; 0x0
    10e8:	15cc3000 	strneb	r3, [ip]
    10ec:	05cc3000 	streqb	r3, [ip]
    10f0:	eaffff7c 	b	ee8 <SSP_data_distribution_HL+0x12c>
    10f4:	40001fb4 	strmih	r1, [r0], -r4
    10f8:	40000dd8 	ldrmid	r0, [r0], -r8
    10fc:	40004ea4 	andmi	r4, r0, r4, lsr #29
    1100:	40002168 	andmi	r2, r0, r8, ror #2
    1104:	40002158 	andmi	r2, r0, r8, asr r1
    1108:	40004f00 	andmi	r4, r0, r0, lsl #30
    110c:	40000ee8 	andmi	r0, r0, r8, ror #29
    1110:	40000dba 	strmih	r0, [r0], -sl
    1114:	40000dbc 	strmih	r0, [r0], -ip
    1118:	40000db8 	strmih	r0, [r0], -r8
    111c:	40000ee9 	andmi	r0, r0, r9, ror #29
    1120:	40000dd6 	ldrmid	r0, [r0], -r6
    1124:	40000dde 	ldrmid	r0, [r0], -lr
    1128:	40002200 	andmi	r2, r0, r0, lsl #4

0000112c <SSP_rx_handler_HL>:

inline void SSP_rx_handler_HL(unsigned char SPI_rxdata) //rx_handler @ high-level processor
{
    112c:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	static volatile unsigned char SPI_syncstate = 0;
	static volatile unsigned char SPI_rxcount = 0;
	static volatile unsigned char *SPI_rxptr;
	static volatile unsigned char incoming_page;

	//receive handler
	if (SPI_syncstate == 0) {
    1130:	e59f2484 	ldr	r2, [pc, #1156]	; 15bc <.text+0x15bc>
    1134:	e5d23000 	ldrb	r3, [r2]
    1138:	e20330ff 	and	r3, r3, #255	; 0xff
    113c:	e3530000 	cmp	r3, #0	; 0x0
    1140:	e20000ff 	and	r0, r0, #255	; 0xff
    1144:	e1a06002 	mov	r6, r2
    1148:	1a000004 	bne	1160 <SSP_rx_handler_HL+0x34>
		if (SPI_rxdata == '>')
    114c:	e350003e 	cmp	r0, #62	; 0x3e
    1150:	0a000011 	beq	119c <SSP_rx_handler_HL+0x70>
			SPI_syncstate++;
		else
			SPI_syncstate = 0;
	} else if (SPI_syncstate == 1) {
		if (SPI_rxdata == '*') {
			SPI_syncstate++;
			SPI_rxptr = (unsigned char *) &LL_1khz_attitude_data;
			SPI_rxcount = 40;
		} else
			SPI_syncstate = 0;
	} else if (SPI_syncstate == 2) {
		if (SPI_rxcount == 26) //14 bytes transmitted => select 500Hz page
		{
			incoming_page = LL_1khz_attitude_data.system_flags & 0x03; //system flags were already received
			if (incoming_page == 1)
				SPI_rxptr += 26;
			else if (incoming_page == 2)
				SPI_rxptr += 52;
		}
		SPI_rxcount--;
		*SPI_rxptr = SPI_rxdata;
		SPI_rxptr++;
		if (SPI_rxcount == 0) {
			SPI_syncstate++;
		}
	} else if (SPI_syncstate == 3) {
		if (SPI_rxdata == '<') //last byte ok => data should be valid
		{
			SSP_data_distribution_HL(); //only distribute data to other structs, if it was received correctly
			//ack data receiption
		}
		SPI_syncstate = 0;
	} else
		SPI_syncstate = 0;
    1154:	e5c23000 	strb	r3, [r2]
}
    1158:	e8bd47f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    115c:	e12fff1e 	bx	lr
    1160:	e5d23000 	ldrb	r3, [r2]
    1164:	e3530001 	cmp	r3, #1	; 0x1
    1168:	0a000010 	beq	11b0 <SSP_rx_handler_HL+0x84>
    116c:	e5d23000 	ldrb	r3, [r2]
    1170:	e3530002 	cmp	r3, #2	; 0x2
    1174:	0a00001c 	beq	11ec <SSP_rx_handler_HL+0xc0>
    1178:	e5d23000 	ldrb	r3, [r2]
    117c:	e3530003 	cmp	r3, #3	; 0x3
    1180:	13a03000 	movne	r3, #0	; 0x0
    1184:	1afffff2 	bne	1154 <SSP_rx_handler_HL+0x28>
    1188:	e350003c 	cmp	r0, #60	; 0x3c
    118c:	0a000039 	beq	1278 <SSP_rx_handler_HL+0x14c>
    1190:	e3a03000 	mov	r3, #0	; 0x0
    1194:	e5c63000 	strb	r3, [r6]
    1198:	eaffffee 	b	1158 <SSP_rx_handler_HL+0x2c>
    119c:	e5d23000 	ldrb	r3, [r2]
    11a0:	e2833001 	add	r3, r3, #1	; 0x1
    11a4:	e20330ff 	and	r3, r3, #255	; 0xff
    11a8:	e5c23000 	strb	r3, [r2]
    11ac:	eaffffe9 	b	1158 <SSP_rx_handler_HL+0x2c>
    11b0:	e350002a 	cmp	r0, #42	; 0x2a
    11b4:	13a03000 	movne	r3, #0	; 0x0
    11b8:	15c23000 	strneb	r3, [r2]
    11bc:	1affffe5 	bne	1158 <SSP_rx_handler_HL+0x2c>
    11c0:	e5d23000 	ldrb	r3, [r2]
    11c4:	e2833001 	add	r3, r3, #1	; 0x1
    11c8:	e20330ff 	and	r3, r3, #255	; 0xff
    11cc:	e5c23000 	strb	r3, [r2]
    11d0:	e59f33e8 	ldr	r3, [pc, #1000]	; 15c0 <.text+0x15c0>
    11d4:	e59f23e8 	ldr	r2, [pc, #1000]	; 15c4 <.text+0x15c4>
    11d8:	e5832000 	str	r2, [r3]
    11dc:	e59f33e4 	ldr	r3, [pc, #996]	; 15c8 <.text+0x15c8>
    11e0:	e3a01028 	mov	r1, #40	; 0x28
    11e4:	e5c31000 	strb	r1, [r3]
    11e8:	eaffffda 	b	1158 <SSP_rx_handler_HL+0x2c>
    11ec:	e59fc3d4 	ldr	ip, [pc, #980]	; 15c8 <.text+0x15c8>
    11f0:	e5dc3000 	ldrb	r3, [ip]
    11f4:	e353001a 	cmp	r3, #26	; 0x1a
    11f8:	0a00000e 	beq	1238 <SSP_rx_handler_HL+0x10c>
    11fc:	e59f13bc 	ldr	r1, [pc, #956]	; 15c0 <.text+0x15c0>
    1200:	e5dc3000 	ldrb	r3, [ip]
    1204:	e5912000 	ldr	r2, [r1]
    1208:	e2433001 	sub	r3, r3, #1	; 0x1
    120c:	e20330ff 	and	r3, r3, #255	; 0xff
    1210:	e5cc3000 	strb	r3, [ip]
    1214:	e4c20001 	strb	r0, [r2], #1
    1218:	e5dc3000 	ldrb	r3, [ip]
    121c:	e3530000 	cmp	r3, #0	; 0x0
    1220:	e5812000 	str	r2, [r1]
    1224:	05d63000 	ldreqb	r3, [r6]
    1228:	02833001 	addeq	r3, r3, #1	; 0x1
    122c:	020330ff 	andeq	r3, r3, #255	; 0xff
    1230:	05c63000 	streqb	r3, [r6]
    1234:	eaffffc7 	b	1158 <SSP_rx_handler_HL+0x2c>
    1238:	e59f3384 	ldr	r3, [pc, #900]	; 15c4 <.text+0x15c4>
    123c:	e1d320b0 	ldrh	r2, [r3]
    1240:	e59f1384 	ldr	r1, [pc, #900]	; 15cc <.text+0x15cc>
    1244:	e2022003 	and	r2, r2, #3	; 0x3
    1248:	e5c12000 	strb	r2, [r1]
    124c:	e5d13000 	ldrb	r3, [r1]
    1250:	e3530001 	cmp	r3, #1	; 0x1
    1254:	0a0000b6 	beq	1534 <.text+0x1534>
    1258:	e5d13000 	ldrb	r3, [r1]
    125c:	e3530002 	cmp	r3, #2	; 0x2
    1260:	1affffe5 	bne	11fc <SSP_rx_handler_HL+0xd0>
    1264:	e59f1354 	ldr	r1, [pc, #852]	; 15c0 <.text+0x15c0>
    1268:	e5913000 	ldr	r3, [r1]
    126c:	e2833034 	add	r3, r3, #52	; 0x34
    1270:	e5813000 	str	r3, [r1]
    1274:	eaffffe1 	b	1200 <SSP_rx_handler_HL+0xd4>
    1278:	e59f7344 	ldr	r7, [pc, #836]	; 15c4 <.text+0x15c4>
    127c:	e1d730b0 	ldrh	r3, [r7]
    1280:	e3130008 	tst	r3, #8	; 0x8
    1284:	e2038003 	and	r8, r3, #3	; 0x3
    1288:	159f3340 	ldrne	r3, [pc, #832]	; 15d0 <.text+0x15d0>
    128c:	13a02000 	movne	r2, #0	; 0x0
    1290:	15832000 	strne	r2, [r3]
    1294:	e1d710b6 	ldrh	r1, [r7, #6]
    1298:	e1d730f2 	ldrsh	r3, [r7, #2]
    129c:	e1d720f4 	ldrsh	r2, [r7, #4]
    12a0:	e59f532c 	ldr	r5, [pc, #812]	; 15d4 <.text+0x15d4>
    12a4:	e59f432c 	ldr	r4, [pc, #812]	; 15d8 <.text+0x15d8>
    12a8:	e1d700f8 	ldrsh	r0, [r7, #8]
    12ac:	e1d7c0fa 	ldrsh	ip, [r7, #10]
    12b0:	e1d7e0fc 	ldrsh	lr, [r7, #12]
    12b4:	e0833103 	add	r3, r3, r3, lsl #2
    12b8:	e0822102 	add	r2, r2, r2, lsl #2
    12bc:	e0811101 	add	r1, r1, r1, lsl #2
    12c0:	e1a03083 	mov	r3, r3, lsl #1
    12c4:	e1a02082 	mov	r2, r2, lsl #1
    12c8:	e1a01081 	mov	r1, r1, lsl #1
    12cc:	e3580000 	cmp	r8, #0	; 0x0
    12d0:	e584301c 	str	r3, [r4, #28]
    12d4:	e5842020 	str	r2, [r4, #32]
    12d8:	e5841024 	str	r1, [r4, #36]
    12dc:	e5840028 	str	r0, [r4, #40]
    12e0:	e584c02c 	str	ip, [r4, #44]
    12e4:	e584e030 	str	lr, [r4, #48]
    12e8:	e5853000 	str	r3, [r5]
    12ec:	e5852004 	str	r2, [r5, #4]
    12f0:	e5851008 	str	r1, [r5, #8]
    12f4:	e585000c 	str	r0, [r5, #12]
    12f8:	e585c010 	str	ip, [r5, #16]
    12fc:	e585e014 	str	lr, [r5, #20]
    1300:	e1a09005 	mov	r9, r5
    1304:	e1a0a004 	mov	sl, r4
    1308:	1a00002c 	bne	13c0 <SSP_rx_handler_HL+0x294>
    130c:	e59f02c8 	ldr	r0, [pc, #712]	; 15dc <.text+0x15dc>
    1310:	e1a01004 	mov	r1, r4
    1314:	e1a02007 	mov	r2, r7
    1318:	e287c008 	add	ip, r7, #8	; 0x8
    131c:	e1a0e007 	mov	lr, r7
    1320:	e5d2300e 	ldrb	r3, [r2, #14]
    1324:	e2822001 	add	r2, r2, #1	; 0x1
    1328:	e1a03203 	mov	r3, r3, lsl #4
    132c:	e15c0002 	cmp	ip, r2
    1330:	e1c130bc 	strh	r3, [r1, #12]
    1334:	e0c030b2 	strh	r3, [r0], #2
    1338:	e2811002 	add	r1, r1, #2	; 0x2
    133c:	1afffff7 	bne	1320 <SSP_rx_handler_HL+0x1f4>
    1340:	e1de32f4 	ldrsh	r3, [lr, #36]
    1344:	e1de22f0 	ldrsh	r2, [lr, #32]
    1348:	e1de12f2 	ldrsh	r1, [lr, #34]
    134c:	e0833103 	add	r3, r3, r3, lsl #2
    1350:	e0822102 	add	r2, r2, r2, lsl #2
    1354:	e0811101 	add	r1, r1, r1, lsl #2
    1358:	e1a03883 	mov	r3, r3, lsl #17
    135c:	e1a00823 	mov	r0, r3, lsr #16
    1360:	e1a02882 	mov	r2, r2, lsl #17
    1364:	e1a01881 	mov	r1, r1, lsl #17
    1368:	e1a0c822 	mov	ip, r2, lsr #16
    136c:	e1a01821 	mov	r1, r1, lsr #16
    1370:	e3500000 	cmp	r0, #0	; 0x0
    1374:	e1c901bc 	strh	r0, [r9, #28]
    1378:	e1c9c1b8 	strh	ip, [r9, #24]
    137c:	e1c911ba 	strh	r1, [r9, #26]
    1380:	0a000006 	beq	13a0 <SSP_rx_handler_HL+0x274>
    1384:	e59f2254 	ldr	r2, [pc, #596]	; 15e0 <.text+0x15e0>
    1388:	e5d23000 	ldrb	r3, [r2]
    138c:	e3530009 	cmp	r3, #9	; 0x9
    1390:	95d23000 	ldrlsb	r3, [r2]
    1394:	92833001 	addls	r3, r3, #1	; 0x1
    1398:	920330ff 	andls	r3, r3, #255	; 0xff
    139c:	95c23000 	strlsb	r3, [r2]
    13a0:	e2872018 	add	r2, r7, #24	; 0x18
    13a4:	e892000c 	ldmia	r2, {r2, r3}
    13a8:	e58a3090 	str	r3, [sl, #144]
    13ac:	e1cac3b4 	strh	ip, [sl, #52]
    13b0:	e1ca13b6 	strh	r1, [sl, #54]
    13b4:	e1ca03b8 	strh	r0, [sl, #56]
    13b8:	e58a208c 	str	r2, [sl, #140]
    13bc:	eaffff73 	b	1190 <SSP_rx_handler_HL+0x64>
    13c0:	e3580001 	cmp	r8, #1	; 0x1
    13c4:	0a00005f 	beq	1548 <.text+0x1548>
    13c8:	e3580002 	cmp	r8, #2	; 0x2
    13cc:	1affff6f 	bne	1190 <SSP_rx_handler_HL+0x64>
    13d0:	e1d734f6 	ldrsh	r3, [r7, #70]
    13d4:	e59fc208 	ldr	ip, [pc, #520]	; 15e4 <.text+0x15e4>
    13d8:	e5853038 	str	r3, [r5, #56]
    13dc:	e5843044 	str	r3, [r4, #68]
    13e0:	e1d735b2 	ldrh	r3, [r7, #82]
    13e4:	e1c430b0 	strh	r3, [r4]
    13e8:	e1dc30b0 	ldrh	r3, [ip]
    13ec:	e1c430b6 	strh	r3, [r4, #6]
    13f0:	e1dc30b6 	ldrh	r3, [ip, #6]
    13f4:	e1c430b4 	strh	r3, [r4, #4]
    13f8:	e1dc31b2 	ldrh	r3, [ip, #18]
    13fc:	e1d725ba 	ldrh	r2, [r7, #90]
    1400:	e1c430b8 	strh	r3, [r4, #8]
    1404:	e1dc30b4 	ldrh	r3, [ip, #4]
    1408:	e212e001 	ands	lr, r2, #1	; 0x1
    140c:	e1c430ba 	strh	r3, [r4, #10]
    1410:	e1a02802 	mov	r2, r2, lsl #16
    1414:	13a03001 	movne	r3, #1	; 0x1
    1418:	15c43002 	strneb	r3, [r4, #2]
    141c:	e1a038c2 	mov	r3, r2, asr #17
    1420:	e1d714f2 	ldrsh	r1, [r7, #66]
    1424:	e1d704f4 	ldrsh	r0, [r7, #68]
    1428:	e203307f 	and	r3, r3, #127	; 0x7f
    142c:	e2433001 	sub	r3, r3, #1	; 0x1
    1430:	e584103c 	str	r1, [r4, #60]
    1434:	e5840040 	str	r0, [r4, #64]
    1438:	e5851030 	str	r1, [r5, #48]
    143c:	e5850034 	str	r0, [r5, #52]
    1440:	05c4e002 	streqb	lr, [r4, #2]
    1444:	e353000d 	cmp	r3, #13	; 0xd
    1448:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    144c:	eaffff4f 	b	1190 <SSP_rx_handler_HL+0x64>
    1450:	00001488 	andeq	r1, r0, r8, lsl #9
    1454:	00001190 	muleq	r0, r0, r1
    1458:	00001190 	muleq	r0, r0, r1
    145c:	00001190 	muleq	r0, r0, r1
    1460:	00001190 	muleq	r0, r0, r1
    1464:	00001494 	muleq	r0, r4, r4
    1468:	000014a4 	andeq	r1, r0, r4, lsr #9
    146c:	000014b4 	streqh	r1, [r0], -r4
    1470:	00001190 	muleq	r0, r0, r1
    1474:	00001190 	muleq	r0, r0, r1
    1478:	00001190 	muleq	r0, r0, r1
    147c:	000014c4 	andeq	r1, r0, r4, asr #9
    1480:	000014e4 	andeq	r1, r0, r4, ror #9
    1484:	00001514 	andeq	r1, r0, r4, lsl r5
    1488:	e1d775b4 	ldrh	r7, [r7, #84]
    148c:	e1cc70b6 	strh	r7, [ip, #6]
    1490:	eaffff3e 	b	1190 <SSP_rx_handler_HL+0x64>
    1494:	e59f314c 	ldr	r3, [pc, #332]	; 15e8 <.text+0x15e8>
    1498:	e1d775b4 	ldrh	r7, [r7, #84]
    149c:	e1c370b0 	strh	r7, [r3]
    14a0:	eaffff3a 	b	1190 <SSP_rx_handler_HL+0x64>
    14a4:	e59f3140 	ldr	r3, [pc, #320]	; 15ec <.text+0x15ec>
    14a8:	e1d775b4 	ldrh	r7, [r7, #84]
    14ac:	e1c370b0 	strh	r7, [r3]
    14b0:	eaffff36 	b	1190 <SSP_rx_handler_HL+0x64>
    14b4:	e1d725b4 	ldrh	r2, [r7, #84]
    14b8:	e59f3130 	ldr	r3, [pc, #304]	; 15f0 <.text+0x15f0>
    14bc:	e5c32000 	strb	r2, [r3]
    14c0:	eaffff32 	b	1190 <SSP_rx_handler_HL+0x64>
    14c4:	e1d725f4 	ldrsh	r2, [r7, #84]
    14c8:	e3520001 	cmp	r2, #1	; 0x1
    14cc:	1affff2f 	bne	1190 <SSP_rx_handler_HL+0x64>
    14d0:	e59f111c 	ldr	r1, [pc, #284]	; 15f4 <.text+0x15f4>
    14d4:	e5d13000 	ldrb	r3, [r1]
    14d8:	e3530000 	cmp	r3, #0	; 0x0
    14dc:	05c12000 	streqb	r2, [r1]
    14e0:	eaffff2a 	b	1190 <SSP_rx_handler_HL+0x64>
    14e4:	e59f410c 	ldr	r4, [pc, #268]	; 15f8 <.text+0x15f8>
    14e8:	e1d705b4 	ldrh	r0, [r7, #84]
    14ec:	e5d42000 	ldrb	r2, [r4]
    14f0:	e1a03800 	mov	r3, r0, lsl #16
    14f4:	e1520843 	cmp	r2, r3, asr #16
    14f8:	0a000003 	beq	150c <.text+0x150c>
    14fc:	e20000ff 	and	r0, r0, #255	; 0xff
    1500:	eb0026fc 	bl	b0f8 <jetiSetKeyChanged>
    1504:	e59f30b8 	ldr	r3, [pc, #184]	; 15c4 <.text+0x15c4>
    1508:	e1d305b4 	ldrh	r0, [r3, #84]
    150c:	e5c40000 	strb	r0, [r4]
    1510:	eaffff1e 	b	1190 <SSP_rx_handler_HL+0x64>
    1514:	e59f00e0 	ldr	r0, [pc, #224]	; 15fc <.text+0x15fc>
    1518:	e5d03000 	ldrb	r3, [r0]
    151c:	e3530002 	cmp	r3, #2	; 0x2
    1520:	0a00001c 	beq	1598 <.text+0x1598>
    1524:	e1d725b4 	ldrh	r2, [r7, #84]
    1528:	e59f30d0 	ldr	r3, [pc, #208]	; 1600 <.text+0x1600>
    152c:	e5c32000 	strb	r2, [r3]
    1530:	eaffff16 	b	1190 <SSP_rx_handler_HL+0x64>
    1534:	e59f1084 	ldr	r1, [pc, #132]	; 15c0 <.text+0x15c0>
    1538:	e5913000 	ldr	r3, [r1]
    153c:	e283301a 	add	r3, r3, #26	; 0x1a
    1540:	e5813000 	str	r3, [r1]
    1544:	eaffff2d 	b	1200 <SSP_rx_handler_HL+0xd4>
    1548:	e1d734f0 	ldrsh	r3, [r7, #64]
    154c:	e5853050 	str	r3, [r5, #80]
    1550:	e5843088 	str	r3, [r4, #136]
    1554:	e1d733b8 	ldrh	r3, [r7, #56]
    1558:	e597203c 	ldr	r2, [r7, #60]
    155c:	e1c439b4 	strh	r3, [r4, #148]
    1560:	e1d733ba 	ldrh	r3, [r7, #58]
    1564:	e5842084 	str	r2, [r4, #132]
    1568:	e585204c 	str	r2, [r5, #76]
    156c:	e1c439b6 	strh	r3, [r4, #150]
    1570:	e1a00004 	mov	r0, r4
    1574:	e3a01000 	mov	r1, #0	; 0x0
    1578:	e0813007 	add	r3, r1, r7
    157c:	e5d32030 	ldrb	r2, [r3, #48]
    1580:	e2811001 	add	r1, r1, #1	; 0x1
    1584:	e3510006 	cmp	r1, #6	; 0x6
    1588:	e5c02048 	strb	r2, [r0, #72]
    158c:	e2800001 	add	r0, r0, #1	; 0x1
    1590:	1afffff8 	bne	1578 <.text+0x1578>
    1594:	eafffefd 	b	1190 <SSP_rx_handler_HL+0x64>
    1598:	e59f2060 	ldr	r2, [pc, #96]	; 1600 <.text+0x1600>
    159c:	e1d735f4 	ldrsh	r3, [r7, #84]
    15a0:	e5d21000 	ldrb	r1, [r2]
    15a4:	e1530001 	cmp	r3, r1
    15a8:	13a03001 	movne	r3, #1	; 0x1
    15ac:	03a03000 	moveq	r3, #0	; 0x0
    15b0:	15c03000 	strneb	r3, [r0]
    15b4:	05c03000 	streqb	r3, [r0]
    15b8:	eafffef4 	b	1190 <SSP_rx_handler_HL+0x64>
    15bc:	40000dc5 	andmi	r0, r0, r5, asr #27
    15c0:	40000dc0 	andmi	r0, r0, r0, asr #27
    15c4:	40001fb4 	strmih	r1, [r0], -r4
    15c8:	40000dc4 	andmi	r0, r0, r4, asr #27
    15cc:	40000dbf 	strmih	r0, [r0], -pc
    15d0:	40000dd8 	ldrmid	r0, [r0], -r8
    15d4:	40004ea4 	andmi	r4, r0, r4, lsr #29
    15d8:	40002168 	andmi	r2, r0, r8, ror #2
    15dc:	40002158 	andmi	r2, r0, r8, asr r1
    15e0:	40000ee8 	andmi	r0, r0, r8, ror #29
    15e4:	40004f00 	andmi	r4, r0, r0, lsl #30
    15e8:	40000dba 	strmih	r0, [r0], -sl
    15ec:	40000dbc 	strmih	r0, [r0], -ip
    15f0:	40000db8 	strmih	r0, [r0], -r8
    15f4:	40000ee9 	andmi	r0, r0, r9, ror #29
    15f8:	40000dd6 	ldrmid	r0, [r0], -r6
    15fc:	40000dde 	ldrmid	r0, [r0], -lr
    1600:	40002200 	andmi	r2, r0, r0, lsl #4

00001604 <fast_abs>:
{

	if(x>0) return x; else return (-x);

}
    1604:	e3500000 	cmp	r0, #0	; 0x0
    1608:	b2600000 	rsblt	r0, r0, #0	; 0x0
    160c:	e12fff1e 	bx	lr

00001610 <fast_sqrt>:

int fast_sqrt(int x)
{
	int l=0,r=0;
	l=x;
	while(fast_abs(l-r)>1){
    1610:	e0203fc0 	eor	r3, r0, r0, asr #31
    1614:	e0433fc0 	sub	r3, r3, r0, asr #31
    1618:	e3530001 	cmp	r3, #1	; 0x1
    161c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    1620:	e1a05000 	mov	r5, r0
    1624:	d1a04000 	movle	r4, r0
    1628:	da00000b 	ble	165c <fast_sqrt+0x4c>
    162c:	e1a04000 	mov	r4, r0
		r=x/l;
    1630:	e1a01004 	mov	r1, r4
    1634:	e1a00005 	mov	r0, r5
    1638:	eb005d69 	bl	18be4 <____divsi3_from_arm>
		l=(l+r)/2;
    163c:	e0843000 	add	r3, r4, r0
    1640:	e0833fa3 	add	r3, r3, r3, lsr #31
    1644:	e1a040c3 	mov	r4, r3, asr #1
    1648:	e0600004 	rsb	r0, r0, r4
    164c:	e3500000 	cmp	r0, #0	; 0x0
    1650:	b2600000 	rsblt	r0, r0, #0	; 0x0
    1654:	e3500001 	cmp	r0, #1	; 0x1
    1658:	cafffff4 	bgt	1630 <fast_sqrt+0x20>
	}
	return(l);
}
    165c:	e1a00004 	mov	r0, r4
    1660:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1664:	e12fff1e 	bx	lr

00001668 <xy2latlon>:

unsigned int gpsDataOkTrigger=0;

void xy2latlon(double lat0, double lon0, double X, double Y, double *lat, double *lon)	//X: East, Y: North in m; lat0,lon0: Reference coordinates; lat,lon: current GPS measurement
{
    1668:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        *lat=lat0+Y/MEAN_EARTH_DIAMETER*360./PI;
    166c:	e59f40f4 	ldr	r4, [pc, #244]	; 1768 <.text+0x1768>
    1670:	e3a06101 	mov	r6, #1073741824	; 0x40000000
    1674:	e24dd008 	sub	sp, sp, #8	; 0x8
    1678:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    167c:	e2866876 	add	r6, r6, #7733248	; 0x760000
    1680:	e28f80d0 	add	r8, pc, #208	; 0xd0
    1684:	e8980300 	ldmia	r8, {r8, r9}
    1688:	e1a0a000 	mov	sl, r0
    168c:	e1a0b001 	mov	fp, r1
    1690:	e88d000c 	stmia	sp, {r2, r3}
    1694:	e28d0034 	add	r0, sp, #52	; 0x34
    1698:	e8900003 	ldmia	r0, {r0, r1}
    169c:	e1a02004 	mov	r2, r4
    16a0:	e1a03005 	mov	r3, r5
    16a4:	e2866902 	add	r6, r6, #32768	; 0x8000
    16a8:	e3a07000 	mov	r7, #0	; 0x0
    16ac:	eb003f56 	bl	1140c <__aeabi_ddiv>
    16b0:	e1a02006 	mov	r2, r6
    16b4:	e1a03007 	mov	r3, r7
    16b8:	eb003eaf 	bl	1117c <__aeabi_dmul>
    16bc:	e1a02008 	mov	r2, r8
    16c0:	e1a03009 	mov	r3, r9
    16c4:	eb003f50 	bl	1140c <__aeabi_ddiv>
    16c8:	e1a0200a 	mov	r2, sl
    16cc:	e1a0300b 	mov	r3, fp
    16d0:	eb003da0 	bl	10d58 <__adddf3>
    16d4:	e59d303c 	ldr	r3, [sp, #60]
    16d8:	e8830003 	stmia	r3, {r0, r1}
        *lon=lon0+X/MEAN_EARTH_DIAMETER*360./PI/cos(lat0*UMR);
    16dc:	e1a02004 	mov	r2, r4
    16e0:	e1a03005 	mov	r3, r5
    16e4:	e28d002c 	add	r0, sp, #44	; 0x2c
    16e8:	e8900003 	ldmia	r0, {r0, r1}
    16ec:	eb003f46 	bl	1140c <__aeabi_ddiv>
    16f0:	e1a02006 	mov	r2, r6
    16f4:	e1a03007 	mov	r3, r7
    16f8:	eb003e9f 	bl	1117c <__aeabi_dmul>
    16fc:	e1a02008 	mov	r2, r8
    1700:	e1a03009 	mov	r3, r9
    1704:	eb003f40 	bl	1140c <__aeabi_ddiv>
    1708:	e28f2050 	add	r2, pc, #80	; 0x50
    170c:	e892000c 	ldmia	r2, {r2, r3}
    1710:	e1a04000 	mov	r4, r0
    1714:	e1a05001 	mov	r5, r1
    1718:	e1a0000a 	mov	r0, sl
    171c:	e1a0100b 	mov	r1, fp
    1720:	eb003e95 	bl	1117c <__aeabi_dmul>
    1724:	eb005d31 	bl	18bf0 <__cos_from_arm>
    1728:	e1a02000 	mov	r2, r0
    172c:	e1a03001 	mov	r3, r1
    1730:	e1a00004 	mov	r0, r4
    1734:	e1a01005 	mov	r1, r5
    1738:	eb003f33 	bl	1140c <__aeabi_ddiv>
    173c:	e89d000c 	ldmia	sp, {r2, r3}
    1740:	eb003d84 	bl	10d58 <__adddf3>
    1744:	e59d3040 	ldr	r3, [sp, #64]
    1748:	e8830003 	stmia	r3, {r0, r1}
}
    174c:	e28dd008 	add	sp, sp, #8	; 0x8
    1750:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1754:	e12fff1e 	bx	lr
    1758:	400921fb 	strmid	r2, [r9], -fp
    175c:	54442d18 	strplb	r2, [r4], #-3352
    1760:	3f91df46 	svccc	0x0091df46
    1764:	a2529d39 	subges	r9, r2, #3648	; 0xe40
    1768:	416854a6 	cmnmi	r8, r6, lsr #9

0000176c <SPI0Handler>:
int testcount = 0;
float testarray[5];

void SPI0Handler(void) __irq
{
    176c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
	IENABLE;

	IOSET0 = (1<<EXT_NCS); // set CS back high
    1770:	e3a0e20e 	mov	lr, #-536870912	; 0xe0000000
    1774:	e28ee90a 	add	lr, lr, #163840	; 0x28000
    1778:	e3a04080 	mov	r4, #128	; 0x80
    177c:	e58e4004 	str	r4, [lr, #4]
	if ((S0SPSR&0x80) == 0x80) {
    1780:	e3a0c20e 	mov	ip, #-536870912	; 0xe0000000
    1784:	e28cc802 	add	ip, ip, #131072	; 0x20000
    1788:	e59c3004 	ldr	r3, [ip, #4]
    178c:	e3130080 	tst	r3, #128	; 0x80
		SPI0data = S0SPDR; // read data
    1790:	159c2008 	ldrne	r2, [ip, #8]
    1794:	159f3230 	ldrne	r3, [pc, #560]	; 19cc <.text+0x19cc>
    1798:	15832000 	strne	r2, [r3]
	}

	if (SPI0command == 0xCC01) {  // command to tell f28027 to fire ultrasonic sensor
    179c:	e59f222c 	ldr	r2, [pc, #556]	; 19d0 <.text+0x19d0>
    17a0:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17a4:	e5922000 	ldr	r2, [r2]
    17a8:	e2833001 	add	r3, r3, #1	; 0x1
    17ac:	e1520003 	cmp	r2, r3
    17b0:	0a000024 	beq	1848 <SPI0Handler+0xdc>
		if ((SPI0data == 0xBABE) || (SPI0data == 0xCABB)) {
			firebit = 0;
		} else { // error go back to not ready
			f28027_ready = 0;
		}
	} else if (SPI0command == 0xCC02) {  // command to read date from f28027 ultrasonic reading
    17b4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17b8:	e2833002 	add	r3, r3, #2	; 0x2
    17bc:	e1520003 	cmp	r2, r3
    17c0:	0a00002f 	beq	1884 <SPI0Handler+0x118>
		//mytest = SPI0data & 0xFF00;
		if ( (SPI0data & 0xFF00) == 0xDD00) {
			UsonicData = SPI0data & 0xFF;
			NewUsonicData = 1;
			firebit = 1;
			UsonicTimer = 0;
		} else {  // error go back to not ready
			f28027_ready = 0;
		}

	} else if (SPI0command == 0xCC03) {  // command to just check if board attached to SPI
    17c4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17c8:	e2833003 	add	r3, r3, #3	; 0x3
    17cc:	e1520003 	cmp	r2, r3
    17d0:	0a00003f 	beq	18d4 <SPI0Handler+0x168>
		if (SPI0data == 0xCABB) {
			f28027_ready = 1;
			firebit = 1;
			readSwitchbit = 1;
			UsonicTimer = 0;
			SwitchTimer = 0;
		}
	} else if (SPI0command == 0xCC04) { // command to beaglebone to store data to SD card
    17d4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17d8:	e2833004 	add	r3, r3, #4	; 0x4
    17dc:	e1520003 	cmp	r2, r3
    17e0:	0a00005d 	beq	195c <SPI0Handler+0x1f0>
		if (SPItxCount < SPItxSize) {
			IOCLR0 = (1<<EXT_NCS);
			S0SPDR = SPItxArray[SPItxCount];
			SPItxCount++;
		} else {
			SPItxDone = 1;
		}
	} else if (SPI0command == 0xCC05) {  // command to tell f28027 to transfer magnet switch state
    17e4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17e8:	e2833005 	add	r3, r3, #5	; 0x5
    17ec:	e1520003 	cmp	r2, r3
    17f0:	0a00004a 	beq	1920 <SPI0Handler+0x1b4>
		if ((SPI0data == 0xBABE) || (SPI0data == 0xCABB)) {
			readSwitchbit = 0;
		} else { // error go back to not ready
			f28027_ready = 0;
		}
	} else if (SPI0command == 0xCC06) {  // command to read magnet switch state
    17f4:	e3a03b33 	mov	r3, #52224	; 0xcc00
    17f8:	e2833006 	add	r3, r3, #6	; 0x6
    17fc:	e1520003 	cmp	r2, r3
    1800:	1a000007 	bne	1824 <SPI0Handler+0xb8>
		if ( (SPI0data & 0xFF00) == 0xDD00) {
    1804:	e59f31c0 	ldr	r3, [pc, #448]	; 19cc <.text+0x19cc>
    1808:	e5931000 	ldr	r1, [r3]
    180c:	e2012cff 	and	r2, r1, #65280	; 0xff00
    1810:	e3520cdd 	cmp	r2, #56576	; 0xdd00
			MagnetSwitch = SPI0data & 0xFF;
			NewMagnetSwitch = 1;
			readSwitchbit = 1;
			SwitchTimer = 0;
		} else {  // error go back to not ready
			f28027_ready = 0;
    1814:	13a02000 	movne	r2, #0	; 0x0
    1818:	0a00005f 	beq	199c <SPI0Handler+0x230>
    181c:	e59f31b0 	ldr	r3, [pc, #432]	; 19d4 <.text+0x19d4>
    1820:	e5832000 	str	r2, [r3]
		}

	}


	S0SPINT = 0x1;  // clear interrupt
    1824:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1828:	e2833802 	add	r3, r3, #131072	; 0x20000
    182c:	e3a02001 	mov	r2, #1	; 0x1
    1830:	e583201c 	str	r2, [r3, #28]

	IDISABLE;
	VICVectAddr = 0;		/* Acknowledge Interrupt */
    1834:	e3a01000 	mov	r1, #0	; 0x0
    1838:	e3e03000 	mvn	r3, #0	; 0x0
    183c:	e5031fcf 	str	r1, [r3, #-4047]
}
    1840:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1844:	e12fff1e 	bx	lr
    1848:	e59f317c 	ldr	r3, [pc, #380]	; 19cc <.text+0x19cc>
    184c:	e3a02cba 	mov	r2, #47616	; 0xba00
    1850:	e5931000 	ldr	r1, [r3]
    1854:	e3a03ccb 	mov	r3, #51968	; 0xcb00
    1858:	e2433045 	sub	r3, r3, #69	; 0x45
    185c:	e28220be 	add	r2, r2, #190	; 0xbe
    1860:	e1510003 	cmp	r1, r3
    1864:	11510002 	cmpne	r1, r2
    1868:	059f3168 	ldreq	r3, [pc, #360]	; 19d8 <.text+0x19d8>
    186c:	13a02000 	movne	r2, #0	; 0x0
    1870:	03a02001 	moveq	r2, #1	; 0x1
    1874:	03a02000 	moveq	r2, #0	; 0x0
    1878:	05832000 	streq	r2, [r3]
    187c:	0affffe8 	beq	1824 <SPI0Handler+0xb8>
    1880:	eaffffe5 	b	181c <SPI0Handler+0xb0>
    1884:	e59f3140 	ldr	r3, [pc, #320]	; 19cc <.text+0x19cc>
    1888:	e5931000 	ldr	r1, [r3]
    188c:	e2012cff 	and	r2, r1, #65280	; 0xff00
    1890:	e3520cdd 	cmp	r2, #56576	; 0xdd00
    1894:	159f3138 	ldrne	r3, [pc, #312]	; 19d4 <.text+0x19d4>
    1898:	13a02000 	movne	r2, #0	; 0x0
    189c:	15832000 	strne	r2, [r3]
    18a0:	1affffdf 	bne	1824 <SPI0Handler+0xb8>
    18a4:	e59f3130 	ldr	r3, [pc, #304]	; 19dc <.text+0x19dc>
    18a8:	e59f2128 	ldr	r2, [pc, #296]	; 19d8 <.text+0x19d8>
    18ac:	e20110ff 	and	r1, r1, #255	; 0xff
    18b0:	e3a00001 	mov	r0, #1	; 0x1
    18b4:	e5831000 	str	r1, [r3]
    18b8:	e5820000 	str	r0, [r2]
    18bc:	e59f311c 	ldr	r3, [pc, #284]	; 19e0 <.text+0x19e0>
    18c0:	e59f211c 	ldr	r2, [pc, #284]	; 19e4 <.text+0x19e4>
    18c4:	e3a01000 	mov	r1, #0	; 0x0
    18c8:	e5831000 	str	r1, [r3]
    18cc:	e5820000 	str	r0, [r2]
    18d0:	eaffffd3 	b	1824 <SPI0Handler+0xb8>
    18d4:	e59f30f0 	ldr	r3, [pc, #240]	; 19cc <.text+0x19cc>
    18d8:	e3a02ccb 	mov	r2, #51968	; 0xcb00
    18dc:	e5931000 	ldr	r1, [r3]
    18e0:	e2422045 	sub	r2, r2, #69	; 0x45
    18e4:	e1510002 	cmp	r1, r2
    18e8:	1affffcd 	bne	1824 <SPI0Handler+0xb8>
    18ec:	e59f30f4 	ldr	r3, [pc, #244]	; 19e8 <.text+0x19e8>
    18f0:	e3a01001 	mov	r1, #1	; 0x1
    18f4:	e59f20f0 	ldr	r2, [pc, #240]	; 19ec <.text+0x19ec>
    18f8:	e5831000 	str	r1, [r3]
    18fc:	e59f30d0 	ldr	r3, [pc, #208]	; 19d4 <.text+0x19d4>
    1900:	e3a00000 	mov	r0, #0	; 0x0
    1904:	e5820000 	str	r0, [r2]
    1908:	e5831000 	str	r1, [r3]
    190c:	e59f20c4 	ldr	r2, [pc, #196]	; 19d8 <.text+0x19d8>
    1910:	e59f30c8 	ldr	r3, [pc, #200]	; 19e0 <.text+0x19e0>
    1914:	e5821000 	str	r1, [r2]
    1918:	e5830000 	str	r0, [r3]
    191c:	eaffffc0 	b	1824 <SPI0Handler+0xb8>
    1920:	e59f30a4 	ldr	r3, [pc, #164]	; 19cc <.text+0x19cc>
    1924:	e3a02cba 	mov	r2, #47616	; 0xba00
    1928:	e5931000 	ldr	r1, [r3]
    192c:	e3a03ccb 	mov	r3, #51968	; 0xcb00
    1930:	e2433045 	sub	r3, r3, #69	; 0x45
    1934:	e28220be 	add	r2, r2, #190	; 0xbe
    1938:	e1510003 	cmp	r1, r3
    193c:	11510002 	cmpne	r1, r2
    1940:	059f30a0 	ldreq	r3, [pc, #160]	; 19e8 <.text+0x19e8>
    1944:	13a02000 	movne	r2, #0	; 0x0
    1948:	03a02001 	moveq	r2, #1	; 0x1
    194c:	03a02000 	moveq	r2, #0	; 0x0
    1950:	05832000 	streq	r2, [r3]
    1954:	0affffb2 	beq	1824 <SPI0Handler+0xb8>
    1958:	eaffffaf 	b	181c <SPI0Handler+0xb0>
    195c:	e59f308c 	ldr	r3, [pc, #140]	; 19f0 <.text+0x19f0>
    1960:	e59f508c 	ldr	r5, [pc, #140]	; 19f4 <.text+0x19f4>
    1964:	e5932000 	ldr	r2, [r3]
    1968:	e5951000 	ldr	r1, [r5]
    196c:	e1510002 	cmp	r1, r2
    1970:	b59f3080 	ldrlt	r3, [pc, #128]	; 19f8 <.text+0x19f8>
    1974:	b1a02081 	movlt	r2, r1, lsl #1
    1978:	b19200b3 	ldrlth	r0, [r2, r3]
    197c:	a59f3078 	ldrge	r3, [pc, #120]	; 19fc <.text+0x19fc>
    1980:	b2811001 	addlt	r1, r1, #1	; 0x1
    1984:	a3a02001 	movge	r2, #1	; 0x1
    1988:	b58e400c 	strlt	r4, [lr, #12]
    198c:	b5851000 	strlt	r1, [r5]
    1990:	b58c0008 	strlt	r0, [ip, #8]
    1994:	a5832000 	strge	r2, [r3]
    1998:	eaffffa1 	b	1824 <SPI0Handler+0xb8>
    199c:	e59f305c 	ldr	r3, [pc, #92]	; 1a00 <.text+0x1a00>
    19a0:	e59f2040 	ldr	r2, [pc, #64]	; 19e8 <.text+0x19e8>
    19a4:	e20110ff 	and	r1, r1, #255	; 0xff
    19a8:	e3a00001 	mov	r0, #1	; 0x1
    19ac:	e5831000 	str	r1, [r3]
    19b0:	e5820000 	str	r0, [r2]
    19b4:	e59f3030 	ldr	r3, [pc, #48]	; 19ec <.text+0x19ec>
    19b8:	e59f2044 	ldr	r2, [pc, #68]	; 1a04 <.text+0x1a04>
    19bc:	e3a01000 	mov	r1, #0	; 0x0
    19c0:	e5831000 	str	r1, [r3]
    19c4:	e5820000 	str	r0, [r2]
    19c8:	eaffff95 	b	1824 <SPI0Handler+0xb8>
    19cc:	40000de8 	andmi	r0, r0, r8, ror #27
    19d0:	40000dec 	andmi	r0, r0, ip, ror #27
    19d4:	40000df0 	strmid	r0, [r0], -r0
    19d8:	40000000 	andmi	r0, r0, r0
    19dc:	40000df4 	strmid	r0, [r0], -r4
    19e0:	40000de4 	andmi	r0, r0, r4, ror #27
    19e4:	40000df8 	strmid	r0, [r0], -r8
    19e8:	40000e04 	andmi	r0, r0, r4, lsl #28
    19ec:	40000e00 	andmi	r0, r0, r0, lsl #28
    19f0:	40000e18 	andmi	r0, r0, r8, lsl lr
    19f4:	40000e14 	andmi	r0, r0, r4, lsl lr
    19f8:	400020cc 	andmi	r2, r0, ip, asr #1
    19fc:	40000004 	andmi	r0, r0, r4
    1a00:	40000e08 	andmi	r0, r0, r8, lsl #28
    1a04:	40000e0c 	andmi	r0, r0, ip, lsl #28

00001a08 <SDK_init>:



void SDK_init(void) {

//	ultrasound_timer = 0;
//	ultrasound_z = 0;
//	ultrasound_vz = 0;
//	ultrasound_z_prev = 0;
//	ultrasound_z_error_sum = 0;

	my_sdkloop_counter = 0;
    1a08:	e59f3008 	ldr	r3, [pc, #8]	; 1a18 <.text+0x1a18>
    1a0c:	e3a02000 	mov	r2, #0	; 0x0
    1a10:	e5832000 	str	r2, [r3]

}
    1a14:	e12fff1e 	bx	lr
    1a18:	40000de0 	andmi	r0, r0, r0, ror #27

00001a1c <SDK_SetEmergencyMode>:

// End Dan Block Added

void SDK_mainloop(void)
{
//#ifdef MATLAB
	//SDK_matlabMainLoop(); //this runs only in combination with the AscTec Simulink Toolkit

	//jeti telemetry can always be activated. You may deactivate this call if you don't have the AscTec Telemetry package.
	//SDK_jetiAscTecExampleRun();

//#else //write your own C-cod e within this function

//	lab();

	//SDK_jetiAscTecExampleRun();

	//if (wpExampleActive) //this is used to activate the waypoint example via the jeti telemetry display
	//	SDK_EXAMPLE_gps_waypoint_control();

//#endif

// Added By Dan Block
	if (NewUsonicData == 1) {
		USMaxBot_range1 = UsonicData;
		//filter_ultrasound_z();
		NewUsonicData = 0;
	}
	if (NewMagnetSwitch == 1) {
		GotMagnet = ~MagnetSwitch & 0x1;
		NewMagnetSwitch = 0;
	}
// End Add


	////////////// Call Lab Code Here !  /////////////
	lab();

//	 Add by Dan Block
//	 Code to read magnet switch from attached 28027 board
	if (timer > SWITCH_INIT_DELAY) { //wait SWITCH_INIT_DELAY ms before talking to 28027
		if (f28027_ready == 1) {
			SwitchTimer++;
			if (readSwitchbit == 1) {
				if (SwitchTimer == 25) {  // read every 25 ms
					IOCLR0 = (1<<EXT_NCS);
					SPI0command = 0xCC05;
					S0SPDR = SPI0command;  // send Sample Switch Command
				}
			} else if (SwitchTimer == 26) {
				IOCLR0 = (1<<EXT_NCS);
				SPI0command = 0xCC06;
				S0SPDR = SPI0command;  // send transfer Switch State Command
			}
		} else {
			IOCLR0 = (1<<EXT_NCS);
			SPI0command = 0xCC03;
			S0SPDR = SPI0command;  // send Are you Alive command
		}
	}

// This code was communicating with BBB
//	if (timer > SDCARD_START_DELAY) {
//		if(0==(timer%500)) {
//			if (SPItxDone == 1) {
//				SPItxDone = 0;
//				testarray[0] = (float)(testcount);
//				testarray[1] = (float)(5*testcount + 1);
//				testarray[2] = (float)(5*testcount + 2);
//				testarray[3] = (float)(5*testcount + 3);
//				testarray[4] = (float)(5*testcount + 4);
//				testcount++;
//				for (i=0;i<5;i++) {
//					f2s.fl = testarray[i];
//					SPItxArray[2*i] = f2s.sh[0];
//					SPItxArray[2*i + 1] = f2s.sh[1];
//				}
//				SPItxCount = 0;
//				SPItxSize = 10;
//
//				IOCLR0 = (1<<EXT_NCS);
//				SPI0command = 0xCC04;
//				S0SPDR = SPI0command;  // send Command to beaglebone to store floats to SDCard
//			} else {
//				numMissedTx++;
//			}
//		}
//	}


	// Code for reading Ultrasonic sensor if 28027 board attached
//	if (timer > USONIC_INIT_DELAY) { //wait USONIC_INIT_DELAY ms before talking to 28027
//		if (f28027_ready == 1) {
//			UsonicTimer++;
//			if (firebit == 1) {
//				if (UsonicTimer == 5) {
//					IOCLR0 = (1<<EXT_NCS);
//					SPI0command = 0xCC01;
//					S0SPDR = SPI0command;  // send Start Measurement Usonic Command
//				}
//			} else if (UsonicTimer == 75) {
//				IOCLR0 = (1<<EXT_NCS);
//				SPI0command = 0xCC02;
//				S0SPDR = SPI0command;  // send Read Measurement Usonic Command
//			}
//		} else {
//			IOCLR0 = (1<<EXT_NCS);
//			SPI0command = 0xCC03;
//			S0SPDR = SPI0command;  // send Are you Alive command
//		}
//	}
//
	timer++;

	my_sdkloop_counter++;

// End Add by Dan Block

}


// Dan Block Add
//void filter_ultrasound_z(void) {
//	// take finite difference to estimate z velocity
//	float dt = ((float)(my_sdkloop_counter - ultrasound_timer))/1000.0;
//    float alpha = 0.95;
//	ultrasound_z = (float)UsonicData/100.0;
//	if (ultrasound_z_prev > 0.0) {
//        ultrasound_z = alpha * ultrasound_z + (1-alpha)* ultrasound_z_prev;
//		ultrasound_vz = (ultrasound_z - ultrasound_z_prev)/dt;
//	}
//
//	g_state.dZ = ultrasound_z;
//	g_state.dVz = ultrasound_vz;
//
//	ultrasound_z_prev = ultrasound_z;
//	ultrasound_timer = my_sdkloop_counter;
//}
// End Dan Block Add




/*
 *
 * Sets emergency mode on LowLevel processor. Select one of the EM_ defines as mode option. See EM_ defines for details
 */

void SDK_SetEmergencyMode(unsigned char mode) {
    1a1c:	e20000ff 	and	r0, r0, #255	; 0xff
	if ((mode != EM_SAVE_EXTENDED_WAITING_TIME) && (mode != EM_SAVE) && (mode
    1a20:	e2403001 	sub	r3, r0, #1	; 0x1
    1a24:	e3500008 	cmp	r0, #8	; 0x8
    1a28:	13530001 	cmpne	r3, #1	; 0x1
    1a2c:	9a000001 	bls	1a38 <SDK_SetEmergencyMode+0x1c>
    1a30:	e3500004 	cmp	r0, #4	; 0x4
    1a34:	112fff1e 	bxne	lr
			!= EM_RETURN_AT_MISSION_SUMMIT) && (mode
			!= EM_RETURN_AT_PREDEFINED_HEIGHT))
		return;
	emergencyMode = mode;
    1a38:	e59f3010 	ldr	r3, [pc, #16]	; 1a50 <.text+0x1a50>
    1a3c:	e5c30000 	strb	r0, [r3]
	emergencyModeUpdate = 1;
    1a40:	e59f300c 	ldr	r3, [pc, #12]	; 1a54 <.text+0x1a54>
    1a44:	e3a02001 	mov	r2, #1	; 0x1
    1a48:	e5c32000 	strb	r2, [r3]
    1a4c:	e12fff1e 	bx	lr
    1a50:	40002200 	andmi	r2, r0, r0, lsl #4
    1a54:	40000dde 	ldrmid	r0, [r0], -lr

00001a58 <SDK_EXAMPLE_direct_individual_motor_commands>:
}

/*
 * the following example shows the direct motor command usage by mapping the stick directly to the motor outputs (do NOT try to fly ;-) )
 */
void SDK_EXAMPLE_direct_individual_motor_commands(void)
{

	WO_SDK.ctrl_mode=0x00;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0;

	unsigned int i;

	//scale throttle stick to [0..200] and map it to all motors
	WO_Direct_Individual_Motor_Control.motor[0]=RO_ALL_Data.channel[2]/21;
    1a58:	e59f00b0 	ldr	r0, [pc, #176]	; 1b10 <.text+0x1b10>
    1a5c:	e59f20b0 	ldr	r2, [pc, #176]	; 1b14 <.text+0x1b14>
    1a60:	e1d031b0 	ldrh	r3, [r0, #16]
    1a64:	e081c392 	umull	ip, r1, r2, r3
    1a68:	e0613003 	rsb	r3, r1, r3
	WO_Direct_Individual_Motor_Control.motor[1]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[2]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[3]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[4]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[5]=RO_ALL_Data.channel[2]/21;

	if (RO_ALL_Data.channel[6]>2500)
    1a6c:	e1d0c1b8 	ldrh	ip, [r0, #24]
    1a70:	e08110a3 	add	r1, r1, r3, lsr #1
    1a74:	e3a03d27 	mov	r3, #2496	; 0x9c0
    1a78:	e59f0098 	ldr	r0, [pc, #152]	; 1b18 <.text+0x1b18>
    1a7c:	e59f2098 	ldr	r2, [pc, #152]	; 1b1c <.text+0x1b1c>
    1a80:	e2833004 	add	r3, r3, #4	; 0x4
    1a84:	e1a01221 	mov	r1, r1, lsr #4
    1a88:	e20110ff 	and	r1, r1, #255	; 0xff
    1a8c:	e15c0003 	cmp	ip, r3
    1a90:	e3a03000 	mov	r3, #0	; 0x0
    1a94:	e3a0c001 	mov	ip, #1	; 0x1
    1a98:	e5c23002 	strb	r3, [r2, #2]
    1a9c:	e5c01005 	strb	r1, [r0, #5]
    1aa0:	e5c23000 	strb	r3, [r2]
    1aa4:	e5c2c001 	strb	ip, [r2, #1]
    1aa8:	e5c01000 	strb	r1, [r0]
    1aac:	e5c01001 	strb	r1, [r0, #1]
    1ab0:	e5c01002 	strb	r1, [r0, #2]
    1ab4:	e5c01003 	strb	r1, [r0, #3]
    1ab8:	e5c01004 	strb	r1, [r0, #4]
	{
		WO_Direct_Individual_Motor_Control.motorReverseMask=0x01; //invert motor 0 if AUX switch is enabled
		//limit inverted speed (IMPORTANT! THIS IS NOT DONE AUTOMATICALLY!)
		if (WO_Direct_Individual_Motor_Control.motor[0]>80)
			WO_Direct_Individual_Motor_Control.motor[0]=80;
	}else
		WO_Direct_Individual_Motor_Control.motorReverseMask=0x00;
    1abc:	95c03008 	strlsb	r3, [r0, #8]
    1ac0:	9a000004 	bls	1ad8 <SDK_EXAMPLE_direct_individual_motor_commands+0x80>
    1ac4:	e5d03000 	ldrb	r3, [r0]
    1ac8:	e3530050 	cmp	r3, #80	; 0x50
    1acc:	83a03050 	movhi	r3, #80	; 0x50
    1ad0:	e5c0c008 	strb	ip, [r0, #8]
    1ad4:	85c03000 	strhib	r3, [r0]
    1ad8:	e59f2038 	ldr	r2, [pc, #56]	; 1b18 <.text+0x1b18>
    1adc:	e3a00001 	mov	r0, #1	; 0x1
    1ae0:	e2821006 	add	r1, r2, #6	; 0x6
    1ae4:	e3e0c037 	mvn	ip, #55	; 0x37


	//make sure commands are never 0 so that motors will always keep spinning
    //also make sure that commands stay within range
    for(i=0;i<6;i++)
    {
    	if(!WO_Direct_Individual_Motor_Control.motor[i]) WO_Direct_Individual_Motor_Control.motor[i]=1;
    1ae8:	e5d23000 	ldrb	r3, [r2]
    1aec:	e3530000 	cmp	r3, #0	; 0x0
    1af0:	05c20000 	streqb	r0, [r2]
    1af4:	0a000001 	beq	1b00 <SDK_EXAMPLE_direct_individual_motor_commands+0xa8>
    	else if (WO_Direct_Individual_Motor_Control.motor[i]>200) WO_Direct_Individual_Motor_Control.motor[i]=200;
    1af8:	e35300c8 	cmp	r3, #200	; 0xc8
    1afc:	85c2c000 	strhib	ip, [r2]
    1b00:	e2822001 	add	r2, r2, #1	; 0x1
    1b04:	e1520001 	cmp	r2, r1
    1b08:	1afffff6 	bne	1ae8 <SDK_EXAMPLE_direct_individual_motor_commands+0x90>
    }
}
    1b0c:	e12fff1e 	bx	lr
    1b10:	40002168 	andmi	r2, r0, r8, ror #2
    1b14:	86186187 	ldrhi	r6, [r8], -r7, lsl #3
    1b18:	40002130 	andmi	r2, r0, r0, lsr r1
    1b1c:	4000213c 	andmi	r2, r0, ip, lsr r1

00001b20 <SDK_EXAMPLE_direct_motor_commands_with_standard_output_mapping>:


void SDK_EXAMPLE_direct_motor_commands_with_standard_output_mapping(void)
{
	WO_SDK.ctrl_mode=0x01;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	/*
	 *  Stick commands directly mapped to motors, NO attitude control! Do NOT try to fly!
	 * */

	WO_Direct_Motor_Control.pitch=(4095-RO_ALL_Data.channel[0])/21;
    1b20:	e59f3094 	ldr	r3, [pc, #148]	; 1bbc <.text+0x1bbc>
    1b24:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
	WO_Direct_Motor_Control.roll=RO_ALL_Data.channel[1]/21;
	WO_Direct_Motor_Control.thrust=RO_ALL_Data.channel[2]/21;
    1b28:	e1d3c1b0 	ldrh	ip, [r3, #16]
    1b2c:	e59f408c 	ldr	r4, [pc, #140]	; 1bc0 <.text+0x1bc0>
    1b30:	e1d300be 	ldrh	r0, [r3, #14]
    1b34:	e1d360bc 	ldrh	r6, [r3, #12]
	WO_Direct_Motor_Control.yaw=(4095-RO_ALL_Data.channel[3])/21;
    1b38:	e1d311b2 	ldrh	r1, [r3, #18]
    1b3c:	e3a02eff 	mov	r2, #4080	; 0xff0
    1b40:	e0853c94 	umull	r3, r5, r4, ip
    1b44:	e3a035c3 	mov	r3, #817889280	; 0x30c00000
    1b48:	e08e7094 	umull	r7, lr, r4, r0
    1b4c:	e282200f 	add	r2, r2, #15	; 0xf
    1b50:	e2833bc3 	add	r3, r3, #199680	; 0x30c00
    1b54:	e0611002 	rsb	r1, r1, r2
    1b58:	e2833031 	add	r3, r3, #49	; 0x31
    1b5c:	e0662002 	rsb	r2, r6, r2
    1b60:	e0c64193 	smull	r4, r6, r3, r1
    1b64:	e0c47293 	smull	r7, r4, r3, r2
    1b68:	e06e0000 	rsb	r0, lr, r0
    1b6c:	e065c00c 	rsb	ip, r5, ip
    1b70:	e59f304c 	ldr	r3, [pc, #76]	; 1bc4 <.text+0x1bc4>
    1b74:	e08ee0a0 	add	lr, lr, r0, lsr #1
    1b78:	e08550ac 	add	r5, r5, ip, lsr #1
    1b7c:	e1a02fc2 	mov	r2, r2, asr #31
    1b80:	e59fc040 	ldr	ip, [pc, #64]	; 1bc8 <.text+0x1bc8>
    1b84:	e1a01fc1 	mov	r1, r1, asr #31
    1b88:	e3a00001 	mov	r0, #1	; 0x1
    1b8c:	e0622144 	rsb	r2, r2, r4, asr #2
    1b90:	e0611146 	rsb	r1, r1, r6, asr #2
    1b94:	e1a0e22e 	mov	lr, lr, lsr #4
    1b98:	e1a05225 	mov	r5, r5, lsr #4
    1b9c:	e5cc0001 	strb	r0, [ip, #1]
    1ba0:	e5c31002 	strb	r1, [r3, #2]
    1ba4:	e5c32000 	strb	r2, [r3]
    1ba8:	e5c3e001 	strb	lr, [r3, #1]
    1bac:	e5c35003 	strb	r5, [r3, #3]
    1bb0:	e5cc0000 	strb	r0, [ip]

}
    1bb4:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    1bb8:	e12fff1e 	bx	lr
    1bbc:	40002168 	andmi	r2, r0, r8, ror #2
    1bc0:	86186187 	ldrhi	r6, [r8], -r7, lsl #3
    1bc4:	400020c8 	andmi	r2, r0, r8, asr #1
    1bc8:	4000213c 	andmi	r2, r0, ip, lsr r1

00001bcc <SDK_EXAMPLE_attitude_commands>:


void SDK_EXAMPLE_attitude_commands(void)
{
	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
    1bcc:	e59f1024 	ldr	r1, [pc, #36]	; 1bf8 <.text+0x1bf8>
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	//with this example the UAV will go to ~10% throttle when SDK control is activated
	WO_CTRL_Input.ctrl=0x08;	//0x08: enable throttle control by HL. Height control and GPS are deactivated!!
    1bd0:	e59f0024 	ldr	r0, [pc, #36]	; 1bfc <.text+0x1bfc>
    1bd4:	e3a03001 	mov	r3, #1	; 0x1
    1bd8:	e5c13001 	strb	r3, [r1, #1]
								//pitch, roll and yaw are still commanded via the remote control

	WO_CTRL_Input.thrust=400;	//10% throttle command
    1bdc:	e3a03e19 	mov	r3, #400	; 0x190
    1be0:	e3a02002 	mov	r2, #2	; 0x2
    1be4:	e1c030b6 	strh	r3, [r0, #6]
    1be8:	e3a03008 	mov	r3, #8	; 0x8
    1bec:	e5c12000 	strb	r2, [r1]
    1bf0:	e1c030b8 	strh	r3, [r0, #8]


}
    1bf4:	e12fff1e 	bx	lr
    1bf8:	4000213c 	andmi	r2, r0, ip, lsr r1
    1bfc:	400020bc 	strmih	r2, [r0], -ip

00001c00 <SDK_EXAMPLE_turn_motors_on>:



/* This function demonstrates a simple waypoint command generation. The switch on Channel 7 is used
 * to activate a 15m by 15m square. Therefore a waypoint is calculated from the current position and
 * height and is transmitted to the low level processor. The waypoint status is monitored to switch to
 * the next waypoint after the current one is reached.
 *
 * wpCtrlWpCmd is used to send a command to the low level processor. Different options like waypoint, launch, land, come home, set home
 * are available. See LL_HL_comm.h for WP_CMD_* defines
 *
 * wpCtrlWpCmdUpdated has to be set to 1 to send the command. When the cmd is sent it is set back to 0 automatically
 *
 * wpCtrlAckTrigger is set to 1 when the LL accepts the waypoint
 *
 * wpCtrlNavStatus gives you a navigation status. See WP_NAVSTAT_* defines in SDK.h for options
 *
 * wpCtrlDistToWp gives you the current distance to the current waypoint in dm (= 10 cm)
 */
void SDK_EXAMPLE_gps_waypoint_control()
{
	static unsigned char wpExampleState=0;
	static double originLat,originLon;


	WO_SDK.ctrl_mode=0x03;

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	switch (wpExampleState)
	{
		//prior to start, the lever on channel 7 has to be in "OFF" position
		case 0:
		if ((RO_ALL_Data.channel[6]<1600) || (wpExampleActive))
			wpExampleState=1;
		break;

		case 1:
		if ((RO_ALL_Data.channel[6]>2400) || (wpExampleActive))
		{
			double lat,lon;
			//lever was set to "ON" state -> calculate and send first waypoint and switch state

			//fill waypoint structure
			wpToLL.max_speed=100;
			wpToLL.pos_acc=3000; 	//3m accuracy
			wpToLL.time=400; 		//4 seconds waiting time at each waypoint
			wpToLL.wp_activated=1;

			//see LL_HL_comm.h for WPPROP defines
			wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

			//use current height and yaw
			wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
			wpToLL.height=RO_ALL_Data.fusion_height; //use current height

			originLat=(double)GPS_Data.latitude/10000000.0;
			originLon=(double)GPS_Data.longitude/10000000.0;

			//calculate a position 15m north of us
			xy2latlon(originLat,originLon,0.0,15.0,&lat,&lon);

			wpToLL.X=lon*10000000;
			wpToLL.Y=lat*10000000;

			//calc chksum
			wpToLL.chksum = 0xAAAA
									+ wpToLL.yaw
									+ wpToLL.height
									+ wpToLL.time
									+ wpToLL.X
									+ wpToLL.Y
									+ wpToLL.max_speed
									+ wpToLL.pos_acc
									+ wpToLL.properties
									+ wpToLL.wp_activated;

			//send waypoint
			wpCtrlAckTrigger=0;
			wpCtrlWpCmd=WP_CMD_SINGLE_WP;
			wpCtrlWpCmdUpdated=1;
			wpExampleWpNr=0;
			wpExampleState=2;

		}
		break;

		case 2:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{
					//new waypoint
					double lat,lon;

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//calculate a position 15m north and 15m east of origin
					xy2latlon(originLat,originLon,15.0,15.0,&lat,&lon);

					wpToLL.X=lon*10000000;
					wpToLL.Y=lat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;
					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;
					wpExampleWpNr++;

					wpExampleState=3;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		case 3:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{
					//new waypoint
					double lat,lon;

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//calculate a position 15m east of origin
					xy2latlon(originLat,originLon,15.0,0.0,&lat,&lon);

					wpToLL.X=lon*10000000;
					wpToLL.Y=lat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;

					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;
					wpExampleWpNr++;

					wpExampleState=4;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		case 4:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//go to the beginning

					wpToLL.X=originLon*10000000;
					wpToLL.Y=originLat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;

					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;

					wpExampleWpNr++;

					wpExampleState=0;
					wpExampleActive=0;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		default:
			wpExampleState=0;
		break;
	}

}

int SDK_EXAMPLE_turn_motors_on(void) //hold throttle stick down and yaw stick fully left to turn motors on
{
	static int timeout=0;

	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0; //make sure stick command is accepted

	if(++timeout>=1000)
    1c00:	e59f007c 	ldr	r0, [pc, #124]	; 1c84 <.text+0x1c84>
    1c04:	e5903000 	ldr	r3, [r0]
    1c08:	e59f2078 	ldr	r2, [pc, #120]	; 1c88 <.text+0x1c88>
    1c0c:	e283c001 	add	ip, r3, #1	; 0x1
    1c10:	e92d4010 	stmdb	sp!, {r4, lr}
    1c14:	e3a01001 	mov	r1, #1	; 0x1
    1c18:	e3a0e000 	mov	lr, #0	; 0x0
    1c1c:	e35c0ffa 	cmp	ip, #1000	; 0x3e8
    1c20:	e3a03002 	mov	r3, #2	; 0x2
    1c24:	e580c000 	str	ip, [r0]
	{
		timeout=0;
    1c28:	e1a04001 	mov	r4, r1
    1c2c:	e5c23000 	strb	r3, [r2]
    1c30:	e5c2e002 	strb	lr, [r2, #2]
    1c34:	e5c21001 	strb	r1, [r2, #1]
    1c38:	a580e000 	strge	lr, [r0]
    1c3c:	aa00000d 	bge	1c78 <SDK_EXAMPLE_turn_motors_on+0x78>
		return(1); //1 => start sequence completed => motors running => user can stop calling this function
	}
	else if(timeout>500) //neutral stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=0;
		return(0);
	}
	else //hold stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
    1c40:	e59f1044 	ldr	r1, [pc, #68]	; 1c8c <.text+0x1c8c>
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=-2047;
    1c44:	e3e03e7f 	mvn	r3, #2032	; 0x7f0
    1c48:	e35c0f7d 	cmp	ip, #500	; 0x1f4
    1c4c:	e243300e 	sub	r3, r3, #14	; 0xe
    1c50:	d1c130b4 	strleh	r3, [r1, #4]
    1c54:	c3a0300c 	movgt	r3, #12	; 0xc
    1c58:	d3a0300c 	movle	r3, #12	; 0xc
    1c5c:	c1c1e0b4 	strgth	lr, [r1, #4]
    1c60:	c1c130b8 	strgth	r3, [r1, #8]
    1c64:	c1c1e0b6 	strgth	lr, [r1, #6]
    1c68:	d1c1e0b6 	strleh	lr, [r1, #6]
    1c6c:	d1c130b8 	strleh	r3, [r1, #8]
    1c70:	e1a0400e 	mov	r4, lr
    1c74:	d1a0400e 	movle	r4, lr
		return(0);
	}

}
    1c78:	e1a00004 	mov	r0, r4
    1c7c:	e8bd4010 	ldmia	sp!, {r4, lr}
    1c80:	e12fff1e 	bx	lr
    1c84:	40000e28 	andmi	r0, r0, r8, lsr #28
    1c88:	4000213c 	andmi	r2, r0, ip, lsr r1
    1c8c:	400020bc 	strmih	r2, [r0], -ip

00001c90 <SDK_EXAMPLE_turn_motors_off>:

int SDK_EXAMPLE_turn_motors_off(void) //hold throttle stick down and yaw stick fully right to turn motors off
{
	static int timeout=0;

	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0; //make sure stick command is accepted

	if(++timeout>=1000)
    1c90:	e59f007c 	ldr	r0, [pc, #124]	; 1d14 <.text+0x1d14>
    1c94:	e5903000 	ldr	r3, [r0]
    1c98:	e59f2078 	ldr	r2, [pc, #120]	; 1d18 <.text+0x1d18>
    1c9c:	e283c001 	add	ip, r3, #1	; 0x1
    1ca0:	e92d4010 	stmdb	sp!, {r4, lr}
    1ca4:	e3a01001 	mov	r1, #1	; 0x1
    1ca8:	e3a0e000 	mov	lr, #0	; 0x0
    1cac:	e35c0ffa 	cmp	ip, #1000	; 0x3e8
    1cb0:	e3a03002 	mov	r3, #2	; 0x2
    1cb4:	e580c000 	str	ip, [r0]
	{
		timeout=0;
    1cb8:	e1a04001 	mov	r4, r1
    1cbc:	e5c23000 	strb	r3, [r2]
    1cc0:	e5c2e002 	strb	lr, [r2, #2]
    1cc4:	e5c21001 	strb	r1, [r2, #1]
    1cc8:	a580e000 	strge	lr, [r0]
    1ccc:	aa00000d 	bge	1d08 <SDK_EXAMPLE_turn_motors_off+0x78>
		return(1); //1 => stop sequence completed => motors turned off => user can stop calling this function
	}
	else if(timeout>500) //neutral stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=0;
		return(0);
	}
	else //hold stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
    1cd0:	e59f2044 	ldr	r2, [pc, #68]	; 1d1c <.text+0x1d1c>
    1cd4:	e35c0f7d 	cmp	ip, #500	; 0x1f4
    1cd8:	e1a03002 	mov	r3, r2
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=2047;
    1cdc:	d3e03b3e 	mvnle	r3, #63488	; 0xf800
    1ce0:	c1c2e0b4 	strgth	lr, [r2, #4]
    1ce4:	d1c230b4 	strleh	r3, [r2, #4]
    1ce8:	c3a0200c 	movgt	r2, #12	; 0xc
    1cec:	d3a0300c 	movle	r3, #12	; 0xc
    1cf0:	c1c320b8 	strgth	r2, [r3, #8]
    1cf4:	c1c3e0b6 	strgth	lr, [r3, #6]
    1cf8:	d1c2e0b6 	strleh	lr, [r2, #6]
    1cfc:	d1c230b8 	strleh	r3, [r2, #8]
    1d00:	e1a0400e 	mov	r4, lr
    1d04:	d1a0400e 	movle	r4, lr
		return(0);
	}
}
    1d08:	e1a00004 	mov	r0, r4
    1d0c:	e8bd4010 	ldmia	sp!, {r4, lr}
    1d10:	e12fff1e 	bx	lr
    1d14:	40000e24 	andmi	r0, r0, r4, lsr #28
    1d18:	4000213c 	andmi	r2, r0, ip, lsr r1
    1d1c:	400020bc 	strmih	r2, [r0], -ip

00001d20 <SDK_EXAMPLE_gps_waypoint_control>:
    1d20:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1d24:	e59f9664 	ldr	r9, [pc, #1636]	; 2390 <.text+0x2390>
    1d28:	e59f1664 	ldr	r1, [pc, #1636]	; 2394 <.text+0x2394>
    1d2c:	e5d90000 	ldrb	r0, [r9]
    1d30:	e3a03001 	mov	r3, #1	; 0x1
    1d34:	e3a02003 	mov	r2, #3	; 0x3
    1d38:	e24dd034 	sub	sp, sp, #52	; 0x34
    1d3c:	e5c13001 	strb	r3, [r1, #1]
    1d40:	e5c12000 	strb	r2, [r1]
    1d44:	e3500004 	cmp	r0, #4	; 0x4
    1d48:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    1d4c:	ea000004 	b	1d64 <.text+0x1d64>
    1d50:	000020d4 	ldreqd	r2, [r0], -r4
    1d54:	00001ee4 	andeq	r1, r0, r4, ror #29
    1d58:	00002090 	muleq	r0, r0, r0
    1d5c:	00001ea0 	andeq	r1, r0, r0, lsr #29
    1d60:	00001d78 	andeq	r1, r0, r8, ror sp
    1d64:	e3a03000 	mov	r3, #0	; 0x0
    1d68:	e5c93000 	strb	r3, [r9]
    1d6c:	e28dd034 	add	sp, sp, #52	; 0x34
    1d70:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1d74:	e12fff1e 	bx	lr
    1d78:	e59fb618 	ldr	fp, [pc, #1560]	; 2398 <.text+0x2398>
    1d7c:	e5dba000 	ldrb	sl, [fp]
    1d80:	e35a0000 	cmp	sl, #0	; 0x0
    1d84:	1a000040 	bne	1e8c <.text+0x1e8c>
    1d88:	e59f260c 	ldr	r2, [pc, #1548]	; 239c <.text+0x239c>
    1d8c:	e5d23000 	ldrb	r3, [r2]
    1d90:	e3530000 	cmp	r3, #0	; 0x0
    1d94:	0a00003c 	beq	1e8c <.text+0x1e8c>
    1d98:	e59f3600 	ldr	r3, [pc, #1536]	; 23a0 <.text+0x23a0>
    1d9c:	e1d370b0 	ldrh	r7, [r3]
    1da0:	e3170002 	tst	r7, #2	; 0x2
    1da4:	0a000034 	beq	1e7c <.text+0x1e7c>
    1da8:	e59f55f4 	ldr	r5, [pc, #1524]	; 23a4 <.text+0x23a4>
    1dac:	e59f35f4 	ldr	r3, [pc, #1524]	; 23a8 <.text+0x23a8>
    1db0:	e3a0c064 	mov	ip, #100	; 0x64
    1db4:	e5936024 	ldr	r6, [r3, #36]
    1db8:	e5934084 	ldr	r4, [r3, #132]
    1dbc:	e59f15e8 	ldr	r1, [pc, #1512]	; 23ac <.text+0x23ac>
    1dc0:	e5c5c005 	strb	ip, [r5, #5]
    1dc4:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    1dc8:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    1dcc:	e28ee008 	add	lr, lr, #8	; 0x8
    1dd0:	e3a08001 	mov	r8, #1	; 0x1
    1dd4:	e5c5c004 	strb	ip, [r5, #4]
    1dd8:	e3a0ce19 	mov	ip, #400	; 0x190
    1ddc:	e891000c 	ldmia	r1, {r2, r3}
    1de0:	e1c5c0b6 	strh	ip, [r5, #6]
    1de4:	e1c5e0b8 	strh	lr, [r5, #8]
    1de8:	e5856014 	str	r6, [r5, #20]
    1dec:	e5854018 	str	r4, [r5, #24]
    1df0:	e59f05b8 	ldr	r0, [pc, #1464]	; 23b0 <.text+0x23b0>
    1df4:	e3a01000 	mov	r1, #0	; 0x0
    1df8:	e5858000 	str	r8, [r5]
    1dfc:	eb003cde 	bl	1117c <__aeabi_dmul>
    1e00:	eb003e54 	bl	11758 <__aeabi_d2iz>
    1e04:	e58d0020 	str	r0, [sp, #32]
    1e08:	e59de020 	ldr	lr, [sp, #32]
    1e0c:	e59f15a0 	ldr	r1, [pc, #1440]	; 23b4 <.text+0x23b4>
    1e10:	e585e00c 	str	lr, [r5, #12]
    1e14:	e891000c 	ldmia	r1, {r2, r3}
    1e18:	e59f0590 	ldr	r0, [pc, #1424]	; 23b0 <.text+0x23b0>
    1e1c:	e3a01000 	mov	r1, #0	; 0x0
    1e20:	eb003cd5 	bl	1117c <__aeabi_dmul>
    1e24:	eb003e4b 	bl	11758 <__aeabi_d2iz>
    1e28:	e59f2588 	ldr	r2, [pc, #1416]	; 23b8 <.text+0x23b8>
    1e2c:	e5d23000 	ldrb	r3, [r2]
    1e30:	e2866e19 	add	r6, r6, #400	; 0x190
    1e34:	e59d1020 	ldr	r1, [sp, #32]
    1e38:	e0833008 	add	r3, r3, r8
    1e3c:	e0844006 	add	r4, r4, r6
    1e40:	e5c23000 	strb	r3, [r2]
    1e44:	e0844001 	add	r4, r4, r1
    1e48:	e59f254c 	ldr	r2, [pc, #1356]	; 239c <.text+0x239c>
    1e4c:	e2444c49 	sub	r4, r4, #18688	; 0x4900
    1e50:	e2444022 	sub	r4, r4, #34	; 0x22
    1e54:	e5c2a000 	strb	sl, [r2]
    1e58:	e59f355c 	ldr	r3, [pc, #1372]	; 23bc <.text+0x23bc>
    1e5c:	e59f255c 	ldr	r2, [pc, #1372]	; 23c0 <.text+0x23c0>
    1e60:	e0804004 	add	r4, r0, r4
    1e64:	e1c540ba 	strh	r4, [r5, #10]
    1e68:	e5cb8000 	strb	r8, [fp]
    1e6c:	e5c38000 	strb	r8, [r3]
    1e70:	e5c2a000 	strb	sl, [r2]
    1e74:	e5850010 	str	r0, [r5, #16]
    1e78:	e5c9a000 	strb	sl, [r9]
    1e7c:	e3170008 	tst	r7, #8	; 0x8
    1e80:	159f3538 	ldrne	r3, [pc, #1336]	; 23c0 <.text+0x23c0>
    1e84:	15c9a000 	strneb	sl, [r9]
    1e88:	15c3a000 	strneb	sl, [r3]
    1e8c:	e59f4514 	ldr	r4, [pc, #1300]	; 23a8 <.text+0x23a8>
    1e90:	e1d431b8 	ldrh	r3, [r4, #24]
    1e94:	e3530d19 	cmp	r3, #1600	; 0x640
    1e98:	3a00000c 	bcc	1ed0 <.text+0x1ed0>
    1e9c:	eaffffb2 	b	1d6c <.text+0x1d6c>
    1ea0:	e59fa4f0 	ldr	sl, [pc, #1264]	; 2398 <.text+0x2398>
    1ea4:	e5da8000 	ldrb	r8, [sl]
    1ea8:	e3580000 	cmp	r8, #0	; 0x0
    1eac:	1a000003 	bne	1ec0 <.text+0x1ec0>
    1eb0:	e59fb4e4 	ldr	fp, [pc, #1252]	; 239c <.text+0x239c>
    1eb4:	e5db3000 	ldrb	r3, [fp]
    1eb8:	e3530000 	cmp	r3, #0	; 0x0
    1ebc:	1a00008f 	bne	2100 <.text+0x2100>
    1ec0:	e59f14e0 	ldr	r1, [pc, #1248]	; 23a8 <.text+0x23a8>
    1ec4:	e1d131b8 	ldrh	r3, [r1, #24]
    1ec8:	e3530d19 	cmp	r3, #1600	; 0x640
    1ecc:	2affffa6 	bcs	1d6c <.text+0x1d6c>
    1ed0:	e59f34e8 	ldr	r3, [pc, #1256]	; 23c0 <.text+0x23c0>
    1ed4:	e5d33000 	ldrb	r3, [r3]
    1ed8:	e3530000 	cmp	r3, #0	; 0x0
    1edc:	0affffa1 	beq	1d68 <.text+0x1d68>
    1ee0:	eaffffa1 	b	1d6c <.text+0x1d6c>
    1ee4:	e59f14bc 	ldr	r1, [pc, #1212]	; 23a8 <.text+0x23a8>
    1ee8:	e1d131b8 	ldrh	r3, [r1, #24]
    1eec:	e3530e96 	cmp	r3, #2400	; 0x960
    1ef0:	8a000003 	bhi	1f04 <.text+0x1f04>
    1ef4:	e59f34c4 	ldr	r3, [pc, #1220]	; 23c0 <.text+0x23c0>
    1ef8:	e5d32000 	ldrb	r2, [r3]
    1efc:	e3520000 	cmp	r2, #0	; 0x0
    1f00:	0affff99 	beq	1d6c <.text+0x1d6c>
    1f04:	e59f6498 	ldr	r6, [pc, #1176]	; 23a4 <.text+0x23a4>
    1f08:	e591c084 	ldr	ip, [r1, #132]
    1f0c:	e5911024 	ldr	r1, [r1, #36]
    1f10:	e59f44ac 	ldr	r4, [pc, #1196]	; 23c4 <.text+0x23c4>
    1f14:	e3a03064 	mov	r3, #100	; 0x64
    1f18:	e3a02ebb 	mov	r2, #2992	; 0xbb0
    1f1c:	e2822008 	add	r2, r2, #8	; 0x8
    1f20:	e3a0a001 	mov	sl, #1	; 0x1
    1f24:	e5c63005 	strb	r3, [r6, #5]
    1f28:	e5861014 	str	r1, [r6, #20]
    1f2c:	e243304d 	sub	r3, r3, #77	; 0x4d
    1f30:	e3a01e19 	mov	r1, #400	; 0x190
    1f34:	e5940000 	ldr	r0, [r4]
    1f38:	e586c018 	str	ip, [r6, #24]
    1f3c:	e1c620b8 	strh	r2, [r6, #8]
    1f40:	e5c63004 	strb	r3, [r6, #4]
    1f44:	e1c610b6 	strh	r1, [r6, #6]
    1f48:	e586a000 	str	sl, [r6]
    1f4c:	eb003c4f 	bl	11090 <__aeabi_i2d>
    1f50:	e59f2458 	ldr	r2, [pc, #1112]	; 23b0 <.text+0x23b0>
    1f54:	e3a03000 	mov	r3, #0	; 0x0
    1f58:	eb003d2b 	bl	1140c <__aeabi_ddiv>
    1f5c:	e58d0018 	str	r0, [sp, #24]
    1f60:	e58d101c 	str	r1, [sp, #28]
    1f64:	e59f3448 	ldr	r3, [pc, #1096]	; 23b4 <.text+0x23b4>
    1f68:	e5940004 	ldr	r0, [r4, #4]
    1f6c:	e28d4018 	add	r4, sp, #24	; 0x18
    1f70:	e8940030 	ldmia	r4, {r4, r5}
    1f74:	e8830030 	stmia	r3, {r4, r5}
    1f78:	eb003c44 	bl	11090 <__aeabi_i2d>
    1f7c:	e59f242c 	ldr	r2, [pc, #1068]	; 23b0 <.text+0x23b0>
    1f80:	e3a03000 	mov	r3, #0	; 0x0
    1f84:	eb003d20 	bl	1140c <__aeabi_ddiv>
    1f88:	e59fc41c 	ldr	ip, [pc, #1052]	; 23ac <.text+0x23ac>
    1f8c:	e1a04000 	mov	r4, r0
    1f90:	e1a05001 	mov	r5, r1
    1f94:	e88c0030 	stmia	ip, {r4, r5}
    1f98:	e1a02004 	mov	r2, r4
    1f9c:	e1a03005 	mov	r3, r5
    1fa0:	e3a04000 	mov	r4, #0	; 0x0
    1fa4:	e3a05000 	mov	r5, #0	; 0x0
    1fa8:	e88d0030 	stmia	sp, {r4, r5}
    1fac:	e3a04101 	mov	r4, #1073741824	; 0x40000000
    1fb0:	e28dc02c 	add	ip, sp, #44	; 0x2c
    1fb4:	e28de024 	add	lr, sp, #36	; 0x24
    1fb8:	e28d0018 	add	r0, sp, #24	; 0x18
    1fbc:	e8900003 	ldmia	r0, {r0, r1}
    1fc0:	e284482e 	add	r4, r4, #3014656	; 0x2e0000
    1fc4:	e3a05000 	mov	r5, #0	; 0x0
    1fc8:	e58dc014 	str	ip, [sp, #20]
    1fcc:	e58de010 	str	lr, [sp, #16]
    1fd0:	e58d4008 	str	r4, [sp, #8]
    1fd4:	e58d500c 	str	r5, [sp, #12]
    1fd8:	ebfffda2 	bl	1668 <xy2latlon>
    1fdc:	e28d202c 	add	r2, sp, #44	; 0x2c
    1fe0:	e892000c 	ldmia	r2, {r2, r3}
    1fe4:	e59f03c4 	ldr	r0, [pc, #964]	; 23b0 <.text+0x23b0>
    1fe8:	e3a01000 	mov	r1, #0	; 0x0
    1fec:	eb003c62 	bl	1117c <__aeabi_dmul>
    1ff0:	eb003dd8 	bl	11758 <__aeabi_d2iz>
    1ff4:	e1a04000 	mov	r4, r0
    1ff8:	e28d2024 	add	r2, sp, #36	; 0x24
    1ffc:	e892000c 	ldmia	r2, {r2, r3}
    2000:	e59f03a8 	ldr	r0, [pc, #936]	; 23b0 <.text+0x23b0>
    2004:	e3a01000 	mov	r1, #0	; 0x0
    2008:	e586400c 	str	r4, [r6, #12]
    200c:	eb003c5a 	bl	1117c <__aeabi_dmul>
    2010:	eb003dd0 	bl	11758 <__aeabi_d2iz>
    2014:	e1d620b6 	ldrh	r2, [r6, #6]
    2018:	e5963014 	ldr	r3, [r6, #20]
    201c:	e5961018 	ldr	r1, [r6, #24]
    2020:	e0833002 	add	r3, r3, r2
    2024:	e0811003 	add	r1, r1, r3
    2028:	e5d6c005 	ldrb	ip, [r6, #5]
    202c:	e0811004 	add	r1, r1, r4
    2030:	e5d63004 	ldrb	r3, [r6, #4]
    2034:	e08cc001 	add	ip, ip, r1
    2038:	e1d620b8 	ldrh	r2, [r6, #8]
    203c:	e5961000 	ldr	r1, [r6]
    2040:	e083300c 	add	r3, r3, ip
    2044:	e0802002 	add	r2, r0, r2
    2048:	e2433c55 	sub	r3, r3, #21760	; 0x5500
    204c:	e0822001 	add	r2, r2, r1
    2050:	e2433056 	sub	r3, r3, #86	; 0x56
    2054:	e0822003 	add	r2, r2, r3
    2058:	e59f3338 	ldr	r3, [pc, #824]	; 2398 <.text+0x2398>
    205c:	e1c620ba 	strh	r2, [r6, #10]
    2060:	e59f2350 	ldr	r2, [pc, #848]	; 23b8 <.text+0x23b8>
    2064:	e3a01000 	mov	r1, #0	; 0x0
    2068:	e5c3a000 	strb	sl, [r3]
    206c:	e3a03002 	mov	r3, #2	; 0x2
    2070:	e5c21000 	strb	r1, [r2]
    2074:	e5c93000 	strb	r3, [r9]
    2078:	e59f231c 	ldr	r2, [pc, #796]	; 239c <.text+0x239c>
    207c:	e59f3338 	ldr	r3, [pc, #824]	; 23bc <.text+0x23bc>
    2080:	e5c21000 	strb	r1, [r2]
    2084:	e5c3a000 	strb	sl, [r3]
    2088:	e5860010 	str	r0, [r6, #16]
    208c:	eaffff36 	b	1d6c <.text+0x1d6c>
    2090:	e59fa300 	ldr	sl, [pc, #768]	; 2398 <.text+0x2398>
    2094:	e5da8000 	ldrb	r8, [sl]
    2098:	e3580000 	cmp	r8, #0	; 0x0
    209c:	1affff87 	bne	1ec0 <.text+0x1ec0>
    20a0:	e59fb2f4 	ldr	fp, [pc, #756]	; 239c <.text+0x239c>
    20a4:	e5db3000 	ldrb	r3, [fp]
    20a8:	e3530000 	cmp	r3, #0	; 0x0
    20ac:	0affff83 	beq	1ec0 <.text+0x1ec0>
    20b0:	e59f52e8 	ldr	r5, [pc, #744]	; 23a0 <.text+0x23a0>
    20b4:	e1d5c0b0 	ldrh	ip, [r5]
    20b8:	e31c0002 	tst	ip, #2	; 0x2
    20bc:	1a000064 	bne	2254 <.text+0x2254>
    20c0:	e31c0008 	tst	ip, #8	; 0x8
    20c4:	159f32f4 	ldrne	r3, [pc, #756]	; 23c0 <.text+0x23c0>
    20c8:	15c98000 	strneb	r8, [r9]
    20cc:	15c38000 	strneb	r8, [r3]
    20d0:	eaffff7a 	b	1ec0 <.text+0x1ec0>
    20d4:	e59f32cc 	ldr	r3, [pc, #716]	; 23a8 <.text+0x23a8>
    20d8:	e1d321b8 	ldrh	r2, [r3, #24]
    20dc:	e3520d19 	cmp	r2, #1600	; 0x640
    20e0:	3a000003 	bcc	20f4 <.text+0x20f4>
    20e4:	e59f32d4 	ldr	r3, [pc, #724]	; 23c0 <.text+0x23c0>
    20e8:	e5d32000 	ldrb	r2, [r3]
    20ec:	e3520000 	cmp	r2, #0	; 0x0
    20f0:	0affff1d 	beq	1d6c <.text+0x1d6c>
    20f4:	e3a03001 	mov	r3, #1	; 0x1
    20f8:	e5c93000 	strb	r3, [r9]
    20fc:	eaffff1a 	b	1d6c <.text+0x1d6c>
    2100:	e59f2298 	ldr	r2, [pc, #664]	; 23a0 <.text+0x23a0>
    2104:	e1d2c0b0 	ldrh	ip, [r2]
    2108:	e31c0002 	tst	ip, #2	; 0x2
    210c:	0affffeb 	beq	20c0 <.text+0x20c0>
    2110:	e59f329c 	ldr	r3, [pc, #668]	; 23b4 <.text+0x23b4>
    2114:	e59fc290 	ldr	ip, [pc, #656]	; 23ac <.text+0x23ac>
    2118:	e59f6288 	ldr	r6, [pc, #648]	; 23a8 <.text+0x23a8>
    211c:	e59f4280 	ldr	r4, [pc, #640]	; 23a4 <.text+0x23a4>
    2120:	e8930003 	ldmia	r3, {r0, r1}
    2124:	e5965024 	ldr	r5, [r6, #36]
    2128:	e89c000c 	ldmia	ip, {r2, r3}
    212c:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    2130:	e3a0c064 	mov	ip, #100	; 0x64
    2134:	e5966084 	ldr	r6, [r6, #132]
    2138:	e5c4c005 	strb	ip, [r4, #5]
    213c:	e28ee008 	add	lr, lr, #8	; 0x8
    2140:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    2144:	e1c4e0b8 	strh	lr, [r4, #8]
    2148:	e5c4c004 	strb	ip, [r4, #4]
    214c:	e5845014 	str	r5, [r4, #20]
    2150:	e28dc024 	add	ip, sp, #36	; 0x24
    2154:	e28de02c 	add	lr, sp, #44	; 0x2c
    2158:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    215c:	e5846018 	str	r6, [r4, #24]
    2160:	e285582e 	add	r5, r5, #3014656	; 0x2e0000
    2164:	e58dc010 	str	ip, [sp, #16]
    2168:	e58de014 	str	lr, [sp, #20]
    216c:	e3a0ce19 	mov	ip, #400	; 0x190
    2170:	e3a0e001 	mov	lr, #1	; 0x1
    2174:	e3a06000 	mov	r6, #0	; 0x0
    2178:	e1c4c0b6 	strh	ip, [r4, #6]
    217c:	e584e000 	str	lr, [r4]
    2180:	e88d0060 	stmia	sp, {r5, r6}
    2184:	e3a05000 	mov	r5, #0	; 0x0
    2188:	e3a06000 	mov	r6, #0	; 0x0
    218c:	e58d5008 	str	r5, [sp, #8]
    2190:	e58d600c 	str	r6, [sp, #12]
    2194:	ebfffd33 	bl	1668 <xy2latlon>
    2198:	e28d202c 	add	r2, sp, #44	; 0x2c
    219c:	e892000c 	ldmia	r2, {r2, r3}
    21a0:	e59f0208 	ldr	r0, [pc, #520]	; 23b0 <.text+0x23b0>
    21a4:	e3a01000 	mov	r1, #0	; 0x0
    21a8:	eb003bf3 	bl	1117c <__aeabi_dmul>
    21ac:	eb003d69 	bl	11758 <__aeabi_d2iz>
    21b0:	e1a05000 	mov	r5, r0
    21b4:	e28d2024 	add	r2, sp, #36	; 0x24
    21b8:	e892000c 	ldmia	r2, {r2, r3}
    21bc:	e584500c 	str	r5, [r4, #12]
    21c0:	e59f01e8 	ldr	r0, [pc, #488]	; 23b0 <.text+0x23b0>
    21c4:	e3a01000 	mov	r1, #0	; 0x0
    21c8:	eb003beb 	bl	1117c <__aeabi_dmul>
    21cc:	eb003d61 	bl	11758 <__aeabi_d2iz>
    21d0:	e1d410b6 	ldrh	r1, [r4, #6]
    21d4:	e5943014 	ldr	r3, [r4, #20]
    21d8:	e5942018 	ldr	r2, [r4, #24]
    21dc:	e0833001 	add	r3, r3, r1
    21e0:	e0822003 	add	r2, r2, r3
    21e4:	e5d4c005 	ldrb	ip, [r4, #5]
    21e8:	e0822005 	add	r2, r2, r5
    21ec:	e5d41004 	ldrb	r1, [r4, #4]
    21f0:	e08cc002 	add	ip, ip, r2
    21f4:	e1d430b8 	ldrh	r3, [r4, #8]
    21f8:	e59f51b8 	ldr	r5, [pc, #440]	; 23b8 <.text+0x23b8>
    21fc:	e081100c 	add	r1, r1, ip
    2200:	e594e000 	ldr	lr, [r4]
    2204:	e0803003 	add	r3, r0, r3
    2208:	e2411c55 	sub	r1, r1, #21760	; 0x5500
    220c:	e5d52000 	ldrb	r2, [r5]
    2210:	e083300e 	add	r3, r3, lr
    2214:	e2411056 	sub	r1, r1, #86	; 0x56
    2218:	e59f6180 	ldr	r6, [pc, #384]	; 23a0 <.text+0x23a0>
    221c:	e0833001 	add	r3, r3, r1
    2220:	e2822001 	add	r2, r2, #1	; 0x1
    2224:	e1c430ba 	strh	r3, [r4, #10]
    2228:	e1d6c0b0 	ldrh	ip, [r6]
    222c:	e59f3188 	ldr	r3, [pc, #392]	; 23bc <.text+0x23bc>
    2230:	e3a0e001 	mov	lr, #1	; 0x1
    2234:	e5c52000 	strb	r2, [r5]
    2238:	e3a02004 	mov	r2, #4	; 0x4
    223c:	e5cae000 	strb	lr, [sl]
    2240:	e5cb8000 	strb	r8, [fp]
    2244:	e5c3e000 	strb	lr, [r3]
    2248:	e5c92000 	strb	r2, [r9]
    224c:	e5840010 	str	r0, [r4, #16]
    2250:	eaffff9a 	b	20c0 <.text+0x20c0>
    2254:	e59f3158 	ldr	r3, [pc, #344]	; 23b4 <.text+0x23b4>
    2258:	e59fc14c 	ldr	ip, [pc, #332]	; 23ac <.text+0x23ac>
    225c:	e59f4140 	ldr	r4, [pc, #320]	; 23a4 <.text+0x23a4>
    2260:	e59f6140 	ldr	r6, [pc, #320]	; 23a8 <.text+0x23a8>
    2264:	e8930003 	ldmia	r3, {r0, r1}
    2268:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    226c:	e89c000c 	ldmia	ip, {r2, r3}
    2270:	e3a0c064 	mov	ip, #100	; 0x64
    2274:	e5965024 	ldr	r5, [r6, #36]
    2278:	e5c4c005 	strb	ip, [r4, #5]
    227c:	e5966084 	ldr	r6, [r6, #132]
    2280:	e28ee008 	add	lr, lr, #8	; 0x8
    2284:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    2288:	e1c4e0b8 	strh	lr, [r4, #8]
    228c:	e5c4c004 	strb	ip, [r4, #4]
    2290:	e28de024 	add	lr, sp, #36	; 0x24
    2294:	e28dc02c 	add	ip, sp, #44	; 0x2c
    2298:	e5845014 	str	r5, [r4, #20]
    229c:	e5846018 	str	r6, [r4, #24]
    22a0:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    22a4:	e58dc010 	str	ip, [sp, #16]
    22a8:	e58de014 	str	lr, [sp, #20]
    22ac:	e3a0ce19 	mov	ip, #400	; 0x190
    22b0:	e3a0e001 	mov	lr, #1	; 0x1
    22b4:	e1c4c0b6 	strh	ip, [r4, #6]
    22b8:	e584e000 	str	lr, [r4]
    22bc:	e285582e 	add	r5, r5, #3014656	; 0x2e0000
    22c0:	e3a06000 	mov	r6, #0	; 0x0
    22c4:	e88d0060 	stmia	sp, {r5, r6}
    22c8:	e58d5008 	str	r5, [sp, #8]
    22cc:	e58d600c 	str	r6, [sp, #12]
    22d0:	ebfffce4 	bl	1668 <xy2latlon>
    22d4:	e28d2024 	add	r2, sp, #36	; 0x24
    22d8:	e892000c 	ldmia	r2, {r2, r3}
    22dc:	e59f00cc 	ldr	r0, [pc, #204]	; 23b0 <.text+0x23b0>
    22e0:	e3a01000 	mov	r1, #0	; 0x0
    22e4:	eb003ba4 	bl	1117c <__aeabi_dmul>
    22e8:	eb003d1a 	bl	11758 <__aeabi_d2iz>
    22ec:	e1a05000 	mov	r5, r0
    22f0:	e28d202c 	add	r2, sp, #44	; 0x2c
    22f4:	e892000c 	ldmia	r2, {r2, r3}
    22f8:	e584500c 	str	r5, [r4, #12]
    22fc:	e59f00ac 	ldr	r0, [pc, #172]	; 23b0 <.text+0x23b0>
    2300:	e3a01000 	mov	r1, #0	; 0x0
    2304:	eb003b9c 	bl	1117c <__aeabi_dmul>
    2308:	eb003d12 	bl	11758 <__aeabi_d2iz>
    230c:	e1d410b6 	ldrh	r1, [r4, #6]
    2310:	e5943014 	ldr	r3, [r4, #20]
    2314:	e5942018 	ldr	r2, [r4, #24]
    2318:	e0833001 	add	r3, r3, r1
    231c:	e0822003 	add	r2, r2, r3
    2320:	e5d4c005 	ldrb	ip, [r4, #5]
    2324:	e0822005 	add	r2, r2, r5
    2328:	e5d41004 	ldrb	r1, [r4, #4]
    232c:	e08cc002 	add	ip, ip, r2
    2330:	e1d430b8 	ldrh	r3, [r4, #8]
    2334:	e59f507c 	ldr	r5, [pc, #124]	; 23b8 <.text+0x23b8>
    2338:	e081100c 	add	r1, r1, ip
    233c:	e594e000 	ldr	lr, [r4]
    2340:	e0803003 	add	r3, r0, r3
    2344:	e2411c55 	sub	r1, r1, #21760	; 0x5500
    2348:	e5d52000 	ldrb	r2, [r5]
    234c:	e083300e 	add	r3, r3, lr
    2350:	e2411056 	sub	r1, r1, #86	; 0x56
    2354:	e59f6044 	ldr	r6, [pc, #68]	; 23a0 <.text+0x23a0>
    2358:	e0833001 	add	r3, r3, r1
    235c:	e2822001 	add	r2, r2, #1	; 0x1
    2360:	e1c430ba 	strh	r3, [r4, #10]
    2364:	e1d6c0b0 	ldrh	ip, [r6]
    2368:	e59f304c 	ldr	r3, [pc, #76]	; 23bc <.text+0x23bc>
    236c:	e3a0e001 	mov	lr, #1	; 0x1
    2370:	e5c52000 	strb	r2, [r5]
    2374:	e3a02003 	mov	r2, #3	; 0x3
    2378:	e5cae000 	strb	lr, [sl]
    237c:	e5cb8000 	strb	r8, [fp]
    2380:	e5c3e000 	strb	lr, [r3]
    2384:	e5c92000 	strb	r2, [r9]
    2388:	e5840010 	str	r0, [r4, #16]
    238c:	eaffff4b 	b	20c0 <.text+0x20c0>
    2390:	40000e3c 	andmi	r0, r0, ip, lsr lr
    2394:	4000213c 	andmi	r2, r0, ip, lsr r1
    2398:	40000db7 	strmih	r0, [r0], -r7
    239c:	40000db8 	strmih	r0, [r0], -r8
    23a0:	40000dba 	strmih	r0, [r0], -sl
    23a4:	40002048 	andmi	r2, r0, r8, asr #32
    23a8:	40002168 	andmi	r2, r0, r8, ror #2
    23ac:	40000e2c 	andmi	r0, r0, ip, lsr #28
    23b0:	416312d0 	ldrmid	r1, [r3, #-32]!
    23b4:	40000e34 	andmi	r0, r0, r4, lsr lr
    23b8:	40000ddc 	ldrmid	r0, [r0], -ip
    23bc:	40000db6 	strmih	r0, [r0], -r6
    23c0:	40000ddd 	ldrmid	r0, [r0], -sp
    23c4:	40002064 	andmi	r2, r0, r4, rrx

000023c8 <SDK_mainloop>:
    23c8:	e59f0124 	ldr	r0, [pc, #292]	; 24f4 <.text+0x24f4>
    23cc:	e5903000 	ldr	r3, [r0]
    23d0:	e3530001 	cmp	r3, #1	; 0x1
    23d4:	e52de004 	str	lr, [sp, #-4]!
    23d8:	0a000028 	beq	2480 <SDK_mainloop+0xb8>
    23dc:	e59f0114 	ldr	r0, [pc, #276]	; 24f8 <.text+0x24f8>
    23e0:	e5903000 	ldr	r3, [r0]
    23e4:	e3530001 	cmp	r3, #1	; 0x1
    23e8:	0a00001b 	beq	245c <SDK_mainloop+0x94>
    23ec:	eb00290c 	bl	c824 <lab>
    23f0:	e59fe104 	ldr	lr, [pc, #260]	; 24fc <.text+0x24fc>
    23f4:	e59ec000 	ldr	ip, [lr]
    23f8:	e35c0e7d 	cmp	ip, #2000	; 0x7d0
    23fc:	da00000e 	ble	243c <SDK_mainloop+0x74>
    2400:	e59f30f8 	ldr	r3, [pc, #248]	; 2500 <.text+0x2500>
    2404:	e5932000 	ldr	r2, [r3]
    2408:	e3520001 	cmp	r2, #1	; 0x1
    240c:	13a0120e 	movne	r1, #-536870912	; 0xe0000000
    2410:	13a00b33 	movne	r0, #52224	; 0xcc00
    2414:	11a02001 	movne	r2, r1
    2418:	12800003 	addne	r0, r0, #3	; 0x3
    241c:	0a00001e 	beq	249c <SDK_mainloop+0xd4>
    2420:	e3a03080 	mov	r3, #128	; 0x80
    2424:	e281190a 	add	r1, r1, #163840	; 0x28000
    2428:	e581300c 	str	r3, [r1, #12]
    242c:	e59f30d0 	ldr	r3, [pc, #208]	; 2504 <.text+0x2504>
    2430:	e2822802 	add	r2, r2, #131072	; 0x20000
    2434:	e5820008 	str	r0, [r2, #8]
    2438:	e5830000 	str	r0, [r3]
    243c:	e59f30c4 	ldr	r3, [pc, #196]	; 2508 <.text+0x2508>
    2440:	e5932000 	ldr	r2, [r3]
    2444:	e28c1001 	add	r1, ip, #1	; 0x1
    2448:	e2822001 	add	r2, r2, #1	; 0x1
    244c:	e58e1000 	str	r1, [lr]
    2450:	e5832000 	str	r2, [r3]
    2454:	e49de004 	ldr	lr, [sp], #4
    2458:	e12fff1e 	bx	lr
    245c:	e59f20a8 	ldr	r2, [pc, #168]	; 250c <.text+0x250c>
    2460:	e5923000 	ldr	r3, [r2]
    2464:	e59f20a4 	ldr	r2, [pc, #164]	; 2510 <.text+0x2510>
    2468:	e1e03003 	mvn	r3, r3
    246c:	e2033001 	and	r3, r3, #1	; 0x1
    2470:	e3a01000 	mov	r1, #0	; 0x0
    2474:	e5823000 	str	r3, [r2]
    2478:	e5801000 	str	r1, [r0]
    247c:	eaffffda 	b	23ec <SDK_mainloop+0x24>
    2480:	e59f308c 	ldr	r3, [pc, #140]	; 2514 <.text+0x2514>
    2484:	e59f208c 	ldr	r2, [pc, #140]	; 2518 <.text+0x2518>
    2488:	e5931000 	ldr	r1, [r3]
    248c:	e3a03000 	mov	r3, #0	; 0x0
    2490:	e5821000 	str	r1, [r2]
    2494:	e5803000 	str	r3, [r0]
    2498:	eaffffcf 	b	23dc <SDK_mainloop+0x14>
    249c:	e59f0078 	ldr	r0, [pc, #120]	; 251c <.text+0x251c>
    24a0:	e59f3078 	ldr	r3, [pc, #120]	; 2520 <.text+0x2520>
    24a4:	e5901000 	ldr	r1, [r0]
    24a8:	e5932000 	ldr	r2, [r3]
    24ac:	e2811001 	add	r1, r1, #1	; 0x1
    24b0:	e3520001 	cmp	r2, #1	; 0x1
    24b4:	e5801000 	str	r1, [r0]
    24b8:	0a000006 	beq	24d8 <SDK_mainloop+0x110>
    24bc:	e351001a 	cmp	r1, #26	; 0x1a
    24c0:	03a0120e 	moveq	r1, #-536870912	; 0xe0000000
    24c4:	03a00b33 	moveq	r0, #52224	; 0xcc00
    24c8:	01a02001 	moveq	r2, r1
    24cc:	02800006 	addeq	r0, r0, #6	; 0x6
    24d0:	1affffd9 	bne	243c <SDK_mainloop+0x74>
    24d4:	eaffffd1 	b	2420 <SDK_mainloop+0x58>
    24d8:	e3510019 	cmp	r1, #25	; 0x19
    24dc:	03a0120e 	moveq	r1, #-536870912	; 0xe0000000
    24e0:	03a00b33 	moveq	r0, #52224	; 0xcc00
    24e4:	01a02001 	moveq	r2, r1
    24e8:	02800005 	addeq	r0, r0, #5	; 0x5
    24ec:	1affffd2 	bne	243c <SDK_mainloop+0x74>
    24f0:	eaffffca 	b	2420 <SDK_mainloop+0x58>
    24f4:	40000df8 	strmid	r0, [r0], -r8
    24f8:	40000e0c 	andmi	r0, r0, ip, lsl #28
    24fc:	40000008 	andmi	r0, r0, r8
    2500:	40000df0 	strmid	r0, [r0], -r0
    2504:	40000dec 	andmi	r0, r0, ip, ror #27
    2508:	40000de0 	andmi	r0, r0, r0, ror #27
    250c:	40000e08 	andmi	r0, r0, r8, lsl #28
    2510:	40000e10 	andmi	r0, r0, r0, lsl lr
    2514:	40000df4 	strmid	r0, [r0], -r4
    2518:	40000dfc 	strmid	r0, [r0], -ip
    251c:	40000e00 	andmi	r0, r0, r0, lsl #28
    2520:	40000e04 	andmi	r0, r0, r4, lsl #28

00002524 <SDK_jetiAscTecExampleUpdateDisplay>:
#include "system.h"
#include <string.h>


void SDK_jetiAscTecExampleUpdateDisplay(unsigned char state) {
    2524:	e92d4010 	stmdb	sp!, {r4, lr}
    2528:	e20000ff 	and	r0, r0, #255	; 0xff
    252c:	e24dd020 	sub	sp, sp, #32	; 0x20
	char text[31];
	switch (state) {
    2530:	e3500006 	cmp	r0, #6	; 0x6
    2534:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    2538:	ea000010 	b	2580 <.text+0x2580>
    253c:	0000258c 	andeq	r2, r0, ip, lsl #11
    2540:	00002558 	andeq	r2, r0, r8, asr r5
    2544:	00002608 	andeq	r2, r0, r8, lsl #12
    2548:	000025fc 	streqd	r2, [r0], -ip
    254c:	000025f0 	streqd	r2, [r0], -r0
    2550:	000025e4 	andeq	r2, r0, r4, ror #11
    2554:	000025a8 	andeq	r2, r0, r8, lsr #11
	//				Line	   11111111111111112222222222222222
	case 0:
#ifndef MATLAB
		if (RO_ALL_Data.flying)
			jetiSetTextDisplay("<-Waypoint Test  EmergencyMode->");
		else
#endif
			jetiSetTextDisplay("AscTec JetiTest  EmergencyMode->");
		break;
	case 1:
		if (emergencyMode == EM_SAVE)
    2558:	e59f30e4 	ldr	r3, [pc, #228]	; 2644 <.text+0x2644>
    255c:	e5d33000 	ldrb	r3, [r3]
    2560:	e3530001 	cmp	r3, #1	; 0x1
    2564:	0a000030 	beq	262c <.text+0x262c>
			jetiSetTextDisplay("Current EmMode<>Direct Landing");
		else if (emergencyMode == EM_SAVE_EXTENDED_WAITING_TIME)
    2568:	e3530002 	cmp	r3, #2	; 0x2
    256c:	0a000031 	beq	2638 <.text+0x2638>
			jetiSetTextDisplay("Current EmMode<>Wait&Land");
		else if (emergencyMode == EM_RETURN_AT_MISSION_SUMMIT)
    2570:	e3530008 	cmp	r3, #8	; 0x8
    2574:	0a000029 	beq	2620 <.text+0x2620>
			jetiSetTextDisplay("Current EmMode<>Come Home High");
		else
			jetiSetTextDisplay("Current EmMode<>Come Home ");
    2578:	e59f00c8 	ldr	r0, [pc, #200]	; 2648 <.text+0x2648>
    257c:	eb00262b 	bl	be30 <jetiSetTextDisplay>
		break;
	case 2:
		jetiSetTextDisplay("EmMode v=Set  <>Direct Landing");
		break;
	case 3:
		jetiSetTextDisplay("EmMode v=Set  <>Wait&Land");
		break;
	case 4:
		jetiSetTextDisplay("EmMode v=Set  <>Come Home     ");
		break;
	case 5:
		jetiSetTextDisplay("EmMode v=Set  <>Come Home High");
		break;
	case 6:
		sprintf(&text,"WP Act. v=Stop <>WP# %2i Dist: %2im",wpExampleWpNr,wpCtrlDistToWp/10);
		jetiSetTextDisplay((unsigned char *)&text);
		break;
	}
}
    2580:	e28dd020 	add	sp, sp, #32	; 0x20
    2584:	e8bd4010 	ldmia	sp!, {r4, lr}
    2588:	e12fff1e 	bx	lr
    258c:	e59f30b8 	ldr	r3, [pc, #184]	; 264c <.text+0x264c>
    2590:	e5d32002 	ldrb	r2, [r3, #2]
    2594:	e3520000 	cmp	r2, #0	; 0x0
    2598:	0a00001d 	beq	2614 <.text+0x2614>
    259c:	e59f00ac 	ldr	r0, [pc, #172]	; 2650 <.text+0x2650>
    25a0:	eb002622 	bl	be30 <jetiSetTextDisplay>
    25a4:	eafffff5 	b	2580 <.text+0x2580>
    25a8:	e59f30a4 	ldr	r3, [pc, #164]	; 2654 <.text+0x2654>
    25ac:	e59f20a4 	ldr	r2, [pc, #164]	; 2658 <.text+0x2658>
    25b0:	e1d310b0 	ldrh	r1, [r3]
    25b4:	e0830192 	umull	r0, r3, r2, r1
    25b8:	e59f109c 	ldr	r1, [pc, #156]	; 265c <.text+0x265c>
    25bc:	e28d4001 	add	r4, sp, #1	; 0x1
    25c0:	e1a03683 	mov	r3, r3, lsl #13
    25c4:	e5d12000 	ldrb	r2, [r1]
    25c8:	e1a03823 	mov	r3, r3, lsr #16
    25cc:	e1a00004 	mov	r0, r4
    25d0:	e59f1088 	ldr	r1, [pc, #136]	; 2660 <.text+0x2660>
    25d4:	eb005988 	bl	18bfc <__sprintf_from_arm>
    25d8:	e1a00004 	mov	r0, r4
    25dc:	eb002613 	bl	be30 <jetiSetTextDisplay>
    25e0:	eaffffe6 	b	2580 <.text+0x2580>
    25e4:	e59f0078 	ldr	r0, [pc, #120]	; 2664 <.text+0x2664>
    25e8:	eb002610 	bl	be30 <jetiSetTextDisplay>
    25ec:	eaffffe3 	b	2580 <.text+0x2580>
    25f0:	e59f0070 	ldr	r0, [pc, #112]	; 2668 <.text+0x2668>
    25f4:	eb00260d 	bl	be30 <jetiSetTextDisplay>
    25f8:	eaffffe0 	b	2580 <.text+0x2580>
    25fc:	e59f0068 	ldr	r0, [pc, #104]	; 266c <.text+0x266c>
    2600:	eb00260a 	bl	be30 <jetiSetTextDisplay>
    2604:	eaffffdd 	b	2580 <.text+0x2580>
    2608:	e59f0060 	ldr	r0, [pc, #96]	; 2670 <.text+0x2670>
    260c:	eb002607 	bl	be30 <jetiSetTextDisplay>
    2610:	eaffffda 	b	2580 <.text+0x2580>
    2614:	e59f0058 	ldr	r0, [pc, #88]	; 2674 <.text+0x2674>
    2618:	eb002604 	bl	be30 <jetiSetTextDisplay>
    261c:	eaffffd7 	b	2580 <.text+0x2580>
    2620:	e59f0050 	ldr	r0, [pc, #80]	; 2678 <.text+0x2678>
    2624:	eb002601 	bl	be30 <jetiSetTextDisplay>
    2628:	eaffffd4 	b	2580 <.text+0x2580>
    262c:	e59f0048 	ldr	r0, [pc, #72]	; 267c <.text+0x267c>
    2630:	eb0025fe 	bl	be30 <jetiSetTextDisplay>
    2634:	eaffffd1 	b	2580 <.text+0x2580>
    2638:	e59f0040 	ldr	r0, [pc, #64]	; 2680 <.text+0x2680>
    263c:	eb0025fb 	bl	be30 <jetiSetTextDisplay>
    2640:	eaffffce 	b	2580 <.text+0x2580>
    2644:	40002200 	andmi	r2, r0, r0, lsl #4
    2648:	000195bc 	streqh	r9, [r1], -ip
    264c:	40002168 	andmi	r2, r0, r8, ror #2
    2650:	00019518 	andeq	r9, r1, r8, lsl r5
    2654:	40000dbc 	strmih	r0, [r0], -ip
    2658:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    265c:	40000ddc 	ldrmid	r0, [r0], -ip
    2660:	00019654 	andeq	r9, r1, r4, asr r6
    2664:	00019634 	andeq	r9, r1, r4, lsr r6
    2668:	00019614 	andeq	r9, r1, r4, lsl r6
    266c:	000195f8 	streqd	r9, [r1], -r8
    2670:	000195d8 	ldreqd	r9, [r1], -r8
    2674:	0001953c 	andeq	r9, r1, ip, lsr r5
    2678:	0001959c 	muleq	r1, ip, r5
    267c:	00019560 	andeq	r9, r1, r0, ror #10
    2680:	00019580 	andeq	r9, r1, r0, lsl #11

00002684 <SDK_jetiAscTecExampleInit>:

void SDK_jetiAscTecExampleKeyChange(unsigned char key) {
	static unsigned char displayState = 0;

	switch (displayState) {
	case 0:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			break;
		case JETI_KEY_LEFT:
			if (RO_ALL_Data.flying)
			{
				wpExampleActive=1;
				displayState=6;
			}
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 1:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			break;
		case JETI_KEY_LEFT:
			displayState = 0;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 2:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_SAVE);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState = 5;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 3:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_SAVE_EXTENDED_WAITING_TIME);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;
	case 4:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_RETURN_AT_PREDEFINED_HEIGHT);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 5:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_RETURN_AT_MISSION_SUMMIT);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState = 2;
			break;
		}
		break;


	case 6:
		//switch back when waypoint example is finished
		if (wpExampleActive==0)
			displayState = 0;

		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			displayState = 0;
			wpExampleActive=0;
			break;
		case JETI_KEY_LEFT:
			break;
		case JETI_KEY_RIGHT:
			break;
		}
		break;
	}

	SDK_jetiAscTecExampleUpdateDisplay(displayState);
}

void SDK_jetiAscTecExampleInit(void) {
    2684:	e92d4010 	stmdb	sp!, {r4, lr}
	jetiSetDeviceName("AscTec SDK");
    2688:	e59f01d0 	ldr	r0, [pc, #464]	; 2860 <.text+0x2860>
	jetiSetTextDisplay("AscTec Example  ->more Infos");
	jetiInitValue(0, "Pitch", "");
    268c:	e59f41d0 	ldr	r4, [pc, #464]	; 2864 <.text+0x2864>
    2690:	eb0022ea 	bl	b240 <jetiSetDeviceName>
    2694:	e59f01cc 	ldr	r0, [pc, #460]	; 2868 <.text+0x2868>
    2698:	eb0025e4 	bl	be30 <jetiSetTextDisplay>
    269c:	e1a02004 	mov	r2, r4
    26a0:	e59f11c4 	ldr	r1, [pc, #452]	; 286c <.text+0x286c>
    26a4:	e3a00000 	mov	r0, #0	; 0x0
    26a8:	eb002633 	bl	bf7c <jetiInitValue>
	jetiSetDecimalPoint(0, 2);
    26ac:	e3a01002 	mov	r1, #2	; 0x2
    26b0:	e3a00000 	mov	r0, #0	; 0x0
    26b4:	eb002350 	bl	b3fc <jetiSetDecimalPoint>
	jetiInitValue(1, "Roll", "");
    26b8:	e1a02004 	mov	r2, r4
    26bc:	e59f11ac 	ldr	r1, [pc, #428]	; 2870 <.text+0x2870>
    26c0:	e3a00001 	mov	r0, #1	; 0x1
    26c4:	eb00262c 	bl	bf7c <jetiInitValue>
	jetiSetDecimalPoint(1, 2);
    26c8:	e3a01002 	mov	r1, #2	; 0x2
    26cc:	e3a00001 	mov	r0, #1	; 0x1
    26d0:	eb002349 	bl	b3fc <jetiSetDecimalPoint>
	jetiInitValue(2, "Yaw", "");
    26d4:	e1a02004 	mov	r2, r4
    26d8:	e59f1194 	ldr	r1, [pc, #404]	; 2874 <.text+0x2874>
    26dc:	e3a00002 	mov	r0, #2	; 0x2
    26e0:	eb002625 	bl	bf7c <jetiInitValue>
	jetiSetDecimalPoint(2, 2);
    26e4:	e3a00002 	mov	r0, #2	; 0x2
    26e8:	e1a01000 	mov	r1, r0
    26ec:	eb002342 	bl	b3fc <jetiSetDecimalPoint>
	jetiInitValue(3, "Height", "m");
	jetiSetDecimalPoint(3, 2);
	jetiInitValue(4, "FlightMode", "");
    26f0:	e59f4180 	ldr	r4, [pc, #384]	; 2878 <.text+0x2878>
    26f4:	e59f2180 	ldr	r2, [pc, #384]	; 287c <.text+0x287c>
    26f8:	e59f1180 	ldr	r1, [pc, #384]	; 2880 <.text+0x2880>
    26fc:	e3a00003 	mov	r0, #3	; 0x3
    2700:	eb00261d 	bl	bf7c <jetiInitValue>
    2704:	e3a01002 	mov	r1, #2	; 0x2
    2708:	e3a00003 	mov	r0, #3	; 0x3
    270c:	eb00233a 	bl	b3fc <jetiSetDecimalPoint>
    2710:	e1a02004 	mov	r2, r4
    2714:	e59f1168 	ldr	r1, [pc, #360]	; 2884 <.text+0x2884>
    2718:	e3a00004 	mov	r0, #4	; 0x4
    271c:	eb002616 	bl	bf7c <jetiInitValue>
	jetiInitValue(5, "Speed", "m/s");
    2720:	e59f2160 	ldr	r2, [pc, #352]	; 2888 <.text+0x2888>
    2724:	e59f1160 	ldr	r1, [pc, #352]	; 288c <.text+0x288c>
    2728:	e3a00005 	mov	r0, #5	; 0x5
    272c:	eb002612 	bl	bf7c <jetiInitValue>
	jetiSetDecimalPoint(5, 1);
    2730:	e3a01001 	mov	r1, #1	; 0x1
    2734:	e3a00005 	mov	r0, #5	; 0x5
    2738:	eb00232f 	bl	b3fc <jetiSetDecimalPoint>
	jetiInitValue(6, "GPS", "%");
    273c:	e59f114c 	ldr	r1, [pc, #332]	; 2890 <.text+0x2890>
    2740:	e59f214c 	ldr	r2, [pc, #332]	; 2894 <.text+0x2894>
    2744:	e3a00006 	mov	r0, #6	; 0x6
    2748:	eb00260b 	bl	bf7c <jetiInitValue>
	jetiInitValue(7, "BAT", "V");
    274c:	e59f2144 	ldr	r2, [pc, #324]	; 2898 <.text+0x2898>
    2750:	e59f1144 	ldr	r1, [pc, #324]	; 289c <.text+0x289c>
    2754:	e3a00007 	mov	r0, #7	; 0x7
    2758:	eb002607 	bl	bf7c <jetiInitValue>
	jetiSetDecimalPoint(7, 2);
    275c:	e3a01002 	mov	r1, #2	; 0x2
    2760:	e3a00007 	mov	r0, #7	; 0x7
    2764:	eb002324 	bl	b3fc <jetiSetDecimalPoint>
	jetiInitValue(8, "CPU Time", "us"); //TODO Einheit checken!
    2768:	e59f1130 	ldr	r1, [pc, #304]	; 28a0 <.text+0x28a0>
    276c:	e59f2130 	ldr	r2, [pc, #304]	; 28a4 <.text+0x28a4>
    2770:	e3a00008 	mov	r0, #8	; 0x8
    2774:	eb002600 	bl	bf7c <jetiInitValue>
	jetiInitValue(9, "Lat", "");
    2778:	e1a02004 	mov	r2, r4
    277c:	e59f1124 	ldr	r1, [pc, #292]	; 28a8 <.text+0x28a8>
    2780:	e3a00009 	mov	r0, #9	; 0x9
    2784:	eb0025fc 	bl	bf7c <jetiInitValue>
	jetiInitValue(10, "Lon", "");
    2788:	e1a02004 	mov	r2, r4
    278c:	e59f1118 	ldr	r1, [pc, #280]	; 28ac <.text+0x28ac>
    2790:	e3a0000a 	mov	r0, #10	; 0xa
    2794:	eb0025f8 	bl	bf7c <jetiInitValue>
	jetiInitValue(11, "LatRem", "");
    2798:	e1a02004 	mov	r2, r4
    279c:	e59f110c 	ldr	r1, [pc, #268]	; 28b0 <.text+0x28b0>
    27a0:	e3a0000b 	mov	r0, #11	; 0xb
    27a4:	eb0025f4 	bl	bf7c <jetiInitValue>
	jetiInitValue(12, "LonRem", "");
    27a8:	e1a02004 	mov	r2, r4
    27ac:	e59f1100 	ldr	r1, [pc, #256]	; 28b4 <.text+0x28b4>
    27b0:	e3a0000c 	mov	r0, #12	; 0xc
    27b4:	eb0025f0 	bl	bf7c <jetiInitValue>
	jetiSetValue14B(0, 0);
    27b8:	e3a00000 	mov	r0, #0	; 0x0
    27bc:	e1a01000 	mov	r1, r0
    27c0:	eb00244d 	bl	b8fc <jetiSetValue14B>
	jetiSetValue14B(1, 0);
    27c4:	e3a01000 	mov	r1, #0	; 0x0
    27c8:	e3a00001 	mov	r0, #1	; 0x1
    27cc:	eb00244a 	bl	b8fc <jetiSetValue14B>
	jetiSetValue22B(2, 0);
    27d0:	e3a01000 	mov	r1, #0	; 0x0
    27d4:	e3a00002 	mov	r0, #2	; 0x2
    27d8:	eb00238d 	bl	b614 <jetiSetValue22B>
	jetiSetValue22B(3, 0);
    27dc:	e3a01000 	mov	r1, #0	; 0x0
    27e0:	e3a00003 	mov	r0, #3	; 0x3
    27e4:	eb00238a 	bl	b614 <jetiSetValue22B>
	jetiSetValue6B(4, 0);
    27e8:	e3a01000 	mov	r1, #0	; 0x0
    27ec:	e3a00004 	mov	r0, #4	; 0x4
    27f0:	eb0023e5 	bl	b78c <jetiSetValue6B>
	jetiSetValue14B(5, 0);
    27f4:	e3a01000 	mov	r1, #0	; 0x0
    27f8:	e3a00005 	mov	r0, #5	; 0x5
    27fc:	eb00243e 	bl	b8fc <jetiSetValue14B>
	jetiSetValue14B(6, 0);
    2800:	e3a01000 	mov	r1, #0	; 0x0
    2804:	e3a00006 	mov	r0, #6	; 0x6
    2808:	eb00243b 	bl	b8fc <jetiSetValue14B>
	jetiSetValue22B(7, 0);
    280c:	e3a01000 	mov	r1, #0	; 0x0
    2810:	e3a00007 	mov	r0, #7	; 0x7
    2814:	eb00237e 	bl	b614 <jetiSetValue22B>
	jetiSetValue14B(8, 0);
    2818:	e3a01000 	mov	r1, #0	; 0x0
    281c:	e3a00008 	mov	r0, #8	; 0x8
    2820:	eb002435 	bl	b8fc <jetiSetValue14B>
	jetiSetValue14B(9, 0);
    2824:	e3a01000 	mov	r1, #0	; 0x0
    2828:	e3a00009 	mov	r0, #9	; 0x9
    282c:	eb002432 	bl	b8fc <jetiSetValue14B>
	jetiSetValue14B(10, 0);
    2830:	e3a01000 	mov	r1, #0	; 0x0
    2834:	e3a0000a 	mov	r0, #10	; 0xa
    2838:	eb00242f 	bl	b8fc <jetiSetValue14B>
	jetiSetValue22B(11, 0);
    283c:	e3a01000 	mov	r1, #0	; 0x0
    2840:	e3a0000b 	mov	r0, #11	; 0xb
    2844:	eb002372 	bl	b614 <jetiSetValue22B>
	jetiSetValue22B(12, 0);
    2848:	e3a01000 	mov	r1, #0	; 0x0
    284c:	e3a0000c 	mov	r0, #12	; 0xc
    2850:	eb00236f 	bl	b614 <jetiSetValue22B>

	SDK_jetiAscTecExampleUpdateDisplay(0);
    2854:	e3a00000 	mov	r0, #0	; 0x0
}
    2858:	e8bd4010 	ldmia	sp!, {r4, lr}
    285c:	eaffff30 	b	2524 <SDK_jetiAscTecExampleUpdateDisplay>
    2860:	00019678 	andeq	r9, r1, r8, ror r6
    2864:	000196ac 	andeq	r9, r1, ip, lsr #13
    2868:	00019684 	andeq	r9, r1, r4, lsl #13
    286c:	000196a4 	andeq	r9, r1, r4, lsr #13
    2870:	000196b0 	streqh	r9, [r1], -r0
    2874:	000196b8 	streqh	r9, [r1], -r8
    2878:	00019538 	andeq	r9, r1, r8, lsr r5
    287c:	000196c4 	andeq	r9, r1, r4, asr #13
    2880:	000196bc 	streqh	r9, [r1], -ip
    2884:	000196c8 	andeq	r9, r1, r8, asr #13
    2888:	000194dc 	ldreqd	r9, [r1], -ip
    288c:	000194d4 	ldreqd	r9, [r1], -r4
    2890:	000194e0 	andeq	r9, r1, r0, ror #9
    2894:	000194e4 	andeq	r9, r1, r4, ror #9
    2898:	000194ec 	andeq	r9, r1, ip, ror #9
    289c:	000194e8 	andeq	r9, r1, r8, ror #9
    28a0:	000194f0 	streqd	r9, [r1], -r0
    28a4:	000194fc 	streqd	r9, [r1], -ip
    28a8:	00019500 	andeq	r9, r1, r0, lsl #10
    28ac:	00019504 	andeq	r9, r1, r4, lsl #10
    28b0:	00019508 	andeq	r9, r1, r8, lsl #10
    28b4:	00019510 	andeq	r9, r1, r0, lsl r5

000028b8 <SDK_jetiAscTecExampleKeyChange>:
    28b8:	e92d4010 	stmdb	sp!, {r4, lr}
    28bc:	e59f4184 	ldr	r4, [pc, #388]	; 2a48 <.text+0x2a48>
    28c0:	e5d43000 	ldrb	r3, [r4]
    28c4:	e20000ff 	and	r0, r0, #255	; 0xff
    28c8:	e3530006 	cmp	r3, #6	; 0x6
    28cc:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    28d0:	ea00000f 	b	2914 <.text+0x2914>
    28d4:	00002920 	andeq	r2, r0, r0, lsr #18
    28d8:	000029c8 	andeq	r2, r0, r8, asr #19
    28dc:	000029a4 	andeq	r2, r0, r4, lsr #19
    28e0:	000029e4 	andeq	r2, r0, r4, ror #19
    28e4:	00002980 	andeq	r2, r0, r0, lsl #19
    28e8:	0000295c 	andeq	r2, r0, ip, asr r9
    28ec:	00002938 	andeq	r2, r0, r8, lsr r9
    28f0:	e59f3154 	ldr	r3, [pc, #340]	; 2a4c <.text+0x2a4c>
    28f4:	e5d32002 	ldrb	r2, [r3, #2]
    28f8:	e3520000 	cmp	r2, #0	; 0x0
    28fc:	0a000004 	beq	2914 <.text+0x2914>
    2900:	e59f2148 	ldr	r2, [pc, #328]	; 2a50 <.text+0x2a50>
    2904:	e3a03001 	mov	r3, #1	; 0x1
    2908:	e3a01006 	mov	r1, #6	; 0x6
    290c:	e5c23000 	strb	r3, [r2]
    2910:	e5c41000 	strb	r1, [r4]
    2914:	e5d40000 	ldrb	r0, [r4]
    2918:	e8bd4010 	ldmia	sp!, {r4, lr}
    291c:	eaffff00 	b	2524 <SDK_jetiAscTecExampleUpdateDisplay>
    2920:	e3500007 	cmp	r0, #7	; 0x7
    2924:	0afffff1 	beq	28f0 <.text+0x28f0>
    2928:	e350000e 	cmp	r0, #14	; 0xe
    292c:	03a03001 	moveq	r3, #1	; 0x1
    2930:	05c43000 	streqb	r3, [r4]
    2934:	eafffff6 	b	2914 <.text+0x2914>
    2938:	e59f2110 	ldr	r2, [pc, #272]	; 2a50 <.text+0x2a50>
    293c:	e5d23000 	ldrb	r3, [r2]
    2940:	e3530000 	cmp	r3, #0	; 0x0
    2944:	05c43000 	streqb	r3, [r4]
    2948:	e350000b 	cmp	r0, #11	; 0xb
    294c:	03a03000 	moveq	r3, #0	; 0x0
    2950:	05c23000 	streqb	r3, [r2]
    2954:	05c43000 	streqb	r3, [r4]
    2958:	eaffffed 	b	2914 <.text+0x2914>
    295c:	e350000b 	cmp	r0, #11	; 0xb
    2960:	0a000026 	beq	2a00 <.text+0x2a00>
    2964:	e350000e 	cmp	r0, #14	; 0xe
    2968:	0a00001a 	beq	29d8 <.text+0x29d8>
    296c:	e3500007 	cmp	r0, #7	; 0x7
    2970:	1affffe7 	bne	2914 <.text+0x2914>
    2974:	e3a03004 	mov	r3, #4	; 0x4
    2978:	e5c43000 	strb	r3, [r4]
    297c:	eaffffe4 	b	2914 <.text+0x2914>
    2980:	e350000b 	cmp	r0, #11	; 0xb
    2984:	0a00002a 	beq	2a34 <.text+0x2a34>
    2988:	e350000e 	cmp	r0, #14	; 0xe
    298c:	0a00000a 	beq	29bc <.text+0x29bc>
    2990:	e3500007 	cmp	r0, #7	; 0x7
    2994:	1affffde 	bne	2914 <.text+0x2914>
    2998:	e3a03003 	mov	r3, #3	; 0x3
    299c:	e5c43000 	strb	r3, [r4]
    29a0:	eaffffdb 	b	2914 <.text+0x2914>
    29a4:	e350000b 	cmp	r0, #11	; 0xb
    29a8:	0a00001e 	beq	2a28 <.text+0x2a28>
    29ac:	e350000e 	cmp	r0, #14	; 0xe
    29b0:	0afffff8 	beq	2998 <.text+0x2998>
    29b4:	e3500007 	cmp	r0, #7	; 0x7
    29b8:	1affffd5 	bne	2914 <.text+0x2914>
    29bc:	e3a03005 	mov	r3, #5	; 0x5
    29c0:	e5c43000 	strb	r3, [r4]
    29c4:	eaffffd2 	b	2914 <.text+0x2914>
    29c8:	e3500007 	cmp	r0, #7	; 0x7
    29cc:	0a00000d 	beq	2a08 <.text+0x2a08>
    29d0:	e350000e 	cmp	r0, #14	; 0xe
    29d4:	1affffce 	bne	2914 <.text+0x2914>
    29d8:	e3a03002 	mov	r3, #2	; 0x2
    29dc:	e5c43000 	strb	r3, [r4]
    29e0:	eaffffcb 	b	2914 <.text+0x2914>
    29e4:	e350000b 	cmp	r0, #11	; 0xb
    29e8:	0a000009 	beq	2a14 <.text+0x2a14>
    29ec:	e350000e 	cmp	r0, #14	; 0xe
    29f0:	0affffdf 	beq	2974 <.text+0x2974>
    29f4:	e3500007 	cmp	r0, #7	; 0x7
    29f8:	1affffc5 	bne	2914 <.text+0x2914>
    29fc:	eafffff5 	b	29d8 <.text+0x29d8>
    2a00:	e3a00008 	mov	r0, #8	; 0x8
    2a04:	ebfffc04 	bl	1a1c <SDK_SetEmergencyMode>
    2a08:	e3a03000 	mov	r3, #0	; 0x0
    2a0c:	e5c43000 	strb	r3, [r4]
    2a10:	eaffffbf 	b	2914 <.text+0x2914>
    2a14:	e3a00002 	mov	r0, #2	; 0x2
    2a18:	ebfffbff 	bl	1a1c <SDK_SetEmergencyMode>
    2a1c:	e3a03000 	mov	r3, #0	; 0x0
    2a20:	e5c43000 	strb	r3, [r4]
    2a24:	eaffffba 	b	2914 <.text+0x2914>
    2a28:	e3a00001 	mov	r0, #1	; 0x1
    2a2c:	ebfffbfa 	bl	1a1c <SDK_SetEmergencyMode>
    2a30:	eafffff4 	b	2a08 <.text+0x2a08>
    2a34:	e3a00004 	mov	r0, #4	; 0x4
    2a38:	ebfffbf7 	bl	1a1c <SDK_SetEmergencyMode>
    2a3c:	e3a03000 	mov	r3, #0	; 0x0
    2a40:	e5c43000 	strb	r3, [r4]
    2a44:	eaffffb2 	b	2914 <.text+0x2914>
    2a48:	40000e42 	andmi	r0, r0, r2, asr #28
    2a4c:	40002168 	andmi	r2, r0, r8, ror #2
    2a50:	40000ddd 	ldrmid	r0, [r0], -sp

00002a54 <SDK_jetiAscTecExampleRun>:

void SDK_jetiAscTecExampleRun(void) {
    2a54:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
	int speed;
	int gps_quality;
	unsigned char key;
	static unsigned char first = 0;
	//counter for updating the jeti display regularly
	static unsigned char jetiDisplayUpdateCnt=0;

	if (!first) {
    2a58:	e59f2288 	ldr	r2, [pc, #648]	; 2ce8 <.text+0x2ce8>
    2a5c:	e5d23000 	ldrb	r3, [r2]
    2a60:	e3530000 	cmp	r3, #0	; 0x0
    2a64:	0a000097 	beq	2cc8 <SDK_jetiAscTecExampleRun+0x274>
		first = 1;
		SDK_jetiAscTecExampleInit();
	}

	jetiSetValue14B(0, LL_1khz_attitude_data.angle_pitch);
    2a68:	e59f727c 	ldr	r7, [pc, #636]	; 2cec <.text+0x2cec>
    2a6c:	e3a00000 	mov	r0, #0	; 0x0
    2a70:	e1d710f2 	ldrsh	r1, [r7, #2]
    2a74:	eb0023a0 	bl	b8fc <jetiSetValue14B>
	jetiSetValue14B(1, LL_1khz_attitude_data.angle_roll);
    2a78:	e1d710f4 	ldrsh	r1, [r7, #4]
    2a7c:	e3a00001 	mov	r0, #1	; 0x1
    2a80:	eb00239d 	bl	b8fc <jetiSetValue14B>
	jetiSetValue22B(2, LL_1khz_attitude_data.angle_yaw);
    2a84:	e1d710b6 	ldrh	r1, [r7, #6]
    2a88:	e3a00002 	mov	r0, #2	; 0x2
    2a8c:	eb0022e0 	bl	b614 <jetiSetValue22B>
	jetiSetValue22B(3, LL_1khz_attitude_data.height / 10);
    2a90:	e59f5258 	ldr	r5, [pc, #600]	; 2cf0 <.text+0x2cf0>
    2a94:	e597103c 	ldr	r1, [r7, #60]
    2a98:	e0c30195 	smull	r0, r3, r5, r1


	jetiSetValue14B(9, GPS_Data.latitude/10000000);
    2a9c:	e59f6250 	ldr	r6, [pc, #592]	; 2cf4 <.text+0x2cf4>
    2aa0:	e1a01fc1 	mov	r1, r1, asr #31
    2aa4:	e0611143 	rsb	r1, r1, r3, asr #2
    2aa8:	e3a00003 	mov	r0, #3	; 0x3
    2aac:	eb0022d8 	bl	b614 <jetiSetValue22B>
    2ab0:	e59f4240 	ldr	r4, [pc, #576]	; 2cf8 <.text+0x2cf8>
    2ab4:	e5961000 	ldr	r1, [r6]
    2ab8:	e0c32194 	smull	r2, r3, r4, r1
    2abc:	e1a01fc1 	mov	r1, r1, asr #31
    2ac0:	e0611b43 	rsb	r1, r1, r3, asr #22
    2ac4:	e3a00009 	mov	r0, #9	; 0x9
    2ac8:	eb00238b 	bl	b8fc <jetiSetValue14B>
	jetiSetValue14B(10, GPS_Data.longitude/10000000);
    2acc:	e5961004 	ldr	r1, [r6, #4]
    2ad0:	e0c30194 	smull	r0, r3, r4, r1
    2ad4:	e1a01fc1 	mov	r1, r1, asr #31
    2ad8:	e0611b43 	rsb	r1, r1, r3, asr #22
    2adc:	e3a0000a 	mov	r0, #10	; 0xa
    2ae0:	eb002385 	bl	b8fc <jetiSetValue14B>
	jetiSetValue22B(11, (GPS_Data.latitude/10)%1000000);
    2ae4:	e5962000 	ldr	r2, [r6]
    2ae8:	e0c31295 	smull	r1, r3, r5, r2
    2aec:	e59f4208 	ldr	r4, [pc, #520]	; 2cfc <.text+0x2cfc>
    2af0:	e1a02fc2 	mov	r2, r2, asr #31
    2af4:	e0622143 	rsb	r2, r2, r3, asr #2
    2af8:	e0c03294 	smull	r3, r0, r4, r2
    2afc:	e1a01fc2 	mov	r1, r2, asr #31
    2b00:	e0611940 	rsb	r1, r1, r0, asr #18
    2b04:	e0613281 	rsb	r3, r1, r1, lsl #5
    2b08:	e0633303 	rsb	r3, r3, r3, lsl #6
    2b0c:	e0811183 	add	r1, r1, r3, lsl #3
    2b10:	e0421301 	sub	r1, r2, r1, lsl #6
    2b14:	e3a0000b 	mov	r0, #11	; 0xb
    2b18:	eb0022bd 	bl	b614 <jetiSetValue22B>
	jetiSetValue22B(12, (GPS_Data.longitude/10)%1000000);
    2b1c:	e5962004 	ldr	r2, [r6, #4]
    2b20:	e0c30295 	smull	r0, r3, r5, r2
    2b24:	e1a02fc2 	mov	r2, r2, asr #31
    2b28:	e0622143 	rsb	r2, r2, r3, asr #2
    2b2c:	e0c01294 	smull	r1, r0, r4, r2
    2b30:	e1a01fc2 	mov	r1, r2, asr #31
    2b34:	e0611940 	rsb	r1, r1, r0, asr #18
    2b38:	e0613281 	rsb	r3, r1, r1, lsl #5
    2b3c:	e0633303 	rsb	r3, r3, r3, lsl #6
    2b40:	e0811183 	add	r1, r1, r3, lsl #3
    2b44:	e0421301 	sub	r1, r2, r1, lsl #6
    2b48:	e3a0000c 	mov	r0, #12	; 0xc
    2b4c:	eb0022b0 	bl	b614 <jetiSetValue22B>

	if ((LL_1khz_attitude_data.flightMode & FM_POS) && ((GPS_Data.status & 0xFF) == 3))
    2b50:	e1d725b2 	ldrh	r2, [r7, #82]
    2b54:	e3120004 	tst	r2, #4	; 0x4
    2b58:	0a000002 	beq	2b68 <SDK_jetiAscTecExampleRun+0x114>
    2b5c:	e5d63028 	ldrb	r3, [r6, #40]
    2b60:	e3530003 	cmp	r3, #3	; 0x3
    2b64:	0a00005b 	beq	2cd8 <SDK_jetiAscTecExampleRun+0x284>
		jetiSetValue6B(4, 2);
	else if (LL_1khz_attitude_data.flightMode & FM_HEIGHT)
    2b68:	e2121002 	ands	r1, r2, #2	; 0x2
    2b6c:	0a00003d 	beq	2c68 <SDK_jetiAscTecExampleRun+0x214>
		jetiSetValue6B(4, 1);
    2b70:	e3a01001 	mov	r1, #1	; 0x1
    2b74:	e3a00004 	mov	r0, #4	; 0x4
    2b78:	eb002303 	bl	b78c <jetiSetValue6B>
	else
		jetiSetValue6B(4, 0);

	speed = fast_sqrt(GPS_Data.speed_x * GPS_Data.speed_x + GPS_Data.speed_y
    2b7c:	e5963010 	ldr	r3, [r6, #16]
    2b80:	e0010393 	mul	r1, r3, r3
    2b84:	e596200c 	ldr	r2, [r6, #12]
    2b88:	e0201292 	mla	r0, r2, r2, r1
    2b8c:	ebfffa9f 	bl	1610 <fast_sqrt>
			* GPS_Data.speed_y);
	speed /= 100;
	jetiSetValue14B(5, speed);
    2b90:	e59f3168 	ldr	r3, [pc, #360]	; 2d00 <.text+0x2d00>
    2b94:	e0c12093 	smull	r2, r1, r3, r0
    2b98:	e1a00fc0 	mov	r0, r0, asr #31
    2b9c:	e06012c1 	rsb	r1, r0, r1, asr #5
    2ba0:	e3a00005 	mov	r0, #5	; 0x5
    2ba4:	eb002354 	bl	b8fc <jetiSetValue14B>

	if (((GPS_Data.status & 0xFF) != 3) || (GPS_Data.numSV < 3)
    2ba8:	e5d63028 	ldrb	r3, [r6, #40]
    2bac:	e3530003 	cmp	r3, #3	; 0x3
    2bb0:	e59f213c 	ldr	r2, [pc, #316]	; 2cf4 <.text+0x2cf4>
    2bb4:	0a00002e 	beq	2c74 <SDK_jetiAscTecExampleRun+0x220>
			|| (GPS_Data.horizontal_accuracy > 10000))
		gps_quality = 0;
	else
		gps_quality = 100 - ((GPS_Data.horizontal_accuracy - 1500) / 85);
	if (gps_quality > 100)
    2bb8:	e3a01000 	mov	r1, #0	; 0x0
		gps_quality = 100;

	jetiSetValue14B(6, gps_quality);
    2bbc:	e3a00006 	mov	r0, #6	; 0x6
    2bc0:	eb00234d 	bl	b8fc <jetiSetValue14B>
	jetiSetValue22B(7, LL_1khz_attitude_data.battery_voltage1 / 10);
    2bc4:	e1d714fe 	ldrsh	r1, [r7, #78]
    2bc8:	e59f3120 	ldr	r3, [pc, #288]	; 2cf0 <.text+0x2cf0>
    2bcc:	e0c20193 	smull	r0, r2, r3, r1
    2bd0:	e1a01fc1 	mov	r1, r1, asr #31
    2bd4:	e0611142 	rsb	r1, r1, r2, asr #2
    2bd8:	e1a01801 	mov	r1, r1, lsl #16
    2bdc:	e1a01841 	mov	r1, r1, asr #16
    2be0:	e3a00007 	mov	r0, #7	; 0x7
    2be4:	eb00228a 	bl	b614 <jetiSetValue22B>
	if ((LL_1khz_attitude_data.battery_voltage1 < 10500)
    2be8:	e1d734be 	ldrh	r3, [r7, #78]
    2bec:	e2433d4e 	sub	r3, r3, #4992	; 0x1380
    2bf0:	e2433009 	sub	r3, r3, #9	; 0x9
    2bf4:	e3a02d55 	mov	r2, #5440	; 0x1540
    2bf8:	e282203a 	add	r2, r2, #58	; 0x3a
    2bfc:	e1a03803 	mov	r3, r3, lsl #16
    2c00:	e1520823 	cmp	r2, r3, lsr #16
    2c04:	3a00002b 	bcc	2cb8 <SDK_jetiAscTecExampleRun+0x264>
			&& (LL_1khz_attitude_data.battery_voltage1 > 5000))
		jetiSetAlarm('U', 0);
    2c08:	e3a01000 	mov	r1, #0	; 0x0
    2c0c:	e3a00055 	mov	r0, #85	; 0x55
    2c10:	eb002161 	bl	b19c <jetiSetAlarm>
	else
		jetiSetAlarm(0, 0);

	jetiSetValue14B(8, HL_Status.cpu_load);
    2c14:	e59f30e8 	ldr	r3, [pc, #232]	; 2d04 <.text+0x2d04>
    2c18:	e3a00008 	mov	r0, #8	; 0x8
    2c1c:	e1d311f2 	ldrsh	r1, [r3, #18]
    2c20:	eb002335 	bl	b8fc <jetiSetValue14B>

	key=jetiCheckForKeyChange();
    2c24:	eb002144 	bl	b13c <jetiCheckForKeyChange>
	jetiDisplayUpdateCnt++;
    2c28:	e59f40d8 	ldr	r4, [pc, #216]	; 2d08 <.text+0x2d08>
    2c2c:	e5d42000 	ldrb	r2, [r4]
    2c30:	e2822001 	add	r2, r2, #1	; 0x1
	if ((jetiDisplayUpdateCnt==20) || (key))
    2c34:	e2503000 	subs	r3, r0, #0	; 0x0
    2c38:	13a03001 	movne	r3, #1	; 0x1
    2c3c:	e20220ff 	and	r2, r2, #255	; 0xff
    2c40:	e3520014 	cmp	r2, #20	; 0x14
    2c44:	03833001 	orreq	r3, r3, #1	; 0x1
    2c48:	e3530000 	cmp	r3, #0	; 0x0
    2c4c:	e5c42000 	strb	r2, [r4]
    2c50:	0a000002 	beq	2c60 <SDK_jetiAscTecExampleRun+0x20c>
	{
		SDK_jetiAscTecExampleKeyChange(key);
    2c54:	ebffff17 	bl	28b8 <SDK_jetiAscTecExampleKeyChange>
		jetiDisplayUpdateCnt=0;
    2c58:	e3a03000 	mov	r3, #0	; 0x0
    2c5c:	e5c43000 	strb	r3, [r4]
	}
}
    2c60:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2c64:	e12fff1e 	bx	lr
    2c68:	e3a00004 	mov	r0, #4	; 0x4
    2c6c:	eb0022c6 	bl	b78c <jetiSetValue6B>
    2c70:	eaffffc1 	b	2b7c <SDK_jetiAscTecExampleRun+0x128>
    2c74:	e5923024 	ldr	r3, [r2, #36]
    2c78:	e3530002 	cmp	r3, #2	; 0x2
    2c7c:	9affffcd 	bls	2bb8 <SDK_jetiAscTecExampleRun+0x164>
    2c80:	e5922018 	ldr	r2, [r2, #24]
    2c84:	e3a03c27 	mov	r3, #9984	; 0x2700
    2c88:	e2833010 	add	r3, r3, #16	; 0x10
    2c8c:	e1520003 	cmp	r2, r3
    2c90:	8affffc8 	bhi	2bb8 <SDK_jetiAscTecExampleRun+0x164>
    2c94:	e2423e5d 	sub	r3, r2, #1488	; 0x5d0
    2c98:	e59f106c 	ldr	r1, [pc, #108]	; 2d0c <.text+0x2d0c>
    2c9c:	e243300c 	sub	r3, r3, #12	; 0xc
    2ca0:	e0820391 	umull	r0, r2, r1, r3
    2ca4:	e1a02322 	mov	r2, r2, lsr #6
    2ca8:	e2621064 	rsb	r1, r2, #100	; 0x64
    2cac:	e3510064 	cmp	r1, #100	; 0x64
    2cb0:	c3a01064 	movgt	r1, #100	; 0x64
    2cb4:	eaffffc0 	b	2bbc <SDK_jetiAscTecExampleRun+0x168>
    2cb8:	e3a00000 	mov	r0, #0	; 0x0
    2cbc:	e1a01000 	mov	r1, r0
    2cc0:	eb002135 	bl	b19c <jetiSetAlarm>
    2cc4:	eaffffd2 	b	2c14 <SDK_jetiAscTecExampleRun+0x1c0>
    2cc8:	e2833001 	add	r3, r3, #1	; 0x1
    2ccc:	e5c23000 	strb	r3, [r2]
    2cd0:	ebfffe6b 	bl	2684 <SDK_jetiAscTecExampleInit>
    2cd4:	eaffff63 	b	2a68 <SDK_jetiAscTecExampleRun+0x14>
    2cd8:	e3a01002 	mov	r1, #2	; 0x2
    2cdc:	e3a00004 	mov	r0, #4	; 0x4
    2ce0:	eb0022a9 	bl	b78c <jetiSetValue6B>
    2ce4:	eaffffa4 	b	2b7c <SDK_jetiAscTecExampleRun+0x128>
    2ce8:	40000e41 	andmi	r0, r0, r1, asr #28
    2cec:	40001fb4 	strmih	r1, [r0], -r4
    2cf0:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    2cf4:	40002064 	andmi	r2, r0, r4, rrx
    2cf8:	6b5fca6b 	blvs	17f56ac <__ctors_end__+0x17dbf18>
    2cfc:	431bde83 	tstmi	fp, #2096	; 0x830
    2d00:	51eb851f 	mvnpl	r8, pc, lsl r5
    2d04:	40004f00 	andmi	r4, r0, r0, lsl #30
    2d08:	40000e40 	andmi	r0, r0, r0, asr #28
    2d0c:	c0c0c0c1 	sbcgt	ip, r0, r1, asr #1

00002d10 <buzzer>:

void buzzer(unsigned char offon)
{

	if(offon)	//beeper on
    2d10:	e31000ff 	tst	r0, #255	; 0xff
	{
		IOSET1 = (1<<17);
	}
	else
	{
		IOCLR1 = (1<<17);
    2d14:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    2d18:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    2d1c:	e281190a 	add	r1, r1, #163840	; 0x28000
    2d20:	e282290a 	add	r2, r2, #163840	; 0x28000
    2d24:	13a03802 	movne	r3, #131072	; 0x20000
    2d28:	03a03802 	moveq	r3, #131072	; 0x20000
    2d2c:	15823014 	strne	r3, [r2, #20]
    2d30:	0581301c 	streq	r3, [r1, #28]
    2d34:	e12fff1e 	bx	lr

00002d38 <buzzer_handler>:
    2d38:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    2d3c:	e59f6574 	ldr	r6, [pc, #1396]	; 32b8 <.text+0x32b8>
    2d40:	e1d630b0 	ldrh	r3, [r6]
    2d44:	e2833001 	add	r3, r3, #1	; 0x1
    2d48:	e59f456c 	ldr	r4, [pc, #1388]	; 32bc <.text+0x32bc>
    2d4c:	e1a03803 	mov	r3, r3, lsl #16
    2d50:	e1a03823 	mov	r3, r3, lsr #16
    2d54:	e35300c7 	cmp	r3, #199	; 0xc7
    2d58:	e1c630b0 	strh	r3, [r6]
    2d5c:	e5943000 	ldr	r3, [r4]
    2d60:	83a02000 	movhi	r2, #0	; 0x0
    2d64:	e2833001 	add	r3, r3, #1	; 0x1
    2d68:	81c620b0 	strhih	r2, [r6]
    2d6c:	e3530064 	cmp	r3, #100	; 0x64
    2d70:	e1a0e000 	mov	lr, r0
    2d74:	e5843000 	str	r3, [r4]
    2d78:	159f5540 	ldrne	r5, [pc, #1344]	; 32c0 <.text+0x32c0>
    2d7c:	159fc540 	ldrne	ip, [pc, #1344]	; 32c4 <.text+0x32c4>
    2d80:	0a00012f 	beq	3244 <buzzer_handler+0x50c>
    2d84:	e1dc10b0 	ldrh	r1, [ip]
    2d88:	e1d530b0 	ldrh	r3, [r5]
    2d8c:	e151000e 	cmp	r1, lr
    2d90:	21a00001 	movcs	r0, r1
    2d94:	31a0000e 	movcc	r0, lr
    2d98:	e1500003 	cmp	r0, r3
    2d9c:	2a00006b 	bcs	2f50 <buzzer_handler+0x218>
    2da0:	e59f2520 	ldr	r2, [pc, #1312]	; 32c8 <.text+0x32c8>
    2da4:	e5923000 	ldr	r3, [r2]
    2da8:	e35300c7 	cmp	r3, #199	; 0xc7
    2dac:	c59f3518 	ldrgt	r3, [pc, #1304]	; 32cc <.text+0x32cc>
    2db0:	d2833001 	addle	r3, r3, #1	; 0x1
    2db4:	c3a02001 	movgt	r2, #1	; 0x1
    2db8:	d5823000 	strle	r3, [r2]
    2dbc:	c5c32000 	strgtb	r2, [r3]
    2dc0:	da000068 	ble	2f68 <buzzer_handler+0x230>
    2dc4:	e59f3504 	ldr	r3, [pc, #1284]	; 32d0 <.text+0x32d0>
    2dc8:	e0610000 	rsb	r0, r1, r0
    2dcc:	e5931000 	ldr	r1, [r3]
    2dd0:	eb00578c 	bl	18c08 <____udivsi3_from_arm>
    2dd4:	e5943000 	ldr	r3, [r4]
    2dd8:	e1530000 	cmp	r3, r0
    2ddc:	83a01010 	movhi	r1, #16	; 0x10
    2de0:	81a00001 	movhi	r0, r1
    2de4:	93a01000 	movls	r1, #0	; 0x0
    2de8:	93a00010 	movls	r0, #16	; 0x10
    2dec:	e59f34e0 	ldr	r3, [pc, #1248]	; 32d4 <.text+0x32d4>
    2df0:	e5d37000 	ldrb	r7, [r3]
    2df4:	e3170002 	tst	r7, #2	; 0x2
    2df8:	059f24d8 	ldreq	r2, [pc, #1240]	; 32d8 <.text+0x32d8>
    2dfc:	0a000009 	beq	2e28 <buzzer_handler+0xf0>
    2e00:	e59f34d4 	ldr	r3, [pc, #1236]	; 32dc <.text+0x32dc>
    2e04:	e5d32028 	ldrb	r2, [r3, #40]
    2e08:	e3520003 	cmp	r2, #3	; 0x3
    2e0c:	0a000120 	beq	3294 <buzzer_handler+0x55c>
    2e10:	e59f24c0 	ldr	r2, [pc, #1216]	; 32d8 <.text+0x32d8>
    2e14:	e5d23013 	ldrb	r3, [r2, #19]
    2e18:	e35300c8 	cmp	r3, #200	; 0xc8
    2e1c:	8a000116 	bhi	327c <buzzer_handler+0x544>
    2e20:	e3c11c01 	bic	r1, r1, #256	; 0x100
    2e24:	e3c00c01 	bic	r0, r0, #256	; 0x100
    2e28:	e1d235b2 	ldrh	r3, [r2, #82]
    2e2c:	e1a04803 	mov	r4, r3, lsl #16
    2e30:	e1a0c824 	mov	ip, r4, lsr #16
    2e34:	e31c0c02 	tst	ip, #512	; 0x200
    2e38:	0a000003 	beq	2e4c <buzzer_handler+0x114>
    2e3c:	e59f349c 	ldr	r3, [pc, #1180]	; 32e0 <.text+0x32e0>
    2e40:	e5d32000 	ldrb	r2, [r3]
    2e44:	e3520000 	cmp	r2, #0	; 0x0
    2e48:	1a00009a 	bne	30b8 <buzzer_handler+0x380>
    2e4c:	e3c00002 	bic	r0, r0, #2	; 0x2
    2e50:	e3c11002 	bic	r1, r1, #2	; 0x2
    2e54:	e31c0b01 	tst	ip, #1024	; 0x400
    2e58:	0a000003 	beq	2e6c <buzzer_handler+0x134>
    2e5c:	e59f347c 	ldr	r3, [pc, #1148]	; 32e0 <.text+0x32e0>
    2e60:	e5d32000 	ldrb	r2, [r3]
    2e64:	e3520000 	cmp	r2, #0	; 0x0
    2e68:	1a000084 	bne	3080 <buzzer_handler+0x348>
    2e6c:	e3c00004 	bic	r0, r0, #4	; 0x4
    2e70:	e3c11004 	bic	r1, r1, #4	; 0x4
    2e74:	e31c0b02 	tst	ip, #2048	; 0x800
    2e78:	0a000003 	beq	2e8c <buzzer_handler+0x154>
    2e7c:	e59f345c 	ldr	r3, [pc, #1116]	; 32e0 <.text+0x32e0>
    2e80:	e5d32000 	ldrb	r2, [r3]
    2e84:	e3520000 	cmp	r2, #0	; 0x0
    2e88:	1a00006a 	bne	3038 <buzzer_handler+0x300>
    2e8c:	e3c0e008 	bic	lr, r0, #8	; 0x8
    2e90:	e3c10008 	bic	r0, r1, #8	; 0x8
    2e94:	e31c0010 	tst	ip, #16	; 0x10
    2e98:	0a000003 	beq	2eac <buzzer_handler+0x174>
    2e9c:	e59f343c 	ldr	r3, [pc, #1084]	; 32e0 <.text+0x32e0>
    2ea0:	e5d32000 	ldrb	r2, [r3]
    2ea4:	e3520000 	cmp	r2, #0	; 0x0
    2ea8:	1a00003e 	bne	2fa8 <buzzer_handler+0x270>
    2eac:	e3cee020 	bic	lr, lr, #32	; 0x20
    2eb0:	e3c00020 	bic	r0, r0, #32	; 0x20
    2eb4:	e31c0901 	tst	ip, #16384	; 0x4000
    2eb8:	0a000003 	beq	2ecc <buzzer_handler+0x194>
    2ebc:	e59f341c 	ldr	r3, [pc, #1052]	; 32e0 <.text+0x32e0>
    2ec0:	e5d32000 	ldrb	r2, [r3]
    2ec4:	e3520000 	cmp	r2, #0	; 0x0
    2ec8:	1a000084 	bne	30e0 <buzzer_handler+0x3a8>
    2ecc:	e3cec040 	bic	ip, lr, #64	; 0x40
    2ed0:	e3c00040 	bic	r0, r0, #64	; 0x40
    2ed4:	e3540000 	cmp	r4, #0	; 0x0
    2ed8:	ba0000b5 	blt	31b4 <buzzer_handler+0x47c>
    2edc:	e3cc5080 	bic	r5, ip, #128	; 0x80
    2ee0:	e3c04080 	bic	r4, r0, #128	; 0x80
    2ee4:	e3170001 	tst	r7, #1	; 0x1
    2ee8:	0a000006 	beq	2f08 <buzzer_handler+0x1d0>
    2eec:	e59f33ec 	ldr	r3, [pc, #1004]	; 32e0 <.text+0x32e0>
    2ef0:	e5d32000 	ldrb	r2, [r3]
    2ef4:	e20200ff 	and	r0, r2, #255	; 0xff
    2ef8:	e3500000 	cmp	r0, #0	; 0x0
    2efc:	13c44001 	bicne	r4, r4, #1	; 0x1
    2f00:	13c55001 	bicne	r5, r5, #1	; 0x1
    2f04:	0a000091 	beq	3150 <buzzer_handler+0x418>
    2f08:	e3a02000 	mov	r2, #0	; 0x0
    2f0c:	e3a01001 	mov	r1, #1	; 0x1
    2f10:	e1a03211 	mov	r3, r1, lsl r2
    2f14:	e1150003 	tst	r5, r3
    2f18:	e2822001 	add	r2, r2, #1	; 0x1
    2f1c:	1a000005 	bne	2f38 <buzzer_handler+0x200>
    2f20:	e3520009 	cmp	r2, #9	; 0x9
    2f24:	0a000004 	beq	2f3c <buzzer_handler+0x204>
    2f28:	e1a03211 	mov	r3, r1, lsl r2
    2f2c:	e1150003 	tst	r5, r3
    2f30:	e2822001 	add	r2, r2, #1	; 0x1
    2f34:	0afffff9 	beq	2f20 <buzzer_handler+0x1e8>
    2f38:	e0044003 	and	r4, r4, r3
    2f3c:	e3540000 	cmp	r4, #0	; 0x0
    2f40:	0a00000f 	beq	2f84 <buzzer_handler+0x24c>
    2f44:	e3a00001 	mov	r0, #1	; 0x1
    2f48:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2f4c:	eaffff6f 	b	2d10 <buzzer>
    2f50:	e59f2370 	ldr	r2, [pc, #880]	; 32c8 <.text+0x32c8>
    2f54:	e5923000 	ldr	r3, [r2]
    2f58:	e353000a 	cmp	r3, #10	; 0xa
    2f5c:	c2433002 	subgt	r3, r3, #2	; 0x2
    2f60:	c5823000 	strgt	r3, [r2]
    2f64:	da000009 	ble	2f90 <buzzer_handler+0x258>
    2f68:	e59f335c 	ldr	r3, [pc, #860]	; 32cc <.text+0x32cc>
    2f6c:	e5d32000 	ldrb	r2, [r3]
    2f70:	e3520000 	cmp	r2, #0	; 0x0
    2f74:	01a01002 	moveq	r1, r2
    2f78:	01a00001 	moveq	r0, r1
    2f7c:	0affff9a 	beq	2dec <buzzer_handler+0xb4>
    2f80:	eaffff8f 	b	2dc4 <buzzer_handler+0x8c>
    2f84:	e1a00004 	mov	r0, r4
    2f88:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2f8c:	eaffff5f 	b	2d10 <buzzer>
    2f90:	e3a02000 	mov	r2, #0	; 0x0
    2f94:	e59f3330 	ldr	r3, [pc, #816]	; 32cc <.text+0x32cc>
    2f98:	e1a01002 	mov	r1, r2
    2f9c:	e1a00002 	mov	r0, r2
    2fa0:	e5c32000 	strb	r2, [r3]
    2fa4:	eaffff90 	b	2dec <buzzer_handler+0xb4>
    2fa8:	e59f2334 	ldr	r2, [pc, #820]	; 32e4 <.text+0x32e4>
    2fac:	e1d230b0 	ldrh	r3, [r2]
    2fb0:	e3530e19 	cmp	r3, #400	; 0x190
    2fb4:	e2833001 	add	r3, r3, #1	; 0x1
    2fb8:	e1c230b0 	strh	r3, [r2]
    2fbc:	2affffba 	bcs	2eac <buzzer_handler+0x174>
    2fc0:	e1d610b0 	ldrh	r1, [r6]
    2fc4:	e59f231c 	ldr	r2, [pc, #796]	; 32e8 <.text+0x32e8>
    2fc8:	e0835192 	umull	r5, r3, r2, r1
    2fcc:	e1a032a3 	mov	r3, r3, lsr #5
    2fd0:	e0833103 	add	r3, r3, r3, lsl #2
    2fd4:	e0833103 	add	r3, r3, r3, lsl #2
    2fd8:	e0411103 	sub	r1, r1, r3, lsl #2
    2fdc:	e1a01801 	mov	r1, r1, lsl #16
    2fe0:	e1a01821 	mov	r1, r1, lsr #16
    2fe4:	e3510004 	cmp	r1, #4	; 0x4
    2fe8:	e38ee020 	orr	lr, lr, #32	; 0x20
    2fec:	9a00000f 	bls	3030 <buzzer_handler+0x2f8>
    2ff0:	e3510009 	cmp	r1, #9	; 0x9
    2ff4:	9affffad 	bls	2eb0 <buzzer_handler+0x178>
    2ff8:	e351000e 	cmp	r1, #14	; 0xe
    2ffc:	9a00000b 	bls	3030 <buzzer_handler+0x2f8>
    3000:	e3510013 	cmp	r1, #19	; 0x13
    3004:	9affffa9 	bls	2eb0 <buzzer_handler+0x178>
    3008:	e3510018 	cmp	r1, #24	; 0x18
    300c:	9a000007 	bls	3030 <buzzer_handler+0x2f8>
    3010:	e351001d 	cmp	r1, #29	; 0x1d
    3014:	9affffa5 	bls	2eb0 <buzzer_handler+0x178>
    3018:	e3510022 	cmp	r1, #34	; 0x22
    301c:	9a000003 	bls	3030 <buzzer_handler+0x2f8>
    3020:	e3510027 	cmp	r1, #39	; 0x27
    3024:	9affffa1 	bls	2eb0 <buzzer_handler+0x178>
    3028:	e351002c 	cmp	r1, #44	; 0x2c
    302c:	8affff9f 	bhi	2eb0 <buzzer_handler+0x178>
    3030:	e3800020 	orr	r0, r0, #32	; 0x20
    3034:	eaffff9e 	b	2eb4 <buzzer_handler+0x17c>
    3038:	e1d630b0 	ldrh	r3, [r6]
    303c:	e3530086 	cmp	r3, #134	; 0x86
    3040:	e380e008 	orr	lr, r0, #8	; 0x8
    3044:	9a00000b 	bls	3078 <buzzer_handler+0x340>
    3048:	e353008b 	cmp	r3, #139	; 0x8b
    304c:	9affff8f 	bls	2e90 <buzzer_handler+0x158>
    3050:	e3530090 	cmp	r3, #144	; 0x90
    3054:	9a000007 	bls	3078 <buzzer_handler+0x340>
    3058:	e3530095 	cmp	r3, #149	; 0x95
    305c:	9affff8b 	bls	2e90 <buzzer_handler+0x158>
    3060:	e353009a 	cmp	r3, #154	; 0x9a
    3064:	9a000003 	bls	3078 <buzzer_handler+0x340>
    3068:	e353009f 	cmp	r3, #159	; 0x9f
    306c:	9affff87 	bls	2e90 <buzzer_handler+0x158>
    3070:	e35300a4 	cmp	r3, #164	; 0xa4
    3074:	8affff85 	bhi	2e90 <buzzer_handler+0x158>
    3078:	e3810008 	orr	r0, r1, #8	; 0x8
    307c:	eaffff84 	b	2e94 <buzzer_handler+0x15c>
    3080:	e1d630b0 	ldrh	r3, [r6]
    3084:	e3530090 	cmp	r3, #144	; 0x90
    3088:	e3800004 	orr	r0, r0, #4	; 0x4
    308c:	9a000007 	bls	30b0 <buzzer_handler+0x378>
    3090:	e3530095 	cmp	r3, #149	; 0x95
    3094:	9affff75 	bls	2e70 <buzzer_handler+0x138>
    3098:	e353009a 	cmp	r3, #154	; 0x9a
    309c:	9a000003 	bls	30b0 <buzzer_handler+0x378>
    30a0:	e353009f 	cmp	r3, #159	; 0x9f
    30a4:	9affff71 	bls	2e70 <buzzer_handler+0x138>
    30a8:	e35300a4 	cmp	r3, #164	; 0xa4
    30ac:	8affff6f 	bhi	2e70 <buzzer_handler+0x138>
    30b0:	e3811004 	orr	r1, r1, #4	; 0x4
    30b4:	eaffff6e 	b	2e74 <buzzer_handler+0x13c>
    30b8:	e1d630b0 	ldrh	r3, [r6]
    30bc:	e353009a 	cmp	r3, #154	; 0x9a
    30c0:	e3800002 	orr	r0, r0, #2	; 0x2
    30c4:	9a000003 	bls	30d8 <buzzer_handler+0x3a0>
    30c8:	e353009f 	cmp	r3, #159	; 0x9f
    30cc:	9affff5f 	bls	2e50 <buzzer_handler+0x118>
    30d0:	e35300a4 	cmp	r3, #164	; 0xa4
    30d4:	8affff5d 	bhi	2e50 <buzzer_handler+0x118>
    30d8:	e3811002 	orr	r1, r1, #2	; 0x2
    30dc:	eaffff5c 	b	2e54 <buzzer_handler+0x11c>
    30e0:	e59f2204 	ldr	r2, [pc, #516]	; 32ec <.text+0x32ec>
    30e4:	e1d230b0 	ldrh	r3, [r2]
    30e8:	e3530e19 	cmp	r3, #400	; 0x190
    30ec:	e2833001 	add	r3, r3, #1	; 0x1
    30f0:	e1c230b0 	strh	r3, [r2]
    30f4:	2affff74 	bcs	2ecc <buzzer_handler+0x194>
    30f8:	e1d610b0 	ldrh	r1, [r6]
    30fc:	e59f21e4 	ldr	r2, [pc, #484]	; 32e8 <.text+0x32e8>
    3100:	e083c192 	umull	ip, r3, r2, r1
    3104:	e1a032a3 	mov	r3, r3, lsr #5
    3108:	e0833103 	add	r3, r3, r3, lsl #2
    310c:	e0833103 	add	r3, r3, r3, lsl #2
    3110:	e0411103 	sub	r1, r1, r3, lsl #2
    3114:	e1a01801 	mov	r1, r1, lsl #16
    3118:	e1a01821 	mov	r1, r1, lsr #16
    311c:	e3510004 	cmp	r1, #4	; 0x4
    3120:	e38ec040 	orr	ip, lr, #64	; 0x40
    3124:	9a000007 	bls	3148 <buzzer_handler+0x410>
    3128:	e3510009 	cmp	r1, #9	; 0x9
    312c:	9affff67 	bls	2ed0 <buzzer_handler+0x198>
    3130:	e351000e 	cmp	r1, #14	; 0xe
    3134:	9a000003 	bls	3148 <buzzer_handler+0x410>
    3138:	e3510013 	cmp	r1, #19	; 0x13
    313c:	9affff63 	bls	2ed0 <buzzer_handler+0x198>
    3140:	e3510018 	cmp	r1, #24	; 0x18
    3144:	8affff61 	bhi	2ed0 <buzzer_handler+0x198>
    3148:	e3800040 	orr	r0, r0, #64	; 0x40
    314c:	eaffff60 	b	2ed4 <buzzer_handler+0x19c>
    3150:	e1d610b0 	ldrh	r1, [r6]
    3154:	e59f218c 	ldr	r2, [pc, #396]	; 32e8 <.text+0x32e8>
    3158:	e083c192 	umull	ip, r3, r2, r1
    315c:	e1a032a3 	mov	r3, r3, lsr #5
    3160:	e0833103 	add	r3, r3, r3, lsl #2
    3164:	e0833103 	add	r3, r3, r3, lsl #2
    3168:	e0411103 	sub	r1, r1, r3, lsl #2
    316c:	e1a01801 	mov	r1, r1, lsl #16
    3170:	e1a01821 	mov	r1, r1, lsr #16
    3174:	e3510004 	cmp	r1, #4	; 0x4
    3178:	e3855001 	orr	r5, r5, #1	; 0x1
    317c:	9a000048 	bls	32a4 <buzzer_handler+0x56c>
    3180:	e3510009 	cmp	r1, #9	; 0x9
    3184:	9a000005 	bls	31a0 <buzzer_handler+0x468>
    3188:	e351000e 	cmp	r1, #14	; 0xe
    318c:	9a000044 	bls	32a4 <buzzer_handler+0x56c>
    3190:	e351001d 	cmp	r1, #29	; 0x1d
    3194:	9a000001 	bls	31a0 <buzzer_handler+0x468>
    3198:	e3510022 	cmp	r1, #34	; 0x22
    319c:	9a000040 	bls	32a4 <buzzer_handler+0x56c>
    31a0:	e1a01000 	mov	r1, r0
    31a4:	e1a02000 	mov	r2, r0
    31a8:	e3c44001 	bic	r4, r4, #1	; 0x1
    31ac:	eb001a48 	bl	9ad4 <I2C1_setRGBLed>
    31b0:	eaffff54 	b	2f08 <buzzer_handler+0x1d0>
    31b4:	e59f3124 	ldr	r3, [pc, #292]	; 32e0 <.text+0x32e0>
    31b8:	e5d32000 	ldrb	r2, [r3]
    31bc:	e3520000 	cmp	r2, #0	; 0x0
    31c0:	0affff45 	beq	2edc <buzzer_handler+0x1a4>
    31c4:	e59f2124 	ldr	r2, [pc, #292]	; 32f0 <.text+0x32f0>
    31c8:	e1d230b0 	ldrh	r3, [r2]
    31cc:	e3530e19 	cmp	r3, #400	; 0x190
    31d0:	e2833001 	add	r3, r3, #1	; 0x1
    31d4:	e1c230b0 	strh	r3, [r2]
    31d8:	2affff3f 	bcs	2edc <buzzer_handler+0x1a4>
    31dc:	e1d610b0 	ldrh	r1, [r6]
    31e0:	e59f2100 	ldr	r2, [pc, #256]	; 32e8 <.text+0x32e8>
    31e4:	e083e192 	umull	lr, r3, r2, r1
    31e8:	e1a032a3 	mov	r3, r3, lsr #5
    31ec:	e0833103 	add	r3, r3, r3, lsl #2
    31f0:	e0833103 	add	r3, r3, r3, lsl #2
    31f4:	e0411103 	sub	r1, r1, r3, lsl #2
    31f8:	e1a01801 	mov	r1, r1, lsl #16
    31fc:	e1a01821 	mov	r1, r1, lsr #16
    3200:	e3510004 	cmp	r1, #4	; 0x4
    3204:	e38c5080 	orr	r5, ip, #128	; 0x80
    3208:	9a00000b 	bls	323c <buzzer_handler+0x504>
    320c:	e3510009 	cmp	r1, #9	; 0x9
    3210:	9affff32 	bls	2ee0 <buzzer_handler+0x1a8>
    3214:	e351000e 	cmp	r1, #14	; 0xe
    3218:	9a000007 	bls	323c <buzzer_handler+0x504>
    321c:	e3510013 	cmp	r1, #19	; 0x13
    3220:	9affff2e 	bls	2ee0 <buzzer_handler+0x1a8>
    3224:	e3510018 	cmp	r1, #24	; 0x18
    3228:	9a000003 	bls	323c <buzzer_handler+0x504>
    322c:	e351001d 	cmp	r1, #29	; 0x1d
    3230:	9affff2a 	bls	2ee0 <buzzer_handler+0x1a8>
    3234:	e3510022 	cmp	r1, #34	; 0x22
    3238:	8affff28 	bhi	2ee0 <buzzer_handler+0x1a8>
    323c:	e3804080 	orr	r4, r0, #128	; 0x80
    3240:	eaffff27 	b	2ee4 <buzzer_handler+0x1ac>
    3244:	e59f5074 	ldr	r5, [pc, #116]	; 32c0 <.text+0x32c0>
    3248:	e59fc074 	ldr	ip, [pc, #116]	; 32c4 <.text+0x32c4>
    324c:	e1d530b0 	ldrh	r3, [r5]
    3250:	e1dc20b0 	ldrh	r2, [ip]
    3254:	e59f108c 	ldr	r1, [pc, #140]	; 32e8 <.text+0x32e8>
    3258:	e0623003 	rsb	r3, r2, r3
    325c:	e0c02391 	smull	r2, r0, r1, r3
    3260:	e1a03fc3 	mov	r3, r3, asr #31
    3264:	e59f2064 	ldr	r2, [pc, #100]	; 32d0 <.text+0x32d0>
    3268:	e06332c0 	rsb	r3, r3, r0, asr #5
    326c:	e3a01000 	mov	r1, #0	; 0x0
    3270:	e5823000 	str	r3, [r2]
    3274:	e5841000 	str	r1, [r4]
    3278:	eafffec1 	b	2d84 <buzzer_handler+0x4c>
    327c:	e1d630b0 	ldrh	r3, [r6]
    3280:	e3530004 	cmp	r3, #4	; 0x4
    3284:	e3800c01 	orr	r0, r0, #256	; 0x100
    3288:	93811c01 	orrls	r1, r1, #256	; 0x100
    328c:	83c11c01 	bichi	r1, r1, #256	; 0x100
    3290:	eafffee4 	b	2e28 <buzzer_handler+0xf0>
    3294:	e59f203c 	ldr	r2, [pc, #60]	; 32d8 <.text+0x32d8>
    3298:	e3c11c01 	bic	r1, r1, #256	; 0x100
    329c:	e3c00c01 	bic	r0, r0, #256	; 0x100
    32a0:	eafffee0 	b	2e28 <buzzer_handler+0xf0>
    32a4:	e1a01000 	mov	r1, r0
    32a8:	e3a020ff 	mov	r2, #255	; 0xff
    32ac:	e3844001 	orr	r4, r4, #1	; 0x1
    32b0:	eb001a07 	bl	9ad4 <I2C1_setRGBLed>
    32b4:	eaffff13 	b	2f08 <buzzer_handler+0x1d0>
    32b8:	40000e50 	andmi	r0, r0, r0, asr lr
    32bc:	40000e4c 	andmi	r0, r0, ip, asr #28
    32c0:	4000000e 	andmi	r0, r0, lr
    32c4:	40000010 	andmi	r0, r0, r0, lsl r0
    32c8:	40000e48 	andmi	r0, r0, r8, asr #28
    32cc:	40000e44 	andmi	r0, r0, r4, asr #28
    32d0:	40000014 	andmi	r0, r0, r4, lsl r0
    32d4:	4000000c 	andmi	r0, r0, ip
    32d8:	40001fb4 	strmih	r1, [r0], -r4
    32dc:	40002064 	andmi	r2, r0, r4, rrx
    32e0:	40000ee8 	andmi	r0, r0, r8, ror #29
    32e4:	40000e52 	andmi	r0, r0, r2, asr lr
    32e8:	51eb851f 	mvnpl	r8, pc, lsl r5
    32ec:	40000e56 	andmi	r0, r0, r6, asr lr
    32f0:	40000e54 	andmi	r0, r0, r4, asr lr

000032f4 <lpc_aci_WriteParatoFlash>:
	content[para_load].next_side=1;
}

short lpc_aci_WriteParatoFlash(void)
{
    32f4:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    32f8:	e24dd008 	sub	sp, sp, #8	; 0x8
	unsigned int command_ee,response_ee[2];
	//erase eeprom
	ee_erase(command_ee,response_ee);
    32fc:	e1a0100d 	mov	r1, sp
    3300:	eb0023a0 	bl	c188 <ee_erase>
    3304:	e3a05f7d 	mov	r5, #500	; 0x1f4
    3308:	e59f4048 	ldr	r4, [pc, #72]	; 3358 <.text+0x3358>
    330c:	e1a0600d 	mov	r6, sp
    3310:	e2855001 	add	r5, r5, #1	; 0x1

	int para_load = 0;
	unsigned char next_side_byte = 0;

	while((!next_side_byte)){
		command_ee=(unsigned int) (&content[0]);
		ee_write(command_ee,response_ee);
    3314:	e59f003c 	ldr	r0, [pc, #60]	; 3358 <.text+0x3358>
    3318:	e1a0100d 	mov	r1, sp
    331c:	eb0023e8 	bl	c2c4 <ee_write>
		if(response_ee[0]==501) return 501;
    3320:	e59d0000 	ldr	r0, [sp]
    3324:	e1500005 	cmp	r0, r5
    3328:	0a000007 	beq	334c <lpc_aci_WriteParatoFlash+0x58>
		next_side_byte = content[para_load].next_side;
    332c:	e5d430ff 	ldrb	r3, [r4, #255]
    3330:	e3530000 	cmp	r3, #0	; 0x0
    3334:	e2844c01 	add	r4, r4, #256	; 0x100
    3338:	0afffff5 	beq	3314 <lpc_aci_WriteParatoFlash+0x20>
		para_load++;
	}

	return anz_param_saved;
    333c:	e59f2018 	ldr	r2, [pc, #24]	; 335c <.text+0x335c>
    3340:	e5923000 	ldr	r3, [r2]
    3344:	e1a03803 	mov	r3, r3, lsl #16
    3348:	e1a00843 	mov	r0, r3, asr #16
}
    334c:	e28dd008 	add	sp, sp, #8	; 0x8
    3350:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    3354:	e12fff1e 	bx	lr
    3358:	40002204 	andmi	r2, r0, r4, lsl #4
    335c:	40000e58 	andmi	r0, r0, r8, asr lr

00003360 <lpc_aci_SavePara>:
    3360:	e59f1128 	ldr	r1, [pc, #296]	; 3490 <.text+0x3490>
    3364:	e5913000 	ldr	r3, [r1]
    3368:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    336c:	e59f9120 	ldr	r9, [pc, #288]	; 3494 <.text+0x3494>
    3370:	e3530000 	cmp	r3, #0	; 0x0
    3374:	e3a00000 	mov	r0, #0	; 0x0
    3378:	e5890000 	str	r0, [r9]
    337c:	d59fb114 	ldrle	fp, [pc, #276]	; 3498 <.text+0x3498>
    3380:	d1a02000 	movle	r2, r0
    3384:	da000034 	ble	345c <lpc_aci_SavePara+0xfc>
    3388:	e59fa10c 	ldr	sl, [pc, #268]	; 349c <.text+0x349c>
    338c:	e5da300e 	ldrb	r3, [sl, #14]
    3390:	e1a03123 	mov	r3, r3, lsr #2
    3394:	e35300f9 	cmp	r3, #249	; 0xf9
    3398:	c59fb0f8 	ldrgt	fp, [pc, #248]	; 3498 <.text+0x3498>
    339c:	ca000036 	bgt	347c <lpc_aci_SavePara+0x11c>
    33a0:	e59fb0f0 	ldr	fp, [pc, #240]	; 3498 <.text+0x3498>
    33a4:	e1a06000 	mov	r6, r0
    33a8:	e1a0800a 	mov	r8, sl
    33ac:	e1a07000 	mov	r7, r0
    33b0:	ea000003 	b	33c4 <lpc_aci_SavePara+0x64>
    33b4:	e5d33021 	ldrb	r3, [r3, #33]
    33b8:	e0863123 	add	r3, r6, r3, lsr #2
    33bc:	e35300f9 	cmp	r3, #249	; 0xf9
    33c0:	ca00002c 	bgt	3478 <lpc_aci_SavePara+0x118>
    33c4:	e0874187 	add	r4, r7, r7, lsl #3
    33c8:	e0874084 	add	r4, r7, r4, lsl #1
    33cc:	e084500a 	add	r5, r4, sl
    33d0:	e1a01005 	mov	r1, r5
    33d4:	e086000b 	add	r0, r6, fp
    33d8:	e3a02002 	mov	r2, #2	; 0x2
    33dc:	e084400a 	add	r4, r4, sl
    33e0:	eb0055fc 	bl	18bd8 <__memcpy_from_arm>
    33e4:	e5d4200e 	ldrb	r2, [r4, #14]
    33e8:	e2863002 	add	r3, r6, #2	; 0x2
    33ec:	e7c3200b 	strb	r2, [r3, fp]
    33f0:	e285500c 	add	r5, r5, #12	; 0xc
    33f4:	e5d53004 	ldrb	r3, [r5, #4]
    33f8:	e5d51003 	ldrb	r1, [r5, #3]
    33fc:	e5d50005 	ldrb	r0, [r5, #5]
    3400:	e1811403 	orr	r1, r1, r3, lsl #8
    3404:	e5d8200e 	ldrb	r2, [r8, #14]
    3408:	e5d5c006 	ldrb	ip, [r5, #6]
    340c:	e1811800 	orr	r1, r1, r0, lsl #16
    3410:	e2864003 	add	r4, r6, #3	; 0x3
    3414:	e1811c0c 	orr	r1, r1, ip, lsl #24
    3418:	e1a02122 	mov	r2, r2, lsr #2
    341c:	e084000b 	add	r0, r4, fp
    3420:	eb0055ec 	bl	18bd8 <__memcpy_from_arm>
    3424:	e59f1064 	ldr	r1, [pc, #100]	; 3490 <.text+0x3490>
    3428:	e5993000 	ldr	r3, [r9]
    342c:	e5912000 	ldr	r2, [r1]
    3430:	e2877001 	add	r7, r7, #1	; 0x1
    3434:	e5d8100e 	ldrb	r1, [r8, #14]
    3438:	e2833001 	add	r3, r3, #1	; 0x1
    343c:	e1520007 	cmp	r2, r7
    3440:	e5893000 	str	r3, [r9]
    3444:	e0846121 	add	r6, r4, r1, lsr #2
    3448:	e1a03008 	mov	r3, r8
    344c:	e2888013 	add	r8, r8, #19	; 0x13
    3450:	caffffd7 	bgt	33b4 <lpc_aci_SavePara+0x54>
    3454:	e20600ff 	and	r0, r6, #255	; 0xff
    3458:	e3a02000 	mov	r2, #0	; 0x0
    345c:	e08b3402 	add	r3, fp, r2, lsl #8
    3460:	e28330fc 	add	r3, r3, #252	; 0xfc
    3464:	e3a02001 	mov	r2, #1	; 0x1
    3468:	e5c32003 	strb	r2, [r3, #3]
    346c:	e5c30002 	strb	r0, [r3, #2]
    3470:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3474:	e12fff1e 	bx	lr
    3478:	e20600ff 	and	r0, r6, #255	; 0xff
    347c:	e3a03000 	mov	r3, #0	; 0x0
    3480:	e3a02001 	mov	r2, #1	; 0x1
    3484:	e5cb30ff 	strb	r3, [fp, #255]
    3488:	e5cb00fe 	strb	r0, [fp, #254]
    348c:	eafffff2 	b	345c <lpc_aci_SavePara+0xfc>
    3490:	40000e64 	andmi	r0, r0, r4, ror #28
    3494:	40000e58 	andmi	r0, r0, r8, asr lr
    3498:	40002204 	andmi	r2, r0, r4, lsl #4
    349c:	400028cc 	andmi	r2, r0, ip, asr #17

000034a0 <lpc_aci_ReadParafromFlash>:
    34a0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    34a4:	e24dd010 	sub	sp, sp, #16	; 0x10
    34a8:	e28d1004 	add	r1, sp, #4	; 0x4
    34ac:	e3a00000 	mov	r0, #0	; 0x0
    34b0:	eb002430 	bl	c578 <ee_readn>
    34b4:	e3a02c01 	mov	r2, #256	; 0x100
    34b8:	e59f017c 	ldr	r0, [pc, #380]	; 363c <.text+0x363c>
    34bc:	e59d1008 	ldr	r1, [sp, #8]
    34c0:	eb0055c4 	bl	18bd8 <__memcpy_from_arm>
    34c4:	e59f2170 	ldr	r2, [pc, #368]	; 363c <.text+0x363c>
    34c8:	e5d200ff 	ldrb	r0, [r2, #255]
    34cc:	e3500001 	cmp	r0, #1	; 0x1
    34d0:	93a03000 	movls	r3, #0	; 0x0
    34d4:	958d3000 	strls	r3, [sp]
    34d8:	91a07002 	movls	r7, r2
    34dc:	91a0b003 	movls	fp, r3
    34e0:	9a00000c 	bls	3518 <lpc_aci_ReadParafromFlash+0x78>
    34e4:	e28dd010 	add	sp, sp, #16	; 0x10
    34e8:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    34ec:	e12fff1e 	bx	lr
    34f0:	e5dde00f 	ldrb	lr, [sp, #15]
    34f4:	e5d730fe 	ldrb	r3, [r7, #254]
    34f8:	e085512e 	add	r5, r5, lr, lsr #2
    34fc:	e1530005 	cmp	r3, r5
    3500:	ca00000d 	bgt	353c <lpc_aci_ReadParafromFlash+0x9c>
    3504:	e5d930ff 	ldrb	r3, [r9, #255]
    3508:	e3530000 	cmp	r3, #0	; 0x0
    350c:	e2877c01 	add	r7, r7, #256	; 0x100
    3510:	1a000045 	bne	362c <lpc_aci_ReadParafromFlash+0x18c>
    3514:	e28bb001 	add	fp, fp, #1	; 0x1
    3518:	e5d730fe 	ldrb	r3, [r7, #254]
    351c:	e3530000 	cmp	r3, #0	; 0x0
    3520:	e1a09007 	mov	r9, r7
    3524:	dafffff6 	ble	3504 <lpc_aci_ReadParafromFlash+0x64>
    3528:	e59f210c 	ldr	r2, [pc, #268]	; 363c <.text+0x363c>
    352c:	e59f810c 	ldr	r8, [pc, #268]	; 3640 <.text+0x3640>
    3530:	e3a05000 	mov	r5, #0	; 0x0
    3534:	e28da00c 	add	sl, sp, #12	; 0xc
    3538:	e082640b 	add	r6, r2, fp, lsl #8
    353c:	e0861005 	add	r1, r6, r5
    3540:	e3a02002 	mov	r2, #2	; 0x2
    3544:	e1a0000a 	mov	r0, sl
    3548:	eb0055a2 	bl	18bd8 <__memcpy_from_arm>
    354c:	e2853002 	add	r3, r5, #2	; 0x2
    3550:	e5984000 	ldr	r4, [r8]
    3554:	e7d62003 	ldrb	r2, [r6, r3]
    3558:	e3540000 	cmp	r4, #0	; 0x0
    355c:	e5cd200f 	strb	r2, [sp, #15]
    3560:	e2855003 	add	r5, r5, #3	; 0x3
    3564:	daffffe1 	ble	34f0 <lpc_aci_ReadParafromFlash+0x50>
    3568:	e59fc0d4 	ldr	ip, [pc, #212]	; 3644 <.text+0x3644>
    356c:	e5dc3000 	ldrb	r3, [ip]
    3570:	e5dc2001 	ldrb	r2, [ip, #1]
    3574:	e1dde0fc 	ldrsh	lr, [sp, #12]
    3578:	e1833402 	orr	r3, r3, r2, lsl #8
    357c:	e15e0003 	cmp	lr, r3
    3580:	03a01000 	moveq	r1, #0	; 0x0
    3584:	01a00001 	moveq	r0, r1
    3588:	0a00000e 	beq	35c8 <lpc_aci_ReadParafromFlash+0x128>
    358c:	e3a01000 	mov	r1, #0	; 0x0
    3590:	ea000004 	b	35a8 <lpc_aci_ReadParafromFlash+0x108>
    3594:	e7d3300c 	ldrb	r3, [r3, ip]
    3598:	e5d22001 	ldrb	r2, [r2, #1]
    359c:	e1833402 	orr	r3, r3, r2, lsl #8
    35a0:	e153000e 	cmp	r3, lr
    35a4:	0a000007 	beq	35c8 <lpc_aci_ReadParafromFlash+0x128>
    35a8:	e2811001 	add	r1, r1, #1	; 0x1
    35ac:	e1a00181 	mov	r0, r1, lsl #3
    35b0:	e0803001 	add	r3, r0, r1
    35b4:	e0813083 	add	r3, r1, r3, lsl #1
    35b8:	e1510004 	cmp	r1, r4
    35bc:	e083200c 	add	r2, r3, ip
    35c0:	1afffff3 	bne	3594 <lpc_aci_ReadParafromFlash+0xf4>
    35c4:	eaffffc9 	b	34f0 <lpc_aci_ReadParafromFlash+0x50>
    35c8:	e0803001 	add	r3, r0, r1
    35cc:	e0813083 	add	r3, r1, r3, lsl #1
    35d0:	e083300c 	add	r3, r3, ip
    35d4:	e5d3200e 	ldrb	r2, [r3, #14]
    35d8:	e5dde00f 	ldrb	lr, [sp, #15]
    35dc:	e15e0002 	cmp	lr, r2
    35e0:	1affffc3 	bne	34f4 <lpc_aci_ReadParafromFlash+0x54>
    35e4:	e283300c 	add	r3, r3, #12	; 0xc
    35e8:	e5d32004 	ldrb	r2, [r3, #4]
    35ec:	e5d30003 	ldrb	r0, [r3, #3]
    35f0:	e5d3c005 	ldrb	ip, [r3, #5]
    35f4:	e5d31006 	ldrb	r1, [r3, #6]
    35f8:	e1800402 	orr	r0, r0, r2, lsl #8
    35fc:	e180080c 	orr	r0, r0, ip, lsl #16
    3600:	e1a0212e 	mov	r2, lr, lsr #2
    3604:	e1800c01 	orr	r0, r0, r1, lsl #24
    3608:	e0861005 	add	r1, r6, r5
    360c:	eb005571 	bl	18bd8 <__memcpy_from_arm>
    3610:	e59d2000 	ldr	r2, [sp]
    3614:	e2823001 	add	r3, r2, #1	; 0x1
    3618:	e1a03803 	mov	r3, r3, lsl #16
    361c:	e5dde00f 	ldrb	lr, [sp, #15]
    3620:	e1a03823 	mov	r3, r3, lsr #16
    3624:	e58d3000 	str	r3, [sp]
    3628:	eaffffb1 	b	34f4 <lpc_aci_ReadParafromFlash+0x54>
    362c:	e59d2000 	ldr	r2, [sp]
    3630:	e1a03802 	mov	r3, r2, lsl #16
    3634:	e1a00843 	mov	r0, r3, asr #16
    3638:	eaffffa9 	b	34e4 <lpc_aci_ReadParafromFlash+0x44>
    363c:	40002204 	andmi	r2, r0, r4, lsl #4
    3640:	40000e64 	andmi	r0, r0, r4, ror #28
    3644:	400028cc 	andmi	r2, r0, ip, asr #17

00003648 <lpc_aci_init>:
    3648:	e52de004 	str	lr, [sp, #-4]!
    364c:	e59f3030 	ldr	r3, [pc, #48]	; 3684 <.text+0x3684>
    3650:	e3e01000 	mvn	r1, #0	; 0x0
    3654:	e28320fe 	add	r2, r3, #254	; 0xfe
    3658:	e4c31001 	strb	r1, [r3], #1
    365c:	e1530002 	cmp	r3, r2
    3660:	1afffffc 	bne	3658 <lpc_aci_init+0x10>
    3664:	e59f001c 	ldr	r0, [pc, #28]	; 3688 <.text+0x3688>
    3668:	eb0001f3 	bl	3e3c <aciSetSaveParaCallback>
    366c:	e59f0018 	ldr	r0, [pc, #24]	; 368c <.text+0x368c>
    3670:	eb0001ed 	bl	3e2c <aciSetReadParafromFlashCallback>
    3674:	e59f0014 	ldr	r0, [pc, #20]	; 3690 <.text+0x3690>
    3678:	eb0001f3 	bl	3e4c <aciSetWriteParatoFlashCallback>
    367c:	e49de004 	ldr	lr, [sp], #4
    3680:	e12fff1e 	bx	lr
    3684:	40002204 	andmi	r2, r0, r4, lsl #4
    3688:	00003360 	andeq	r3, r0, r0, ror #6
    368c:	000034a0 	andeq	r3, r0, r0, lsr #9
    3690:	000032f4 	streqd	r3, [r0], -r4

00003694 <aciInit>:
{
	int i=0;
	int z=0;

	aciListVarCount = 0;
    3694:	e59f30f8 	ldr	r3, [pc, #248]	; 3794 <.text+0x3794>
    3698:	e3a01000 	mov	r1, #0	; 0x0
	aciListCmdCount = 0;
    369c:	e59f20f4 	ldr	r2, [pc, #244]	; 3798 <.text+0x3798>
    36a0:	e5831000 	str	r1, [r3]
	aciListParCount = 0;
    36a4:	e59f30f0 	ldr	r3, [pc, #240]	; 379c <.text+0x379c>
    36a8:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36ac:	e5821000 	str	r1, [r2]
    36b0:	e1a00800 	mov	r0, r0, lsl #16
    36b4:	e59f20e4 	ldr	r2, [pc, #228]	; 37a0 <.text+0x37a0>
    36b8:	e59f50e4 	ldr	r5, [pc, #228]	; 37a4 <.text+0x37a4>
    36bc:	e59f40e4 	ldr	r4, [pc, #228]	; 37a8 <.text+0x37a8>
    36c0:	e59fe0e4 	ldr	lr, [pc, #228]	; 37ac <.text+0x37ac>
    36c4:	e59fc0e4 	ldr	ip, [pc, #228]	; 37b0 <.text+0x37b0>
    36c8:	e5831000 	str	r1, [r3]
    36cc:	e1a0b820 	mov	fp, r0, lsr #16
    36d0:	e1a03001 	mov	r3, r1

    for (i=0;i<MAX_VAR_PACKETS;i++)
    {
        aciCmdPacketContentBufferValid[i]=0;
    36d4:	e7c13005 	strb	r3, [r1, r5]
        aciCmdPacketContentBufferInvalidCnt[i]=0;
    36d8:	e7c13004 	strb	r3, [r1, r4]
        aciParPacketContentBufferValid[i]=0;
    36dc:	e7c1300e 	strb	r3, [r1, lr]
        aciParPacketContentBufferInvalidCnt[i]=0;
    36e0:	e7c1300c 	strb	r3, [r1, ip]
    36e4:	e2811001 	add	r1, r1, #1	; 0x1
    	aciVarPacketContentBufferLength[i] = 0;
    36e8:	e3a00000 	mov	r0, #0	; 0x0
    36ec:	e3510003 	cmp	r1, #3	; 0x3
    36f0:	e0c200b2 	strh	r0, [r2], #2
    36f4:	1afffff6 	bne	36d4 <aciInit+0x40>
    36f8:	e59f90b4 	ldr	r9, [pc, #180]	; 37b4 <.text+0x37b4>
    36fc:	e59f80b4 	ldr	r8, [pc, #180]	; 37b8 <.text+0x37b8>
    3700:	e59fa0b4 	ldr	sl, [pc, #180]	; 37bc <.text+0x37bc>
    3704:	e59f70b4 	ldr	r7, [pc, #180]	; 37c0 <.text+0x37c0>
    3708:	e59f50b4 	ldr	r5, [pc, #180]	; 37c4 <.text+0x37c4>
    370c:	e59f60b4 	ldr	r6, [pc, #180]	; 37c8 <.text+0x37c8>
    }


	for (z=0;z<MAX_VAR_PACKETS;z++)
	{
		for (i=0;i<MEMPACKET_MAX_VARS;i++)
		{
			aciVarPacketSelect[z][i]=ID_NONE;
			aciVarPacketPtrList[z][i]=NULL;
			aciVarPacketTypeList[z][i]=0;
		}
		aciVarPacketMagicCode[z]=0;
		aciVarPacketSelectLength[z]=0;
		aciCmdPacketMagicCode[z]=0;
	}

	for (i=0;i<ACI_TX_RINGBUFFER_SIZE;i++) {
		aciSendSingleBuffer[i] = 0;
		aciSendSingleId[i] = 0;
		aciSendSingleVarType[i] = 0;
	}

	aciEngineRate = callsPerSecond;

}
    3710:	e3a04000 	mov	r4, #0	; 0x0
    3714:	e0870384 	add	r0, r7, r4, lsl #7
    3718:	e085e404 	add	lr, r5, r4, lsl #8
    371c:	e086c304 	add	ip, r6, r4, lsl #6
    3720:	e3a03000 	mov	r3, #0	; 0x0
    3724:	e2833001 	add	r3, r3, #1	; 0x1
    3728:	e3a02000 	mov	r2, #0	; 0x0
    372c:	e3530040 	cmp	r3, #64	; 0x40
    3730:	e0c020b2 	strh	r2, [r0], #2
    3734:	e48e2004 	str	r2, [lr], #4
    3738:	e4cc2001 	strb	r2, [ip], #1
    373c:	1afffff8 	bne	3724 <aciInit+0x90>
    3740:	e7c4200a 	strb	r2, [r4, sl]
    3744:	e7c42009 	strb	r2, [r4, r9]
    3748:	e7c42008 	strb	r2, [r4, r8]
    374c:	e2844001 	add	r4, r4, #1	; 0x1
    3750:	e3540003 	cmp	r4, #3	; 0x3
    3754:	1affffee 	bne	3714 <aciInit+0x80>
    3758:	e59f106c 	ldr	r1, [pc, #108]	; 37cc <.text+0x37cc>
    375c:	e59fe06c 	ldr	lr, [pc, #108]	; 37d0 <.text+0x37d0>
    3760:	e59fc06c 	ldr	ip, [pc, #108]	; 37d4 <.text+0x37d4>
    3764:	e1a03002 	mov	r3, r2
    3768:	e7c3200e 	strb	r2, [r3, lr]
    376c:	e7c3200c 	strb	r2, [r3, ip]
    3770:	e2833001 	add	r3, r3, #1	; 0x1
    3774:	e3a00000 	mov	r0, #0	; 0x0
    3778:	e35300a0 	cmp	r3, #160	; 0xa0
    377c:	e0c100b2 	strh	r0, [r1], #2
    3780:	1afffff8 	bne	3768 <aciInit+0xd4>
    3784:	e59f304c 	ldr	r3, [pc, #76]	; 37d8 <.text+0x37d8>
    3788:	e583b000 	str	fp, [r3]
    378c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3790:	e12fff1e 	bx	lr
    3794:	40000e5c 	andmi	r0, r0, ip, asr lr
    3798:	40000e60 	andmi	r0, r0, r0, ror #28
    379c:	40000e64 	andmi	r0, r0, r4, ror #28
    37a0:	40004726 	andmi	r4, r0, r6, lsr #14
    37a4:	40004cb3 	strmih	r4, [r0], -r3
    37a8:	40004722 	andmi	r4, r0, r2, lsr #14
    37ac:	4000438a 	andmi	r4, r0, sl, lsl #7
    37b0:	40004cb0 	strmih	r4, [r0], -r0
    37b4:	40000e68 	andmi	r0, r0, r8, ror #28
    37b8:	40004cc2 	andmi	r4, r0, r2, asr #25
    37bc:	40000e7e 	andmi	r0, r0, lr, ror lr
    37c0:	40004cc6 	andmi	r4, r0, r6, asr #25
    37c4:	4000441c 	andmi	r4, r0, ip, lsl r4
    37c8:	40003d98 	mulmi	r0, r8, sp
    37cc:	40002304 	andmi	r2, r0, r4, lsl #6
    37d0:	40002e02 	andmi	r2, r0, r2, lsl #28
    37d4:	40004ae2 	andmi	r4, r0, r2, ror #21
    37d8:	40000020 	andmi	r0, r0, r0, lsr #32

000037dc <aciSetStartTxCallback>:

void aciSendSingleWithAck(short i)
{
	short notzero_i = i+1;
	unsigned char varType = aciSendSingleVarType[i];
	unsigned char buffer[5+(varType>>2)];

	memcpy(&buffer[0],&notzero_i,2);
	memcpy(&buffer[2],&aciSendSingleId[i],2);
	memcpy(&buffer[4],&varType,1);
	memcpy(&buffer[5],&aciSendSingleBuffer[aciSendSingleBufferCnt[i]],varType>>2);
	aciSendSingleStatus[i]++;

	aciTxSendPacket(ACIMT_SINGLESEND,buffer,5+(varType>>2));

}

void aciSingleSend(void * ptr, unsigned char varType, unsigned short id, char with_ack) {
	if(!varType || !id) return;
	if((aciSendSingleNextBufferCount+(varType>>2))>MAX_VARIABLE_LIST*8) return;

	unsigned char buffer[5+(varType>>2)];
	int i;
	int use_i = -1;
	short zero = 0;

	if(with_ack) {
		for(i=0;i<MAX_VARIABLE_LIST;i++) {
			if((use_i==-1) && (aciSendSingleStatus[i]==0)) use_i=i;
		}
		if(use_i==-1) return; // security-if

		aciSendSingleStatus[use_i] = 1;
		aciSendSingleId[use_i] = id;
		aciSendSingleVarType[use_i] = varType;
		memcpy(&aciSendSingleBuffer[aciSendSingleNextBufferCount],ptr,varType>>2);
		aciSendSingleBufferCnt[use_i]=aciSendSingleNextBufferCount;
		aciSendSingleNextBufferCount+=varType>>2;
		aciSendSingleCount++;
	} else {
		memcpy(&buffer[0],&zero,2);
		memcpy(&buffer[2],&id,2);
		memcpy(&buffer[4],&varType,1);
		memcpy(&buffer[5],ptr,varType>>2);
		aciTxSendPacket(ACIMT_SINGLESEND,buffer,5+(varType>>2));
	}
}

/* published Variable. Variable has to be global! **/
void aciPublishVariableInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit) {
	if (aciListVarCount==MAX_VARIABLE_LIST) return;

	aciListVar[aciListVarCount].id= id;
	aciListVar[aciListVarCount].varType = varType;
	aciListVar[aciListVarCount].name = name;
	aciListVar[aciListVarCount].description = description;
	aciListVar[aciListVarCount].unit = unit;
	aciListVar[aciListVarCount].ptrToVar = (void*) ptr;

	aciMagicCodeVar = aciUpdateCrc16(aciMagicCodeVar,&id,2);
	aciMagicCodeVar = aciUpdateCrc16(aciMagicCodeVar,&varType,1);

	aciListVarCount++;
}


/* published Command. Command has to be global! **/
void aciPublishCommandInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit)
{
	if (aciListCmdCount==MAX_PARAMETER_LIST) return;

	aciListCmd[aciListCmdCount].id= id;
	aciListCmd[aciListCmdCount].varType = varType;
	aciListCmd[aciListCmdCount].name = name;
	aciListCmd[aciListCmdCount].description = description;
	aciListCmd[aciListCmdCount].unit = unit;
	aciListCmd[aciListCmdCount].ptrToVar = (void*) ptr;

	aciMagicCodeCmd = aciUpdateCrc16(aciMagicCodeCmd,&id,2);
	aciMagicCodeCmd = aciUpdateCrc16(aciMagicCodeCmd,&varType,1);

	aciListCmdCount++;
}

/** published Parameter. Parameter has to be global! **/
void aciPublishParameterInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit)
{
	if (aciListParCount==MAX_PARAMETER_LIST) return;

	aciListPar[aciListParCount].id= id;
	aciListPar[aciListParCount].varType = varType;
	aciListPar[aciListParCount].name = name;
	aciListPar[aciListParCount].description = description;
	aciListPar[aciListParCount].unit = unit;
	aciListPar[aciListParCount].ptrToVar = (void*) ptr;

	aciMagicCodePar = aciUpdateCrc16(aciMagicCodePar,&id,2);
	aciMagicCodePar = aciUpdateCrc16(aciMagicCodePar,&varType,1);

	aciListParCount++;
}

void aciSendVar(void)
{
	short i=0;
	short j=0;
	short ii=0;
	short z = 0;
	 for (i=0;i<MAX_VAR_PACKETS;i++)
//	short i=2;
	 {

		//handle variable packet generation and triggering
		if (!aciVarPacketTransmissionRate[i]) {
		//	continue;
		}
		else  {
			unsigned short packetSize;

			//generate packet and send it

			//if packet was changed, update pointer table and size
			if (aciVarPacketUpdated[i]) {

				unsigned short currentPos = 0;

				//reset update flag
				aciVarPacketUpdated[i] = 0;

				for (j=0;j<aciVarPacketSelectLength[i];j++)
				{

					unsigned short id;

					id=aciVarPacketSelect[i][j];

					for(ii=0;ii<aciListVarCount;ii++) {
						if (aciListVar[ii].id==id)
						{
							aciVarPacketPtrList[i][currentPos] = aciListVar[ii].ptrToVar;
							aciVarPacketTypeList[i][currentPos++] =	aciListVar[ii].varType;
							break;
						}
					}
				}
				aciVarPacketNumberOfVars[i] = currentPos;

				//get packet size
				packetSize = 0;
				for (z = 0; z < MEMPACKET_MAX_VARS; z++) {
					if (aciVarPacketPtrList[i][z] == NULL
						)
						break;
					packetSize += aciVarPacketTypeList[i][z] >> 2;
				}
				aciVarPacketCurrentSize[i] = packetSize;
				aciVarPacketContentBufferLength[i] = packetSize;
			}

			//check for free space in ring buffer
			else if ((aciVarPacketNumberOfVars[i])&&(aciVarPacketCurrentSize[i] + 10 < aciTxRingBufferGetFreeSpace())&&(!aciInhibitPacketTransmission)&&(aciVarPacketTransmissionRate[i]<aciEngineRateCounter[i])) {

				unsigned char startstring[3] = { '!', '#', '!' };
				unsigned char messageType = ACIMT_VARPACKET+i;
				unsigned short crc = 0xFF;
				unsigned short psize=aciVarPacketCurrentSize[i]+1;

				aciEngineRateCounter[i]=1;

				//add header to ringbuffer
				aciTxRingBufferAddData(&startstring, 3);

				//add message type to ringbuffer
				aciTxRingBufferAddData(&messageType, 1);
				crc=aciUpdateCrc16(crc,&messageType,1);


				//add data size to ringbuffer
				aciTxRingBufferAddData(&psize, 2);
				crc=aciUpdateCrc16(crc,&psize,2);


				aciTxRingBufferAddData(&aciVarPacketMagicCode[i],1);
				crc=aciUpdateCrc16(crc,&aciVarPacketMagicCode[i],1);

				aciTxRingBufferAddData(aciVarPacketContentBuffer[i],aciVarPacketContentBufferLength[i]);
				crc=aciUpdateCrc16(crc,&aciVarPacketContentBuffer[i][0],aciVarPacketContentBufferLength[i]);

				//add CRC to ringbuffer
				aciTxRingBufferAddData(&crc, 2);

			}
		}
	 }
}

void aciSyncVar(void) {
	short i = 0;
	int z = 0;
	for (i = 0; i < MAX_VAR_PACKETS; i++)
		if (aciVarPacketNumberOfVars[i]) {
			short cnt = 0;
			for (z = 0; z < aciVarPacketNumberOfVars[i]; z++) {
				memcpy(&aciVarPacketContentBuffer[i][cnt], aciVarPacketPtrList[i][z], aciVarPacketTypeList[i][z] >> 2);
				cnt += aciVarPacketTypeList[i][z] >> 2;

			}
		}
}

void aciSyncCmd(void) {

	short j = 0;
	short i = 0;
	short k = 0;
	for (j = 0; j < MAX_VAR_PACKETS; j++)
		if (aciCmdPacketReceived[j]) {
			short cnt = 0;
			for (i = 0; i < aciCmdPacketSelectLength[j]; i++) {
				for (k =0; k < aciListCmdCount;k++)  {
					if (aciListCmd[k].id == aciCmdPacketSelect[j][i]) {
						memcpy(aciListCmd[k].ptrToVar, &aciCmdPacketContentBuffer[j][cnt], aciListCmd[k].varType >> 2);
						cnt += aciListCmd[k].varType >> 2;
						break;
					}
				}
			}
			aciCmdPacketReceived[j]=0;
		}
}

void aciSyncPar(void) {

	short j = 0;
	short i = 0;
	short k = 0;
	for (j = 0; j < MAX_VAR_PACKETS; j++)
		if (aciParamPacketReceived[j]) {
			short cnt = 0;
			for (i = 0; i < aciParPacketSelectLength[j]; i++) {
				for (k =0; k < aciListParCount;k++)  {
					if (aciListPar[k].id == aciParPacketSelect[j][i]) {
						memcpy(aciListPar[k].ptrToVar, &aciParPacketContentBuffer[j][cnt], aciListPar[k].varType >> 2);
						cnt += aciListPar[k].varType >> 2;
						break;
					}
				}
			}
			aciParamPacketReceived[j]=0;
		}

}

/** handles all data processing. Has to be called a specified number of times per second. See aciSetEngineRate(); **/
void aciEngine(void)
{
	int i=0;

	//handle heart beat

	aciHeartBeatCnt++;


	if (aciHeartBeatCnt>=aciHeartBeatTimeout)
	{
		//stop transmitting packets
		aciHeartBeatCnt=0;
		aciInhibitPacketTransmission=1;
	}

	if (!aciInhibitPacketTransmission)
	{
		aciSendVar();
	}

	for(i=0;i<MAX_VAR_PACKETS;i++)
		{
		aciEngineRateCounter[i]++;
		if(aciEngineRateCounter[i]>(5*aciEngineRate)) aciEngineRateCounter[i]=0;
		}

	if (aciParamSaveIt && (aciWriteParatoFlashCallback)) {
		short output;
		output = aciWriteParatoFlashCallback();
		aciParamSaveIt = 0;
		aciTxSendPacket(ACIMT_SAVEPARAM,&output,2);
	}

	if(aciSendSingleCount) {
//		unsigned short temp_singleCount = 0;

		for(i=0;i<MAX_VARIABLE_LIST;i++) {
			if(aciSendSingleStatus[i]==0) continue;
			else if(aciSendSingleStatus[i]==1) {
				aciSendSingleWithAck(i);
			} else {
				if(aciSendSingleStatus[i]==(aciEngineRate+2)) {
					aciSendSingleStatus[i]=1;
				} else aciSendSingleStatus[i]++;
			}
		}
	} else aciSendSingleNextBufferCount=0;
}

/*
 * ACI RX Part
 *
 *
 *
 */

unsigned char aciRxDataBuffer[ACI_RX_BUFFER_SIZE];
unsigned short aciRxDataCnt;

void aciRxHandleMessage(unsigned char messagetype, unsigned short length)
{
	short i=0;
	int z=0;
	int k=0;

	unsigned char packetSelect;
	short i_single ;
	struct ACI_INFO aciInfo;
	unsigned char c[2];
	unsigned char switch_type;
	short output;
	if((messagetype>ACIMT_UPDATEVARPACKET) && (messagetype<ACIMT_UPDATEVARPACKET+0x0f)) switch_type = ACIMT_UPDATEVARPACKET;
	else if((messagetype>ACIMT_UPDATECMDPACKET) && (messagetype<ACIMT_UPDATECMDPACKET+0x0f)) switch_type = ACIMT_UPDATECMDPACKET;
	else if((messagetype>ACIMT_UPDATEPARAMPACKET) &&(messagetype<ACIMT_UPDATEPARAMPACKET+0x0f)) switch_type = ACIMT_UPDATEPARAMPACKET;
	else if((messagetype>ACIMT_CMDPACKET) && (messagetype<ACIMT_CMDPACKET+0x0f)) switch_type = ACIMT_CMDPACKET;
	else if((messagetype>ACIMT_PARAMPACKET) && (messagetype<ACIMT_PARAMPACKET+0x0f)) switch_type = ACIMT_PARAMPACKET;
	else switch_type=messagetype;

	switch (switch_type)
	{
	case ACIMT_INFO_REQUEST:
		aciInfo.verMajor=ACI_VER_MAJOR;
		aciInfo.verMinor=ACI_VER_MINOR;
		aciInfo.maxDescLength=MAX_DESC_LENGTH;
		aciInfo.maxNameLength=MAX_NAME_LENGTH;
		aciInfo.maxUnitLength=MAX_UNIT_LENGTH;
		aciInfo.maxVarPackets=MAX_VAR_PACKETS;
		aciInfo.memPacketMaxVars=MEMPACKET_MAX_VARS;
		aciInfo.flags=0;
		for (i=0;i<8;i++)
			aciInfo.dummy[i]=0;
		aciTxSendPacket(ACIMT_INFO_REPLY,&aciInfo,sizeof(aciInfo));

	break;
	case ACIMT_REQUESTVARTABLEENTRIES:
		for (i=0;i<length/2;i++)
		{
			unsigned short selectedId;
			unsigned char idFound=0;

			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
			//determine no of entries in var table
			for(k=0;k<aciListVarCount;k++) {
				if (selectedId==aciListVar[k].id)
				{
					idFound=1;
					break;
				}
			}
			if ((idFound))
				{
					//before we send the data, the strings have to be copied from flash to memory
					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

					if (strlen(aciListVar[k].name)>MAX_NAME_LENGTH)
					{
						memcpy(&(tableEntry.name[0]),aciListVar[k].name,MAX_NAME_LENGTH);
						tableEntry.name[MAX_NAME_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.name[0]),aciListVar[k].name);

					if (strlen(aciListVar[k].description)>MAX_DESC_LENGTH)
					{
						memcpy(&(tableEntry.description[0]),aciListVar[k].description,MAX_NAME_LENGTH);
						tableEntry.description[MAX_DESC_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.description[0]),aciListVar[k].description);

					if (strlen(aciListVar[k].unit)>MAX_UNIT_LENGTH)
					{
						memcpy(&(tableEntry.unit[0]),aciListVar[k].unit,MAX_UNIT_LENGTH);
						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.unit[0]),aciListVar[k].unit);

					tableEntry.id=aciListVar[k].id;
					tableEntry.varType=aciListVar[k].varType;
					tableEntry.ptrToVar=NULL;
					aciTxSendPacket(ACIMT_SENDVARTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

				}else
					aciTxSendPacket(ACIMT_SENDVARTABLEENTRYINVALID,&selectedId,2);

		}

	break;
	case ACIMT_GETVARTABLEINFO:
	{
		unsigned short idList[aciListVarCount*2+2];
		unsigned short cnt=1;

		idList[0]=(unsigned short)aciListVarCount;

		for(k=0;k<aciListVarCount;k++)
				idList[cnt++]=aciListVar[k].id;

		//send no of entries
		aciTxSendPacket(ACIMT_SENDVARTABLEINFO,&idList[0],aciListVarCount*2+2);
	}
	break;
	case ACIMT_UPDATEVARPACKET:
			packetSelect=messagetype-ACIMT_UPDATEVARPACKET;
			aciInhibitPacketTransmission=0;
			if (packetSelect>=MAX_VAR_PACKETS)
				break;
			if (length>MEMPACKET_MAX_VARS*2+1)
			{
				c[0]=ACIMT_UPDATEVARPACKET+packetSelect;
				c[1]=ACI_ACK_PACKET_TOO_LONG;
				aciTxSendPacket(ACIMT_ACK,&c[0],2);
				break;
			}

			for (i=0;i<MEMPACKET_MAX_VARS;i++)
			{
				aciVarPacketSelect[packetSelect][i]=ID_NONE;
				aciVarPacketPtrList[packetSelect][i]=NULL;
				aciVarPacketTypeList[packetSelect][i]=0;
			}
			aciVarPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
			memcpy(&aciVarPacketSelect[packetSelect],&aciRxDataBuffer[1],length-1);
			aciVarPacketSelectLength[packetSelect]=(length-1)/2;
			aciVarPacketContentBufferLength[packetSelect] = aciVarPacketSelectLength[packetSelect];
			aciVarPacketUpdated[packetSelect]=1;
			c[0]=ACIMT_UPDATEVARPACKET+packetSelect;
			c[1]=ACI_ACK_OK;
			aciTxSendPacket(ACIMT_ACK,&c[0],2);

		break;

	case ACIMT_REQUESTCMDTABLEENTRIES:
		for (i=0;i<length/2;i++)
		{
			unsigned short selectedId;
			unsigned char  idFound=0;

			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
			//determine no of entries in var table
			for(k=0;k<aciListCmdCount;k++) {
					if (selectedId==aciListCmd[k].id)
					{
						idFound=1;
						break;
					}
			}
			if ((idFound))
				{
					//before we send the data, the strings have to be copied from flash to memory
					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

					if (strlen(aciListCmd[k].name)>MAX_NAME_LENGTH)
					{
						memcpy(&(tableEntry.name[0]),aciListCmd[k].name,MAX_NAME_LENGTH);
						tableEntry.name[MAX_NAME_LENGTH-1]=0;
					} else
						strcpy(&(tableEntry.name[0]),aciListCmd[k].name);

					if (strlen(aciListCmd[k].description)>MAX_DESC_LENGTH)
					{
						memcpy(&(tableEntry.description[0]),aciListCmd[k].description,MAX_NAME_LENGTH);
						tableEntry.description[MAX_DESC_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.description[0]),aciListCmd[k].description);

					if (strlen(aciListCmd[k].unit)>MAX_UNIT_LENGTH)
					{
						memcpy(&(tableEntry.unit[0]),aciListCmd[k].unit,MAX_UNIT_LENGTH);
						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.unit[0]),aciListCmd[k].unit);

					tableEntry.id=aciListCmd[k].id;
					tableEntry.varType=aciListCmd[k].varType;
					tableEntry.ptrToVar=NULL;
					aciTxSendPacket(ACIMT_SENDCMDTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

				}else
					aciTxSendPacket(ACIMT_SENDCMDTABLEENTRYINVALID,&selectedId,2);

		}

	break;
	case ACIMT_GETCMDTABLEINFO:
	{
		unsigned short idList[aciListCmdCount*2+2];
		unsigned short cnt=1;

		idList[0]=aciListCmdCount;

		for(k=0;k<aciListCmdCount;k++) {
			idList[cnt++]=aciListCmd[k].id;
		}
		//send no of entries
		aciTxSendPacket(ACIMT_SENDCMDTABLEINFO,&idList[0],aciListCmdCount*2+2);
	}
	break;
	case ACIMT_UPDATECMDPACKET:
			packetSelect=messagetype-ACIMT_UPDATECMDPACKET;
			if (packetSelect>=MAX_VAR_PACKETS)
				break;
			if (length>MEMPACKET_MAX_VARS*2+1)
			{
				c[0]=ACIMT_UPDATECMDPACKET+packetSelect;
				c[1]=ACI_ACK_PACKET_TOO_LONG;
				aciTxSendPacket(ACIMT_ACK,&c[0],2);
				break;
			}

			aciCmdPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
			aciCmdPacketWithACK[packetSelect]=aciRxDataBuffer[1];
			memcpy(&aciCmdPacketSelect[packetSelect], &aciRxDataBuffer[2],length - 2);
			short cnta = 0;
			for (i = 0; i < (length - 2) / 2; i++) {
				for(k=0;k<aciListCmdCount;k++) {
					if (aciListCmd[k].id
							== aciCmdPacketSelect[packetSelect][i]) {
						cnta += aciListCmd[k].varType >> 2;
						break;
					}
				}

			}
	     	if(cnta==0) break;
			aciCmdPacketContentBufferLength[packetSelect] = cnta;
			aciCmdPacketSelectLength[packetSelect]=(length-2)/2;
			c[0]=ACIMT_UPDATECMDPACKET+packetSelect;
			c[1]=ACI_ACK_OK;
			aciTxSendPacket(ACIMT_ACK,&c[0],2);

		break;
	case ACIMT_UPDATEPARAMPACKET:

				packetSelect=messagetype-ACIMT_UPDATEPARAMPACKET;
				unsigned char temp_buffer[MEMPACKET_MAX_VARS*16];
				if (packetSelect>=MAX_VAR_PACKETS)
					break;
				if (length>MEMPACKET_MAX_VARS*2+1)
				{
					c[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
					c[1]=ACI_ACK_PACKET_TOO_LONG;
					aciTxSendPacket(ACIMT_ACK,&c[0],2);
					break;
				}

				aciParPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
				memcpy(&aciParPacketSelect[packetSelect],&aciRxDataBuffer[1],length-1);

				temp_buffer[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
				temp_buffer[1]=ACI_ACK_OK;
				short cunt = 0;
				for (i = 0; i < (length - 1) / 2; i++) {
					for (k=0;k<aciListParCount;k++) {
						if (aciListPar[k].id == aciParPacketSelect[packetSelect][i]) {
							memcpy(&temp_buffer[cunt+2],aciListPar[k].ptrToVar,aciListPar[k].varType >> 2);
							cunt += aciListPar[k].varType >> 2;
							break;
						}
					}
				}
				aciParPacketContentBufferLength[packetSelect]=cunt;
				aciParPacketSelectLength[packetSelect]=(length-1)/2;
//				c[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
//				c[1]=ACI_ACK_OK;
//				aciTxSendPacket(ACI_DBG,&temp_buffer[2],2);
//				aciTxSendPacket(ACI_DBG,&temp_buffer[4],2);
				aciTxSendPacket(ACIMT_ACK,&temp_buffer[0],2+cunt);

			break;

    case ACIMT_CMDPACKET:
         //check magic code to see that the packet fits the desired configuration

         packetSelect=messagetype-ACIMT_CMDPACKET;
//     	aciTxSendPacket(ACI_DBG, &aciCmdPacketContentBufferLength[packetSelect], 2);
//     	aciTxSendPacket(ACI_DBG, &length, 2);
         if (packetSelect>=MAX_VAR_PACKETS)
            break;
         if (((aciCmdPacketContentBufferLength[packetSelect]==length-1))) //aciCmdPacketMagicCode[packetSelect]==aciRxDataBuffer[0]) &&
         {
        	memcpy(&aciCmdPacketContentBuffer[packetSelect][0],&aciRxDataBuffer[1],length-1);
        	aciCmdPacketReceived[packetSelect]=1;
			if (aciCmdPacketWithACK[packetSelect]) {
				c[0] = ACIMT_CMDACK + packetSelect;
				aciTxSendPacket(ACIMT_ACK, &c[0], 1);
			}
			aciCmdPacketContentBufferValid[packetSelect] = 1;
			aciCmdPacketContentBufferInvalidCnt[packetSelect] = 0;

		} else {
			aciCmdPacketContentBufferValid[packetSelect] = 0;
			aciCmdPacketContentBufferInvalidCnt[packetSelect]++;
         }
    break;

    // Parameter
    case ACIMT_REQUESTPARAMTABLEENTRIES:
    		for (i=0;i<length/2;i++)
    		{
    			unsigned short selectedId;
    			unsigned char  idFound=0;
    			k=0;

    			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
    			//determine no of entries in param table
    			for(k=0;k<aciListParCount;k++) {
    							if (selectedId==aciListPar[k].id)
    							{
    								idFound=1;
    								break;
    							}
    						}
    			if ((idFound))
    				{
    					//before we send the data, the strings have to be copied from flash to memory
    					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

    					if (strlen(aciListPar[k].name)>MAX_NAME_LENGTH)
    					{
    						memcpy(&(tableEntry.name[0]),aciListPar[k].name,MAX_NAME_LENGTH);
    						tableEntry.name[MAX_NAME_LENGTH-1]=0;
    					} else
    						strcpy(&(tableEntry.name[0]),aciListPar[k].name);

    					if (strlen(aciListPar[k].description)>MAX_DESC_LENGTH)
    					{
    						memcpy(&(tableEntry.description[0]),aciListPar[k].description,MAX_NAME_LENGTH);
    						tableEntry.description[MAX_DESC_LENGTH-1]=0;
    					} else
    						strcpy(&(tableEntry.description[0]),aciListPar[k].description);

    					if (strlen(aciListPar[k].unit)>MAX_UNIT_LENGTH)
    					{
    						memcpy(&(tableEntry.unit[0]),aciListPar[k].unit,MAX_UNIT_LENGTH);
    						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
    					}else
    						strcpy(&(tableEntry.unit[0]),aciListPar[k].unit);

    					tableEntry.id=aciListPar[k].id;
    					tableEntry.varType=aciListPar[k].varType;
    					tableEntry.ptrToVar=NULL;
    					aciTxSendPacket(ACIMT_SENDPARAMTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

    				}else
    					aciTxSendPacket(ACIMT_SENDPARAMTABLEENTRYINVALID,&selectedId,2);

    		}

    	break;
    	case ACIMT_GETPARAMTABLEINFO:
    	{
    		unsigned short idList[aciListParCount*2+2];
    		unsigned short cnt=1;
    		k = 0;

    		//determine no of entries in cmd table
    		idList[0]=aciListParCount;

    		for(k=0;k<aciListParCount;k++)  {
    			idList[cnt++]=aciListPar[k].id;
    		}

    		//send no of entries
    		aciTxSendPacket(ACIMT_SENDPARAMTABLEINFO,&idList[0],aciListParCount*2+2);

    	}
    	break;
    	case ACIMT_PARAM:
    		/* FOR ONLY ONE PARAMETER ID */
		if (length == 2) {
			unsigned short id;
			unsigned char sendbuffer[30];
			unsigned char newlen = 0;
			k = 0;
			id = (aciRxDataBuffer[1] << 8) | aciRxDataBuffer[0];
			//determine no of entries in cmd table
			for(k=0;k<aciListParCount;k++) {
				if(aciListPar[k].id==id)
				{
					newlen=(aciListPar[k].varType>>2)+2;
					memcpy(&sendbuffer[0], &id, 2);
					memcpy(&sendbuffer[2], aciListPar[k].ptrToVar, newlen-2);
					break;
				}
			}

			if (newlen==0) {
				sendbuffer[0]=0x00;
				aciTxSendPacket(ACIMT_PARAM, &sendbuffer[0], 1);
				break;
			}
			aciTxSendPacket(ACIMT_PARAM, &sendbuffer[0], newlen);
		}
		break;


    	case ACIMT_PARAMPACKET:
    		//check magic code to see that the packet fits the desired configuration
    		packetSelect=messagetype-ACIMT_PARAMPACKET;
    		if (packetSelect>=MAX_VAR_PACKETS)
    			break;
    		if ((aciParPacketMagicCode[packetSelect]==aciRxDataBuffer[0])) // && (aciParPacketContentBufferLength[packetSelect]==length-1))
    		{
    			memcpy(&aciParPacketContentBuffer[packetSelect][0],&aciRxDataBuffer[1],length-1);
    			aciParamPacketReceived[packetSelect]=1;
    			c[0]=ACIMT_PARAMPACKET+packetSelect;
    			aciTxSendPacket(ACIMT_ACK,&c[0],1);
    			aciParPacketContentBufferValid[packetSelect] = 1;
    			aciParPacketContentBufferInvalidCnt[packetSelect] = 0;
    		}
    		else {
    			aciParPacketContentBufferValid[packetSelect] = 0;
    			aciParPacketContentBufferInvalidCnt[packetSelect]++;
    		}
    		break;

	case ACIMT_CHANGEPACKETRATE:
		aciInhibitPacketTransmission=0;

		if (length==sizeof(aciVarPacketTransmissionRate))
		{
			for(i=0;i<(sizeof(aciVarPacketTransmissionRate)/2);i++) {
				aciVarPacketTransmissionRate[i]=(aciRxDataBuffer[i*2+1]<<8) | (aciRxDataBuffer[i*2]);
			}
		}
	break;
	case ACIMT_GETPACKETRATE:
		aciTxSendPacket(ACIMT_PACKETRATEINFO,&aciVarPacketTransmissionRate[0],sizeof(aciVarPacketTransmissionRate));
	break;
	case ACIMT_HEARBEAT:
		aciInhibitPacketTransmission=0;
		aciHeartBeatCnt=0;
	break;
	case ACIMT_GETHEARTBEATTIMEOUT:
		aciTxSendPacket(ACIMT_SENDHEARBEATTIMEOUT,&aciHeartBeatTimeout,2);
	break;
	case ACIMT_SETHEARTBEATTIMEOUT:
		if (length==2)
			memcpy(&aciHeartBeatTimeout,&aciRxDataBuffer[0],2);
	break;
	case ACIMT_MAGICCODES:
		{
			unsigned char temp_buffer[12];
			memcpy(&temp_buffer[0], &aciMagicCodeVar,2);
			memcpy(&temp_buffer[2], &aciMagicCodeCmd,2);
			memcpy(&temp_buffer[4], &aciMagicCodePar,2);
			memcpy(&temp_buffer[6], &aciListVarCount,2);
			memcpy(&temp_buffer[8], &aciListCmdCount,2);
			memcpy(&temp_buffer[10], &aciListParCount,2);
			aciTxSendPacket(ACIMT_MAGICCODES,&temp_buffer[0],12);
		}
		break;
	case ACIMT_RESETREMOTE:
		//reset var packet content
		for (z=0;z<MAX_VAR_PACKETS;z++)
			{
				for (i=0;i<MEMPACKET_MAX_VARS;i++)
				{
					aciVarPacketSelect[z][i]=ID_NONE;
					aciVarPacketPtrList[z][i]=NULL;
					aciVarPacketTypeList[z][i]=0;
				}
				aciVarPacketMagicCode[z]=0;
				aciVarPacketSelectLength[z]=0;
			}
		aciInhibitPacketTransmission=0;
		aciHeartBeatCnt=0;

	break;
	case ACIMT_SAVEPARAM:
		if (aciSaveParaCallback) {
			aciSaveParaCallback();
			aciParamSaveIt = 1;
		}
		break;

	case ACIMT_LOADPARAM:
		if (aciReadParafromFlashCallback) {
			output = aciReadParafromFlashCallback();
			aciTxSendPacket(ACIMT_LOADPARAM, &output, 2);
		}
		break;

	case ACIMT_SINGLESEND: // ACK
		//if(length>0) {
			i_single = (aciRxDataBuffer[1]<<8)|aciRxDataBuffer[0];
			i_single=i_single-1;
			if(i<MAX_VARIABLE_LIST) aciSendSingleStatus[i_single]=0;
		//}
		break;

	case ACIMT_SINGLEREQ:
		if(length>1) {
			char idFound=0;
			unsigned char temp_buffer[512];

			i_single = (aciRxDataBuffer[1]<<8)|aciRxDataBuffer[0];
			for(k=0;k<aciListVarCount;k++) {
				if (i_single==aciListVar[k].id)
				{
					idFound=1;
					break;
				}
			}
//
			if (idFound)
			{
				memcpy(&temp_buffer[0],&(aciListVar[k].id),2);
				memcpy(&temp_buffer[2],&(aciListVar[k].varType),1);
				memcpy(&temp_buffer[3],aciListVar[k].ptrToVar, (aciListVar[k].varType)>>2);
				aciTxSendPacket(ACIMT_SINGLEREQ,&temp_buffer[0],3+((aciListVar[k].varType)>>2));
//
			}
//			else
//				aciTxSendPacket(ACIMT_SENDVARTABLEENTRYINVALID,&selectedId,2);
		}
		break;
	}
}

void aciReceiveHandler(unsigned char rxByte)
{
	static unsigned char aciRxState=ARS_IDLE;
	static unsigned char aciRxMessageType;
	static unsigned short aciRxLength;
	static unsigned short aciRxCrc;
	static unsigned short aciRxReceivedCrc;


	switch (aciRxState)
	{
	case ARS_IDLE:
		if (rxByte=='!')
			aciRxState=ARS_STARTBYTE1;
		break;
	case ARS_STARTBYTE1:
		if (rxByte=='#')
			aciRxState=ARS_STARTBYTE2;
		else
			aciRxState=ARS_IDLE;

		break;
	case ARS_STARTBYTE2:
		if (rxByte=='!')
			aciRxState=ARS_MESSAGETYPE;
		else
			aciRxState=ARS_IDLE;
		break;
	case ARS_MESSAGETYPE:
		aciRxMessageType=rxByte;
		aciRxCrc=0xff;
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxState=ARS_LENGTH1;

		break;
	case ARS_LENGTH1:
		aciRxLength=rxByte;
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxState=ARS_LENGTH2;
		break;
	case ARS_LENGTH2:
		aciRxLength|=rxByte<<8;
		if (aciRxLength>ACI_RX_BUFFER_SIZE)
			aciRxState=ARS_IDLE;
		else
		{
			aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
			aciRxDataCnt=0;
			if (aciRxLength)
				aciRxState=ARS_DATA;
			else
				aciRxState=ARS_CRC1;
		}
		break;
	case ARS_DATA:
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxDataBuffer[aciRxDataCnt++]=rxByte;
		if (aciRxDataCnt==aciRxLength)
			aciRxState=ARS_CRC1;
		break;
	case ARS_CRC1:
		aciRxReceivedCrc=rxByte;
		aciRxState=ARS_CRC2;
		break;
	case ARS_CRC2:
		aciRxReceivedCrc|=rxByte<<8;
		if (aciRxReceivedCrc==aciRxCrc)
		{
			aciRxHandleMessage(aciRxMessageType,aciRxLength);
		}
		aciRxState=ARS_IDLE;

		break;

	}

}
/*
 *
 * ACI TX Ringbuffer
 *
 */

void aciSetStartTxCallback(void (*aciStartTxCallback_func)(unsigned char))
{
	aciStartTxCallback=aciStartTxCallback_func;
    37dc:	e59f3004 	ldr	r3, [pc, #4]	; 37e8 <.text+0x37e8>
    37e0:	e5830000 	str	r0, [r3]
}
    37e4:	e12fff1e 	bx	lr
    37e8:	40004b2c 	andmi	r4, r0, ip, lsr #22

000037ec <aciTxRingBufferReset>:


void aciTxSendPacket(unsigned char aciMessageType, void * data, unsigned short cnt)
{
	unsigned char startstring[3] = { '!', '#', '!' };
	unsigned short crc = 0xFF;

	if (cnt + 10 >= aciTxRingBufferGetFreeSpace())
		return;

	//add header to ringbuffer
	aciTxRingBufferAddData(&startstring, 3);

	//add message type to ringbuffer
	aciTxRingBufferAddData(&aciMessageType, 1);
	crc=aciUpdateCrc16(crc,&aciMessageType,1);

	//add data size to ringbuffer
	aciTxRingBufferAddData(&cnt, 2);
	crc=aciUpdateCrc16(crc,&cnt,2);

	aciTxRingBufferAddData(data,cnt);
	crc=aciUpdateCrc16(crc,data,cnt);

	//add CRC to ringbuffer
	aciTxRingBufferAddData(&crc, 2);

}

void aciTxRingBufferReset(void)
{
	aciTxRingBufferWritePtr=0;
    37ec:	e59f3010 	ldr	r3, [pc, #16]	; 3804 <.text+0x3804>
	aciTxRingBufferReadPtr=0;
    37f0:	e59f2010 	ldr	r2, [pc, #16]	; 3808 <.text+0x3808>
    37f4:	e3a01000 	mov	r1, #0	; 0x0
    37f8:	e1c310b0 	strh	r1, [r3]
    37fc:	e5c21000 	strb	r1, [r2]
}
    3800:	e12fff1e 	bx	lr
    3804:	40000ea4 	andmi	r0, r0, r4, lsr #29
    3808:	40000ea6 	andmi	r0, r0, r6, lsr #29

0000380c <aciTxRingBufferGetFreeSpace>:

unsigned short aciTxRingBufferGetFreeSpace(void)
{

	if (aciTxRingBufferWritePtr>=aciTxRingBufferReadPtr)
    380c:	e59f3030 	ldr	r3, [pc, #48]	; 3844 <.text+0x3844>
    3810:	e59f2030 	ldr	r2, [pc, #48]	; 3848 <.text+0x3848>
    3814:	e5d30000 	ldrb	r0, [r3]
    3818:	e1d210b0 	ldrh	r1, [r2]
		return (ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr+aciTxRingBufferReadPtr-1);
    381c:	e0613000 	rsb	r3, r1, r0
	else
		return (aciTxRingBufferReadPtr-aciTxRingBufferWritePtr-1);
    3820:	e0612000 	rsb	r2, r1, r0
    3824:	e283309f 	add	r3, r3, #159	; 0x9f
    3828:	e2422001 	sub	r2, r2, #1	; 0x1
    382c:	e1500001 	cmp	r0, r1
    3830:	e1a03803 	mov	r3, r3, lsl #16
    3834:	e1a02802 	mov	r2, r2, lsl #16
    3838:	e1a00823 	mov	r0, r3, lsr #16
    383c:	81a00822 	movhi	r0, r2, lsr #16


}
    3840:	e12fff1e 	bx	lr
    3844:	40000ea6 	andmi	r0, r0, r6, lsr #29
    3848:	40000ea4 	andmi	r0, r0, r4, lsr #29

0000384c <aciTxRingBufferByteAvailable>:

void aciTxRingBufferAddData(void * ptr, unsigned short size)
{
        unsigned char * ptrToChr=(unsigned char *)ptr;
        unsigned char triggerSend=0;

     if (!size)
    	 return;
	if (aciTxRingBufferGetFreeSpace()<size)
		return;

	if (aciTxRingBufferGetFreeSpace()==(ACI_TX_RINGBUFFER_SIZE-1))
		triggerSend=1;

	//check if data fits in without overflow of the write pointer
	if (ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr>size)
	{
		//it does. Copy everything at ones
		memcpy(&aciTxRingBuffer[aciTxRingBufferWritePtr],ptrToChr,size);
		aciTxRingBufferWritePtr+=size;
	}  else  {
		//it does not. We need two steps
		//copy to the end of the buffer
		memcpy(&aciTxRingBuffer[aciTxRingBufferWritePtr],ptrToChr,ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr);
                memcpy(&aciTxRingBuffer[0],ptrToChr+(ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr),size-(ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr));

		//increase and overflow correctly
		aciTxRingBufferWritePtr+=size;
		aciTxRingBufferWritePtr%=ACI_TX_RINGBUFFER_SIZE;

	}

	if ((triggerSend) && (aciStartTxCallback))
	{
		//get one byte from ringbuffer
		unsigned char byte=aciTxRingBufferGetNextByte();
		aciStartTxCallback(byte);
	}
}

unsigned char aciTxRingBufferByteAvailable(void)
{
    384c:	e52de004 	str	lr, [sp, #-4]!
	if (aciTxRingBufferGetFreeSpace()==ACI_TX_RINGBUFFER_SIZE-1)
    3850:	ebffffed 	bl	380c <aciTxRingBufferGetFreeSpace>
		return 0;
	else
		return 1;
}
    3854:	e250009f 	subs	r0, r0, #159	; 0x9f
    3858:	13a00001 	movne	r0, #1	; 0x1
    385c:	e49de004 	ldr	lr, [sp], #4
    3860:	e12fff1e 	bx	lr

00003864 <aciTxRingBufferGetNextByte>:

unsigned char aciTxRingBufferGetNextByte(void)
{
    3864:	e52de004 	str	lr, [sp, #-4]!

	unsigned char byte;

	if (!aciTxRingBufferByteAvailable())
    3868:	ebfffff7 	bl	384c <aciTxRingBufferByteAvailable>
    386c:	e3500000 	cmp	r0, #0	; 0x0
		return 0;

	byte=aciTxRingBuffer[aciTxRingBufferReadPtr];
    3870:	e59fc038 	ldr	ip, [pc, #56]	; 38b0 <.text+0x38b0>
    3874:	0a00000b 	beq	38a8 <aciTxRingBufferGetNextByte+0x44>
    3878:	e5dc0000 	ldrb	r0, [ip]
	aciTxRingBufferReadPtr++;
	aciTxRingBufferReadPtr%=ACI_TX_RINGBUFFER_SIZE;
    387c:	e59f2030 	ldr	r2, [pc, #48]	; 38b4 <.text+0x38b4>
    3880:	e2801001 	add	r1, r0, #1	; 0x1
    3884:	e20110ff 	and	r1, r1, #255	; 0xff
    3888:	e083e192 	umull	lr, r3, r2, r1
    388c:	e1a033a3 	mov	r3, r3, lsr #7
    3890:	e0833103 	add	r3, r3, r3, lsl #2
    3894:	e0411283 	sub	r1, r1, r3, lsl #5
    3898:	e59f3018 	ldr	r3, [pc, #24]	; 38b8 <.text+0x38b8>
    389c:	e7d32000 	ldrb	r2, [r3, r0]
    38a0:	e5cc1000 	strb	r1, [ip]

	return byte;
    38a4:	e1a00002 	mov	r0, r2
}
    38a8:	e49de004 	ldr	lr, [sp], #4
    38ac:	e12fff1e 	bx	lr
    38b0:	40000ea6 	andmi	r0, r0, r6, lsr #29
    38b4:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    38b8:	40003cf8 	strmid	r3, [r0], -r8

000038bc <aciCrcUpdate>:

/*
 *
 * ACI Helper functions
 *
 *
 */

unsigned short aciCrcUpdate (unsigned short crc, unsigned char data)
     {
    38bc:	e1a00800 	mov	r0, r0, lsl #16
         data ^= (crc & 0xff);
    38c0:	e0211820 	eor	r1, r1, r0, lsr #16
    38c4:	e20110ff 	and	r1, r1, #255	; 0xff
         data ^= data << 4;
    38c8:	e0211201 	eor	r1, r1, r1, lsl #4
    38cc:	e20110ff 	and	r1, r1, #255	; 0xff

         return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    38d0:	e1a03181 	mov	r3, r1, lsl #3
    38d4:	e1a00c20 	mov	r0, r0, lsr #24
    38d8:	e0233221 	eor	r3, r3, r1, lsr #4
    38dc:	e1800401 	orr	r0, r0, r1, lsl #8
                 ^ ((unsigned short )data << 3));
     }
    38e0:	e0200003 	eor	r0, r0, r3
    38e4:	e12fff1e 	bx	lr

000038e8 <aciUpdateCrc16>:

unsigned short aciUpdateCrc16(unsigned short crc, void * data, unsigned short cnt)
{
    38e8:	e1a02802 	mov	r2, r2, lsl #16
    38ec:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    38f0:	e1a06822 	mov	r6, r2, lsr #16
    38f4:	e1a00800 	mov	r0, r0, lsl #16
	int i=0;
	unsigned short crcNew=crc;
	unsigned char * chrData=(unsigned char *)data;

	for (i=0;i<cnt;i++)
    38f8:	e3560000 	cmp	r6, #0	; 0x0
    38fc:	e1a05001 	mov	r5, r1
    3900:	e1a00820 	mov	r0, r0, lsr #16
    3904:	da000005 	ble	3920 <aciUpdateCrc16+0x38>
    3908:	e3a04000 	mov	r4, #0	; 0x0
		crcNew=aciCrcUpdate(crcNew,chrData[i]);
    390c:	e7d41005 	ldrb	r1, [r4, r5]
    3910:	e2844001 	add	r4, r4, #1	; 0x1
    3914:	ebffffe8 	bl	38bc <aciCrcUpdate>
    3918:	e1560004 	cmp	r6, r4
    391c:	1afffffa 	bne	390c <aciUpdateCrc16+0x24>

	return crcNew;
}
    3920:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    3924:	e12fff1e 	bx	lr

00003928 <aciPublishParameterInt>:
    3928:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    392c:	e59f5194 	ldr	r5, [pc, #404]	; 3ac8 <.text+0x3ac8>
    3930:	e595e000 	ldr	lr, [r5]
    3934:	e59f5190 	ldr	r5, [pc, #400]	; 3acc <.text+0x3acc>
    3938:	e08ec18e 	add	ip, lr, lr, lsl #3
    393c:	e24dd048 	sub	sp, sp, #72	; 0x48
    3940:	e08ec08c 	add	ip, lr, ip, lsl #1
    3944:	e08c4005 	add	r4, ip, r5
    3948:	e59d706c 	ldr	r7, [sp, #108]
    394c:	e58dc03c 	str	ip, [sp, #60]
    3950:	e35e0032 	cmp	lr, #50	; 0x32
    3954:	e1a0cc23 	mov	ip, r3, lsr #24
    3958:	e1a0e423 	mov	lr, r3, lsr #8
    395c:	e1a05003 	mov	r5, r3
    3960:	e1a03823 	mov	r3, r3, lsr #16
    3964:	e59d8070 	ldr	r8, [sp, #112]
    3968:	e58dc030 	str	ip, [sp, #48]
    396c:	e58de038 	str	lr, [sp, #56]
    3970:	e1a0cc20 	mov	ip, r0, lsr #24
    3974:	e1a0e420 	mov	lr, r0, lsr #8
    3978:	e58d3034 	str	r3, [sp, #52]
    397c:	e1a03820 	mov	r3, r0, lsr #16
    3980:	e58dc00c 	str	ip, [sp, #12]
    3984:	e58de014 	str	lr, [sp, #20]
    3988:	e1a0cc27 	mov	ip, r7, lsr #24
    398c:	e1a0e427 	mov	lr, r7, lsr #8
    3990:	e58d3010 	str	r3, [sp, #16]
    3994:	e1a03827 	mov	r3, r7, lsr #16
    3998:	e58dc024 	str	ip, [sp, #36]
    399c:	e58de02c 	str	lr, [sp, #44]
    39a0:	e58d3028 	str	r3, [sp, #40]
    39a4:	e1a0cc28 	mov	ip, r8, lsr #24
    39a8:	e1a0e428 	mov	lr, r8, lsr #8
    39ac:	e1a03828 	mov	r3, r8, lsr #16
    39b0:	e1cd24b0 	strh	r2, [sp, #64]
    39b4:	e5cd1044 	strb	r1, [sp, #68]
    39b8:	e284b00c 	add	fp, r4, #12	; 0xc
    39bc:	e284a004 	add	sl, r4, #4	; 0x4
    39c0:	e2849008 	add	r9, r4, #8	; 0x8
    39c4:	e3a02002 	mov	r2, #2	; 0x2
    39c8:	e28d1040 	add	r1, sp, #64	; 0x40
    39cc:	e1a06000 	mov	r6, r0
    39d0:	e58dc018 	str	ip, [sp, #24]
    39d4:	e58de020 	str	lr, [sp, #32]
    39d8:	e58d301c 	str	r3, [sp, #28]
    39dc:	0a000036 	beq	3abc <aciPublishParameterInt+0x194>
    39e0:	e5ddc040 	ldrb	ip, [sp, #64]
    39e4:	e5dde041 	ldrb	lr, [sp, #65]
    39e8:	e58dc008 	str	ip, [sp, #8]
    39ec:	e5dd3044 	ldrb	r3, [sp, #68]
    39f0:	e59fc0d8 	ldr	ip, [pc, #216]	; 3ad0 <.text+0x3ad0>
    39f4:	e88d4008 	stmia	sp, {r3, lr}
    39f8:	e1dc00b0 	ldrh	r0, [ip]
    39fc:	e59de03c 	ldr	lr, [sp, #60]
    3a00:	e59dc008 	ldr	ip, [sp, #8]
    3a04:	e59f30c0 	ldr	r3, [pc, #192]	; 3acc <.text+0x3acc>
    3a08:	e7cec003 	strb	ip, [lr, r3]
    3a0c:	e59de004 	ldr	lr, [sp, #4]
    3a10:	e5c4e001 	strb	lr, [r4, #1]
    3a14:	e59d3000 	ldr	r3, [sp]
    3a18:	e5c4300e 	strb	r3, [r4, #14]
    3a1c:	e59dc038 	ldr	ip, [sp, #56]
    3a20:	e5c4c003 	strb	ip, [r4, #3]
    3a24:	e59de034 	ldr	lr, [sp, #52]
    3a28:	e5c4e004 	strb	lr, [r4, #4]
    3a2c:	e59d3030 	ldr	r3, [sp, #48]
    3a30:	e5c45002 	strb	r5, [r4, #2]
    3a34:	e5c43005 	strb	r3, [r4, #5]
    3a38:	e59d5024 	ldr	r5, [sp, #36]
    3a3c:	e5ca5005 	strb	r5, [sl, #5]
    3a40:	e59dc02c 	ldr	ip, [sp, #44]
    3a44:	e5cac003 	strb	ip, [sl, #3]
    3a48:	e59de028 	ldr	lr, [sp, #40]
    3a4c:	e5ca7002 	strb	r7, [sl, #2]
    3a50:	e5cae004 	strb	lr, [sl, #4]
    3a54:	e59d3018 	ldr	r3, [sp, #24]
    3a58:	e5c93005 	strb	r3, [r9, #5]
    3a5c:	e59d5020 	ldr	r5, [sp, #32]
    3a60:	e5c95003 	strb	r5, [r9, #3]
    3a64:	e59dc01c 	ldr	ip, [sp, #28]
    3a68:	e5c9c004 	strb	ip, [r9, #4]
    3a6c:	e5c98002 	strb	r8, [r9, #2]
    3a70:	e59de00c 	ldr	lr, [sp, #12]
    3a74:	e5cbe006 	strb	lr, [fp, #6]
    3a78:	e59d3014 	ldr	r3, [sp, #20]
    3a7c:	e5cb3004 	strb	r3, [fp, #4]
    3a80:	e59d5010 	ldr	r5, [sp, #16]
    3a84:	e5cb6003 	strb	r6, [fp, #3]
    3a88:	e5cb5005 	strb	r5, [fp, #5]
    3a8c:	ebffff95 	bl	38e8 <aciUpdateCrc16>
    3a90:	e59fc038 	ldr	ip, [pc, #56]	; 3ad0 <.text+0x3ad0>
    3a94:	e3a02001 	mov	r2, #1	; 0x1
    3a98:	e28d1044 	add	r1, sp, #68	; 0x44
    3a9c:	e1cc00b0 	strh	r0, [ip]
    3aa0:	ebffff90 	bl	38e8 <aciUpdateCrc16>
    3aa4:	e59fe01c 	ldr	lr, [pc, #28]	; 3ac8 <.text+0x3ac8>
    3aa8:	e59e3000 	ldr	r3, [lr]
    3aac:	e59f201c 	ldr	r2, [pc, #28]	; 3ad0 <.text+0x3ad0>
    3ab0:	e2833001 	add	r3, r3, #1	; 0x1
    3ab4:	e1c200b0 	strh	r0, [r2]
    3ab8:	e58e3000 	str	r3, [lr]
    3abc:	e28dd048 	add	sp, sp, #72	; 0x48
    3ac0:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ac4:	e12fff1e 	bx	lr
    3ac8:	40000e64 	andmi	r0, r0, r4, ror #28
    3acc:	400028cc 	andmi	r2, r0, ip, asr #17
    3ad0:	4000002a 	andmi	r0, r0, sl, lsr #32

00003ad4 <aciPublishCommandInt>:
    3ad4:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ad8:	e59f5194 	ldr	r5, [pc, #404]	; 3c74 <.text+0x3c74>
    3adc:	e595e000 	ldr	lr, [r5]
    3ae0:	e59f5190 	ldr	r5, [pc, #400]	; 3c78 <.text+0x3c78>
    3ae4:	e08ec18e 	add	ip, lr, lr, lsl #3
    3ae8:	e24dd048 	sub	sp, sp, #72	; 0x48
    3aec:	e08ec08c 	add	ip, lr, ip, lsl #1
    3af0:	e08c4005 	add	r4, ip, r5
    3af4:	e59d706c 	ldr	r7, [sp, #108]
    3af8:	e58dc03c 	str	ip, [sp, #60]
    3afc:	e35e0032 	cmp	lr, #50	; 0x32
    3b00:	e1a0cc23 	mov	ip, r3, lsr #24
    3b04:	e1a0e423 	mov	lr, r3, lsr #8
    3b08:	e1a05003 	mov	r5, r3
    3b0c:	e1a03823 	mov	r3, r3, lsr #16
    3b10:	e59d8070 	ldr	r8, [sp, #112]
    3b14:	e58dc030 	str	ip, [sp, #48]
    3b18:	e58de038 	str	lr, [sp, #56]
    3b1c:	e1a0cc20 	mov	ip, r0, lsr #24
    3b20:	e1a0e420 	mov	lr, r0, lsr #8
    3b24:	e58d3034 	str	r3, [sp, #52]
    3b28:	e1a03820 	mov	r3, r0, lsr #16
    3b2c:	e58dc00c 	str	ip, [sp, #12]
    3b30:	e58de014 	str	lr, [sp, #20]
    3b34:	e1a0cc27 	mov	ip, r7, lsr #24
    3b38:	e1a0e427 	mov	lr, r7, lsr #8
    3b3c:	e58d3010 	str	r3, [sp, #16]
    3b40:	e1a03827 	mov	r3, r7, lsr #16
    3b44:	e58dc024 	str	ip, [sp, #36]
    3b48:	e58de02c 	str	lr, [sp, #44]
    3b4c:	e58d3028 	str	r3, [sp, #40]
    3b50:	e1a0cc28 	mov	ip, r8, lsr #24
    3b54:	e1a0e428 	mov	lr, r8, lsr #8
    3b58:	e1a03828 	mov	r3, r8, lsr #16
    3b5c:	e1cd24b0 	strh	r2, [sp, #64]
    3b60:	e5cd1044 	strb	r1, [sp, #68]
    3b64:	e284b00c 	add	fp, r4, #12	; 0xc
    3b68:	e284a004 	add	sl, r4, #4	; 0x4
    3b6c:	e2849008 	add	r9, r4, #8	; 0x8
    3b70:	e3a02002 	mov	r2, #2	; 0x2
    3b74:	e28d1040 	add	r1, sp, #64	; 0x40
    3b78:	e1a06000 	mov	r6, r0
    3b7c:	e58dc018 	str	ip, [sp, #24]
    3b80:	e58de020 	str	lr, [sp, #32]
    3b84:	e58d301c 	str	r3, [sp, #28]
    3b88:	0a000036 	beq	3c68 <aciPublishCommandInt+0x194>
    3b8c:	e5ddc040 	ldrb	ip, [sp, #64]
    3b90:	e5dde041 	ldrb	lr, [sp, #65]
    3b94:	e58dc008 	str	ip, [sp, #8]
    3b98:	e5dd3044 	ldrb	r3, [sp, #68]
    3b9c:	e59fc0d8 	ldr	ip, [pc, #216]	; 3c7c <.text+0x3c7c>
    3ba0:	e88d4008 	stmia	sp, {r3, lr}
    3ba4:	e1dc00b0 	ldrh	r0, [ip]
    3ba8:	e59de03c 	ldr	lr, [sp, #60]
    3bac:	e59dc008 	ldr	ip, [sp, #8]
    3bb0:	e59f30c0 	ldr	r3, [pc, #192]	; 3c78 <.text+0x3c78>
    3bb4:	e7cec003 	strb	ip, [lr, r3]
    3bb8:	e59de004 	ldr	lr, [sp, #4]
    3bbc:	e5c4e001 	strb	lr, [r4, #1]
    3bc0:	e59d3000 	ldr	r3, [sp]
    3bc4:	e5c4300e 	strb	r3, [r4, #14]
    3bc8:	e59dc038 	ldr	ip, [sp, #56]
    3bcc:	e5c4c003 	strb	ip, [r4, #3]
    3bd0:	e59de034 	ldr	lr, [sp, #52]
    3bd4:	e5c4e004 	strb	lr, [r4, #4]
    3bd8:	e59d3030 	ldr	r3, [sp, #48]
    3bdc:	e5c45002 	strb	r5, [r4, #2]
    3be0:	e5c43005 	strb	r3, [r4, #5]
    3be4:	e59d5024 	ldr	r5, [sp, #36]
    3be8:	e5ca5005 	strb	r5, [sl, #5]
    3bec:	e59dc02c 	ldr	ip, [sp, #44]
    3bf0:	e5cac003 	strb	ip, [sl, #3]
    3bf4:	e59de028 	ldr	lr, [sp, #40]
    3bf8:	e5ca7002 	strb	r7, [sl, #2]
    3bfc:	e5cae004 	strb	lr, [sl, #4]
    3c00:	e59d3018 	ldr	r3, [sp, #24]
    3c04:	e5c93005 	strb	r3, [r9, #5]
    3c08:	e59d5020 	ldr	r5, [sp, #32]
    3c0c:	e5c95003 	strb	r5, [r9, #3]
    3c10:	e59dc01c 	ldr	ip, [sp, #28]
    3c14:	e5c9c004 	strb	ip, [r9, #4]
    3c18:	e5c98002 	strb	r8, [r9, #2]
    3c1c:	e59de00c 	ldr	lr, [sp, #12]
    3c20:	e5cbe006 	strb	lr, [fp, #6]
    3c24:	e59d3014 	ldr	r3, [sp, #20]
    3c28:	e5cb3004 	strb	r3, [fp, #4]
    3c2c:	e59d5010 	ldr	r5, [sp, #16]
    3c30:	e5cb6003 	strb	r6, [fp, #3]
    3c34:	e5cb5005 	strb	r5, [fp, #5]
    3c38:	ebffff2a 	bl	38e8 <aciUpdateCrc16>
    3c3c:	e59fc038 	ldr	ip, [pc, #56]	; 3c7c <.text+0x3c7c>
    3c40:	e3a02001 	mov	r2, #1	; 0x1
    3c44:	e28d1044 	add	r1, sp, #68	; 0x44
    3c48:	e1cc00b0 	strh	r0, [ip]
    3c4c:	ebffff25 	bl	38e8 <aciUpdateCrc16>
    3c50:	e59fe01c 	ldr	lr, [pc, #28]	; 3c74 <.text+0x3c74>
    3c54:	e59e3000 	ldr	r3, [lr]
    3c58:	e59f201c 	ldr	r2, [pc, #28]	; 3c7c <.text+0x3c7c>
    3c5c:	e2833001 	add	r3, r3, #1	; 0x1
    3c60:	e1c200b0 	strh	r0, [r2]
    3c64:	e58e3000 	str	r3, [lr]
    3c68:	e28dd048 	add	sp, sp, #72	; 0x48
    3c6c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3c70:	e12fff1e 	bx	lr
    3c74:	40000e60 	andmi	r0, r0, r0, ror #28
    3c78:	4000472c 	andmi	r4, r0, ip, lsr #14
    3c7c:	40000028 	andmi	r0, r0, r8, lsr #32

00003c80 <aciPublishVariableInt>:
    3c80:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3c84:	e59f5194 	ldr	r5, [pc, #404]	; 3e20 <.text+0x3e20>
    3c88:	e595e000 	ldr	lr, [r5]
    3c8c:	e59f5190 	ldr	r5, [pc, #400]	; 3e24 <.text+0x3e24>
    3c90:	e08ec18e 	add	ip, lr, lr, lsl #3
    3c94:	e24dd048 	sub	sp, sp, #72	; 0x48
    3c98:	e08ec08c 	add	ip, lr, ip, lsl #1
    3c9c:	e08c4005 	add	r4, ip, r5
    3ca0:	e59d706c 	ldr	r7, [sp, #108]
    3ca4:	e58dc03c 	str	ip, [sp, #60]
    3ca8:	e35e0046 	cmp	lr, #70	; 0x46
    3cac:	e1a0cc23 	mov	ip, r3, lsr #24
    3cb0:	e1a0e423 	mov	lr, r3, lsr #8
    3cb4:	e1a05003 	mov	r5, r3
    3cb8:	e1a03823 	mov	r3, r3, lsr #16
    3cbc:	e59d8070 	ldr	r8, [sp, #112]
    3cc0:	e58dc030 	str	ip, [sp, #48]
    3cc4:	e58de038 	str	lr, [sp, #56]
    3cc8:	e1a0cc20 	mov	ip, r0, lsr #24
    3ccc:	e1a0e420 	mov	lr, r0, lsr #8
    3cd0:	e58d3034 	str	r3, [sp, #52]
    3cd4:	e1a03820 	mov	r3, r0, lsr #16
    3cd8:	e58dc00c 	str	ip, [sp, #12]
    3cdc:	e58de014 	str	lr, [sp, #20]
    3ce0:	e1a0cc27 	mov	ip, r7, lsr #24
    3ce4:	e1a0e427 	mov	lr, r7, lsr #8
    3ce8:	e58d3010 	str	r3, [sp, #16]
    3cec:	e1a03827 	mov	r3, r7, lsr #16
    3cf0:	e58dc024 	str	ip, [sp, #36]
    3cf4:	e58de02c 	str	lr, [sp, #44]
    3cf8:	e58d3028 	str	r3, [sp, #40]
    3cfc:	e1a0cc28 	mov	ip, r8, lsr #24
    3d00:	e1a0e428 	mov	lr, r8, lsr #8
    3d04:	e1a03828 	mov	r3, r8, lsr #16
    3d08:	e1cd24b0 	strh	r2, [sp, #64]
    3d0c:	e5cd1044 	strb	r1, [sp, #68]
    3d10:	e284b00c 	add	fp, r4, #12	; 0xc
    3d14:	e284a004 	add	sl, r4, #4	; 0x4
    3d18:	e2849008 	add	r9, r4, #8	; 0x8
    3d1c:	e3a02002 	mov	r2, #2	; 0x2
    3d20:	e28d1040 	add	r1, sp, #64	; 0x40
    3d24:	e1a06000 	mov	r6, r0
    3d28:	e58dc018 	str	ip, [sp, #24]
    3d2c:	e58de020 	str	lr, [sp, #32]
    3d30:	e58d301c 	str	r3, [sp, #28]
    3d34:	0a000036 	beq	3e14 <aciPublishVariableInt+0x194>
    3d38:	e5ddc040 	ldrb	ip, [sp, #64]
    3d3c:	e5dde041 	ldrb	lr, [sp, #65]
    3d40:	e58dc008 	str	ip, [sp, #8]
    3d44:	e5dd3044 	ldrb	r3, [sp, #68]
    3d48:	e59fc0d8 	ldr	ip, [pc, #216]	; 3e28 <.text+0x3e28>
    3d4c:	e88d4008 	stmia	sp, {r3, lr}
    3d50:	e1dc00b0 	ldrh	r0, [ip]
    3d54:	e59de03c 	ldr	lr, [sp, #60]
    3d58:	e59dc008 	ldr	ip, [sp, #8]
    3d5c:	e59f30c0 	ldr	r3, [pc, #192]	; 3e24 <.text+0x3e24>
    3d60:	e7cec003 	strb	ip, [lr, r3]
    3d64:	e59de004 	ldr	lr, [sp, #4]
    3d68:	e5c4e001 	strb	lr, [r4, #1]
    3d6c:	e59d3000 	ldr	r3, [sp]
    3d70:	e5c4300e 	strb	r3, [r4, #14]
    3d74:	e59dc038 	ldr	ip, [sp, #56]
    3d78:	e5c4c003 	strb	ip, [r4, #3]
    3d7c:	e59de034 	ldr	lr, [sp, #52]
    3d80:	e5c4e004 	strb	lr, [r4, #4]
    3d84:	e59d3030 	ldr	r3, [sp, #48]
    3d88:	e5c45002 	strb	r5, [r4, #2]
    3d8c:	e5c43005 	strb	r3, [r4, #5]
    3d90:	e59d5024 	ldr	r5, [sp, #36]
    3d94:	e5ca5005 	strb	r5, [sl, #5]
    3d98:	e59dc02c 	ldr	ip, [sp, #44]
    3d9c:	e5cac003 	strb	ip, [sl, #3]
    3da0:	e59de028 	ldr	lr, [sp, #40]
    3da4:	e5ca7002 	strb	r7, [sl, #2]
    3da8:	e5cae004 	strb	lr, [sl, #4]
    3dac:	e59d3018 	ldr	r3, [sp, #24]
    3db0:	e5c93005 	strb	r3, [r9, #5]
    3db4:	e59d5020 	ldr	r5, [sp, #32]
    3db8:	e5c95003 	strb	r5, [r9, #3]
    3dbc:	e59dc01c 	ldr	ip, [sp, #28]
    3dc0:	e5c9c004 	strb	ip, [r9, #4]
    3dc4:	e5c98002 	strb	r8, [r9, #2]
    3dc8:	e59de00c 	ldr	lr, [sp, #12]
    3dcc:	e5cbe006 	strb	lr, [fp, #6]
    3dd0:	e59d3014 	ldr	r3, [sp, #20]
    3dd4:	e5cb3004 	strb	r3, [fp, #4]
    3dd8:	e59d5010 	ldr	r5, [sp, #16]
    3ddc:	e5cb6003 	strb	r6, [fp, #3]
    3de0:	e5cb5005 	strb	r5, [fp, #5]
    3de4:	ebfffebf 	bl	38e8 <aciUpdateCrc16>
    3de8:	e59fc038 	ldr	ip, [pc, #56]	; 3e28 <.text+0x3e28>
    3dec:	e3a02001 	mov	r2, #1	; 0x1
    3df0:	e28d1044 	add	r1, sp, #68	; 0x44
    3df4:	e1cc00b0 	strh	r0, [ip]
    3df8:	ebfffeba 	bl	38e8 <aciUpdateCrc16>
    3dfc:	e59fe01c 	ldr	lr, [pc, #28]	; 3e20 <.text+0x3e20>
    3e00:	e59e3000 	ldr	r3, [lr]
    3e04:	e59f201c 	ldr	r2, [pc, #28]	; 3e28 <.text+0x3e28>
    3e08:	e2833001 	add	r3, r3, #1	; 0x1
    3e0c:	e1c200b0 	strh	r0, [r2]
    3e10:	e58e3000 	str	r3, [lr]
    3e14:	e28dd048 	add	sp, sp, #72	; 0x48
    3e18:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3e1c:	e12fff1e 	bx	lr
    3e20:	40000e5c 	andmi	r0, r0, ip, asr lr
    3e24:	40003e58 	andmi	r3, r0, r8, asr lr
    3e28:	40000026 	andmi	r0, r0, r6, lsr #32

00003e2c <aciSetReadParafromFlashCallback>:

void aciSetReadParafromFlashCallback(short (*aciReadParafromFlashCallback_func)(void))
{
	aciReadParafromFlashCallback = aciReadParafromFlashCallback_func;
    3e2c:	e59f3004 	ldr	r3, [pc, #4]	; 3e38 <.text+0x3e38>
    3e30:	e5830000 	str	r0, [r3]
}
    3e34:	e12fff1e 	bx	lr
    3e38:	40000eb8 	strmih	r0, [r0], -r8

00003e3c <aciSetSaveParaCallback>:

void aciSetSaveParaCallback(void (*aciSaveParaCallback_func)(void))
{
	aciSaveParaCallback=aciSaveParaCallback_func;
    3e3c:	e59f3004 	ldr	r3, [pc, #4]	; 3e48 <.text+0x3e48>
    3e40:	e5830000 	str	r0, [r3]
}
    3e44:	e12fff1e 	bx	lr
    3e48:	40000ebc 	strmih	r0, [r0], -ip

00003e4c <aciSetWriteParatoFlashCallback>:

void aciSetWriteParatoFlashCallback(short (*aciWriteParatoFlashCallback_func)(void))
{
	aciWriteParatoFlashCallback=aciWriteParatoFlashCallback_func;
    3e4c:	e59f3004 	ldr	r3, [pc, #4]	; 3e58 <.text+0x3e58>
    3e50:	e5830000 	str	r0, [r3]
}
    3e54:	e12fff1e 	bx	lr
    3e58:	40000ec0 	andmi	r0, r0, r0, asr #29

00003e5c <aciTxRingBufferAddData>:
    3e5c:	e1a01801 	mov	r1, r1, lsl #16
    3e60:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3e64:	e1b04821 	movs	r4, r1, lsr #16
    3e68:	e1a05000 	mov	r5, r0
    3e6c:	1a000001 	bne	3e78 <aciTxRingBufferAddData+0x1c>
    3e70:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    3e74:	e12fff1e 	bx	lr
    3e78:	ebfffe63 	bl	380c <aciTxRingBufferGetFreeSpace>
    3e7c:	e1540000 	cmp	r4, r0
    3e80:	e59f60b8 	ldr	r6, [pc, #184]	; 3f40 <.text+0x3f40>
    3e84:	e1a07000 	mov	r7, r0
    3e88:	8afffff8 	bhi	3e70 <aciTxRingBufferAddData+0x14>
    3e8c:	e1d630b0 	ldrh	r3, [r6]
    3e90:	e59f80ac 	ldr	r8, [pc, #172]	; 3f44 <.text+0x3f44>
    3e94:	e263c0a0 	rsb	ip, r3, #160	; 0xa0
    3e98:	e15c0004 	cmp	ip, r4
    3e9c:	e1a01005 	mov	r1, r5
    3ea0:	e1a02004 	mov	r2, r4
    3ea4:	e0830008 	add	r0, r3, r8
    3ea8:	da00000e 	ble	3ee8 <aciTxRingBufferAddData+0x8c>
    3eac:	eb005349 	bl	18bd8 <__memcpy_from_arm>
    3eb0:	e1d630b0 	ldrh	r3, [r6]
    3eb4:	e0843003 	add	r3, r4, r3
    3eb8:	e1c630b0 	strh	r3, [r6]
    3ebc:	e357009f 	cmp	r7, #159	; 0x9f
    3ec0:	e59f4080 	ldr	r4, [pc, #128]	; 3f48 <.text+0x3f48>
    3ec4:	1affffe9 	bne	3e70 <aciTxRingBufferAddData+0x14>
    3ec8:	e5943000 	ldr	r3, [r4]
    3ecc:	e3530000 	cmp	r3, #0	; 0x0
    3ed0:	0affffe6 	beq	3e70 <aciTxRingBufferAddData+0x14>
    3ed4:	ebfffe62 	bl	3864 <aciTxRingBufferGetNextByte>
    3ed8:	e594c000 	ldr	ip, [r4]
    3edc:	e1a0e00f 	mov	lr, pc
    3ee0:	e12fff1c 	bx	ip
    3ee4:	eaffffe1 	b	3e70 <aciTxRingBufferAddData+0x14>
    3ee8:	e1a0200c 	mov	r2, ip
    3eec:	e0830008 	add	r0, r3, r8
    3ef0:	e1a01005 	mov	r1, r5
    3ef4:	eb005337 	bl	18bd8 <__memcpy_from_arm>
    3ef8:	e1d620b0 	ldrh	r2, [r6]
    3efc:	e0621005 	rsb	r1, r2, r5
    3f00:	e0842002 	add	r2, r4, r2
    3f04:	e28110a0 	add	r1, r1, #160	; 0xa0
    3f08:	e24220a0 	sub	r2, r2, #160	; 0xa0
    3f0c:	e1a00008 	mov	r0, r8
    3f10:	eb005330 	bl	18bd8 <__memcpy_from_arm>
    3f14:	e1d620b0 	ldrh	r2, [r6]
    3f18:	e0842002 	add	r2, r4, r2
    3f1c:	e1a02802 	mov	r2, r2, lsl #16
    3f20:	e59f1024 	ldr	r1, [pc, #36]	; 3f4c <.text+0x3f4c>
    3f24:	e1a02822 	mov	r2, r2, lsr #16
    3f28:	e0830291 	umull	r0, r3, r1, r2
    3f2c:	e1a033a3 	mov	r3, r3, lsr #7
    3f30:	e0833103 	add	r3, r3, r3, lsl #2
    3f34:	e0422283 	sub	r2, r2, r3, lsl #5
    3f38:	e1c620b0 	strh	r2, [r6]
    3f3c:	eaffffde 	b	3ebc <aciTxRingBufferAddData+0x60>
    3f40:	40000ea4 	andmi	r0, r0, r4, lsr #29
    3f44:	40003cf8 	strmid	r3, [r0], -r8
    3f48:	40004b2c 	andmi	r4, r0, ip, lsr #22
    3f4c:	cccccccd 	stcgtl	12, cr12, [ip], {205}

00003f50 <aciTxSendPacket>:
    3f50:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3f54:	e24dd010 	sub	sp, sp, #16	; 0x10
    3f58:	e28d500b 	add	r5, sp, #11	; 0xb
    3f5c:	e5cd0004 	strb	r0, [sp, #4]
    3f60:	e1cd20b0 	strh	r2, [sp]
    3f64:	e1a06001 	mov	r6, r1
    3f68:	e3a02003 	mov	r2, #3	; 0x3
    3f6c:	e59f10b0 	ldr	r1, [pc, #176]	; 4024 <.text+0x4024>
    3f70:	e1a00005 	mov	r0, r5
    3f74:	eb005317 	bl	18bd8 <__memcpy_from_arm>
    3f78:	e3a030ff 	mov	r3, #255	; 0xff
    3f7c:	e1cd30be 	strh	r3, [sp, #14]
    3f80:	ebfffe21 	bl	380c <aciTxRingBufferGetFreeSpace>
    3f84:	e1dd40b0 	ldrh	r4, [sp]
    3f88:	e284400a 	add	r4, r4, #10	; 0xa
    3f8c:	e1540000 	cmp	r4, r0
    3f90:	e28d7004 	add	r7, sp, #4	; 0x4
    3f94:	e1a0800d 	mov	r8, sp
    3f98:	e3a01003 	mov	r1, #3	; 0x3
    3f9c:	e1a00005 	mov	r0, r5
    3fa0:	aa00001c 	bge	4018 <aciTxSendPacket+0xc8>
    3fa4:	ebffffac 	bl	3e5c <aciTxRingBufferAddData>
    3fa8:	e1a00007 	mov	r0, r7
    3fac:	e3a01001 	mov	r1, #1	; 0x1
    3fb0:	ebffffa9 	bl	3e5c <aciTxRingBufferAddData>
    3fb4:	e3a02001 	mov	r2, #1	; 0x1
    3fb8:	e1a01007 	mov	r1, r7
    3fbc:	e1dd00be 	ldrh	r0, [sp, #14]
    3fc0:	ebfffe48 	bl	38e8 <aciUpdateCrc16>
    3fc4:	e3a01002 	mov	r1, #2	; 0x2
    3fc8:	e1cd00be 	strh	r0, [sp, #14]
    3fcc:	e1a0000d 	mov	r0, sp
    3fd0:	ebffffa1 	bl	3e5c <aciTxRingBufferAddData>
    3fd4:	e3a02002 	mov	r2, #2	; 0x2
    3fd8:	e1a0100d 	mov	r1, sp
    3fdc:	e1dd00be 	ldrh	r0, [sp, #14]
    3fe0:	ebfffe40 	bl	38e8 <aciUpdateCrc16>
    3fe4:	e1dd10b0 	ldrh	r1, [sp]
    3fe8:	e1cd00be 	strh	r0, [sp, #14]
    3fec:	e1a00006 	mov	r0, r6
    3ff0:	ebffff99 	bl	3e5c <aciTxRingBufferAddData>
    3ff4:	e1a01006 	mov	r1, r6
    3ff8:	e1dd00be 	ldrh	r0, [sp, #14]
    3ffc:	e1dd20b0 	ldrh	r2, [sp]
    4000:	ebfffe38 	bl	38e8 <aciUpdateCrc16>
    4004:	e28d3010 	add	r3, sp, #16	; 0x10
    4008:	e16300b2 	strh	r0, [r3, #-2]!
    400c:	e3a01002 	mov	r1, #2	; 0x2
    4010:	e1a00003 	mov	r0, r3
    4014:	ebffff90 	bl	3e5c <aciTxRingBufferAddData>
    4018:	e28dd010 	add	sp, sp, #16	; 0x10
    401c:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    4020:	e12fff1e 	bx	lr
    4024:	00018ce0 	andeq	r8, r1, r0, ror #25

00004028 <aciSendVar>:
    4028:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    402c:	e59f03bc 	ldr	r0, [pc, #956]	; 43f0 <.text+0x43f0>
    4030:	e59f13bc 	ldr	r1, [pc, #956]	; 43f4 <.text+0x43f4>
    4034:	e59f23bc 	ldr	r2, [pc, #956]	; 43f8 <.text+0x43f8>
    4038:	e24dd034 	sub	sp, sp, #52	; 0x34
    403c:	e59f33b8 	ldr	r3, [pc, #952]	; 43fc <.text+0x43fc>
    4040:	e58d000c 	str	r0, [sp, #12]
    4044:	e58d1010 	str	r1, [sp, #16]
    4048:	e58d2014 	str	r2, [sp, #20]
    404c:	e59fc3ac 	ldr	ip, [pc, #940]	; 4400 <.text+0x4400>
    4050:	e59f03ac 	ldr	r0, [pc, #940]	; 4404 <.text+0x4404>
    4054:	e59f13ac 	ldr	r1, [pc, #940]	; 4408 <.text+0x4408>
    4058:	e59f23ac 	ldr	r2, [pc, #940]	; 440c <.text+0x440c>
    405c:	e58d3018 	str	r3, [sp, #24]
    4060:	e3a03000 	mov	r3, #0	; 0x0
    4064:	e58dc01c 	str	ip, [sp, #28]
    4068:	e58d0020 	str	r0, [sp, #32]
    406c:	e58d1024 	str	r1, [sp, #36]
    4070:	e58d2000 	str	r2, [sp]
    4074:	e58d3008 	str	r3, [sp, #8]
    4078:	e59dc00c 	ldr	ip, [sp, #12]
    407c:	e1dc40b0 	ldrh	r4, [ip]
    4080:	e3540000 	cmp	r4, #0	; 0x0
    4084:	0a000054 	beq	41dc <aciSendVar+0x1b4>
    4088:	e59d0024 	ldr	r0, [sp, #36]
    408c:	e1d030b0 	ldrh	r3, [r0]
    4090:	e3530000 	cmp	r3, #0	; 0x0
    4094:	0a000089 	beq	42c0 <aciSendVar+0x298>
    4098:	e59f3370 	ldr	r3, [pc, #880]	; 4410 <.text+0x4410>
    409c:	e59d1008 	ldr	r1, [sp, #8]
    40a0:	e7d10003 	ldrb	r0, [r1, r3]
    40a4:	e59d2024 	ldr	r2, [sp, #36]
    40a8:	e3500000 	cmp	r0, #0	; 0x0
    40ac:	e3a03000 	mov	r3, #0	; 0x0
    40b0:	e1c230b0 	strh	r3, [r2]
    40b4:	d3a0a000 	movle	sl, #0	; 0x0
    40b8:	d1a08301 	movle	r8, r1, lsl #6
    40bc:	da00002b 	ble	4170 <aciSendVar+0x148>
    40c0:	e59dc008 	ldr	ip, [sp, #8]
    40c4:	e59f5348 	ldr	r5, [pc, #840]	; 4414 <.text+0x4414>
    40c8:	e2809001 	add	r9, r0, #1	; 0x1
    40cc:	e59f0344 	ldr	r0, [pc, #836]	; 4418 <.text+0x4418>
    40d0:	e1a0830c 	mov	r8, ip, lsl #6
    40d4:	e5d51000 	ldrb	r1, [r5]
    40d8:	e5d52001 	ldrb	r2, [r5, #1]
    40dc:	e59f3338 	ldr	r3, [pc, #824]	; 441c <.text+0x441c>
    40e0:	e0880000 	add	r0, r8, r0
    40e4:	e3a0a000 	mov	sl, #0	; 0x0
    40e8:	e58d0004 	str	r0, [sp, #4]
    40ec:	e5936000 	ldr	r6, [r3]
    40f0:	e181b402 	orr	fp, r1, r2, lsl #8
    40f4:	e1a0300a 	mov	r3, sl
    40f8:	e3a07001 	mov	r7, #1	; 0x1
    40fc:	e0883003 	add	r3, r8, r3
    4100:	e59f1318 	ldr	r1, [pc, #792]	; 4420 <.text+0x4420>
    4104:	e1a03083 	mov	r3, r3, lsl #1
    4108:	e3560000 	cmp	r6, #0	; 0x0
    410c:	e193e0b1 	ldrh	lr, [r3, r1]
    4110:	da000012 	ble	4160 <aciSendVar+0x138>
    4114:	e15b000e 	cmp	fp, lr
    4118:	03a00000 	moveq	r0, #0	; 0x0
    411c:	01a01000 	moveq	r1, r0
    4120:	0a00004d 	beq	425c <aciSendVar+0x234>
    4124:	e3a0c001 	mov	ip, #1	; 0x1
    4128:	ea000004 	b	4140 <aciSendVar+0x118>
    412c:	e7d33005 	ldrb	r3, [r3, r5]
    4130:	e5d22001 	ldrb	r2, [r2, #1]
    4134:	e1833402 	orr	r3, r3, r2, lsl #8
    4138:	e15e0003 	cmp	lr, r3
    413c:	0a000046 	beq	425c <aciSendVar+0x234>
    4140:	e1a0118c 	mov	r1, ip, lsl #3
    4144:	e081300c 	add	r3, r1, ip
    4148:	e08c3083 	add	r3, ip, r3, lsl #1
    414c:	e15c0006 	cmp	ip, r6
    4150:	e1a0000c 	mov	r0, ip
    4154:	e0832005 	add	r2, r3, r5
    4158:	e28cc001 	add	ip, ip, #1	; 0x1
    415c:	1afffff2 	bne	412c <aciSendVar+0x104>
    4160:	e1a03007 	mov	r3, r7
    4164:	e2877001 	add	r7, r7, #1	; 0x1
    4168:	e1570009 	cmp	r7, r9
    416c:	1affffe2 	bne	40fc <aciSendVar+0xd4>
    4170:	e59d0018 	ldr	r0, [sp, #24]
    4174:	e59f129c 	ldr	r1, [pc, #668]	; 4418 <.text+0x4418>
    4178:	e1c0a0b0 	strh	sl, [r0]
    417c:	e59f32a0 	ldr	r3, [pc, #672]	; 4424 <.text+0x4424>
    4180:	e59d0008 	ldr	r0, [sp, #8]
    4184:	e3a0c000 	mov	ip, #0	; 0x0
    4188:	e0882001 	add	r2, r8, r1
    418c:	e1a0e00c 	mov	lr, ip
    4190:	e0831400 	add	r1, r3, r0, lsl #8
    4194:	ea000005 	b	41b0 <aciSendVar+0x188>
    4198:	e4d23001 	ldrb	r3, [r2], #1
    419c:	e08c3123 	add	r3, ip, r3, lsr #2
    41a0:	e1a03803 	mov	r3, r3, lsl #16
    41a4:	e3500501 	cmp	r0, #4194304	; 0x400000
    41a8:	e1a0c823 	mov	ip, r3, lsr #16
    41ac:	0a000006 	beq	41cc <aciSendVar+0x1a4>
    41b0:	e28e3001 	add	r3, lr, #1	; 0x1
    41b4:	e1a00803 	mov	r0, r3, lsl #16
    41b8:	e5913000 	ldr	r3, [r1]
    41bc:	e3530000 	cmp	r3, #0	; 0x0
    41c0:	e1a0e820 	mov	lr, r0, lsr #16
    41c4:	e2811004 	add	r1, r1, #4	; 0x4
    41c8:	1afffff2 	bne	4198 <aciSendVar+0x170>
    41cc:	e59d1014 	ldr	r1, [sp, #20]
    41d0:	e59d2010 	ldr	r2, [sp, #16]
    41d4:	e1c1c0b0 	strh	ip, [r1]
    41d8:	e1c2c0b0 	strh	ip, [r2]
    41dc:	e59dc008 	ldr	ip, [sp, #8]
    41e0:	e59d0000 	ldr	r0, [sp]
    41e4:	e28d100c 	add	r1, sp, #12	; 0xc
    41e8:	e8910006 	ldmia	r1, {r1, r2}
    41ec:	e28cc001 	add	ip, ip, #1	; 0x1
    41f0:	e2800001 	add	r0, r0, #1	; 0x1
    41f4:	e2811002 	add	r1, r1, #2	; 0x2
    41f8:	e2822002 	add	r2, r2, #2	; 0x2
    41fc:	e59d3014 	ldr	r3, [sp, #20]
    4200:	e58dc008 	str	ip, [sp, #8]
    4204:	e35c0003 	cmp	ip, #3	; 0x3
    4208:	e58d0000 	str	r0, [sp]
    420c:	e59dc018 	ldr	ip, [sp, #24]
    4210:	e59d001c 	ldr	r0, [sp, #28]
    4214:	e58d100c 	str	r1, [sp, #12]
    4218:	e58d2010 	str	r2, [sp, #16]
    421c:	e28d1020 	add	r1, sp, #32	; 0x20
    4220:	e8910006 	ldmia	r1, {r1, r2}
    4224:	e2833002 	add	r3, r3, #2	; 0x2
    4228:	e28cc002 	add	ip, ip, #2	; 0x2
    422c:	e2800004 	add	r0, r0, #4	; 0x4
    4230:	e2811e23 	add	r1, r1, #560	; 0x230
    4234:	e2822002 	add	r2, r2, #2	; 0x2
    4238:	e58d3014 	str	r3, [sp, #20]
    423c:	e58dc018 	str	ip, [sp, #24]
    4240:	e58d001c 	str	r0, [sp, #28]
    4244:	e58d1020 	str	r1, [sp, #32]
    4248:	e58d2024 	str	r2, [sp, #36]
    424c:	1affff89 	bne	4078 <aciSendVar+0x50>
    4250:	e28dd034 	add	sp, sp, #52	; 0x34
    4254:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4258:	e12fff1e 	bx	lr
    425c:	e0811000 	add	r1, r1, r0
    4260:	e0801081 	add	r1, r0, r1, lsl #1
    4264:	e0811005 	add	r1, r1, r5
    4268:	e281200c 	add	r2, r1, #12	; 0xc
    426c:	e5d20004 	ldrb	r0, [r2, #4]
    4270:	e5d23003 	ldrb	r3, [r2, #3]
    4274:	e5d24005 	ldrb	r4, [r2, #5]
    4278:	e1833400 	orr	r3, r3, r0, lsl #8
    427c:	e28ac001 	add	ip, sl, #1	; 0x1
    4280:	e5d20006 	ldrb	r0, [r2, #6]
    4284:	e5d1e00e 	ldrb	lr, [r1, #14]
    4288:	e59d2004 	ldr	r2, [sp, #4]
    428c:	e1a0c80c 	mov	ip, ip, lsl #16
    4290:	e7c2e00a 	strb	lr, [r2, sl]
    4294:	e1833804 	orr	r3, r3, r4, lsl #16
    4298:	e088200a 	add	r2, r8, sl
    429c:	e1a0a82c 	mov	sl, ip, lsr #16
    42a0:	e59fc17c 	ldr	ip, [pc, #380]	; 4424 <.text+0x4424>
    42a4:	e1833c00 	orr	r3, r3, r0, lsl #24
    42a8:	e78c3102 	str	r3, [ip, r2, lsl #2]
    42ac:	e1a03007 	mov	r3, r7
    42b0:	e2877001 	add	r7, r7, #1	; 0x1
    42b4:	e1570009 	cmp	r7, r9
    42b8:	1affff8f 	bne	40fc <aciSendVar+0xd4>
    42bc:	eaffffab 	b	4170 <aciSendVar+0x148>
    42c0:	e59dc018 	ldr	ip, [sp, #24]
    42c4:	e1dc30b0 	ldrh	r3, [ip]
    42c8:	e3530000 	cmp	r3, #0	; 0x0
    42cc:	0affffc2 	beq	41dc <aciSendVar+0x1b4>
    42d0:	ebfffd4d 	bl	380c <aciTxRingBufferGetFreeSpace>
    42d4:	e59d1010 	ldr	r1, [sp, #16]
    42d8:	e1d150b0 	ldrh	r5, [r1]
    42dc:	e285300a 	add	r3, r5, #10	; 0xa
    42e0:	e1530000 	cmp	r3, r0
    42e4:	aaffffbc 	bge	41dc <aciSendVar+0x1b4>
    42e8:	e59f3138 	ldr	r3, [pc, #312]	; 4428 <.text+0x4428>
    42ec:	e5d32000 	ldrb	r2, [r3]
    42f0:	e3520000 	cmp	r2, #0	; 0x0
    42f4:	1affffb8 	bne	41dc <aciSendVar+0x1b4>
    42f8:	e59d201c 	ldr	r2, [sp, #28]
    42fc:	e5923000 	ldr	r3, [r2]
    4300:	e1540003 	cmp	r4, r3
    4304:	2affffb4 	bcs	41dc <aciSendVar+0x1b4>
    4308:	e28d402b 	add	r4, sp, #43	; 0x2b
    430c:	e3a02003 	mov	r2, #3	; 0x3
    4310:	e59f1114 	ldr	r1, [pc, #276]	; 442c <.text+0x442c>
    4314:	e1a00004 	mov	r0, r4
    4318:	eb00522e 	bl	18bd8 <__memcpy_from_arm>
    431c:	e59dc008 	ldr	ip, [sp, #8]
    4320:	e24c3070 	sub	r3, ip, #112	; 0x70
    4324:	e5cd3033 	strb	r3, [sp, #51]
    4328:	e59d301c 	ldr	r3, [sp, #28]
    432c:	e3a0c001 	mov	ip, #1	; 0x1
    4330:	e2852001 	add	r2, r5, #1	; 0x1
    4334:	e583c000 	str	ip, [r3]
    4338:	e1a00004 	mov	r0, r4
    433c:	e1cd22be 	strh	r2, [sp, #46]
    4340:	e28d4033 	add	r4, sp, #51	; 0x33
    4344:	e3a020ff 	mov	r2, #255	; 0xff
    4348:	e3a01003 	mov	r1, #3	; 0x3
    434c:	e1cd23b0 	strh	r2, [sp, #48]
    4350:	ebfffec1 	bl	3e5c <aciTxRingBufferAddData>
    4354:	e1a00004 	mov	r0, r4
    4358:	e3a01001 	mov	r1, #1	; 0x1
    435c:	ebfffebe 	bl	3e5c <aciTxRingBufferAddData>
    4360:	e1a01004 	mov	r1, r4
    4364:	e3a02001 	mov	r2, #1	; 0x1
    4368:	e1dd03b0 	ldrh	r0, [sp, #48]
    436c:	ebfffd5d 	bl	38e8 <aciUpdateCrc16>
    4370:	e28d402e 	add	r4, sp, #46	; 0x2e
    4374:	e1cd03b0 	strh	r0, [sp, #48]
    4378:	e3a01002 	mov	r1, #2	; 0x2
    437c:	e1a00004 	mov	r0, r4
    4380:	ebfffeb5 	bl	3e5c <aciTxRingBufferAddData>
    4384:	e1a01004 	mov	r1, r4
    4388:	e3a02002 	mov	r2, #2	; 0x2
    438c:	e1dd03b0 	ldrh	r0, [sp, #48]
    4390:	ebfffd54 	bl	38e8 <aciUpdateCrc16>
    4394:	e3a01001 	mov	r1, #1	; 0x1
    4398:	e1cd03b0 	strh	r0, [sp, #48]
    439c:	e59d0000 	ldr	r0, [sp]
    43a0:	ebfffead 	bl	3e5c <aciTxRingBufferAddData>
    43a4:	e3a02001 	mov	r2, #1	; 0x1
    43a8:	e59d1000 	ldr	r1, [sp]
    43ac:	e1dd03b0 	ldrh	r0, [sp, #48]
    43b0:	ebfffd4c 	bl	38e8 <aciUpdateCrc16>
    43b4:	e1cd03b0 	strh	r0, [sp, #48]
    43b8:	e59d0014 	ldr	r0, [sp, #20]
    43bc:	e1d010b0 	ldrh	r1, [r0]
    43c0:	e59d0020 	ldr	r0, [sp, #32]
    43c4:	ebfffea4 	bl	3e5c <aciTxRingBufferAddData>
    43c8:	e59d3014 	ldr	r3, [sp, #20]
    43cc:	e59d1020 	ldr	r1, [sp, #32]
    43d0:	e1dd03b0 	ldrh	r0, [sp, #48]
    43d4:	e1d320b0 	ldrh	r2, [r3]
    43d8:	ebfffd42 	bl	38e8 <aciUpdateCrc16>
    43dc:	e3a01002 	mov	r1, #2	; 0x2
    43e0:	e1cd03b0 	strh	r0, [sp, #48]
    43e4:	e28d0030 	add	r0, sp, #48	; 0x30
    43e8:	ebfffe9b 	bl	3e5c <aciTxRingBufferAddData>
    43ec:	eaffff7a 	b	41dc <aciSendVar+0x1b4>
    43f0:	40000018 	andmi	r0, r0, r8, lsl r0
    43f4:	40000e6c 	andmi	r0, r0, ip, ror #28
    43f8:	40004726 	andmi	r4, r0, r6, lsr #14
    43fc:	40000e72 	andmi	r0, r0, r2, ror lr
    4400:	40000e98 	mulmi	r0, r8, lr
    4404:	400034e8 	andmi	r3, r0, r8, ror #9
    4408:	40000e78 	andmi	r0, r0, r8, ror lr
    440c:	40000e68 	andmi	r0, r0, r8, ror #28
    4410:	40004cc2 	andmi	r4, r0, r2, asr #25
    4414:	40003e58 	andmi	r3, r0, r8, asr lr
    4418:	40003d98 	mulmi	r0, r8, sp
    441c:	40000e5c 	andmi	r0, r0, ip, asr lr
    4420:	40004cc6 	andmi	r4, r0, r6, asr #25
    4424:	4000441c 	andmi	r4, r0, ip, lsl r4
    4428:	40000eaa 	andmi	r0, r0, sl, lsr #29
    442c:	00018ce3 	andeq	r8, r1, r3, ror #25

00004430 <aciSyncPar>:
    4430:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4434:	e59f216c 	ldr	r2, [pc, #364]	; 45a8 <.text+0x45a8>
    4438:	e24dd004 	sub	sp, sp, #4	; 0x4
    443c:	e3a08000 	mov	r8, #0	; 0x0
    4440:	e58d2000 	str	r2, [sp]
    4444:	e59f9160 	ldr	r9, [pc, #352]	; 45ac <.text+0x45ac>
    4448:	e1a0b008 	mov	fp, r8
    444c:	e59d2000 	ldr	r2, [sp]
    4450:	e5d23000 	ldrb	r3, [r2]
    4454:	e3530000 	cmp	r3, #0	; 0x0
    4458:	0a00002b 	beq	450c <aciSyncPar+0xdc>
    445c:	e5d96000 	ldrb	r6, [r9]
    4460:	e3560000 	cmp	r6, #0	; 0x0
    4464:	c3a03000 	movgt	r3, #0	; 0x0
    4468:	c1a07003 	movgt	r7, r3
    446c:	c3a0a001 	movgt	sl, #1	; 0x1
    4470:	da000022 	ble	4500 <aciSyncPar+0xd0>
    4474:	e59f2134 	ldr	r2, [pc, #308]	; 45b0 <.text+0x45b0>
    4478:	e5925000 	ldr	r5, [r2]
    447c:	e3550000 	cmp	r5, #0	; 0x0
    4480:	da00001a 	ble	44f0 <aciSyncPar+0xc0>
    4484:	e59fc128 	ldr	ip, [pc, #296]	; 45b4 <.text+0x45b4>
    4488:	e0832308 	add	r2, r3, r8, lsl #6
    448c:	e59f3124 	ldr	r3, [pc, #292]	; 45b8 <.text+0x45b8>
    4490:	e1a02082 	mov	r2, r2, lsl #1
    4494:	e5dc1000 	ldrb	r1, [ip]
    4498:	e5dc0001 	ldrb	r0, [ip, #1]
    449c:	e192e0b3 	ldrh	lr, [r2, r3]
    44a0:	e1811400 	orr	r1, r1, r0, lsl #8
    44a4:	e151000e 	cmp	r1, lr
    44a8:	03a01000 	moveq	r1, #0	; 0x0
    44ac:	01a04001 	moveq	r4, r1
    44b0:	0a000020 	beq	4538 <aciSyncPar+0x108>
    44b4:	e3a00001 	mov	r0, #1	; 0x1
    44b8:	ea000004 	b	44d0 <aciSyncPar+0xa0>
    44bc:	e7d3300c 	ldrb	r3, [r3, ip]
    44c0:	e5d22001 	ldrb	r2, [r2, #1]
    44c4:	e1833402 	orr	r3, r3, r2, lsl #8
    44c8:	e153000e 	cmp	r3, lr
    44cc:	0a000019 	beq	4538 <aciSyncPar+0x108>
    44d0:	e1a04180 	mov	r4, r0, lsl #3
    44d4:	e1a01000 	mov	r1, r0
    44d8:	e0843000 	add	r3, r4, r0
    44dc:	e0803083 	add	r3, r0, r3, lsl #1
    44e0:	e1550001 	cmp	r5, r1
    44e4:	e083200c 	add	r2, r3, ip
    44e8:	e2800001 	add	r0, r0, #1	; 0x1
    44ec:	1afffff2 	bne	44bc <aciSyncPar+0x8c>
    44f0:	e15a0006 	cmp	sl, r6
    44f4:	e1a0300a 	mov	r3, sl
    44f8:	e28aa001 	add	sl, sl, #1	; 0x1
    44fc:	baffffdc 	blt	4474 <aciSyncPar+0x44>
    4500:	e59d2000 	ldr	r2, [sp]
    4504:	e3a03000 	mov	r3, #0	; 0x0
    4508:	e5c23000 	strb	r3, [r2]
    450c:	e59d3000 	ldr	r3, [sp]
    4510:	e2888001 	add	r8, r8, #1	; 0x1
    4514:	e2833001 	add	r3, r3, #1	; 0x1
    4518:	e3580003 	cmp	r8, #3	; 0x3
    451c:	e58d3000 	str	r3, [sp]
    4520:	e2899001 	add	r9, r9, #1	; 0x1
    4524:	e28bbe19 	add	fp, fp, #400	; 0x190
    4528:	1affffc7 	bne	444c <aciSyncPar+0x1c>
    452c:	e28dd004 	add	sp, sp, #4	; 0x4
    4530:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4534:	e12fff1e 	bx	lr
    4538:	e0844001 	add	r4, r4, r1
    453c:	e0814084 	add	r4, r1, r4, lsl #1
    4540:	e084400c 	add	r4, r4, ip
    4544:	e284300c 	add	r3, r4, #12	; 0xc
    4548:	e5d32004 	ldrb	r2, [r3, #4]
    454c:	e5d30003 	ldrb	r0, [r3, #3]
    4550:	e5d3c005 	ldrb	ip, [r3, #5]
    4554:	e5d3e006 	ldrb	lr, [r3, #6]
    4558:	e1800402 	orr	r0, r0, r2, lsl #8
    455c:	e59f3058 	ldr	r3, [pc, #88]	; 45bc <.text+0x45bc>
    4560:	e5d4200e 	ldrb	r2, [r4, #14]
    4564:	e1a01807 	mov	r1, r7, lsl #16
    4568:	e180080c 	orr	r0, r0, ip, lsl #16
    456c:	e08b1841 	add	r1, fp, r1, asr #16
    4570:	e0811003 	add	r1, r1, r3
    4574:	e1800c0e 	orr	r0, r0, lr, lsl #24
    4578:	e1a02122 	mov	r2, r2, lsr #2
    457c:	eb005195 	bl	18bd8 <__memcpy_from_arm>
    4580:	e5d4300e 	ldrb	r3, [r4, #14]
    4584:	e5d96000 	ldrb	r6, [r9]
    4588:	e0873123 	add	r3, r7, r3, lsr #2
    458c:	e1a03803 	mov	r3, r3, lsl #16
    4590:	e15a0006 	cmp	sl, r6
    4594:	e1a07823 	mov	r7, r3, lsr #16
    4598:	e1a0300a 	mov	r3, sl
    459c:	e28aa001 	add	sl, sl, #1	; 0x1
    45a0:	baffffb3 	blt	4474 <aciSyncPar+0x44>
    45a4:	eaffffd5 	b	4500 <aciSyncPar+0xd0>
    45a8:	40000e90 	mulmi	r0, r0, lr
    45ac:	40003032 	andmi	r3, r0, r2, lsr r0
    45b0:	40000e64 	andmi	r0, r0, r4, ror #28
    45b4:	400028cc 	andmi	r2, r0, ip, asr #17
    45b8:	40002c82 	andmi	r2, r0, r2, lsl #25
    45bc:	40002390 	mulmi	r0, r0, r3

000045c0 <aciSyncCmd>:
    45c0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    45c4:	e59f216c 	ldr	r2, [pc, #364]	; 4738 <.text+0x4738>
    45c8:	e24dd004 	sub	sp, sp, #4	; 0x4
    45cc:	e3a08000 	mov	r8, #0	; 0x0
    45d0:	e58d2000 	str	r2, [sp]
    45d4:	e59f9160 	ldr	r9, [pc, #352]	; 473c <.text+0x473c>
    45d8:	e1a0b008 	mov	fp, r8
    45dc:	e59d2000 	ldr	r2, [sp]
    45e0:	e5d23000 	ldrb	r3, [r2]
    45e4:	e3530000 	cmp	r3, #0	; 0x0
    45e8:	0a00002b 	beq	469c <aciSyncCmd+0xdc>
    45ec:	e5d96000 	ldrb	r6, [r9]
    45f0:	e3560000 	cmp	r6, #0	; 0x0
    45f4:	c3a03000 	movgt	r3, #0	; 0x0
    45f8:	c1a07003 	movgt	r7, r3
    45fc:	c3a0a001 	movgt	sl, #1	; 0x1
    4600:	da000022 	ble	4690 <aciSyncCmd+0xd0>
    4604:	e59f2134 	ldr	r2, [pc, #308]	; 4740 <.text+0x4740>
    4608:	e5925000 	ldr	r5, [r2]
    460c:	e3550000 	cmp	r5, #0	; 0x0
    4610:	da00001a 	ble	4680 <aciSyncCmd+0xc0>
    4614:	e59fc128 	ldr	ip, [pc, #296]	; 4744 <.text+0x4744>
    4618:	e0832308 	add	r2, r3, r8, lsl #6
    461c:	e59f3124 	ldr	r3, [pc, #292]	; 4748 <.text+0x4748>
    4620:	e1a02082 	mov	r2, r2, lsl #1
    4624:	e5dc1000 	ldrb	r1, [ip]
    4628:	e5dc0001 	ldrb	r0, [ip, #1]
    462c:	e192e0b3 	ldrh	lr, [r2, r3]
    4630:	e1811400 	orr	r1, r1, r0, lsl #8
    4634:	e151000e 	cmp	r1, lr
    4638:	03a01000 	moveq	r1, #0	; 0x0
    463c:	01a04001 	moveq	r4, r1
    4640:	0a000020 	beq	46c8 <aciSyncCmd+0x108>
    4644:	e3a00001 	mov	r0, #1	; 0x1
    4648:	ea000004 	b	4660 <aciSyncCmd+0xa0>
    464c:	e7d3300c 	ldrb	r3, [r3, ip]
    4650:	e5d22001 	ldrb	r2, [r2, #1]
    4654:	e1833402 	orr	r3, r3, r2, lsl #8
    4658:	e153000e 	cmp	r3, lr
    465c:	0a000019 	beq	46c8 <aciSyncCmd+0x108>
    4660:	e1a04180 	mov	r4, r0, lsl #3
    4664:	e1a01000 	mov	r1, r0
    4668:	e0843000 	add	r3, r4, r0
    466c:	e0803083 	add	r3, r0, r3, lsl #1
    4670:	e1550001 	cmp	r5, r1
    4674:	e083200c 	add	r2, r3, ip
    4678:	e2800001 	add	r0, r0, #1	; 0x1
    467c:	1afffff2 	bne	464c <aciSyncCmd+0x8c>
    4680:	e15a0006 	cmp	sl, r6
    4684:	e1a0300a 	mov	r3, sl
    4688:	e28aa001 	add	sl, sl, #1	; 0x1
    468c:	baffffdc 	blt	4604 <aciSyncCmd+0x44>
    4690:	e59d2000 	ldr	r2, [sp]
    4694:	e3a03000 	mov	r3, #0	; 0x0
    4698:	e5c23000 	strb	r3, [r2]
    469c:	e59d3000 	ldr	r3, [sp]
    46a0:	e2888001 	add	r8, r8, #1	; 0x1
    46a4:	e2833001 	add	r3, r3, #1	; 0x1
    46a8:	e3580003 	cmp	r8, #3	; 0x3
    46ac:	e58d3000 	str	r3, [sp]
    46b0:	e2899001 	add	r9, r9, #1	; 0x1
    46b4:	e28bbe19 	add	fp, fp, #400	; 0x190
    46b8:	1affffc7 	bne	45dc <aciSyncCmd+0x1c>
    46bc:	e28dd004 	add	sp, sp, #4	; 0x4
    46c0:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    46c4:	e12fff1e 	bx	lr
    46c8:	e0844001 	add	r4, r4, r1
    46cc:	e0814084 	add	r4, r1, r4, lsl #1
    46d0:	e084400c 	add	r4, r4, ip
    46d4:	e284300c 	add	r3, r4, #12	; 0xc
    46d8:	e5d32004 	ldrb	r2, [r3, #4]
    46dc:	e5d30003 	ldrb	r0, [r3, #3]
    46e0:	e5d3c005 	ldrb	ip, [r3, #5]
    46e4:	e5d3e006 	ldrb	lr, [r3, #6]
    46e8:	e1800402 	orr	r0, r0, r2, lsl #8
    46ec:	e59f3058 	ldr	r3, [pc, #88]	; 474c <.text+0x474c>
    46f0:	e5d4200e 	ldrb	r2, [r4, #14]
    46f4:	e1a01807 	mov	r1, r7, lsl #16
    46f8:	e180080c 	orr	r0, r0, ip, lsl #16
    46fc:	e08b1841 	add	r1, fp, r1, asr #16
    4700:	e0811003 	add	r1, r1, r3
    4704:	e1800c0e 	orr	r0, r0, lr, lsl #24
    4708:	e1a02122 	mov	r2, r2, lsr #2
    470c:	eb005131 	bl	18bd8 <__memcpy_from_arm>
    4710:	e5d4300e 	ldrb	r3, [r4, #14]
    4714:	e5d96000 	ldrb	r6, [r9]
    4718:	e0873123 	add	r3, r7, r3, lsr #2
    471c:	e1a03803 	mov	r3, r3, lsl #16
    4720:	e15a0006 	cmp	sl, r6
    4724:	e1a07823 	mov	r7, r3, lsr #16
    4728:	e1a0300a 	mov	r3, sl
    472c:	e28aa001 	add	sl, sl, #1	; 0x1
    4730:	baffffb3 	blt	4604 <aciSyncCmd+0x44>
    4734:	eaffffd5 	b	4690 <aciSyncCmd+0xd0>
    4738:	40000e87 	andmi	r0, r0, r7, lsl #29
    473c:	40003035 	andmi	r3, r0, r5, lsr r0
    4740:	40000e60 	andmi	r0, r0, r0, ror #28
    4744:	4000472c 	andmi	r4, r0, ip, lsr #14
    4748:	40003b78 	andmi	r3, r0, r8, ror fp
    474c:	40003038 	andmi	r3, r0, r8, lsr r0

00004750 <aciSyncVar>:
    4750:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4754:	e3a09000 	mov	r9, #0	; 0x0
    4758:	e59f8084 	ldr	r8, [pc, #132]	; 47e4 <.text+0x47e4>
    475c:	e1a0a009 	mov	sl, r9
    4760:	e1d830b0 	ldrh	r3, [r8]
    4764:	e3530000 	cmp	r3, #0	; 0x0
    4768:	0a000016 	beq	47c8 <aciSyncVar+0x78>
    476c:	da000015 	ble	47c8 <aciSyncVar+0x78>
    4770:	e59f3070 	ldr	r3, [pc, #112]	; 47e8 <.text+0x47e8>
    4774:	e59f2070 	ldr	r2, [pc, #112]	; 47ec <.text+0x47ec>
    4778:	e3a06000 	mov	r6, #0	; 0x0
    477c:	e59fb06c 	ldr	fp, [pc, #108]	; 47f0 <.text+0x47f0>
    4780:	e0837409 	add	r7, r3, r9, lsl #8
    4784:	e0824309 	add	r4, r2, r9, lsl #6
    4788:	e1a05006 	mov	r5, r6
    478c:	e5d42000 	ldrb	r2, [r4]
    4790:	e1a00805 	mov	r0, r5, lsl #16
    4794:	e08a0840 	add	r0, sl, r0, asr #16
    4798:	e1a02122 	mov	r2, r2, lsr #2
    479c:	e08b0000 	add	r0, fp, r0
    47a0:	e4971004 	ldr	r1, [r7], #4
    47a4:	eb00510b 	bl	18bd8 <__memcpy_from_arm>
    47a8:	e4d43001 	ldrb	r3, [r4], #1
    47ac:	e1d820b0 	ldrh	r2, [r8]
    47b0:	e0853123 	add	r3, r5, r3, lsr #2
    47b4:	e2866001 	add	r6, r6, #1	; 0x1
    47b8:	e1a03803 	mov	r3, r3, lsl #16
    47bc:	e1520006 	cmp	r2, r6
    47c0:	e1a05823 	mov	r5, r3, lsr #16
    47c4:	cafffff0 	bgt	478c <aciSyncVar+0x3c>
    47c8:	e2899001 	add	r9, r9, #1	; 0x1
    47cc:	e3590003 	cmp	r9, #3	; 0x3
    47d0:	e2888002 	add	r8, r8, #2	; 0x2
    47d4:	e28aae23 	add	sl, sl, #560	; 0x230
    47d8:	1affffe0 	bne	4760 <aciSyncVar+0x10>
    47dc:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    47e0:	e12fff1e 	bx	lr
    47e4:	40000e72 	andmi	r0, r0, r2, ror lr
    47e8:	4000441c 	andmi	r4, r0, ip, lsl r4
    47ec:	40003d98 	mulmi	r0, r8, sp
    47f0:	400034e8 	andmi	r3, r0, r8, ror #9

000047f4 <aciRxHandleMessage>:
    47f4:	e1a0c00d 	mov	ip, sp
    47f8:	e92ddff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
    47fc:	e20050ff 	and	r5, r0, #255	; 0xff
    4800:	e24dde6d 	sub	sp, sp, #1744	; 0x6d0
    4804:	e2453011 	sub	r3, r5, #17	; 0x11
    4808:	e24cb004 	sub	fp, ip, #4	; 0x4
    480c:	e24dd008 	sub	sp, sp, #8	; 0x8
    4810:	e1a01801 	mov	r1, r1, lsl #16
    4814:	e353000d 	cmp	r3, #13	; 0xd
    4818:	e1a04821 	mov	r4, r1, lsr #16
    481c:	9a000050 	bls	4964 <aciRxHandleMessage+0x170>
    4820:	e2453031 	sub	r3, r5, #49	; 0x31
    4824:	e353000d 	cmp	r3, #13	; 0xd
    4828:	8a000081 	bhi	4a34 <aciRxHandleMessage+0x240>
    482c:	e2453030 	sub	r3, r5, #48	; 0x30
    4830:	e20360ff 	and	r6, r3, #255	; 0xff
    4834:	e3560002 	cmp	r6, #2	; 0x2
    4838:	8a000046 	bhi	4958 <aciRxHandleMessage+0x164>
    483c:	e3540081 	cmp	r4, #129	; 0x81
    4840:	8286c030 	addhi	ip, r6, #48	; 0x30
    4844:	8a00010e 	bhi	4c84 <aciRxHandleMessage+0x490>
    4848:	e59f1f98 	ldr	r1, [pc, #3992]	; 57e8 <.text+0x57e8>
    484c:	e2444002 	sub	r4, r4, #2	; 0x2
    4850:	e5d15001 	ldrb	r5, [r1, #1]
    4854:	e5d1e000 	ldrb	lr, [r1]
    4858:	e59f3f8c 	ldr	r3, [pc, #3980]	; 57ec <.text+0x57ec>
    485c:	e59fcf8c 	ldr	ip, [pc, #3980]	; 57f0 <.text+0x57f0>
    4860:	e59f9f8c 	ldr	r9, [pc, #3980]	; 57f4 <.text+0x57f4>
    4864:	e1a02004 	mov	r2, r4
    4868:	e0844fa4 	add	r4, r4, r4, lsr #31
    486c:	e7cc5006 	strb	r5, [ip, r6]
    4870:	e2811002 	add	r1, r1, #2	; 0x2
    4874:	e0890386 	add	r0, r9, r6, lsl #7
    4878:	e7c3e006 	strb	lr, [r3, r6]
    487c:	e1a050c4 	mov	r5, r4, asr #1
    4880:	eb0050d4 	bl	18bd8 <__memcpy_from_arm>
    4884:	e3550000 	cmp	r5, #0	; 0x0
    4888:	da000032 	ble	4958 <aciRxHandleMessage+0x164>
    488c:	e59f4f64 	ldr	r4, [pc, #3940]	; 57f8 <.text+0x57f8>
    4890:	e59f3f64 	ldr	r3, [pc, #3940]	; 57fc <.text+0x57fc>
    4894:	e5d41000 	ldrb	r1, [r4]
    4898:	e5d42001 	ldrb	r2, [r4, #1]
    489c:	e3a08000 	mov	r8, #0	; 0x0
    48a0:	e593e000 	ldr	lr, [r3]
    48a4:	e181a402 	orr	sl, r1, r2, lsl #8
    48a8:	e1a03008 	mov	r3, r8
    48ac:	e1a07008 	mov	r7, r8
    48b0:	e35e0000 	cmp	lr, #0	; 0x0
    48b4:	da000014 	ble	490c <aciRxHandleMessage+0x118>
    48b8:	e0833306 	add	r3, r3, r6, lsl #6
    48bc:	e1a03083 	mov	r3, r3, lsl #1
    48c0:	e193c0b9 	ldrh	ip, [r3, r9]
    48c4:	e15a000c 	cmp	sl, ip
    48c8:	03a01000 	moveq	r1, #0	; 0x0
    48cc:	01a00001 	moveq	r0, r1
    48d0:	0a0000f3 	beq	4ca4 <aciRxHandleMessage+0x4b0>
    48d4:	e3a01000 	mov	r1, #0	; 0x0
    48d8:	ea000004 	b	48f0 <aciRxHandleMessage+0xfc>
    48dc:	e7d33004 	ldrb	r3, [r3, r4]
    48e0:	e5d22001 	ldrb	r2, [r2, #1]
    48e4:	e1833402 	orr	r3, r3, r2, lsl #8
    48e8:	e153000c 	cmp	r3, ip
    48ec:	0a0000ec 	beq	4ca4 <aciRxHandleMessage+0x4b0>
    48f0:	e2811001 	add	r1, r1, #1	; 0x1
    48f4:	e1a00181 	mov	r0, r1, lsl #3
    48f8:	e0803001 	add	r3, r0, r1
    48fc:	e0813083 	add	r3, r1, r3, lsl #1
    4900:	e151000e 	cmp	r1, lr
    4904:	e0832004 	add	r2, r3, r4
    4908:	1afffff3 	bne	48dc <aciRxHandleMessage+0xe8>
    490c:	e2873001 	add	r3, r7, #1	; 0x1
    4910:	e1550003 	cmp	r5, r3
    4914:	e1a07003 	mov	r7, r3
    4918:	1affffe4 	bne	48b0 <aciRxHandleMessage+0xbc>
    491c:	e3580000 	cmp	r8, #0	; 0x0
    4920:	0a00000c 	beq	4958 <aciRxHandleMessage+0x164>
    4924:	e59f3ed4 	ldr	r3, [pc, #3796]	; 5800 <.text+0x5800>
    4928:	e59fced4 	ldr	ip, [pc, #3796]	; 5804 <.text+0x5804>
    492c:	e1a0e086 	mov	lr, r6, lsl #1
    4930:	e2864030 	add	r4, r6, #48	; 0x30
    4934:	e18e80b3 	strh	r8, [lr, r3]
    4938:	e3a000a0 	mov	r0, #160	; 0xa0
    493c:	e3a03001 	mov	r3, #1	; 0x1
    4940:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4944:	e3a02002 	mov	r2, #2	; 0x2
    4948:	e7cc5006 	strb	r5, [ip, r6]
    494c:	e54b402a 	strb	r4, [fp, #-42]
    4950:	e54b3029 	strb	r3, [fp, #-41]
    4954:	ebfffd7d 	bl	3f50 <aciTxSendPacket>
    4958:	e24bd028 	sub	sp, fp, #40	; 0x28
    495c:	e89d6ff0 	ldmia	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
    4960:	e12fff1e 	bx	lr
    4964:	e2453010 	sub	r3, r5, #16	; 0x10
    4968:	e20370ff 	and	r7, r3, #255	; 0xff
    496c:	e59f3f1c 	ldr	r3, [pc, #3868]	; 5890 <.text+0x5890>
    4970:	e3a02000 	mov	r2, #0	; 0x0
    4974:	e3570002 	cmp	r7, #2	; 0x2
    4978:	e5c32000 	strb	r2, [r3]
    497c:	8afffff5 	bhi	4958 <aciRxHandleMessage+0x164>
    4980:	e3540081 	cmp	r4, #129	; 0x81
    4984:	8a0000bd 	bhi	4c80 <aciRxHandleMessage+0x48c>
    4988:	e59f5efc 	ldr	r5, [pc, #3836]	; 588c <.text+0x588c>
    498c:	e59f3eec 	ldr	r3, [pc, #3820]	; 5880 <.text+0x5880>
    4990:	e59f6ee4 	ldr	r6, [pc, #3812]	; 587c <.text+0x587c>
    4994:	e1a00387 	mov	r0, r7, lsl #7
    4998:	e0831407 	add	r1, r3, r7, lsl #8
    499c:	e085c307 	add	ip, r5, r7, lsl #6
    49a0:	e0803006 	add	r3, r0, r6
    49a4:	e1a05002 	mov	r5, r2
    49a8:	e1a0e002 	mov	lr, r2
    49ac:	e7c2e00c 	strb	lr, [r2, ip]
    49b0:	e2822001 	add	r2, r2, #1	; 0x1
    49b4:	e3a08000 	mov	r8, #0	; 0x0
    49b8:	e3520040 	cmp	r2, #64	; 0x40
    49bc:	e0c380b2 	strh	r8, [r3], #2
    49c0:	e4815004 	str	r5, [r1], #4
    49c4:	1afffff8 	bne	49ac <aciRxHandleMessage+0x1b8>
    49c8:	e59f1e18 	ldr	r1, [pc, #3608]	; 57e8 <.text+0x57e8>
    49cc:	e59f3eb4 	ldr	r3, [pc, #3764]	; 5888 <.text+0x5888>
    49d0:	e4d1c001 	ldrb	ip, [r1], #1
    49d4:	e2444001 	sub	r4, r4, #1	; 0x1
    49d8:	e7c3c007 	strb	ip, [r3, r7]
    49dc:	e1a02004 	mov	r2, r4
    49e0:	e0800006 	add	r0, r0, r6
    49e4:	e0844fa4 	add	r4, r4, r4, lsr #31
    49e8:	eb00507a 	bl	18bd8 <__memcpy_from_arm>
    49ec:	e1a040c4 	mov	r4, r4, asr #1
    49f0:	e59f3e10 	ldr	r3, [pc, #3600]	; 5808 <.text+0x5808>
    49f4:	e20440ff 	and	r4, r4, #255	; 0xff
    49f8:	e1a0e087 	mov	lr, r7, lsl #1
    49fc:	e18e40b3 	strh	r4, [lr, r3]
    4a00:	e59fce04 	ldr	ip, [pc, #3588]	; 580c <.text+0x580c>
    4a04:	e59f3e78 	ldr	r3, [pc, #3704]	; 5884 <.text+0x5884>
    4a08:	e3a05001 	mov	r5, #1	; 0x1
    4a0c:	e2876010 	add	r6, r7, #16	; 0x10
    4a10:	e3a000a0 	mov	r0, #160	; 0xa0
    4a14:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4a18:	e3a02002 	mov	r2, #2	; 0x2
    4a1c:	e18e50bc 	strh	r5, [lr, ip]
    4a20:	e7c34007 	strb	r4, [r3, r7]
    4a24:	e54b602a 	strb	r6, [fp, #-42]
    4a28:	e54b5029 	strb	r5, [fp, #-41]
    4a2c:	ebfffd47 	bl	3f50 <aciTxSendPacket>
    4a30:	eaffffc8 	b	4958 <aciRxHandleMessage+0x164>
    4a34:	e2453061 	sub	r3, r5, #97	; 0x61
    4a38:	e353000d 	cmp	r3, #13	; 0xd
    4a3c:	8a00004c 	bhi	4b74 <aciRxHandleMessage+0x380>
    4a40:	e2453060 	sub	r3, r5, #96	; 0x60
    4a44:	e20350ff 	and	r5, r3, #255	; 0xff
    4a48:	e3550002 	cmp	r5, #2	; 0x2
    4a4c:	8affffc1 	bhi	4958 <aciRxHandleMessage+0x164>
    4a50:	e3540081 	cmp	r4, #129	; 0x81
    4a54:	8285c060 	addhi	ip, r5, #96	; 0x60
    4a58:	8a000089 	bhi	4c84 <aciRxHandleMessage+0x490>
    4a5c:	e59f1d84 	ldr	r1, [pc, #3460]	; 57e8 <.text+0x57e8>
    4a60:	e59f2da8 	ldr	r2, [pc, #3496]	; 5810 <.text+0x5810>
    4a64:	e59f3da8 	ldr	r3, [pc, #3496]	; 5814 <.text+0x5814>
    4a68:	e4d1c001 	ldrb	ip, [r1], #1
    4a6c:	e2444001 	sub	r4, r4, #1	; 0x1
    4a70:	e0820385 	add	r0, r2, r5, lsl #7
    4a74:	e1a02004 	mov	r2, r4
    4a78:	e0844fa4 	add	r4, r4, r4, lsr #31
    4a7c:	e7c3c005 	strb	ip, [r3, r5]
    4a80:	e1a0a0c4 	mov	sl, r4, asr #1
    4a84:	eb005053 	bl	18bd8 <__memcpy_from_arm>
    4a88:	e35a0000 	cmp	sl, #0	; 0x0
    4a8c:	e2853060 	add	r3, r5, #96	; 0x60
    4a90:	e54b36f8 	strb	r3, [fp, #-1784]
    4a94:	e3a02001 	mov	r2, #1	; 0x1
    4a98:	c3a03000 	movgt	r3, #0	; 0x0
    4a9c:	c24b9e6f 	subgt	r9, fp, #1776	; 0x6f0
    4aa0:	e54b26f7 	strb	r2, [fp, #-1783]
    4aa4:	c1a06003 	movgt	r6, r3
    4aa8:	c1a07003 	movgt	r7, r3
    4aac:	c2499008 	subgt	r9, r9, #8	; 0x8
    4ab0:	da0000e4 	ble	4e48 <aciRxHandleMessage+0x654>
    4ab4:	e59f8d5c 	ldr	r8, [pc, #3420]	; 5818 <.text+0x5818>
    4ab8:	e598c000 	ldr	ip, [r8]
    4abc:	e35c0000 	cmp	ip, #0	; 0x0
    4ac0:	da000019 	ble	4b2c <aciRxHandleMessage+0x338>
    4ac4:	e59f8d50 	ldr	r8, [pc, #3408]	; 581c <.text+0x581c>
    4ac8:	e0833305 	add	r3, r3, r5, lsl #6
    4acc:	e59fed3c 	ldr	lr, [pc, #3388]	; 5810 <.text+0x5810>
    4ad0:	e5d81001 	ldrb	r1, [r8, #1]
    4ad4:	e1a03083 	mov	r3, r3, lsl #1
    4ad8:	e5d82000 	ldrb	r2, [r8]
    4adc:	e19300be 	ldrh	r0, [r3, lr]
    4ae0:	e1822401 	orr	r2, r2, r1, lsl #8
    4ae4:	e1520000 	cmp	r2, r0
    4ae8:	03a01000 	moveq	r1, #0	; 0x0
    4aec:	01a04001 	moveq	r4, r1
    4af0:	0a00009b 	beq	4d64 <aciRxHandleMessage+0x570>
    4af4:	e3a01000 	mov	r1, #0	; 0x0
    4af8:	ea000004 	b	4b10 <aciRxHandleMessage+0x31c>
    4afc:	e7d33008 	ldrb	r3, [r3, r8]
    4b00:	e5d22001 	ldrb	r2, [r2, #1]
    4b04:	e1833402 	orr	r3, r3, r2, lsl #8
    4b08:	e1530000 	cmp	r3, r0
    4b0c:	0a000094 	beq	4d64 <aciRxHandleMessage+0x570>
    4b10:	e2811001 	add	r1, r1, #1	; 0x1
    4b14:	e1a04181 	mov	r4, r1, lsl #3
    4b18:	e0843001 	add	r3, r4, r1
    4b1c:	e0813083 	add	r3, r1, r3, lsl #1
    4b20:	e151000c 	cmp	r1, ip
    4b24:	e0832008 	add	r2, r3, r8
    4b28:	1afffff3 	bne	4afc <aciRxHandleMessage+0x308>
    4b2c:	e2873001 	add	r3, r7, #1	; 0x1
    4b30:	e15a0003 	cmp	sl, r3
    4b34:	e1a07003 	mov	r7, r3
    4b38:	1affffdd 	bne	4ab4 <aciRxHandleMessage+0x2c0>
    4b3c:	e1a02806 	mov	r2, r6, lsl #16
    4b40:	e2823802 	add	r3, r2, #131072	; 0x20000
    4b44:	e1a03823 	mov	r3, r3, lsr #16
    4b48:	e1a04822 	mov	r4, r2, lsr #16
    4b4c:	e59fcccc 	ldr	ip, [pc, #3276]	; 5820 <.text+0x5820>
    4b50:	e1a02003 	mov	r2, r3
    4b54:	e1a03085 	mov	r3, r5, lsl #1
    4b58:	e18340bc 	strh	r4, [r3, ip]
    4b5c:	e59f4cc0 	ldr	r4, [pc, #3264]	; 5824 <.text+0x5824>
    4b60:	e1a01009 	mov	r1, r9
    4b64:	e3a000a0 	mov	r0, #160	; 0xa0
    4b68:	e7c4a005 	strb	sl, [r4, r5]
    4b6c:	ebfffcf7 	bl	3f50 <aciTxSendPacket>
    4b70:	eaffff78 	b	4958 <aciRxHandleMessage+0x164>
    4b74:	e2453041 	sub	r3, r5, #65	; 0x41
    4b78:	e353000d 	cmp	r3, #13	; 0xd
    4b7c:	9a000050 	bls	4cc4 <aciRxHandleMessage+0x4d0>
    4b80:	e2453071 	sub	r3, r5, #113	; 0x71
    4b84:	e353000d 	cmp	r3, #13	; 0xd
    4b88:	9a000063 	bls	4d1c <aciRxHandleMessage+0x528>
    4b8c:	e3550024 	cmp	r5, #36	; 0x24
    4b90:	0a000094 	beq	4de8 <aciRxHandleMessage+0x5f4>
    4b94:	8a000088 	bhi	4dbc <aciRxHandleMessage+0x5c8>
    4b98:	e3550007 	cmp	r5, #7	; 0x7
    4b9c:	0a000142 	beq	50ac <aciRxHandleMessage+0x8b8>
    4ba0:	8a0000f1 	bhi	4f6c <aciRxHandleMessage+0x778>
    4ba4:	e3550003 	cmp	r5, #3	; 0x3
    4ba8:	0a00028e 	beq	55e8 <aciRxHandleMessage+0xdf4>
    4bac:	8a000208 	bhi	53d4 <aciRxHandleMessage+0xbe0>
    4bb0:	e3550001 	cmp	r5, #1	; 0x1
    4bb4:	0a0002db 	beq	5728 <aciRxHandleMessage+0xf34>
    4bb8:	e3550002 	cmp	r5, #2	; 0x2
    4bbc:	1affff65 	bne	4958 <aciRxHandleMessage+0x164>
    4bc0:	e1a018a1 	mov	r1, r1, lsr #17
    4bc4:	e3510000 	cmp	r1, #0	; 0x0
    4bc8:	daffff62 	ble	4958 <aciRxHandleMessage+0x164>
    4bcc:	e2811001 	add	r1, r1, #1	; 0x1
    4bd0:	e59fac10 	ldr	sl, [pc, #3088]	; 57e8 <.text+0x57e8>
    4bd4:	e59f9c20 	ldr	r9, [pc, #3104]	; 57fc <.text+0x57fc>
    4bd8:	e50b1700 	str	r1, [fp, #-1792]
    4bdc:	e3a02000 	mov	r2, #0	; 0x0
    4be0:	e3a08001 	mov	r8, #1	; 0x1
    4be4:	e1a02082 	mov	r2, r2, lsl #1
    4be8:	e082300a 	add	r3, r2, sl
    4bec:	e5d30001 	ldrb	r0, [r3, #1]
    4bf0:	e7da1002 	ldrb	r1, [sl, r2]
    4bf4:	e599c000 	ldr	ip, [r9]
    4bf8:	e1811400 	orr	r1, r1, r0, lsl #8
    4bfc:	e35c0000 	cmp	ip, #0	; 0x0
    4c00:	e14b12be 	strh	r1, [fp, #-46]
    4c04:	da000013 	ble	4c58 <aciRxHandleMessage+0x464>
    4c08:	e59f4be8 	ldr	r4, [pc, #3048]	; 57f8 <.text+0x57f8>
    4c0c:	e5d43000 	ldrb	r3, [r4]
    4c10:	e5d42001 	ldrb	r2, [r4, #1]
    4c14:	e1833402 	orr	r3, r3, r2, lsl #8
    4c18:	e1510003 	cmp	r1, r3
    4c1c:	13a06000 	movne	r6, #0	; 0x0
    4c20:	11a00006 	movne	r0, r6
    4c24:	1a000005 	bne	4c40 <aciRxHandleMessage+0x44c>
    4c28:	ea000196 	b	5288 <aciRxHandleMessage+0xa94>
    4c2c:	e5d32001 	ldrb	r2, [r3, #1]
    4c30:	e7d03004 	ldrb	r3, [r0, r4]
    4c34:	e1833402 	orr	r3, r3, r2, lsl #8
    4c38:	e1510003 	cmp	r1, r3
    4c3c:	0a000193 	beq	5290 <aciRxHandleMessage+0xa9c>
    4c40:	e2866001 	add	r6, r6, #1	; 0x1
    4c44:	e2800013 	add	r0, r0, #19	; 0x13
    4c48:	e156000c 	cmp	r6, ip
    4c4c:	e1a07186 	mov	r7, r6, lsl #3
    4c50:	e0803004 	add	r3, r0, r4
    4c54:	1afffff4 	bne	4c2c <aciRxHandleMessage+0x438>
    4c58:	e3a00085 	mov	r0, #133	; 0x85
    4c5c:	e24b102e 	sub	r1, fp, #46	; 0x2e
    4c60:	e3a02002 	mov	r2, #2	; 0x2
    4c64:	ebfffcb9 	bl	3f50 <aciTxSendPacket>
    4c68:	e51be700 	ldr	lr, [fp, #-1792]
    4c6c:	e1a02008 	mov	r2, r8
    4c70:	e2888001 	add	r8, r8, #1	; 0x1
    4c74:	e15e0008 	cmp	lr, r8
    4c78:	1affffd9 	bne	4be4 <aciRxHandleMessage+0x3f0>
    4c7c:	eaffff35 	b	4958 <aciRxHandleMessage+0x164>
    4c80:	e287c010 	add	ip, r7, #16	; 0x10
    4c84:	e3e0300e 	mvn	r3, #14	; 0xe
    4c88:	e3a000a0 	mov	r0, #160	; 0xa0
    4c8c:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4c90:	e3a02002 	mov	r2, #2	; 0x2
    4c94:	e54bc02a 	strb	ip, [fp, #-42]
    4c98:	e54b3029 	strb	r3, [fp, #-41]
    4c9c:	ebfffcab 	bl	3f50 <aciTxSendPacket>
    4ca0:	eaffff2c 	b	4958 <aciRxHandleMessage+0x164>
    4ca4:	e0803001 	add	r3, r0, r1
    4ca8:	e0813083 	add	r3, r1, r3, lsl #1
    4cac:	e0833004 	add	r3, r3, r4
    4cb0:	e5d3200e 	ldrb	r2, [r3, #14]
    4cb4:	e0882122 	add	r2, r8, r2, lsr #2
    4cb8:	e1a02802 	mov	r2, r2, lsl #16
    4cbc:	e1a08822 	mov	r8, r2, lsr #16
    4cc0:	eaffff11 	b	490c <aciRxHandleMessage+0x118>
    4cc4:	e2453040 	sub	r3, r5, #64	; 0x40
    4cc8:	e20350ff 	and	r5, r3, #255	; 0xff
    4ccc:	e3550002 	cmp	r5, #2	; 0x2
    4cd0:	8affff20 	bhi	4958 <aciRxHandleMessage+0x164>
    4cd4:	e59f2b24 	ldr	r2, [pc, #2852]	; 5800 <.text+0x5800>
    4cd8:	e1a03085 	mov	r3, r5, lsl #1
    4cdc:	e19320b2 	ldrh	r2, [r3, r2]
    4ce0:	e2441001 	sub	r1, r4, #1	; 0x1
    4ce4:	e1520001 	cmp	r2, r1
    4ce8:	0a000043 	beq	4dfc <aciRxHandleMessage+0x608>
    4cec:	e59f2b34 	ldr	r2, [pc, #2868]	; 5828 <.text+0x5828>
    4cf0:	e7d23005 	ldrb	r3, [r2, r5]
    4cf4:	e2833001 	add	r3, r3, #1	; 0x1
    4cf8:	e7c23005 	strb	r3, [r2, r5]
    4cfc:	e59f3b28 	ldr	r3, [pc, #2856]	; 582c <.text+0x582c>
    4d00:	e3a01000 	mov	r1, #0	; 0x0
    4d04:	e7c31005 	strb	r1, [r3, r5]
    4d08:	eaffff12 	b	4958 <aciRxHandleMessage+0x164>
    4d0c:	e3550060 	cmp	r5, #96	; 0x60
    4d10:	0affff4a 	beq	4a40 <aciRxHandleMessage+0x24c>
    4d14:	e3550070 	cmp	r5, #112	; 0x70
    4d18:	1affff0e 	bne	4958 <aciRxHandleMessage+0x164>
    4d1c:	e2453070 	sub	r3, r5, #112	; 0x70
    4d20:	e20350ff 	and	r5, r3, #255	; 0xff
    4d24:	e3550002 	cmp	r5, #2	; 0x2
    4d28:	8affff0a 	bhi	4958 <aciRxHandleMessage+0x164>
    4d2c:	e59fcab4 	ldr	ip, [pc, #2740]	; 57e8 <.text+0x57e8>
    4d30:	e59f3adc 	ldr	r3, [pc, #2780]	; 5814 <.text+0x5814>
    4d34:	e5dc2000 	ldrb	r2, [ip]
    4d38:	e7d31005 	ldrb	r1, [r3, r5]
    4d3c:	e1510002 	cmp	r1, r2
    4d40:	0a0000c3 	beq	5054 <aciRxHandleMessage+0x860>
    4d44:	e59f2ae4 	ldr	r2, [pc, #2788]	; 5830 <.text+0x5830>
    4d48:	e7d23005 	ldrb	r3, [r2, r5]
    4d4c:	e2833001 	add	r3, r3, #1	; 0x1
    4d50:	e7c23005 	strb	r3, [r2, r5]
    4d54:	e59f3ad8 	ldr	r3, [pc, #2776]	; 5834 <.text+0x5834>
    4d58:	e3a01000 	mov	r1, #0	; 0x0
    4d5c:	e7c31005 	strb	r1, [r3, r5]
    4d60:	eafffefc 	b	4958 <aciRxHandleMessage+0x164>
    4d64:	e0844001 	add	r4, r4, r1
    4d68:	e0814084 	add	r4, r1, r4, lsl #1
    4d6c:	e0844008 	add	r4, r4, r8
    4d70:	e284300c 	add	r3, r4, #12	; 0xc
    4d74:	e5d32004 	ldrb	r2, [r3, #4]
    4d78:	e5d31003 	ldrb	r1, [r3, #3]
    4d7c:	e5d3c005 	ldrb	ip, [r3, #5]
    4d80:	e5d3e006 	ldrb	lr, [r3, #6]
    4d84:	e1811402 	orr	r1, r1, r2, lsl #8
    4d88:	e1a00806 	mov	r0, r6, lsl #16
    4d8c:	e5d4200e 	ldrb	r2, [r4, #14]
    4d90:	e181180c 	orr	r1, r1, ip, lsl #16
    4d94:	e0890840 	add	r0, r9, r0, asr #16
    4d98:	e1811c0e 	orr	r1, r1, lr, lsl #24
    4d9c:	e2800002 	add	r0, r0, #2	; 0x2
    4da0:	e1a02122 	mov	r2, r2, lsr #2
    4da4:	eb004f8b 	bl	18bd8 <__memcpy_from_arm>
    4da8:	e5d4300e 	ldrb	r3, [r4, #14]
    4dac:	e0863123 	add	r3, r6, r3, lsr #2
    4db0:	e1a03803 	mov	r3, r3, lsl #16
    4db4:	e1a06823 	mov	r6, r3, lsr #16
    4db8:	eaffff5b 	b	4b2c <aciRxHandleMessage+0x338>
    4dbc:	e3550089 	cmp	r5, #137	; 0x89
    4dc0:	0a000080 	beq	4fc8 <aciRxHandleMessage+0x7d4>
    4dc4:	8a000024 	bhi	4e5c <aciRxHandleMessage+0x668>
    4dc8:	e3550040 	cmp	r5, #64	; 0x40
    4dcc:	0affffbc 	beq	4cc4 <aciRxHandleMessage+0x4d0>
    4dd0:	8affffcd 	bhi	4d0c <aciRxHandleMessage+0x518>
    4dd4:	e3550025 	cmp	r5, #37	; 0x25
    4dd8:	0a000337 	beq	5abc <.text+0x5abc>
    4ddc:	e3550030 	cmp	r5, #48	; 0x30
    4de0:	1afffedc 	bne	4958 <aciRxHandleMessage+0x164>
    4de4:	eafffe90 	b	482c <aciRxHandleMessage+0x38>
    4de8:	e3a000a2 	mov	r0, #162	; 0xa2
    4dec:	e59f1a44 	ldr	r1, [pc, #2628]	; 5838 <.text+0x5838>
    4df0:	e3a02002 	mov	r2, #2	; 0x2
    4df4:	ebfffc55 	bl	3f50 <aciTxSendPacket>
    4df8:	eafffed6 	b	4958 <aciRxHandleMessage+0x164>
    4dfc:	e59f3a38 	ldr	r3, [pc, #2616]	; 583c <.text+0x583c>
    4e00:	e0850105 	add	r0, r5, r5, lsl #2
    4e04:	e0800100 	add	r0, r0, r0, lsl #2
    4e08:	e0830200 	add	r0, r3, r0, lsl #4
    4e0c:	e59f1a2c 	ldr	r1, [pc, #2604]	; 5840 <.text+0x5840>
    4e10:	eb004f70 	bl	18bd8 <__memcpy_from_arm>
    4e14:	e59f39d4 	ldr	r3, [pc, #2516]	; 57f0 <.text+0x57f0>
    4e18:	e7d32005 	ldrb	r2, [r3, r5]
    4e1c:	e59f3a20 	ldr	r3, [pc, #2592]	; 5844 <.text+0x5844>
    4e20:	e3a04001 	mov	r4, #1	; 0x1
    4e24:	e3520000 	cmp	r2, #0	; 0x0
    4e28:	e7c34005 	strb	r4, [r3, r5]
    4e2c:	1a0000c2 	bne	513c <aciRxHandleMessage+0x948>
    4e30:	e59f29f0 	ldr	r2, [pc, #2544]	; 5828 <.text+0x5828>
    4e34:	e59f19f0 	ldr	r1, [pc, #2544]	; 582c <.text+0x582c>
    4e38:	e3a03000 	mov	r3, #0	; 0x0
    4e3c:	e7c23005 	strb	r3, [r2, r5]
    4e40:	e7c14005 	strb	r4, [r1, r5]
    4e44:	eafffec3 	b	4958 <aciRxHandleMessage+0x164>
    4e48:	e24b9e6f 	sub	r9, fp, #1776	; 0x6f0
    4e4c:	e3a04000 	mov	r4, #0	; 0x0
    4e50:	e3a03002 	mov	r3, #2	; 0x2
    4e54:	e2499008 	sub	r9, r9, #8	; 0x8
    4e58:	eaffff3b 	b	4b4c <aciRxHandleMessage+0x358>
    4e5c:	e35500a5 	cmp	r5, #165	; 0xa5
    4e60:	0a0000ec 	beq	5218 <aciRxHandleMessage+0xa24>
    4e64:	8a0000cb 	bhi	5198 <aciRxHandleMessage+0x9a4>
    4e68:	e35500a3 	cmp	r5, #163	; 0xa3
    4e6c:	0a0002eb 	beq	5a20 <.text+0x5a20>
    4e70:	e35500a4 	cmp	r5, #164	; 0xa4
    4e74:	1afffeb7 	bne	4958 <aciRxHandleMessage+0x164>
    4e78:	e3540001 	cmp	r4, #1	; 0x1
    4e7c:	9afffeb5 	bls	4958 <aciRxHandleMessage+0x164>
    4e80:	e59f39c0 	ldr	r3, [pc, #2496]	; 5848 <.text+0x5848>
    4e84:	e593e000 	ldr	lr, [r3]
    4e88:	e59f2958 	ldr	r2, [pc, #2392]	; 57e8 <.text+0x57e8>
    4e8c:	e35e0000 	cmp	lr, #0	; 0x0
    4e90:	e5d21000 	ldrb	r1, [r2]
    4e94:	e5d23001 	ldrb	r3, [r2, #1]
    4e98:	dafffeae 	ble	4958 <aciRxHandleMessage+0x164>
    4e9c:	e59f99a8 	ldr	r9, [pc, #2472]	; 584c <.text+0x584c>
    4ea0:	e1813403 	orr	r3, r1, r3, lsl #8
    4ea4:	e5d92000 	ldrb	r2, [r9]
    4ea8:	e5d91001 	ldrb	r1, [r9, #1]
    4eac:	e1a03803 	mov	r3, r3, lsl #16
    4eb0:	e1822401 	orr	r2, r2, r1, lsl #8
    4eb4:	e1a0c843 	mov	ip, r3, asr #16
    4eb8:	e152000c 	cmp	r2, ip
    4ebc:	13a01000 	movne	r1, #0	; 0x0
    4ec0:	11a00001 	movne	r0, r1
    4ec4:	0a0002d2 	beq	5a14 <.text+0x5a14>
    4ec8:	e2811001 	add	r1, r1, #1	; 0x1
    4ecc:	e2800013 	add	r0, r0, #19	; 0x13
    4ed0:	e15e0001 	cmp	lr, r1
    4ed4:	e1a04181 	mov	r4, r1, lsl #3
    4ed8:	e0803009 	add	r3, r0, r9
    4edc:	0afffe9d 	beq	4958 <aciRxHandleMessage+0x164>
    4ee0:	e5d32001 	ldrb	r2, [r3, #1]
    4ee4:	e7d03009 	ldrb	r3, [r0, r9]
    4ee8:	e1833402 	orr	r3, r3, r2, lsl #8
    4eec:	e15c0003 	cmp	ip, r3
    4ef0:	1afffff4 	bne	4ec8 <aciRxHandleMessage+0x6d4>
    4ef4:	e0844001 	add	r4, r4, r1
    4ef8:	e0814084 	add	r4, r1, r4, lsl #1
    4efc:	e0845009 	add	r5, r4, r9
    4f00:	e24b6fbe 	sub	r6, fp, #760	; 0x2f8
    4f04:	e1a01005 	mov	r1, r5
    4f08:	e1a00006 	mov	r0, r6
    4f0c:	e3a02002 	mov	r2, #2	; 0x2
    4f10:	eb004f30 	bl	18bd8 <__memcpy_from_arm>
    4f14:	e285300c 	add	r3, r5, #12	; 0xc
    4f18:	e5d32004 	ldrb	r2, [r3, #4]
    4f1c:	e5d31003 	ldrb	r1, [r3, #3]
    4f20:	e5d30005 	ldrb	r0, [r3, #5]
    4f24:	e5d3c006 	ldrb	ip, [r3, #6]
    4f28:	e1811402 	orr	r1, r1, r2, lsl #8
    4f2c:	e5d5200e 	ldrb	r2, [r5, #14]
    4f30:	e1811800 	orr	r1, r1, r0, lsl #16
    4f34:	e1a03002 	mov	r3, r2
    4f38:	e1811c0c 	orr	r1, r1, ip, lsl #24
    4f3c:	e1a02122 	mov	r2, r2, lsr #2
    4f40:	e2860003 	add	r0, r6, #3	; 0x3
    4f44:	e54b32f6 	strb	r3, [fp, #-758]
    4f48:	eb004f22 	bl	18bd8 <__memcpy_from_arm>
    4f4c:	e5d5200e 	ldrb	r2, [r5, #14]
    4f50:	e1a02122 	mov	r2, r2, lsr #2
    4f54:	e1a01006 	mov	r1, r6
    4f58:	e2822003 	add	r2, r2, #3	; 0x3
    4f5c:	e3a000a4 	mov	r0, #164	; 0xa4
    4f60:	e0844009 	add	r4, r4, r9
    4f64:	ebfffbf9 	bl	3f50 <aciTxSendPacket>
    4f68:	eafffe7a 	b	4958 <aciRxHandleMessage+0x164>
    4f6c:	e3550021 	cmp	r5, #33	; 0x21
    4f70:	0a000083 	beq	5184 <aciRxHandleMessage+0x990>
    4f74:	8a000077 	bhi	5158 <aciRxHandleMessage+0x964>
    4f78:	e3550010 	cmp	r5, #16	; 0x10
    4f7c:	0afffe78 	beq	4964 <aciRxHandleMessage+0x170>
    4f80:	e3550020 	cmp	r5, #32	; 0x20
    4f84:	1afffe73 	bne	4958 <aciRxHandleMessage+0x164>
    4f88:	e59f3900 	ldr	r3, [pc, #2304]	; 5890 <.text+0x5890>
    4f8c:	e3a02000 	mov	r2, #0	; 0x0
    4f90:	e3540006 	cmp	r4, #6	; 0x6
    4f94:	e5c32000 	strb	r2, [r3]
    4f98:	1afffe6e 	bne	4958 <aciRxHandleMessage+0x164>
    4f9c:	e59f189c 	ldr	r1, [pc, #2204]	; 5840 <.text+0x5840>
    4fa0:	e59f08a8 	ldr	r0, [pc, #2216]	; 5850 <.text+0x5850>
    4fa4:	e281c006 	add	ip, r1, #6	; 0x6
    4fa8:	e5d12000 	ldrb	r2, [r1]
    4fac:	e5513001 	ldrb	r3, [r1, #-1]
    4fb0:	e2811002 	add	r1, r1, #2	; 0x2
    4fb4:	e1833402 	orr	r3, r3, r2, lsl #8
    4fb8:	e151000c 	cmp	r1, ip
    4fbc:	e0c030b2 	strh	r3, [r0], #2
    4fc0:	1afffff8 	bne	4fa8 <aciRxHandleMessage+0x7b4>
    4fc4:	eafffe63 	b	4958 <aciRxHandleMessage+0x164>
    4fc8:	e3540002 	cmp	r4, #2	; 0x2
    4fcc:	1afffe61 	bne	4958 <aciRxHandleMessage+0x164>
    4fd0:	e59f1810 	ldr	r1, [pc, #2064]	; 57e8 <.text+0x57e8>
    4fd4:	e59f383c 	ldr	r3, [pc, #2108]	; 5818 <.text+0x5818>
    4fd8:	e5d10000 	ldrb	r0, [r1]
    4fdc:	e593c000 	ldr	ip, [r3]
    4fe0:	e5d12001 	ldrb	r2, [r1, #1]
    4fe4:	e35c0000 	cmp	ip, #0	; 0x0
    4fe8:	e1800402 	orr	r0, r0, r2, lsl #8
    4fec:	e14b02be 	strh	r0, [fp, #-46]
    4ff0:	da000015 	ble	504c <aciRxHandleMessage+0x858>
    4ff4:	e59f8820 	ldr	r8, [pc, #2080]	; 581c <.text+0x581c>
    4ff8:	e5d83000 	ldrb	r3, [r8]
    4ffc:	e5d82001 	ldrb	r2, [r8, #1]
    5000:	e1833402 	orr	r3, r3, r2, lsl #8
    5004:	e1530000 	cmp	r3, r0
    5008:	03a01000 	moveq	r1, #0	; 0x0
    500c:	01a04001 	moveq	r4, r1
    5010:	0a0002c6 	beq	5b30 <.text+0x5b30>
    5014:	e3a01000 	mov	r1, #0	; 0x0
    5018:	ea000004 	b	5030 <aciRxHandleMessage+0x83c>
    501c:	e7d33008 	ldrb	r3, [r3, r8]
    5020:	e5d22001 	ldrb	r2, [r2, #1]
    5024:	e1833402 	orr	r3, r3, r2, lsl #8
    5028:	e1500003 	cmp	r0, r3
    502c:	0a0002bf 	beq	5b30 <.text+0x5b30>
    5030:	e2811001 	add	r1, r1, #1	; 0x1
    5034:	e1a04181 	mov	r4, r1, lsl #3
    5038:	e0843001 	add	r3, r4, r1
    503c:	e0813083 	add	r3, r1, r3, lsl #1
    5040:	e15c0001 	cmp	ip, r1
    5044:	e0832008 	add	r2, r3, r8
    5048:	1afffff3 	bne	501c <aciRxHandleMessage+0x828>
    504c:	e24b6071 	sub	r6, fp, #113	; 0x71
    5050:	ea0002ce 	b	5b90 <.text+0x5b90>
    5054:	e59f37f8 	ldr	r3, [pc, #2040]	; 5854 <.text+0x5854>
    5058:	e0850105 	add	r0, r5, r5, lsl #2
    505c:	e0800100 	add	r0, r0, r0, lsl #2
    5060:	e28c1001 	add	r1, ip, #1	; 0x1
    5064:	e2442001 	sub	r2, r4, #1	; 0x1
    5068:	e0830200 	add	r0, r3, r0, lsl #4
    506c:	eb004ed9 	bl	18bd8 <__memcpy_from_arm>
    5070:	e59f37e0 	ldr	r3, [pc, #2016]	; 5858 <.text+0x5858>
    5074:	e3a04001 	mov	r4, #1	; 0x1
    5078:	e285c070 	add	ip, r5, #112	; 0x70
    507c:	e24b102a 	sub	r1, fp, #42	; 0x2a
    5080:	e1a02004 	mov	r2, r4
    5084:	e7c34005 	strb	r4, [r3, r5]
    5088:	e3a000a0 	mov	r0, #160	; 0xa0
    508c:	e54bc02a 	strb	ip, [fp, #-42]
    5090:	ebfffbae 	bl	3f50 <aciTxSendPacket>
    5094:	e59f3794 	ldr	r3, [pc, #1940]	; 5830 <.text+0x5830>
    5098:	e59f2794 	ldr	r2, [pc, #1940]	; 5834 <.text+0x5834>
    509c:	e3a01000 	mov	r1, #0	; 0x0
    50a0:	e7c31005 	strb	r1, [r3, r5]
    50a4:	e7c24005 	strb	r4, [r2, r5]
    50a8:	eafffe2a 	b	4958 <aciRxHandleMessage+0x164>
    50ac:	e59f3764 	ldr	r3, [pc, #1892]	; 5818 <.text+0x5818>
    50b0:	e5930000 	ldr	r0, [r3]
    50b4:	e1a06080 	mov	r6, r0, lsl #1
    50b8:	e1a03086 	mov	r3, r6, lsl #1
    50bc:	e2833008 	add	r3, r3, #8	; 0x8
    50c0:	e1a0700d 	mov	r7, sp
    50c4:	e063d00d 	rsb	sp, r3, sp
    50c8:	e1a0212d 	mov	r2, sp, lsr #2
    50cc:	e1a0c102 	mov	ip, r2, lsl #2
    50d0:	e3500000 	cmp	r0, #0	; 0x0
    50d4:	e1cc00b0 	strh	r0, [ip]
    50d8:	da00000f 	ble	511c <aciRxHandleMessage+0x928>
    50dc:	e3a04000 	mov	r4, #0	; 0x0
    50e0:	e59f8734 	ldr	r8, [pc, #1844]	; 581c <.text+0x581c>
    50e4:	e3a05001 	mov	r5, #1	; 0x1
    50e8:	e1a0e004 	mov	lr, r4
    50ec:	e08e3008 	add	r3, lr, r8
    50f0:	e5d31001 	ldrb	r1, [r3, #1]
    50f4:	e7de2008 	ldrb	r2, [lr, r8]
    50f8:	e1a03805 	mov	r3, r5, lsl #16
    50fc:	e2844001 	add	r4, r4, #1	; 0x1
    5100:	e1822401 	orr	r2, r2, r1, lsl #8
    5104:	e1a037a3 	mov	r3, r3, lsr #15
    5108:	e1500004 	cmp	r0, r4
    510c:	e18320bc 	strh	r2, [r3, ip]
    5110:	e28ee013 	add	lr, lr, #19	; 0x13
    5114:	e2855001 	add	r5, r5, #1	; 0x1
    5118:	1afffff3 	bne	50ec <aciRxHandleMessage+0x8f8>
    511c:	e2862002 	add	r2, r6, #2	; 0x2
    5120:	e1a02802 	mov	r2, r2, lsl #16
    5124:	e1a0100c 	mov	r1, ip
    5128:	e1a02822 	mov	r2, r2, lsr #16
    512c:	e3a00086 	mov	r0, #134	; 0x86
    5130:	ebfffb86 	bl	3f50 <aciTxSendPacket>
    5134:	e1a0d007 	mov	sp, r7
    5138:	eafffe06 	b	4958 <aciRxHandleMessage+0x164>
    513c:	e2853050 	add	r3, r5, #80	; 0x50
    5140:	e3a000a0 	mov	r0, #160	; 0xa0
    5144:	e24b102a 	sub	r1, fp, #42	; 0x2a
    5148:	e1a02004 	mov	r2, r4
    514c:	e54b302a 	strb	r3, [fp, #-42]
    5150:	ebfffb7e 	bl	3f50 <aciTxSendPacket>
    5154:	eaffff35 	b	4e30 <aciRxHandleMessage+0x63c>
    5158:	e3550022 	cmp	r5, #34	; 0x22
    515c:	0a00023a 	beq	5a4c <.text+0x5a4c>
    5160:	e3550023 	cmp	r5, #35	; 0x23
    5164:	1afffdfb 	bne	4958 <aciRxHandleMessage+0x164>
    5168:	e3540002 	cmp	r4, #2	; 0x2
    516c:	1afffdf9 	bne	4958 <aciRxHandleMessage+0x164>
    5170:	e1a02004 	mov	r2, r4
    5174:	e59f166c 	ldr	r1, [pc, #1644]	; 57e8 <.text+0x57e8>
    5178:	e59f06b8 	ldr	r0, [pc, #1720]	; 5838 <.text+0x5838>
    517c:	eb004e95 	bl	18bd8 <__memcpy_from_arm>
    5180:	eafffdf4 	b	4958 <aciRxHandleMessage+0x164>
    5184:	e3a000a1 	mov	r0, #161	; 0xa1
    5188:	e59f16c0 	ldr	r1, [pc, #1728]	; 5850 <.text+0x5850>
    518c:	e3a02006 	mov	r2, #6	; 0x6
    5190:	ebfffb6e 	bl	3f50 <aciTxSendPacket>
    5194:	eafffdef 	b	4958 <aciRxHandleMessage+0x164>
    5198:	e35500f2 	cmp	r5, #242	; 0xf2
    519c:	0a00023c 	beq	5a94 <.text+0x5a94>
    51a0:	e35500f3 	cmp	r5, #243	; 0xf3
    51a4:	0a00022e 	beq	5a64 <.text+0x5a64>
    51a8:	e35500f0 	cmp	r5, #240	; 0xf0
    51ac:	1afffde9 	bne	4958 <aciRxHandleMessage+0x164>
    51b0:	e3a02000 	mov	r2, #0	; 0x0
    51b4:	e3a01040 	mov	r1, #64	; 0x40
    51b8:	e3a00020 	mov	r0, #32	; 0x20
    51bc:	e3a03001 	mov	r3, #1	; 0x1
    51c0:	e54b3053 	strb	r3, [fp, #-83]
    51c4:	e54b004f 	strb	r0, [fp, #-79]
    51c8:	e2833002 	add	r3, r3, #2	; 0x2
    51cc:	e54b104d 	strb	r1, [fp, #-77]
    51d0:	e54b2052 	strb	r2, [fp, #-82]
    51d4:	e54b1050 	strb	r1, [fp, #-80]
    51d8:	e54b0051 	strb	r0, [fp, #-81]
    51dc:	e54b204c 	strb	r2, [fp, #-76]
    51e0:	e54b204b 	strb	r2, [fp, #-75]
    51e4:	e54b304e 	strb	r3, [fp, #-78]
    51e8:	e1a0c002 	mov	ip, r2
    51ec:	e24b304b 	sub	r3, fp, #75	; 0x4b
    51f0:	e28cc001 	add	ip, ip, #1	; 0x1
    51f4:	e35c0008 	cmp	ip, #8	; 0x8
    51f8:	e5c32001 	strb	r2, [r3, #1]
    51fc:	e5e32002 	strb	r2, [r3, #2]!
    5200:	1afffffa 	bne	51f0 <aciRxHandleMessage+0x9fc>
    5204:	e3a000f1 	mov	r0, #241	; 0xf1
    5208:	e24b1053 	sub	r1, fp, #83	; 0x53
    520c:	e3a02019 	mov	r2, #25	; 0x19
    5210:	ebfffb4e 	bl	3f50 <aciTxSendPacket>
    5214:	eafffdcf 	b	4958 <aciRxHandleMessage+0x164>
    5218:	e59f363c 	ldr	r3, [pc, #1596]	; 585c <.text+0x585c>
    521c:	e1d330b0 	ldrh	r3, [r3]
    5220:	e24b0038 	sub	r0, fp, #56	; 0x38
    5224:	e59f1634 	ldr	r1, [pc, #1588]	; 5860 <.text+0x5860>
    5228:	e3a02002 	mov	r2, #2	; 0x2
    522c:	e14b33ba 	strh	r3, [fp, #-58]
    5230:	eb004e68 	bl	18bd8 <__memcpy_from_arm>
    5234:	e24b0036 	sub	r0, fp, #54	; 0x36
    5238:	e59f1624 	ldr	r1, [pc, #1572]	; 5864 <.text+0x5864>
    523c:	e3a02002 	mov	r2, #2	; 0x2
    5240:	eb004e64 	bl	18bd8 <__memcpy_from_arm>
    5244:	e24b0034 	sub	r0, fp, #52	; 0x34
    5248:	e59f15f8 	ldr	r1, [pc, #1528]	; 5848 <.text+0x5848>
    524c:	e3a02002 	mov	r2, #2	; 0x2
    5250:	eb004e60 	bl	18bd8 <__memcpy_from_arm>
    5254:	e24b0032 	sub	r0, fp, #50	; 0x32
    5258:	e59f159c 	ldr	r1, [pc, #1436]	; 57fc <.text+0x57fc>
    525c:	e3a02002 	mov	r2, #2	; 0x2
    5260:	eb004e5c 	bl	18bd8 <__memcpy_from_arm>
    5264:	e24b0030 	sub	r0, fp, #48	; 0x30
    5268:	e3a02002 	mov	r2, #2	; 0x2
    526c:	e59f15a4 	ldr	r1, [pc, #1444]	; 5818 <.text+0x5818>
    5270:	eb004e58 	bl	18bd8 <__memcpy_from_arm>
    5274:	e1a00005 	mov	r0, r5
    5278:	e24b103a 	sub	r1, fp, #58	; 0x3a
    527c:	e3a0200c 	mov	r2, #12	; 0xc
    5280:	ebfffb32 	bl	3f50 <aciTxSendPacket>
    5284:	eafffdb3 	b	4958 <aciRxHandleMessage+0x164>
    5288:	e3a06000 	mov	r6, #0	; 0x0
    528c:	e1a07006 	mov	r7, r6
    5290:	e0873006 	add	r3, r7, r6
    5294:	e0863083 	add	r3, r6, r3, lsl #1
    5298:	e0833004 	add	r3, r3, r4
    529c:	e5d32002 	ldrb	r2, [r3, #2]
    52a0:	e5d31003 	ldrb	r1, [r3, #3]
    52a4:	e5d3c004 	ldrb	ip, [r3, #4]
    52a8:	e5d30005 	ldrb	r0, [r3, #5]
    52ac:	e1822401 	orr	r2, r2, r1, lsl #8
    52b0:	e182280c 	orr	r2, r2, ip, lsl #16
    52b4:	e1825c00 	orr	r5, r2, r0, lsl #24
    52b8:	e1a00005 	mov	r0, r5
    52bc:	eb004e54 	bl	18c14 <__strlen_from_arm>
    52c0:	e3500020 	cmp	r0, #32	; 0x20
    52c4:	9a000113 	bls	5718 <aciRxHandleMessage+0xf24>
    52c8:	e1a01005 	mov	r1, r5
    52cc:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    52d0:	e3a02020 	mov	r2, #32	; 0x20
    52d4:	eb004e3f 	bl	18bd8 <__memcpy_from_arm>
    52d8:	e3a03000 	mov	r3, #0	; 0x0
    52dc:	e54b30d7 	strb	r3, [fp, #-215]
    52e0:	e0873006 	add	r3, r7, r6
    52e4:	e0863083 	add	r3, r6, r3, lsl #1
    52e8:	e0833004 	add	r3, r3, r4
    52ec:	e2833004 	add	r3, r3, #4	; 0x4
    52f0:	e5d32002 	ldrb	r2, [r3, #2]
    52f4:	e5d31003 	ldrb	r1, [r3, #3]
    52f8:	e5d3c004 	ldrb	ip, [r3, #4]
    52fc:	e5d30005 	ldrb	r0, [r3, #5]
    5300:	e1822401 	orr	r2, r2, r1, lsl #8
    5304:	e182280c 	orr	r2, r2, ip, lsl #16
    5308:	e1825c00 	orr	r5, r2, r0, lsl #24
    530c:	e1a00005 	mov	r0, r5
    5310:	eb004e3f 	bl	18c14 <__strlen_from_arm>
    5314:	e3500040 	cmp	r0, #64	; 0x40
    5318:	9a0000fa 	bls	5708 <aciRxHandleMessage+0xf14>
    531c:	e1a01005 	mov	r1, r5
    5320:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5324:	e3a02020 	mov	r2, #32	; 0x20
    5328:	eb004e2a 	bl	18bd8 <__memcpy_from_arm>
    532c:	e3a03000 	mov	r3, #0	; 0x0
    5330:	e54b3097 	strb	r3, [fp, #-151]
    5334:	e0873006 	add	r3, r7, r6
    5338:	e0863083 	add	r3, r6, r3, lsl #1
    533c:	e0833004 	add	r3, r3, r4
    5340:	e2833008 	add	r3, r3, #8	; 0x8
    5344:	e5d32002 	ldrb	r2, [r3, #2]
    5348:	e5d31003 	ldrb	r1, [r3, #3]
    534c:	e5d3c004 	ldrb	ip, [r3, #4]
    5350:	e5d30005 	ldrb	r0, [r3, #5]
    5354:	e1822401 	orr	r2, r2, r1, lsl #8
    5358:	e182280c 	orr	r2, r2, ip, lsl #16
    535c:	e1825c00 	orr	r5, r2, r0, lsl #24
    5360:	e1a00005 	mov	r0, r5
    5364:	eb004e2a 	bl	18c14 <__strlen_from_arm>
    5368:	e3500020 	cmp	r0, #32	; 0x20
    536c:	9a000213 	bls	5bc0 <.text+0x5bc0>
    5370:	e1a01005 	mov	r1, r5
    5374:	e24b0096 	sub	r0, fp, #150	; 0x96
    5378:	e3a02020 	mov	r2, #32	; 0x20
    537c:	eb004e15 	bl	18bd8 <__memcpy_from_arm>
    5380:	e3a03000 	mov	r3, #0	; 0x0
    5384:	e54b3077 	strb	r3, [fp, #-119]
    5388:	e0873006 	add	r3, r7, r6
    538c:	e0863083 	add	r3, r6, r3, lsl #1
    5390:	e0832004 	add	r2, r3, r4
    5394:	e7d3c004 	ldrb	ip, [r3, r4]
    5398:	e5d21001 	ldrb	r1, [r2, #1]
    539c:	e51b4074 	ldr	r4, [fp, #-116]
    53a0:	e5d2e00e 	ldrb	lr, [r2, #14]
    53a4:	e18cc401 	orr	ip, ip, r1, lsl #8
    53a8:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    53ac:	e3a03000 	mov	r3, #0	; 0x0
    53b0:	e3a00084 	mov	r0, #132	; 0x84
    53b4:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    53b8:	e3a02083 	mov	r2, #131	; 0x83
    53bc:	e14bcfb8 	strh	ip, [fp, #-248]
    53c0:	e54be076 	strb	lr, [fp, #-118]
    53c4:	e54b3075 	strb	r3, [fp, #-117]
    53c8:	e50b4074 	str	r4, [fp, #-116]
    53cc:	ebfffadf 	bl	3f50 <aciTxSendPacket>
    53d0:	eafffe24 	b	4c68 <aciRxHandleMessage+0x474>
    53d4:	e3550004 	cmp	r5, #4	; 0x4
    53d8:	0a0000a6 	beq	5678 <aciRxHandleMessage+0xe84>
    53dc:	e3550005 	cmp	r5, #5	; 0x5
    53e0:	1afffd5c 	bne	4958 <aciRxHandleMessage+0x164>
    53e4:	e1a018a1 	mov	r1, r1, lsr #17
    53e8:	e3510000 	cmp	r1, #0	; 0x0
    53ec:	c59fa3f4 	ldrgt	sl, [pc, #1012]	; 57e8 <.text+0x57e8>
    53f0:	c2819001 	addgt	r9, r1, #1	; 0x1
    53f4:	c3a02000 	movgt	r2, #0	; 0x0
    53f8:	c3a07001 	movgt	r7, #1	; 0x1
    53fc:	dafffd55 	ble	4958 <aciRxHandleMessage+0x164>
    5400:	e1a02082 	mov	r2, r2, lsl #1
    5404:	e082300a 	add	r3, r2, sl
    5408:	e7da1002 	ldrb	r1, [sl, r2]
    540c:	e59f2404 	ldr	r2, [pc, #1028]	; 5818 <.text+0x5818>
    5410:	e5d30001 	ldrb	r0, [r3, #1]
    5414:	e592c000 	ldr	ip, [r2]
    5418:	e1811400 	orr	r1, r1, r0, lsl #8
    541c:	e35c0000 	cmp	ip, #0	; 0x0
    5420:	e14b12be 	strh	r1, [fp, #-46]
    5424:	da000013 	ble	5478 <aciRxHandleMessage+0xc84>
    5428:	e59f83ec 	ldr	r8, [pc, #1004]	; 581c <.text+0x581c>
    542c:	e5d83000 	ldrb	r3, [r8]
    5430:	e5d82001 	ldrb	r2, [r8, #1]
    5434:	e1833402 	orr	r3, r3, r2, lsl #8
    5438:	e1530001 	cmp	r3, r1
    543c:	13a05000 	movne	r5, #0	; 0x0
    5440:	11a00005 	movne	r0, r5
    5444:	1a000005 	bne	5460 <aciRxHandleMessage+0xc6c>
    5448:	ea000013 	b	549c <aciRxHandleMessage+0xca8>
    544c:	e5d32001 	ldrb	r2, [r3, #1]
    5450:	e7d03008 	ldrb	r3, [r0, r8]
    5454:	e1833402 	orr	r3, r3, r2, lsl #8
    5458:	e1510003 	cmp	r1, r3
    545c:	0a000010 	beq	54a4 <aciRxHandleMessage+0xcb0>
    5460:	e2855001 	add	r5, r5, #1	; 0x1
    5464:	e2800013 	add	r0, r0, #19	; 0x13
    5468:	e15c0005 	cmp	ip, r5
    546c:	e1a06185 	mov	r6, r5, lsl #3
    5470:	e0803008 	add	r3, r0, r8
    5474:	1afffff4 	bne	544c <aciRxHandleMessage+0xc58>
    5478:	e3a00088 	mov	r0, #136	; 0x88
    547c:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5480:	e3a02002 	mov	r2, #2	; 0x2
    5484:	ebfffab1 	bl	3f50 <aciTxSendPacket>
    5488:	e1a02007 	mov	r2, r7
    548c:	e2877001 	add	r7, r7, #1	; 0x1
    5490:	e1590007 	cmp	r9, r7
    5494:	1affffd9 	bne	5400 <aciRxHandleMessage+0xc0c>
    5498:	eafffd2e 	b	4958 <aciRxHandleMessage+0x164>
    549c:	e3a05000 	mov	r5, #0	; 0x0
    54a0:	e1a06005 	mov	r6, r5
    54a4:	e0863005 	add	r3, r6, r5
    54a8:	e0853083 	add	r3, r5, r3, lsl #1
    54ac:	e0833008 	add	r3, r3, r8
    54b0:	e5d32002 	ldrb	r2, [r3, #2]
    54b4:	e5d31003 	ldrb	r1, [r3, #3]
    54b8:	e5d3c004 	ldrb	ip, [r3, #4]
    54bc:	e5d30005 	ldrb	r0, [r3, #5]
    54c0:	e1822401 	orr	r2, r2, r1, lsl #8
    54c4:	e182280c 	orr	r2, r2, ip, lsl #16
    54c8:	e1824c00 	orr	r4, r2, r0, lsl #24
    54cc:	e1a00004 	mov	r0, r4
    54d0:	eb004dcf 	bl	18c14 <__strlen_from_arm>
    54d4:	e3500020 	cmp	r0, #32	; 0x20
    54d8:	9a0001c4 	bls	5bf0 <.text+0x5bf0>
    54dc:	e1a01004 	mov	r1, r4
    54e0:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    54e4:	e3a02020 	mov	r2, #32	; 0x20
    54e8:	eb004dba 	bl	18bd8 <__memcpy_from_arm>
    54ec:	e3a03000 	mov	r3, #0	; 0x0
    54f0:	e54b30d7 	strb	r3, [fp, #-215]
    54f4:	e0863005 	add	r3, r6, r5
    54f8:	e0853083 	add	r3, r5, r3, lsl #1
    54fc:	e0833008 	add	r3, r3, r8
    5500:	e2833004 	add	r3, r3, #4	; 0x4
    5504:	e5d32002 	ldrb	r2, [r3, #2]
    5508:	e5d31003 	ldrb	r1, [r3, #3]
    550c:	e5d3c004 	ldrb	ip, [r3, #4]
    5510:	e5d30005 	ldrb	r0, [r3, #5]
    5514:	e1822401 	orr	r2, r2, r1, lsl #8
    5518:	e182280c 	orr	r2, r2, ip, lsl #16
    551c:	e1824c00 	orr	r4, r2, r0, lsl #24
    5520:	e1a00004 	mov	r0, r4
    5524:	eb004dba 	bl	18c14 <__strlen_from_arm>
    5528:	e3500040 	cmp	r0, #64	; 0x40
    552c:	9a0001ab 	bls	5be0 <.text+0x5be0>
    5530:	e1a01004 	mov	r1, r4
    5534:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5538:	e3a02020 	mov	r2, #32	; 0x20
    553c:	eb004da5 	bl	18bd8 <__memcpy_from_arm>
    5540:	e3a03000 	mov	r3, #0	; 0x0
    5544:	e54b3097 	strb	r3, [fp, #-151]
    5548:	e0863005 	add	r3, r6, r5
    554c:	e0853083 	add	r3, r5, r3, lsl #1
    5550:	e0833008 	add	r3, r3, r8
    5554:	e2833008 	add	r3, r3, #8	; 0x8
    5558:	e5d32002 	ldrb	r2, [r3, #2]
    555c:	e5d31003 	ldrb	r1, [r3, #3]
    5560:	e5d3c004 	ldrb	ip, [r3, #4]
    5564:	e5d30005 	ldrb	r0, [r3, #5]
    5568:	e1822401 	orr	r2, r2, r1, lsl #8
    556c:	e182280c 	orr	r2, r2, ip, lsl #16
    5570:	e1824c00 	orr	r4, r2, r0, lsl #24
    5574:	e1a00004 	mov	r0, r4
    5578:	eb004da5 	bl	18c14 <__strlen_from_arm>
    557c:	e3500020 	cmp	r0, #32	; 0x20
    5580:	9a000192 	bls	5bd0 <.text+0x5bd0>
    5584:	e1a01004 	mov	r1, r4
    5588:	e24b0096 	sub	r0, fp, #150	; 0x96
    558c:	e3a02020 	mov	r2, #32	; 0x20
    5590:	eb004d90 	bl	18bd8 <__memcpy_from_arm>
    5594:	e3a03000 	mov	r3, #0	; 0x0
    5598:	e54b3077 	strb	r3, [fp, #-119]
    559c:	e0863005 	add	r3, r6, r5
    55a0:	e0853083 	add	r3, r5, r3, lsl #1
    55a4:	e0832008 	add	r2, r3, r8
    55a8:	e7d3c008 	ldrb	ip, [r3, r8]
    55ac:	e5d21001 	ldrb	r1, [r2, #1]
    55b0:	e51b4074 	ldr	r4, [fp, #-116]
    55b4:	e5d2e00e 	ldrb	lr, [r2, #14]
    55b8:	e18cc401 	orr	ip, ip, r1, lsl #8
    55bc:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    55c0:	e3a03000 	mov	r3, #0	; 0x0
    55c4:	e3a00087 	mov	r0, #135	; 0x87
    55c8:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    55cc:	e3a02083 	mov	r2, #131	; 0x83
    55d0:	e14bcfb8 	strh	ip, [fp, #-248]
    55d4:	e54be076 	strb	lr, [fp, #-118]
    55d8:	e54b3075 	strb	r3, [fp, #-117]
    55dc:	e50b4074 	str	r4, [fp, #-116]
    55e0:	ebfffa5a 	bl	3f50 <aciTxSendPacket>
    55e4:	eaffffa7 	b	5488 <aciRxHandleMessage+0xc94>
    55e8:	e59f3258 	ldr	r3, [pc, #600]	; 5848 <.text+0x5848>
    55ec:	e5930000 	ldr	r0, [r3]
    55f0:	e1a06080 	mov	r6, r0, lsl #1
    55f4:	e1a03086 	mov	r3, r6, lsl #1
    55f8:	e2833008 	add	r3, r3, #8	; 0x8
    55fc:	e1a0700d 	mov	r7, sp
    5600:	e063d00d 	rsb	sp, r3, sp
    5604:	e1a0212d 	mov	r2, sp, lsr #2
    5608:	e1a0c102 	mov	ip, r2, lsl #2
    560c:	e3500000 	cmp	r0, #0	; 0x0
    5610:	e1cc00b0 	strh	r0, [ip]
    5614:	da00000f 	ble	5658 <aciRxHandleMessage+0xe64>
    5618:	e3a04000 	mov	r4, #0	; 0x0
    561c:	e59f9228 	ldr	r9, [pc, #552]	; 584c <.text+0x584c>
    5620:	e3a05001 	mov	r5, #1	; 0x1
    5624:	e1a0e004 	mov	lr, r4
    5628:	e08e3009 	add	r3, lr, r9
    562c:	e5d31001 	ldrb	r1, [r3, #1]
    5630:	e7de2009 	ldrb	r2, [lr, r9]
    5634:	e1a03805 	mov	r3, r5, lsl #16
    5638:	e2844001 	add	r4, r4, #1	; 0x1
    563c:	e1822401 	orr	r2, r2, r1, lsl #8
    5640:	e1a037a3 	mov	r3, r3, lsr #15
    5644:	e1500004 	cmp	r0, r4
    5648:	e18320bc 	strh	r2, [r3, ip]
    564c:	e28ee013 	add	lr, lr, #19	; 0x13
    5650:	e2855001 	add	r5, r5, #1	; 0x1
    5654:	1afffff3 	bne	5628 <aciRxHandleMessage+0xe34>
    5658:	e2862002 	add	r2, r6, #2	; 0x2
    565c:	e1a02802 	mov	r2, r2, lsl #16
    5660:	e1a0100c 	mov	r1, ip
    5664:	e1a02822 	mov	r2, r2, lsr #16
    5668:	e3a00080 	mov	r0, #128	; 0x80
    566c:	ebfffa37 	bl	3f50 <aciTxSendPacket>
    5670:	e1a0d007 	mov	sp, r7
    5674:	eafffcb7 	b	4958 <aciRxHandleMessage+0x164>
    5678:	e59f317c 	ldr	r3, [pc, #380]	; 57fc <.text+0x57fc>
    567c:	e5930000 	ldr	r0, [r3]
    5680:	e1a07080 	mov	r7, r0, lsl #1
    5684:	e1a03087 	mov	r3, r7, lsl #1
    5688:	e2833008 	add	r3, r3, #8	; 0x8
    568c:	e1a0800d 	mov	r8, sp
    5690:	e063d00d 	rsb	sp, r3, sp
    5694:	e1a0212d 	mov	r2, sp, lsr #2
    5698:	e1a0c102 	mov	ip, r2, lsl #2
    569c:	e3500000 	cmp	r0, #0	; 0x0
    56a0:	e1cc00b0 	strh	r0, [ip]
    56a4:	da00000f 	ble	56e8 <aciRxHandleMessage+0xef4>
    56a8:	e3a05000 	mov	r5, #0	; 0x0
    56ac:	e59f4144 	ldr	r4, [pc, #324]	; 57f8 <.text+0x57f8>
    56b0:	e3a06001 	mov	r6, #1	; 0x1
    56b4:	e1a0e005 	mov	lr, r5
    56b8:	e08e3004 	add	r3, lr, r4
    56bc:	e5d31001 	ldrb	r1, [r3, #1]
    56c0:	e7de2004 	ldrb	r2, [lr, r4]
    56c4:	e1a03806 	mov	r3, r6, lsl #16
    56c8:	e2855001 	add	r5, r5, #1	; 0x1
    56cc:	e1822401 	orr	r2, r2, r1, lsl #8
    56d0:	e1a037a3 	mov	r3, r3, lsr #15
    56d4:	e1500005 	cmp	r0, r5
    56d8:	e18320bc 	strh	r2, [r3, ip]
    56dc:	e28ee013 	add	lr, lr, #19	; 0x13
    56e0:	e2866001 	add	r6, r6, #1	; 0x1
    56e4:	1afffff3 	bne	56b8 <aciRxHandleMessage+0xec4>
    56e8:	e2872002 	add	r2, r7, #2	; 0x2
    56ec:	e1a02802 	mov	r2, r2, lsl #16
    56f0:	e1a0100c 	mov	r1, ip
    56f4:	e1a02822 	mov	r2, r2, lsr #16
    56f8:	e3a00083 	mov	r0, #131	; 0x83
    56fc:	ebfffa13 	bl	3f50 <aciTxSendPacket>
    5700:	e1a0d008 	mov	sp, r8
    5704:	eafffc93 	b	4958 <aciRxHandleMessage+0x164>
    5708:	e1a01005 	mov	r1, r5
    570c:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5710:	eb004d42 	bl	18c20 <__strcpy_from_arm>
    5714:	eaffff06 	b	5334 <aciRxHandleMessage+0xb40>
    5718:	e1a01005 	mov	r1, r5
    571c:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5720:	eb004d3e 	bl	18c20 <__strcpy_from_arm>
    5724:	eafffeed 	b	52e0 <aciRxHandleMessage+0xaec>
    5728:	e1a018a1 	mov	r1, r1, lsr #17
    572c:	e3510000 	cmp	r1, #0	; 0x0
    5730:	dafffc88 	ble	4958 <aciRxHandleMessage+0x164>
    5734:	e2811001 	add	r1, r1, #1	; 0x1
    5738:	e59fa0a8 	ldr	sl, [pc, #168]	; 57e8 <.text+0x57e8>
    573c:	e59f8104 	ldr	r8, [pc, #260]	; 5848 <.text+0x5848>
    5740:	e50b16fc 	str	r1, [fp, #-1788]
    5744:	e1a07005 	mov	r7, r5
    5748:	e3a02000 	mov	r2, #0	; 0x0
    574c:	e1a02082 	mov	r2, r2, lsl #1
    5750:	e082300a 	add	r3, r2, sl
    5754:	e5d30001 	ldrb	r0, [r3, #1]
    5758:	e7da1002 	ldrb	r1, [sl, r2]
    575c:	e598c000 	ldr	ip, [r8]
    5760:	e1810400 	orr	r0, r1, r0, lsl #8
    5764:	e35c0000 	cmp	ip, #0	; 0x0
    5768:	e14b02be 	strh	r0, [fp, #-46]
    576c:	da000013 	ble	57c0 <aciRxHandleMessage+0xfcc>
    5770:	e59f90d4 	ldr	r9, [pc, #212]	; 584c <.text+0x584c>
    5774:	e5d93000 	ldrb	r3, [r9]
    5778:	e5d92001 	ldrb	r2, [r9, #1]
    577c:	e1833402 	orr	r3, r3, r2, lsl #8
    5780:	e1500003 	cmp	r0, r3
    5784:	13a05000 	movne	r5, #0	; 0x0
    5788:	11a01005 	movne	r1, r5
    578c:	1a000005 	bne	57a8 <aciRxHandleMessage+0xfb4>
    5790:	ea000040 	b	5898 <.text+0x5898>
    5794:	e5d32001 	ldrb	r2, [r3, #1]
    5798:	e7d13009 	ldrb	r3, [r1, r9]
    579c:	e1833402 	orr	r3, r3, r2, lsl #8
    57a0:	e1500003 	cmp	r0, r3
    57a4:	0a00003d 	beq	58a0 <.text+0x58a0>
    57a8:	e2855001 	add	r5, r5, #1	; 0x1
    57ac:	e2811013 	add	r1, r1, #19	; 0x13
    57b0:	e155000c 	cmp	r5, ip
    57b4:	e1a06185 	mov	r6, r5, lsl #3
    57b8:	e0813009 	add	r3, r1, r9
    57bc:	1afffff4 	bne	5794 <aciRxHandleMessage+0xfa0>
    57c0:	e3a00082 	mov	r0, #130	; 0x82
    57c4:	e24b102e 	sub	r1, fp, #46	; 0x2e
    57c8:	e3a02002 	mov	r2, #2	; 0x2
    57cc:	ebfff9df 	bl	3f50 <aciTxSendPacket>
    57d0:	e51b16fc 	ldr	r1, [fp, #-1788]
    57d4:	e1a02007 	mov	r2, r7
    57d8:	e2877001 	add	r7, r7, #1	; 0x1
    57dc:	e1570001 	cmp	r7, r1
    57e0:	1affffd9 	bne	574c <aciRxHandleMessage+0xf58>
    57e4:	eafffc5b 	b	4958 <aciRxHandleMessage+0x164>
    57e8:	40004b30 	andmi	r4, r0, r0, lsr fp
    57ec:	40000e7e 	andmi	r0, r0, lr, ror lr
    57f0:	40000e81 	andmi	r0, r0, r1, lsl #29
    57f4:	40003b78 	andmi	r3, r0, r8, ror fp
    57f8:	4000472c 	andmi	r4, r0, ip, lsr #14
    57fc:	40000e60 	andmi	r0, r0, r0, ror #28
    5800:	40004cbc 	strmih	r4, [r0], -ip
    5804:	40003035 	andmi	r3, r0, r5, lsr r0
    5808:	40004726 	andmi	r4, r0, r6, lsr #14
    580c:	40000e78 	andmi	r0, r0, r8, ror lr
    5810:	40002c82 	andmi	r2, r0, r2, lsl #25
    5814:	40000e8a 	andmi	r0, r0, sl, lsl #29
    5818:	40000e64 	andmi	r0, r0, r4, ror #28
    581c:	400028cc 	andmi	r2, r0, ip, asr #17
    5820:	4000471c 	andmi	r4, r0, ip, lsl r7
    5824:	40003032 	andmi	r3, r0, r2, lsr r0
    5828:	40004722 	andmi	r4, r0, r2, lsr #14
    582c:	40004cb3 	strmih	r4, [r0], -r3
    5830:	40004cb0 	strmih	r4, [r0], -r0
    5834:	4000438a 	andmi	r4, r0, sl, lsl #7
    5838:	40000024 	andmi	r0, r0, r4, lsr #32
    583c:	40003038 	andmi	r3, r0, r8, lsr r0
    5840:	40004b31 	andmi	r4, r0, r1, lsr fp
    5844:	40000e87 	andmi	r0, r0, r7, lsl #29
    5848:	40000e5c 	andmi	r0, r0, ip, asr lr
    584c:	40003e58 	andmi	r3, r0, r8, asr lr
    5850:	40000018 	andmi	r0, r0, r8, lsl r0
    5854:	40002390 	mulmi	r0, r0, r3
    5858:	40000e90 	mulmi	r0, r0, lr
    585c:	40000026 	andmi	r0, r0, r6, lsr #32
    5860:	40000028 	andmi	r0, r0, r8, lsr #32
    5864:	4000002a 	andmi	r0, r0, sl, lsr #32
    5868:	40004b30 	andmi	r4, r0, r0, lsr fp
    586c:	4000438e 	andmi	r4, r0, lr, lsl #7
    5870:	40000eb8 	strmih	r0, [r0], -r8
    5874:	40000ebc 	strmih	r0, [r0], -ip
    5878:	40000e96 	mulmi	r0, r6, lr
    587c:	40004cc6 	andmi	r4, r0, r6, asr #25
    5880:	4000441c 	andmi	r4, r0, ip, lsl r4
    5884:	40004cc2 	andmi	r4, r0, r2, asr #25
    5888:	40000e68 	andmi	r0, r0, r8, ror #28
    588c:	40003d98 	mulmi	r0, r8, sp
    5890:	40000eaa 	andmi	r0, r0, sl, lsr #29
    5894:	40000ea8 	andmi	r0, r0, r8, lsr #29
    5898:	e3a05000 	mov	r5, #0	; 0x0
    589c:	e1a06005 	mov	r6, r5
    58a0:	e0863005 	add	r3, r6, r5
    58a4:	e0853083 	add	r3, r5, r3, lsl #1
    58a8:	e0833009 	add	r3, r3, r9
    58ac:	e5d32002 	ldrb	r2, [r3, #2]
    58b0:	e5d31003 	ldrb	r1, [r3, #3]
    58b4:	e5d3c004 	ldrb	ip, [r3, #4]
    58b8:	e5d30005 	ldrb	r0, [r3, #5]
    58bc:	e1822401 	orr	r2, r2, r1, lsl #8
    58c0:	e182280c 	orr	r2, r2, ip, lsl #16
    58c4:	e1824c00 	orr	r4, r2, r0, lsl #24
    58c8:	e1a00004 	mov	r0, r4
    58cc:	eb004cd0 	bl	18c14 <__strlen_from_arm>
    58d0:	e3500020 	cmp	r0, #32	; 0x20
    58d4:	9a000042 	bls	59e4 <.text+0x59e4>
    58d8:	e1a01004 	mov	r1, r4
    58dc:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    58e0:	e3a02020 	mov	r2, #32	; 0x20
    58e4:	eb004cbb 	bl	18bd8 <__memcpy_from_arm>
    58e8:	e3a03000 	mov	r3, #0	; 0x0
    58ec:	e54b30d7 	strb	r3, [fp, #-215]
    58f0:	e0863005 	add	r3, r6, r5
    58f4:	e0853083 	add	r3, r5, r3, lsl #1
    58f8:	e0833009 	add	r3, r3, r9
    58fc:	e2833004 	add	r3, r3, #4	; 0x4
    5900:	e5d32002 	ldrb	r2, [r3, #2]
    5904:	e5d31003 	ldrb	r1, [r3, #3]
    5908:	e5d3c004 	ldrb	ip, [r3, #4]
    590c:	e5d30005 	ldrb	r0, [r3, #5]
    5910:	e1822401 	orr	r2, r2, r1, lsl #8
    5914:	e182280c 	orr	r2, r2, ip, lsl #16
    5918:	e1824c00 	orr	r4, r2, r0, lsl #24
    591c:	e1a00004 	mov	r0, r4
    5920:	eb004cbb 	bl	18c14 <__strlen_from_arm>
    5924:	e3500040 	cmp	r0, #64	; 0x40
    5928:	9a000035 	bls	5a04 <.text+0x5a04>
    592c:	e1a01004 	mov	r1, r4
    5930:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5934:	e3a02020 	mov	r2, #32	; 0x20
    5938:	eb004ca6 	bl	18bd8 <__memcpy_from_arm>
    593c:	e3a03000 	mov	r3, #0	; 0x0
    5940:	e54b3097 	strb	r3, [fp, #-151]
    5944:	e0863005 	add	r3, r6, r5
    5948:	e0853083 	add	r3, r5, r3, lsl #1
    594c:	e0833009 	add	r3, r3, r9
    5950:	e2833008 	add	r3, r3, #8	; 0x8
    5954:	e5d32002 	ldrb	r2, [r3, #2]
    5958:	e5d31003 	ldrb	r1, [r3, #3]
    595c:	e5d3c004 	ldrb	ip, [r3, #4]
    5960:	e5d30005 	ldrb	r0, [r3, #5]
    5964:	e1822401 	orr	r2, r2, r1, lsl #8
    5968:	e182280c 	orr	r2, r2, ip, lsl #16
    596c:	e1824c00 	orr	r4, r2, r0, lsl #24
    5970:	e1a00004 	mov	r0, r4
    5974:	eb004ca6 	bl	18c14 <__strlen_from_arm>
    5978:	e3500020 	cmp	r0, #32	; 0x20
    597c:	9a00001c 	bls	59f4 <.text+0x59f4>
    5980:	e1a01004 	mov	r1, r4
    5984:	e24b0096 	sub	r0, fp, #150	; 0x96
    5988:	e3a02020 	mov	r2, #32	; 0x20
    598c:	eb004c91 	bl	18bd8 <__memcpy_from_arm>
    5990:	e3a03000 	mov	r3, #0	; 0x0
    5994:	e54b3077 	strb	r3, [fp, #-119]
    5998:	e0863005 	add	r3, r6, r5
    599c:	e0853083 	add	r3, r5, r3, lsl #1
    59a0:	e0832009 	add	r2, r3, r9
    59a4:	e7d3c009 	ldrb	ip, [r3, r9]
    59a8:	e5d21001 	ldrb	r1, [r2, #1]
    59ac:	e51b4074 	ldr	r4, [fp, #-116]
    59b0:	e5d2e00e 	ldrb	lr, [r2, #14]
    59b4:	e18cc401 	orr	ip, ip, r1, lsl #8
    59b8:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    59bc:	e3a03000 	mov	r3, #0	; 0x0
    59c0:	e3a00081 	mov	r0, #129	; 0x81
    59c4:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    59c8:	e3a02083 	mov	r2, #131	; 0x83
    59cc:	e14bcfb8 	strh	ip, [fp, #-248]
    59d0:	e54be076 	strb	lr, [fp, #-118]
    59d4:	e54b3075 	strb	r3, [fp, #-117]
    59d8:	e50b4074 	str	r4, [fp, #-116]
    59dc:	ebfff95b 	bl	3f50 <aciTxSendPacket>
    59e0:	eaffff7a 	b	57d0 <aciRxHandleMessage+0xfdc>
    59e4:	e1a01004 	mov	r1, r4
    59e8:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    59ec:	eb004c8b 	bl	18c20 <__strcpy_from_arm>
    59f0:	eaffffbe 	b	58f0 <.text+0x58f0>
    59f4:	e1a01004 	mov	r1, r4
    59f8:	e24b0096 	sub	r0, fp, #150	; 0x96
    59fc:	eb004c87 	bl	18c20 <__strcpy_from_arm>
    5a00:	eaffffe4 	b	5998 <.text+0x5998>
    5a04:	e1a01004 	mov	r1, r4
    5a08:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5a0c:	eb004c83 	bl	18c20 <__strcpy_from_arm>
    5a10:	eaffffcb 	b	5944 <.text+0x5944>
    5a14:	e3a01000 	mov	r1, #0	; 0x0
    5a18:	e1a04001 	mov	r4, r1
    5a1c:	eafffd34 	b	4ef4 <aciRxHandleMessage+0x700>
    5a20:	e51f11c0 	ldr	r1, [pc, #-448]	; 5868 <.text+0x5868>
    5a24:	e5d12001 	ldrb	r2, [r1, #1]
    5a28:	e5d13000 	ldrb	r3, [r1]
    5a2c:	e1833402 	orr	r3, r3, r2, lsl #8
    5a30:	e2433001 	sub	r3, r3, #1	; 0x1
    5a34:	e1a03803 	mov	r3, r3, lsl #16
    5a38:	e51f21d4 	ldr	r2, [pc, #-468]	; 586c <.text+0x586c>
    5a3c:	e1a037c3 	mov	r3, r3, asr #15
    5a40:	e3a08000 	mov	r8, #0	; 0x0
    5a44:	e18380b2 	strh	r8, [r3, r2]
    5a48:	eafffbc2 	b	4958 <aciRxHandleMessage+0x164>
    5a4c:	e51f21c0 	ldr	r2, [pc, #-448]	; 5894 <.text+0x5894>
    5a50:	e51f11c8 	ldr	r1, [pc, #-456]	; 5890 <.text+0x5890>
    5a54:	e3a03000 	mov	r3, #0	; 0x0
    5a58:	e1c230b0 	strh	r3, [r2]
    5a5c:	e5c13000 	strb	r3, [r1]
    5a60:	eafffbbc 	b	4958 <aciRxHandleMessage+0x164>
    5a64:	e51f31fc 	ldr	r3, [pc, #-508]	; 5870 <.text+0x5870>
    5a68:	e5933000 	ldr	r3, [r3]
    5a6c:	e3530000 	cmp	r3, #0	; 0x0
    5a70:	0afffbb8 	beq	4958 <aciRxHandleMessage+0x164>
    5a74:	e1a0e00f 	mov	lr, pc
    5a78:	e12fff13 	bx	r3
    5a7c:	e24b102c 	sub	r1, fp, #44	; 0x2c
    5a80:	e14b02bc 	strh	r0, [fp, #-44]
    5a84:	e3a02002 	mov	r2, #2	; 0x2
    5a88:	e1a00005 	mov	r0, r5
    5a8c:	ebfff92f 	bl	3f50 <aciTxSendPacket>
    5a90:	eafffbb0 	b	4958 <aciRxHandleMessage+0x164>
    5a94:	e51f3228 	ldr	r3, [pc, #-552]	; 5874 <.text+0x5874>
    5a98:	e5933000 	ldr	r3, [r3]
    5a9c:	e3530000 	cmp	r3, #0	; 0x0
    5aa0:	0afffbac 	beq	4958 <aciRxHandleMessage+0x164>
    5aa4:	e1a0e00f 	mov	lr, pc
    5aa8:	e12fff13 	bx	r3
    5aac:	e51f323c 	ldr	r3, [pc, #-572]	; 5878 <.text+0x5878>
    5ab0:	e3a02001 	mov	r2, #1	; 0x1
    5ab4:	e5c32000 	strb	r2, [r3]
    5ab8:	eafffba6 	b	4958 <aciRxHandleMessage+0x164>
    5abc:	e51f6248 	ldr	r6, [pc, #-584]	; 587c <.text+0x587c>
    5ac0:	e51fa248 	ldr	sl, [pc, #-584]	; 5880 <.text+0x5880>
    5ac4:	e51f5240 	ldr	r5, [pc, #-576]	; 588c <.text+0x588c>
    5ac8:	e51f8248 	ldr	r8, [pc, #-584]	; 5888 <.text+0x5888>
    5acc:	e51f7250 	ldr	r7, [pc, #-592]	; 5884 <.text+0x5884>
    5ad0:	e3a02000 	mov	r2, #0	; 0x0
    5ad4:	e0864382 	add	r4, r6, r2, lsl #7
    5ad8:	e08ae402 	add	lr, sl, r2, lsl #8
    5adc:	e085c302 	add	ip, r5, r2, lsl #6
    5ae0:	e3a03000 	mov	r3, #0	; 0x0
    5ae4:	e2833001 	add	r3, r3, #1	; 0x1
    5ae8:	e1a03803 	mov	r3, r3, lsl #16
    5aec:	e3a01000 	mov	r1, #0	; 0x0
    5af0:	e3530501 	cmp	r3, #4194304	; 0x400000
    5af4:	e0c410b2 	strh	r1, [r4], #2
    5af8:	e48e1004 	str	r1, [lr], #4
    5afc:	e4cc1001 	strb	r1, [ip], #1
    5b00:	e1a03823 	mov	r3, r3, lsr #16
    5b04:	1afffff6 	bne	5ae4 <.text+0x5ae4>
    5b08:	e7c21008 	strb	r1, [r2, r8]
    5b0c:	e7c21007 	strb	r1, [r2, r7]
    5b10:	e2822001 	add	r2, r2, #1	; 0x1
    5b14:	e3520003 	cmp	r2, #3	; 0x3
    5b18:	1affffed 	bne	5ad4 <.text+0x5ad4>
    5b1c:	e51f3294 	ldr	r3, [pc, #-660]	; 5890 <.text+0x5890>
    5b20:	e51f2294 	ldr	r2, [pc, #-660]	; 5894 <.text+0x5894>
    5b24:	e5c31000 	strb	r1, [r3]
    5b28:	e1c210b0 	strh	r1, [r2]
    5b2c:	eafffb89 	b	4958 <aciRxHandleMessage+0x164>
    5b30:	e0844001 	add	r4, r4, r1
    5b34:	e0814084 	add	r4, r1, r4, lsl #1
    5b38:	e0844008 	add	r4, r4, r8
    5b3c:	e5d4300e 	ldrb	r3, [r4, #14]
    5b40:	e24b6071 	sub	r6, fp, #113	; 0x71
    5b44:	e284400c 	add	r4, r4, #12	; 0xc
    5b48:	e1a03123 	mov	r3, r3, lsr #2
    5b4c:	e3a02002 	mov	r2, #2	; 0x2
    5b50:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5b54:	e1a00006 	mov	r0, r6
    5b58:	e0835002 	add	r5, r3, r2
    5b5c:	eb004c1d 	bl	18bd8 <__memcpy_from_arm>
    5b60:	e5d41003 	ldrb	r1, [r4, #3]
    5b64:	e5d43004 	ldrb	r3, [r4, #4]
    5b68:	e5d40005 	ldrb	r0, [r4, #5]
    5b6c:	e5d42006 	ldrb	r2, [r4, #6]
    5b70:	e1811403 	orr	r1, r1, r3, lsl #8
    5b74:	e1811800 	orr	r1, r1, r0, lsl #16
    5b78:	e1811c02 	orr	r1, r1, r2, lsl #24
    5b7c:	e24b006f 	sub	r0, fp, #111	; 0x6f
    5b80:	e2452002 	sub	r2, r5, #2	; 0x2
    5b84:	eb004c13 	bl	18bd8 <__memcpy_from_arm>
    5b88:	e3550000 	cmp	r5, #0	; 0x0
    5b8c:	1a000006 	bne	5bac <.text+0x5bac>
    5b90:	e3a03000 	mov	r3, #0	; 0x0
    5b94:	e1a01006 	mov	r1, r6
    5b98:	e3a00089 	mov	r0, #137	; 0x89
    5b9c:	e3a02001 	mov	r2, #1	; 0x1
    5ba0:	e54b3071 	strb	r3, [fp, #-113]
    5ba4:	ebfff8e9 	bl	3f50 <aciTxSendPacket>
    5ba8:	eafffb6a 	b	4958 <aciRxHandleMessage+0x164>
    5bac:	e1a01006 	mov	r1, r6
    5bb0:	e1a02005 	mov	r2, r5
    5bb4:	e3a00089 	mov	r0, #137	; 0x89
    5bb8:	ebfff8e4 	bl	3f50 <aciTxSendPacket>
    5bbc:	eafffb65 	b	4958 <aciRxHandleMessage+0x164>
    5bc0:	e1a01005 	mov	r1, r5
    5bc4:	e24b0096 	sub	r0, fp, #150	; 0x96
    5bc8:	eb004c14 	bl	18c20 <__strcpy_from_arm>
    5bcc:	eafffded 	b	5388 <aciRxHandleMessage+0xb94>
    5bd0:	e1a01004 	mov	r1, r4
    5bd4:	e24b0096 	sub	r0, fp, #150	; 0x96
    5bd8:	eb004c10 	bl	18c20 <__strcpy_from_arm>
    5bdc:	eafffe6e 	b	559c <aciRxHandleMessage+0xda8>
    5be0:	e1a01004 	mov	r1, r4
    5be4:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5be8:	eb004c0c 	bl	18c20 <__strcpy_from_arm>
    5bec:	eafffe55 	b	5548 <aciRxHandleMessage+0xd54>
    5bf0:	e1a01004 	mov	r1, r4
    5bf4:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5bf8:	eb004c08 	bl	18c20 <__strcpy_from_arm>
    5bfc:	eafffe3c 	b	54f4 <aciRxHandleMessage+0xd00>

00005c00 <aciReceiveHandler>:
    5c00:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    5c04:	e59f71b8 	ldr	r7, [pc, #440]	; 5dc4 <.text+0x5dc4>
    5c08:	e5d73000 	ldrb	r3, [r7]
    5c0c:	e20060ff 	and	r6, r0, #255	; 0xff
    5c10:	e3530008 	cmp	r3, #8	; 0x8
    5c14:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    5c18:	ea000012 	b	5c68 <.text+0x5c68>
    5c1c:	00005c70 	andeq	r5, r0, r0, ror ip
    5c20:	00005d98 	muleq	r0, r8, sp
    5c24:	00005d84 	andeq	r5, r0, r4, lsl #27
    5c28:	00005d5c 	andeq	r5, r0, ip, asr sp
    5c2c:	00005d34 	andeq	r5, r0, r4, lsr sp
    5c30:	00005ce4 	andeq	r5, r0, r4, ror #25
    5c34:	00005c94 	muleq	r0, r4, ip
    5c38:	00005c80 	andeq	r5, r0, r0, lsl #25
    5c3c:	00005c40 	andeq	r5, r0, r0, asr #24
    5c40:	e59f0180 	ldr	r0, [pc, #384]	; 5dc8 <.text+0x5dc8>
    5c44:	e59f2180 	ldr	r2, [pc, #384]	; 5dcc <.text+0x5dcc>
    5c48:	e1d030b0 	ldrh	r3, [r0]
    5c4c:	e1d210b0 	ldrh	r1, [r2]
    5c50:	e1833406 	orr	r3, r3, r6, lsl #8
    5c54:	e1510003 	cmp	r1, r3
    5c58:	e1c030b0 	strh	r3, [r0]
    5c5c:	0a000052 	beq	5dac <.text+0x5dac>
    5c60:	e3a03000 	mov	r3, #0	; 0x0
    5c64:	e5c73000 	strb	r3, [r7]
    5c68:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    5c6c:	e12fff1e 	bx	lr
    5c70:	e3560021 	cmp	r6, #33	; 0x21
    5c74:	03a03001 	moveq	r3, #1	; 0x1
    5c78:	05c73000 	streqb	r3, [r7]
    5c7c:	eafffff9 	b	5c68 <.text+0x5c68>
    5c80:	e59f3140 	ldr	r3, [pc, #320]	; 5dc8 <.text+0x5dc8>
    5c84:	e3a02008 	mov	r2, #8	; 0x8
    5c88:	e1c360b0 	strh	r6, [r3]
    5c8c:	e5c72000 	strb	r2, [r7]
    5c90:	eafffff4 	b	5c68 <.text+0x5c68>
    5c94:	e59f5130 	ldr	r5, [pc, #304]	; 5dcc <.text+0x5dcc>
    5c98:	e1a01006 	mov	r1, r6
    5c9c:	e1d500b0 	ldrh	r0, [r5]
    5ca0:	ebfff705 	bl	38bc <aciCrcUpdate>
    5ca4:	e59f4124 	ldr	r4, [pc, #292]	; 5dd0 <.text+0x5dd0>
    5ca8:	e1d4c0b0 	ldrh	ip, [r4]
    5cac:	e59f3120 	ldr	r3, [pc, #288]	; 5dd4 <.text+0x5dd4>
    5cb0:	e28c2001 	add	r2, ip, #1	; 0x1
    5cb4:	e1d310b0 	ldrh	r1, [r3]
    5cb8:	e1a02802 	mov	r2, r2, lsl #16
    5cbc:	e1a02822 	mov	r2, r2, lsr #16
    5cc0:	e59f3110 	ldr	r3, [pc, #272]	; 5dd8 <.text+0x5dd8>
    5cc4:	e1510002 	cmp	r1, r2
    5cc8:	e1c500b0 	strh	r0, [r5]
    5ccc:	e7c3600c 	strb	r6, [r3, ip]
    5cd0:	e1c420b0 	strh	r2, [r4]
    5cd4:	1affffe3 	bne	5c68 <.text+0x5c68>
    5cd8:	e3a03007 	mov	r3, #7	; 0x7
    5cdc:	e5c73000 	strb	r3, [r7]
    5ce0:	eaffffe0 	b	5c68 <.text+0x5c68>
    5ce4:	e59f30e8 	ldr	r3, [pc, #232]	; 5dd4 <.text+0x5dd4>
    5ce8:	e1d310b0 	ldrh	r1, [r3]
    5cec:	e1812406 	orr	r2, r1, r6, lsl #8
    5cf0:	e3520d06 	cmp	r2, #384	; 0x180
    5cf4:	e1c320b0 	strh	r2, [r3]
    5cf8:	e1815406 	orr	r5, r1, r6, lsl #8
    5cfc:	8affffd7 	bhi	5c60 <.text+0x5c60>
    5d00:	e59f40c4 	ldr	r4, [pc, #196]	; 5dcc <.text+0x5dcc>
    5d04:	e1a01006 	mov	r1, r6
    5d08:	e1d400b0 	ldrh	r0, [r4]
    5d0c:	ebfff6ea 	bl	38bc <aciCrcUpdate>
    5d10:	e59f30b8 	ldr	r3, [pc, #184]	; 5dd0 <.text+0x5dd0>
    5d14:	e3550000 	cmp	r5, #0	; 0x0
    5d18:	e3a02000 	mov	r2, #0	; 0x0
    5d1c:	e1c320b0 	strh	r2, [r3]
    5d20:	13a03006 	movne	r3, #6	; 0x6
    5d24:	e1c400b0 	strh	r0, [r4]
    5d28:	15c73000 	strneb	r3, [r7]
    5d2c:	1affffcd 	bne	5c68 <.text+0x5c68>
    5d30:	eaffffe8 	b	5cd8 <.text+0x5cd8>
    5d34:	e59f3098 	ldr	r3, [pc, #152]	; 5dd4 <.text+0x5dd4>
    5d38:	e59f408c 	ldr	r4, [pc, #140]	; 5dcc <.text+0x5dcc>
    5d3c:	e1c360b0 	strh	r6, [r3]
    5d40:	e1d400b0 	ldrh	r0, [r4]
    5d44:	e1a01006 	mov	r1, r6
    5d48:	ebfff6db 	bl	38bc <aciCrcUpdate>
    5d4c:	e3a03005 	mov	r3, #5	; 0x5
    5d50:	e1c400b0 	strh	r0, [r4]
    5d54:	e5c73000 	strb	r3, [r7]
    5d58:	eaffffc2 	b	5c68 <.text+0x5c68>
    5d5c:	e59f3078 	ldr	r3, [pc, #120]	; 5ddc <.text+0x5ddc>
    5d60:	e1a01006 	mov	r1, r6
    5d64:	e5c36000 	strb	r6, [r3]
    5d68:	e3a000ff 	mov	r0, #255	; 0xff
    5d6c:	ebfff6d2 	bl	38bc <aciCrcUpdate>
    5d70:	e59f3054 	ldr	r3, [pc, #84]	; 5dcc <.text+0x5dcc>
    5d74:	e3a02004 	mov	r2, #4	; 0x4
    5d78:	e1c300b0 	strh	r0, [r3]
    5d7c:	e5c72000 	strb	r2, [r7]
    5d80:	eaffffb8 	b	5c68 <.text+0x5c68>
    5d84:	e3560021 	cmp	r6, #33	; 0x21
    5d88:	03a03003 	moveq	r3, #3	; 0x3
    5d8c:	05c73000 	streqb	r3, [r7]
    5d90:	1affffb2 	bne	5c60 <.text+0x5c60>
    5d94:	eaffffb3 	b	5c68 <.text+0x5c68>
    5d98:	e3560023 	cmp	r6, #35	; 0x23
    5d9c:	03a03002 	moveq	r3, #2	; 0x2
    5da0:	05c73000 	streqb	r3, [r7]
    5da4:	1affffad 	bne	5c60 <.text+0x5c60>
    5da8:	eaffffae 	b	5c68 <.text+0x5c68>
    5dac:	e59f3028 	ldr	r3, [pc, #40]	; 5ddc <.text+0x5ddc>
    5db0:	e59f201c 	ldr	r2, [pc, #28]	; 5dd4 <.text+0x5dd4>
    5db4:	e5d30000 	ldrb	r0, [r3]
    5db8:	e1d210b0 	ldrh	r1, [r2]
    5dbc:	ebfffa8c 	bl	47f4 <aciRxHandleMessage>
    5dc0:	eaffffa6 	b	5c60 <.text+0x5c60>
    5dc4:	40000ecf 	andmi	r0, r0, pc, asr #29
    5dc8:	40000ec8 	andmi	r0, r0, r8, asr #29
    5dcc:	40000eca 	andmi	r0, r0, sl, asr #29
    5dd0:	40004b28 	andmi	r4, r0, r8, lsr #22
    5dd4:	40000ecc 	andmi	r0, r0, ip, asr #29
    5dd8:	40004b30 	andmi	r4, r0, r0, lsr fp
    5ddc:	40000ece 	andmi	r0, r0, lr, asr #29

00005de0 <aciSingleSend>:
    5de0:	e1a0c00d 	mov	ip, sp
    5de4:	e92dddf0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    5de8:	e24cb004 	sub	fp, ip, #4	; 0x4
    5dec:	e24dd00c 	sub	sp, sp, #12	; 0xc
    5df0:	e54b102c 	strb	r1, [fp, #-44]
    5df4:	e14b23b0 	strh	r2, [fp, #-48]
    5df8:	e55b502c 	ldrb	r5, [fp, #-44]
    5dfc:	e15bc3b0 	ldrh	ip, [fp, #-48]
    5e00:	e35c0000 	cmp	ip, #0	; 0x0
    5e04:	13550000 	cmpne	r5, #0	; 0x0
    5e08:	13a0e000 	movne	lr, #0	; 0x0
    5e0c:	03a0e001 	moveq	lr, #1	; 0x1
    5e10:	e1a08000 	mov	r8, r0
    5e14:	e20310ff 	and	r1, r3, #255	; 0xff
    5e18:	e1a0700d 	mov	r7, sp
    5e1c:	0a000005 	beq	5e38 <aciSingleSend+0x58>
    5e20:	e59f613c 	ldr	r6, [pc, #316]	; 5f64 <.text+0x5f64>
    5e24:	e1d630b0 	ldrh	r3, [r6]
    5e28:	e1a02125 	mov	r2, r5, lsr #2
    5e2c:	e0833002 	add	r3, r3, r2
    5e30:	e3530e23 	cmp	r3, #560	; 0x230
    5e34:	da000003 	ble	5e48 <aciSingleSend+0x68>
    5e38:	e1a0d007 	mov	sp, r7
    5e3c:	e24bd024 	sub	sp, fp, #36	; 0x24
    5e40:	e89d6df0 	ldmia	sp, {r4, r5, r6, r7, r8, sl, fp, sp, lr}
    5e44:	e12fff1e 	bx	lr
    5e48:	e282300b 	add	r3, r2, #11	; 0xb
    5e4c:	e203307c 	and	r3, r3, #124	; 0x7c
    5e50:	e063d00d 	rsb	sp, r3, sp
    5e54:	e3510000 	cmp	r1, #0	; 0x0
    5e58:	e1a0312d 	mov	r3, sp, lsr #2
    5e5c:	e1a04103 	mov	r4, r3, lsl #2
    5e60:	e14be2b6 	strh	lr, [fp, #-38]
    5e64:	159fa0fc 	ldrne	sl, [pc, #252]	; 5f68 <.text+0x5f68>
    5e68:	11a0100e 	movne	r1, lr
    5e6c:	0a000026 	beq	5f0c <aciSingleSend+0x12c>
    5e70:	e1a03081 	mov	r3, r1, lsl #1
    5e74:	e19320ba 	ldrh	r2, [r3, sl]
    5e78:	e3520000 	cmp	r2, #0	; 0x0
    5e7c:	01a0e001 	moveq	lr, r1
    5e80:	13e0e000 	mvnne	lr, #0	; 0x0
    5e84:	e2811001 	add	r1, r1, #1	; 0x1
    5e88:	e3510045 	cmp	r1, #69	; 0x45
    5e8c:	ca000004 	bgt	5ea4 <aciSingleSend+0xc4>
    5e90:	e37e0001 	cmn	lr, #1	; 0x1
    5e94:	0afffff5 	beq	5e70 <aciSingleSend+0x90>
    5e98:	e2811001 	add	r1, r1, #1	; 0x1
    5e9c:	e3510045 	cmp	r1, #69	; 0x45
    5ea0:	dafffffa 	ble	5e90 <aciSingleSend+0xb0>
    5ea4:	e37e0001 	cmn	lr, #1	; 0x1
    5ea8:	0affffe2 	beq	5e38 <aciSingleSend+0x58>
    5eac:	e1d630b0 	ldrh	r3, [r6]
    5eb0:	e59f00b4 	ldr	r0, [pc, #180]	; 5f6c <.text+0x5f6c>
    5eb4:	e0830000 	add	r0, r3, r0
    5eb8:	e59f30b0 	ldr	r3, [pc, #176]	; 5f70 <.text+0x5f70>
    5ebc:	e1a0408e 	mov	r4, lr, lsl #1
    5ec0:	e184c0b3 	strh	ip, [r4, r3]
    5ec4:	e59fc0a8 	ldr	ip, [pc, #168]	; 5f74 <.text+0x5f74>
    5ec8:	e3a03001 	mov	r3, #1	; 0x1
    5ecc:	e1a01008 	mov	r1, r8
    5ed0:	e1a02125 	mov	r2, r5, lsr #2
    5ed4:	e7cc500e 	strb	r5, [ip, lr]
    5ed8:	e18430ba 	strh	r3, [r4, sl]
    5edc:	eb004b3d 	bl	18bd8 <__memcpy_from_arm>
    5ee0:	e59fc090 	ldr	ip, [pc, #144]	; 5f78 <.text+0x5f78>
    5ee4:	e1d600b0 	ldrh	r0, [r6]
    5ee8:	e1dc10b0 	ldrh	r1, [ip]
    5eec:	e55b202c 	ldrb	r2, [fp, #-44]
    5ef0:	e59f3084 	ldr	r3, [pc, #132]	; 5f7c <.text+0x5f7c>
    5ef4:	e0802122 	add	r2, r0, r2, lsr #2
    5ef8:	e2811001 	add	r1, r1, #1	; 0x1
    5efc:	e18400b3 	strh	r0, [r4, r3]
    5f00:	e1c620b0 	strh	r2, [r6]
    5f04:	e1cc10b0 	strh	r1, [ip]
    5f08:	eaffffca 	b	5e38 <aciSingleSend+0x58>
    5f0c:	e24b1026 	sub	r1, fp, #38	; 0x26
    5f10:	e3a02002 	mov	r2, #2	; 0x2
    5f14:	e1a00004 	mov	r0, r4
    5f18:	eb004b2e 	bl	18bd8 <__memcpy_from_arm>
    5f1c:	e3a02002 	mov	r2, #2	; 0x2
    5f20:	e24b1030 	sub	r1, fp, #48	; 0x30
    5f24:	e0840002 	add	r0, r4, r2
    5f28:	eb004b2a 	bl	18bd8 <__memcpy_from_arm>
    5f2c:	e55b302c 	ldrb	r3, [fp, #-44]
    5f30:	e5c43004 	strb	r3, [r4, #4]
    5f34:	e55b202c 	ldrb	r2, [fp, #-44]
    5f38:	e1a01008 	mov	r1, r8
    5f3c:	e1a02122 	mov	r2, r2, lsr #2
    5f40:	e2840005 	add	r0, r4, #5	; 0x5
    5f44:	eb004b23 	bl	18bd8 <__memcpy_from_arm>
    5f48:	e55b202c 	ldrb	r2, [fp, #-44]
    5f4c:	e1a02122 	mov	r2, r2, lsr #2
    5f50:	e1a01004 	mov	r1, r4
    5f54:	e2822005 	add	r2, r2, #5	; 0x5
    5f58:	e3a000a3 	mov	r0, #163	; 0xa3
    5f5c:	ebfff7fb 	bl	3f50 <aciTxSendPacket>
    5f60:	eaffffb4 	b	5e38 <aciSingleSend+0x58>
    5f64:	40000ec6 	andmi	r0, r0, r6, asr #29
    5f68:	4000438e 	andmi	r4, r0, lr, lsl #7
    5f6c:	40002e02 	andmi	r2, r0, r2, lsl #28
    5f70:	40002304 	andmi	r2, r0, r4, lsl #6
    5f74:	40004ae2 	andmi	r4, r0, r2, ror #21
    5f78:	40000ec4 	andmi	r0, r0, r4, asr #29
    5f7c:	40002840 	andmi	r2, r0, r0, asr #16

00005f80 <aciSendSingleWithAck>:
    5f80:	e1a0c00d 	mov	ip, sp
    5f84:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    5f88:	e24cb004 	sub	fp, ip, #4	; 0x4
    5f8c:	e1a0c800 	mov	ip, r0, lsl #16
    5f90:	e1a0c82c 	mov	ip, ip, lsr #16
    5f94:	e24dd004 	sub	sp, sp, #4	; 0x4
    5f98:	e1a0580c 	mov	r5, ip, lsl #16
    5f9c:	e59f20b8 	ldr	r2, [pc, #184]	; 605c <.text+0x605c>
    5fa0:	e1a05845 	mov	r5, r5, asr #16
    5fa4:	e7d27005 	ldrb	r7, [r2, r5]
    5fa8:	e1a03127 	mov	r3, r7, lsr #2
    5fac:	e283300b 	add	r3, r3, #11	; 0xb
    5fb0:	e203307c 	and	r3, r3, #124	; 0x7c
    5fb4:	e1a0800d 	mov	r8, sp
    5fb8:	e063d00d 	rsb	sp, r3, sp
    5fbc:	e1a0412d 	mov	r4, sp, lsr #2
    5fc0:	e1a04104 	mov	r4, r4, lsl #2
    5fc4:	e3a06002 	mov	r6, #2	; 0x2
    5fc8:	e28cc001 	add	ip, ip, #1	; 0x1
    5fcc:	e24b1024 	sub	r1, fp, #36	; 0x24
    5fd0:	e1a02006 	mov	r2, r6
    5fd4:	e1a00004 	mov	r0, r4
    5fd8:	e14bc2b4 	strh	ip, [fp, #-36]
    5fdc:	e54b7021 	strb	r7, [fp, #-33]
    5fe0:	eb004afc 	bl	18bd8 <__memcpy_from_arm>
    5fe4:	e59f1074 	ldr	r1, [pc, #116]	; 6060 <.text+0x6060>
    5fe8:	e1a05085 	mov	r5, r5, lsl #1
    5fec:	e0851001 	add	r1, r5, r1
    5ff0:	e1a02006 	mov	r2, r6
    5ff4:	e0840006 	add	r0, r4, r6
    5ff8:	eb004af6 	bl	18bd8 <__memcpy_from_arm>
    5ffc:	e55b3021 	ldrb	r3, [fp, #-33]
    6000:	e59f205c 	ldr	r2, [pc, #92]	; 6064 <.text+0x6064>
    6004:	e5c43004 	strb	r3, [r4, #4]
    6008:	e59f1058 	ldr	r1, [pc, #88]	; 6068 <.text+0x6068>
    600c:	e19530b2 	ldrh	r3, [r5, r2]
    6010:	e55b2021 	ldrb	r2, [fp, #-33]
    6014:	e0831001 	add	r1, r3, r1
    6018:	e1a02632 	mov	r2, r2, lsr r6
    601c:	e2840005 	add	r0, r4, #5	; 0x5
    6020:	eb004aec 	bl	18bd8 <__memcpy_from_arm>
    6024:	e55b2021 	ldrb	r2, [fp, #-33]
    6028:	e1a02632 	mov	r2, r2, lsr r6
    602c:	e59fc038 	ldr	ip, [pc, #56]	; 606c <.text+0x606c>
    6030:	e19530bc 	ldrh	r3, [r5, ip]
    6034:	e2833001 	add	r3, r3, #1	; 0x1
    6038:	e1a01004 	mov	r1, r4
    603c:	e2822005 	add	r2, r2, #5	; 0x5
    6040:	e3a000a3 	mov	r0, #163	; 0xa3
    6044:	e18530bc 	strh	r3, [r5, ip]
    6048:	ebfff7c0 	bl	3f50 <aciTxSendPacket>
    604c:	e1a0d008 	mov	sp, r8
    6050:	e24bd020 	sub	sp, fp, #32	; 0x20
    6054:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
    6058:	e12fff1e 	bx	lr
    605c:	40004ae2 	andmi	r4, r0, r2, ror #21
    6060:	40002304 	andmi	r2, r0, r4, lsl #6
    6064:	40002840 	andmi	r2, r0, r0, asr #16
    6068:	40002e02 	andmi	r2, r0, r2, lsl #28
    606c:	4000438e 	andmi	r4, r0, lr, lsl #7

00006070 <aciEngine>:
    6070:	e59f0150 	ldr	r0, [pc, #336]	; 61c8 <.text+0x61c8>
    6074:	e1d030b0 	ldrh	r3, [r0]
    6078:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    607c:	e59f2148 	ldr	r2, [pc, #328]	; 61cc <.text+0x61cc>
    6080:	e2833001 	add	r3, r3, #1	; 0x1
    6084:	e1a03803 	mov	r3, r3, lsl #16
    6088:	e1d210b0 	ldrh	r1, [r2]
    608c:	e1a03823 	mov	r3, r3, lsr #16
    6090:	e1510003 	cmp	r1, r3
    6094:	e24dd004 	sub	sp, sp, #4	; 0x4
    6098:	e1c030b0 	strh	r3, [r0]
    609c:	8a000043 	bhi	61b0 <aciEngine+0x140>
    60a0:	e59f3128 	ldr	r3, [pc, #296]	; 61d0 <.text+0x61d0>
    60a4:	e3a02001 	mov	r2, #1	; 0x1
    60a8:	e5c32000 	strb	r2, [r3]
    60ac:	e3a03000 	mov	r3, #0	; 0x0
    60b0:	e1c030b0 	strh	r3, [r0]
    60b4:	e59f6118 	ldr	r6, [pc, #280]	; 61d4 <.text+0x61d4>
    60b8:	e59f2118 	ldr	r2, [pc, #280]	; 61d8 <.text+0x61d8>
    60bc:	e5963000 	ldr	r3, [r6]
    60c0:	e282000c 	add	r0, r2, #12	; 0xc
    60c4:	e0831103 	add	r1, r3, r3, lsl #2
    60c8:	e5923000 	ldr	r3, [r2]
    60cc:	e2833001 	add	r3, r3, #1	; 0x1
    60d0:	e1530001 	cmp	r3, r1
    60d4:	83a03000 	movhi	r3, #0	; 0x0
    60d8:	e4823004 	str	r3, [r2], #4
    60dc:	e1520000 	cmp	r2, r0
    60e0:	1afffff8 	bne	60c8 <aciEngine+0x58>
    60e4:	e59f40f0 	ldr	r4, [pc, #240]	; 61dc <.text+0x61dc>
    60e8:	e5d43000 	ldrb	r3, [r4]
    60ec:	e3530000 	cmp	r3, #0	; 0x0
    60f0:	0a00000c 	beq	6128 <aciEngine+0xb8>
    60f4:	e59f30e4 	ldr	r3, [pc, #228]	; 61e0 <.text+0x61e0>
    60f8:	e5933000 	ldr	r3, [r3]
    60fc:	e3530000 	cmp	r3, #0	; 0x0
    6100:	0a000008 	beq	6128 <aciEngine+0xb8>
    6104:	e1a0e00f 	mov	lr, pc
    6108:	e12fff13 	bx	r3
    610c:	e28d1004 	add	r1, sp, #4	; 0x4
    6110:	e3a03000 	mov	r3, #0	; 0x0
    6114:	e16100b2 	strh	r0, [r1, #-2]!
    6118:	e3a02002 	mov	r2, #2	; 0x2
    611c:	e3a000f2 	mov	r0, #242	; 0xf2
    6120:	e5c43000 	strb	r3, [r4]
    6124:	ebfff789 	bl	3f50 <aciTxSendPacket>
    6128:	e59f30b4 	ldr	r3, [pc, #180]	; 61e4 <.text+0x61e4>
    612c:	e1d320b0 	ldrh	r2, [r3]
    6130:	e3520000 	cmp	r2, #0	; 0x0
    6134:	059f30ac 	ldreq	r3, [pc, #172]	; 61e8 <.text+0x61e8>
    6138:	01c320b0 	streqh	r2, [r3]
    613c:	0a000018 	beq	61a4 <aciEngine+0x134>
    6140:	e59f50a4 	ldr	r5, [pc, #164]	; 61ec <.text+0x61ec>
    6144:	e3a04000 	mov	r4, #0	; 0x0
    6148:	ea00000a 	b	6178 <aciEngine+0x108>
    614c:	e5963000 	ldr	r3, [r6]
    6150:	e2833002 	add	r3, r3, #2	; 0x2
    6154:	e1520003 	cmp	r2, r3
    6158:	e2823001 	add	r3, r2, #1	; 0x1
    615c:	03a03001 	moveq	r3, #1	; 0x1
    6160:	01c530b0 	streqh	r3, [r5]
    6164:	11c530b0 	strneh	r3, [r5]
    6168:	e2844001 	add	r4, r4, #1	; 0x1
    616c:	e3540046 	cmp	r4, #70	; 0x46
    6170:	e2855002 	add	r5, r5, #2	; 0x2
    6174:	0a00000a 	beq	61a4 <aciEngine+0x134>
    6178:	e1d520b0 	ldrh	r2, [r5]
    617c:	e3520000 	cmp	r2, #0	; 0x0
    6180:	0afffff8 	beq	6168 <aciEngine+0xf8>
    6184:	e3520001 	cmp	r2, #1	; 0x1
    6188:	e1a00004 	mov	r0, r4
    618c:	1affffee 	bne	614c <aciEngine+0xdc>
    6190:	e2844001 	add	r4, r4, #1	; 0x1
    6194:	ebffff79 	bl	5f80 <aciSendSingleWithAck>
    6198:	e3540046 	cmp	r4, #70	; 0x46
    619c:	e2855002 	add	r5, r5, #2	; 0x2
    61a0:	1afffff4 	bne	6178 <aciEngine+0x108>
    61a4:	e28dd004 	add	sp, sp, #4	; 0x4
    61a8:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    61ac:	e12fff1e 	bx	lr
    61b0:	e59f3018 	ldr	r3, [pc, #24]	; 61d0 <.text+0x61d0>
    61b4:	e5d32000 	ldrb	r2, [r3]
    61b8:	e3520000 	cmp	r2, #0	; 0x0
    61bc:	1affffbc 	bne	60b4 <aciEngine+0x44>
    61c0:	ebfff798 	bl	4028 <aciSendVar>
    61c4:	eaffffba 	b	60b4 <aciEngine+0x44>
    61c8:	40000ea8 	andmi	r0, r0, r8, lsr #29
    61cc:	40000024 	andmi	r0, r0, r4, lsr #32
    61d0:	40000eaa 	andmi	r0, r0, sl, lsr #29
    61d4:	40000020 	andmi	r0, r0, r0, lsr #32
    61d8:	40000e98 	mulmi	r0, r8, lr
    61dc:	40000e96 	mulmi	r0, r6, lr
    61e0:	40000ec0 	andmi	r0, r0, r0, asr #29
    61e4:	40000ec4 	andmi	r0, r0, r4, asr #29
    61e8:	40000ec6 	andmi	r0, r0, r6, asr #29
    61ec:	4000438e 	andmi	r4, r0, lr, lsl #7

000061f0 <generateBuildInfo>:
 *  MODIFY THIS FUNCTION TO INCLUDE ALL IMPORTANT DEFINES OF A PROJECT
 */

void generateBuildInfo()
{
    61f0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    61f4:	e24dd030 	sub	sp, sp, #48	; 0x30
	char months[12][3]={"Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dez"};
    61f8:	e28d4001 	add	r4, sp, #1	; 0x1
    61fc:	e59f119c 	ldr	r1, [pc, #412]	; 63a0 <.text+0x63a0>
    6200:	e3a02024 	mov	r2, #36	; 0x24
    6204:	e1a00004 	mov	r0, r4
	    char dateStr[11]=__DATE__;
    6208:	e28d6025 	add	r6, sp, #37	; 0x25
    620c:	eb004a71 	bl	18bd8 <__memcpy_from_arm>
    6210:	e1a00006 	mov	r0, r6
    6214:	e59f1188 	ldr	r1, [pc, #392]	; 63a4 <.text+0x63a4>
    6218:	e3a0200b 	mov	r2, #11	; 0xb
    621c:	eb004a6d 	bl	18bd8 <__memcpy_from_arm>
    6220:	e59f5180 	ldr	r5, [pc, #384]	; 63a8 <.text+0x63a8>
    6224:	e3a00000 	mov	r0, #0	; 0x0
    6228:	e5dd7025 	ldrb	r7, [sp, #37]
    622c:	e5dde026 	ldrb	lr, [sp, #38]
    6230:	e5ddc027 	ldrb	ip, [sp, #39]
    6234:	e1a0a000 	mov	sl, r0
    6238:	e1a09000 	mov	r9, r0
    623c:	e1a0b000 	mov	fp, r0
    6240:	e1a08000 	mov	r8, r0
    6244:	ea000005 	b	6260 <generateBuildInfo+0x70>
	    int m,d,y;
	    int i,z;


	    m=1;

	    for (z=0;z<11;z++)
	    {
	            int cnt=0;
	            for (i=0;i<3;i++)
	                    if (months[z][i]==dateStr[i])
	                            cnt++;
	            if (cnt==3)
    6248:	e3510003 	cmp	r1, #3	; 0x3
    624c:	e2844003 	add	r4, r4, #3	; 0x3
    6250:	0a000010 	beq	6298 <generateBuildInfo+0xa8>
    6254:	e2800001 	add	r0, r0, #1	; 0x1
    6258:	e350000b 	cmp	r0, #11	; 0xb
    625c:	0a00000f 	beq	62a0 <generateBuildInfo+0xb0>
    6260:	e5d43000 	ldrb	r3, [r4]
    6264:	e5d42001 	ldrb	r2, [r4, #1]
    6268:	e1530007 	cmp	r3, r7
    626c:	13a01000 	movne	r1, #0	; 0x0
    6270:	03a01001 	moveq	r1, #1	; 0x1
    6274:	e5d43002 	ldrb	r3, [r4, #2]
    6278:	e152000e 	cmp	r2, lr
    627c:	02811001 	addeq	r1, r1, #1	; 0x1
    6280:	e153000c 	cmp	r3, ip
    6284:	1affffef 	bne	6248 <generateBuildInfo+0x58>
    6288:	e2811001 	add	r1, r1, #1	; 0x1
    628c:	e3510003 	cmp	r1, #3	; 0x3
    6290:	e2844003 	add	r4, r4, #3	; 0x3
    6294:	1affffee 	bne	6254 <generateBuildInfo+0x64>
	            {
	                    m=z+1;
    6298:	e2804001 	add	r4, r0, #1	; 0x1
    629c:	ea000000 	b	62a4 <generateBuildInfo+0xb4>
    62a0:	e3a04001 	mov	r4, #1	; 0x1
    62a4:	e3a02000 	mov	r2, #0	; 0x0
    62a8:	e3a01030 	mov	r1, #48	; 0x30
	                    break;
	            }
	    }
	    for (z=0;z<11;z++)
	            if (dateStr[z]<48)
    62ac:	e7d23006 	ldrb	r3, [r2, r6]
    62b0:	e353002f 	cmp	r3, #47	; 0x2f
	                    dateStr[z]=48;
    62b4:	97c21006 	strlsb	r1, [r2, r6]
    62b8:	e2822001 	add	r2, r2, #1	; 0x1
    62bc:	e352000b 	cmp	r2, #11	; 0xb
    62c0:	1afffff9 	bne	62ac <generateBuildInfo+0xbc>



	    d=(dateStr[4]-48)*10+(dateStr[5]-48);
	    y=(dateStr[7]-48)*1000+(dateStr[8]-48)*100+(dateStr[9]-48)*10+(dateStr[10]-48);


	 buildInfo.build_date=y+m*10000+d*1000000;
    62c4:	e5dd302d 	ldrb	r3, [sp, #45]
    62c8:	e5dd102c 	ldrb	r1, [sp, #44]
    62cc:	e0833103 	add	r3, r3, r3, lsl #2
    62d0:	e5ddc029 	ldrb	ip, [sp, #41]
    62d4:	e0612281 	rsb	r2, r1, r1, lsl #5
    62d8:	e0833103 	add	r3, r3, r3, lsl #2
    62dc:	e5dd002a 	ldrb	r0, [sp, #42]
    62e0:	e0811102 	add	r1, r1, r2, lsl #2
    62e4:	e08cc10c 	add	ip, ip, ip, lsl #2
    62e8:	e5dde02f 	ldrb	lr, [sp, #47]
    62ec:	e1a03103 	mov	r3, r3, lsl #2
    62f0:	e5dd202e 	ldrb	r2, [sp, #46]
    62f4:	e0833181 	add	r3, r3, r1, lsl #3
    62f8:	e080008c 	add	r0, r0, ip, lsl #1
    62fc:	e083300e 	add	r3, r3, lr
    6300:	e2400e21 	sub	r0, r0, #528	; 0x210
    6304:	e0822102 	add	r2, r2, r2, lsl #2
    6308:	e0833082 	add	r3, r3, r2, lsl #1
    630c:	e0601280 	rsb	r1, r0, r0, lsl #5
    6310:	e0611301 	rsb	r1, r1, r1, lsl #6
    6314:	e2433a0d 	sub	r3, r3, #53248	; 0xd000
    6318:	e0642284 	rsb	r2, r4, r4, lsl #5
    631c:	e0800181 	add	r0, r0, r1, lsl #3
    6320:	e0842102 	add	r2, r4, r2, lsl #2
    6324:	e2433050 	sub	r3, r3, #80	; 0x50
    6328:	e0833300 	add	r3, r3, r0, lsl #6
    632c:	e0822102 	add	r2, r2, r2, lsl #2
    6330:	e0833202 	add	r3, r3, r2, lsl #4
	 buildInfo.configuration=__BUILD_CONFIG;
	 buildInfo.build_number=0;
	 buildInfo.svn_modified=0;
	 buildInfo.svn_revision=0;
    6334:	e3a01000 	mov	r1, #0	; 0x0
    6338:	e1a0e423 	mov	lr, r3, lsr #8
    633c:	e1a0c823 	mov	ip, r3, lsr #16
    6340:	e1a00c23 	mov	r0, r3, lsr #24
    6344:	e3a02003 	mov	r2, #3	; 0x3
    6348:	e5c53004 	strb	r3, [r5, #4]
    634c:	e5c52000 	strb	r2, [r5]
    6350:	e5c51011 	strb	r1, [r5, #17]
    6354:	e5c58010 	strb	r8, [r5, #16]
    6358:	e5c5b012 	strb	fp, [r5, #18]
    635c:	e5c5900b 	strb	r9, [r5, #11]
    6360:	e5c5a00a 	strb	sl, [r5, #10]
    6364:	e5c51009 	strb	r1, [r5, #9]
    6368:	e5c51008 	strb	r1, [r5, #8]
    636c:	e5c5100f 	strb	r1, [r5, #15]
    6370:	e5c5100e 	strb	r1, [r5, #14]
    6374:	e5c5100d 	strb	r1, [r5, #13]
    6378:	e5c5100c 	strb	r1, [r5, #12]
    637c:	e5c50007 	strb	r0, [r5, #7]
    6380:	e5c5c006 	strb	ip, [r5, #6]
    6384:	e5c5e005 	strb	lr, [r5, #5]
    6388:	e5c51003 	strb	r1, [r5, #3]
    638c:	e5c51002 	strb	r1, [r5, #2]
    6390:	e5c51001 	strb	r1, [r5, #1]
	 buildInfo.version_major=__VERSION_MAJOR;
	 buildInfo.version_minor=__VERSION_MINOR;

}
    6394:	e28dd030 	add	sp, sp, #48	; 0x30
    6398:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    639c:	e12fff1e 	bx	lr
    63a0:	00018ce6 	andeq	r8, r1, r6, ror #25
    63a4:	000196d4 	ldreqd	r9, [r1], -r4
    63a8:	40004e46 	andmi	r4, r0, r6, asr #28

000063ac <timer0ISR>:
extern int GotMagnet;
// End Dan Block Add

void timer0ISR(void) __irq
{
    63ac:	e1a0c00d 	mov	ip, sp
    63b0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    63b4:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0IR = 0x01;      //Clear the timer 0 interrupt
    63b8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    63bc:	e2833901 	add	r3, r3, #16384	; 0x4000
    63c0:	e3a02001 	mov	r2, #1	; 0x1
    63c4:	e5832000 	str	r2, [r3]
  IENABLE;
  trigger_cnt++;
    63c8:	e59f30b4 	ldr	r3, [pc, #180]	; 6484 <.text+0x6484>
    63cc:	e5933000 	ldr	r3, [r3]
    63d0:	e2832001 	add	r2, r3, #1	; 0x1
    63d4:	e59f30a8 	ldr	r3, [pc, #168]	; 6484 <.text+0x6484>
    63d8:	e5832000 	str	r2, [r3]
  if(trigger_cnt==ControllerCyclesPerSecond)
    63dc:	e59f30a0 	ldr	r3, [pc, #160]	; 6484 <.text+0x6484>
    63e0:	e5933000 	ldr	r3, [r3]
    63e4:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    63e8:	1a000012 	bne	6438 <timer0ISR+0x8c>
  {
  	trigger_cnt=0;
    63ec:	e59f2090 	ldr	r2, [pc, #144]	; 6484 <.text+0x6484>
    63f0:	e3a03000 	mov	r3, #0	; 0x0
    63f4:	e5823000 	str	r3, [r2]
  	HL_Status.up_time++;
    63f8:	e59f3088 	ldr	r3, [pc, #136]	; 6488 <.text+0x6488>
    63fc:	e1d330b4 	ldrh	r3, [r3, #4]
    6400:	e2833001 	add	r3, r3, #1	; 0x1
    6404:	e1a03803 	mov	r3, r3, lsl #16
    6408:	e1a02823 	mov	r2, r3, lsr #16
    640c:	e59f3074 	ldr	r3, [pc, #116]	; 6488 <.text+0x6488>
    6410:	e1c320b4 	strh	r2, [r3, #4]
  	HL_Status.cpu_load=mainloop_cnt;
    6414:	e59f3070 	ldr	r3, [pc, #112]	; 648c <.text+0x648c>
    6418:	e5933000 	ldr	r3, [r3]
    641c:	e1a03803 	mov	r3, r3, lsl #16
    6420:	e1a02823 	mov	r2, r3, lsr #16
    6424:	e59f305c 	ldr	r3, [pc, #92]	; 6488 <.text+0x6488>
    6428:	e1c321b2 	strh	r2, [r3, #18]

  	mainloop_cnt=0;
    642c:	e59f2058 	ldr	r2, [pc, #88]	; 648c <.text+0x648c>
    6430:	e3a03000 	mov	r3, #0	; 0x0
    6434:	e5823000 	str	r3, [r2]
  }

  if(mainloop_trigger<10) mainloop_trigger++;
    6438:	e59f3050 	ldr	r3, [pc, #80]	; 6490 <.text+0x6490>
    643c:	e5d33000 	ldrb	r3, [r3]
    6440:	e20330ff 	and	r3, r3, #255	; 0xff
    6444:	e3530009 	cmp	r3, #9	; 0x9
    6448:	8a000006 	bhi	6468 <timer0ISR+0xbc>
    644c:	e59f303c 	ldr	r3, [pc, #60]	; 6490 <.text+0x6490>
    6450:	e5d33000 	ldrb	r3, [r3]
    6454:	e20330ff 	and	r3, r3, #255	; 0xff
    6458:	e2833001 	add	r3, r3, #1	; 0x1
    645c:	e20330ff 	and	r3, r3, #255	; 0xff
    6460:	e59f2028 	ldr	r2, [pc, #40]	; 6490 <.text+0x6490>
    6464:	e5c23000 	strb	r3, [r2]

  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    6468:	e3a03000 	mov	r3, #0	; 0x0
    646c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    6470:	e3a02000 	mov	r2, #0	; 0x0
    6474:	e5832000 	str	r2, [r3]
}
    6478:	e24bd00c 	sub	sp, fp, #12	; 0xc
    647c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6480:	e12fff1e 	bx	lr
    6484:	40000ee4 	andmi	r0, r0, r4, ror #29
    6488:	40004f00 	andmi	r4, r0, r0, lsl #30
    648c:	40000ed8 	ldrmid	r0, [r0], -r8
    6490:	40000edc 	ldrmid	r0, [r0], -ip

00006494 <main>:

/**********************************************************
                       MAIN
**********************************************************/
int	main (void) {
    6494:	e1a0c00d 	mov	ip, sp
    6498:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    649c:	e24cb004 	sub	fp, ip, #4	; 0x4
    64a0:	e24dd00c 	sub	sp, sp, #12	; 0xc

  static int vbat1; //battery_voltage (lowpass-filtered)
  unsigned int TimerT1, TimerT2;

  init();
    64a4:	eb000262 	bl	6e34 <init>
  buzzer(OFF);
    64a8:	e3a00000 	mov	r0, #0	; 0x0
    64ac:	ebfff217 	bl	2d10 <buzzer>
  LL_write_init();
    64b0:	eb001034 	bl	a588 <LL_write_init>

  //initialize AscTec Firefly LED fin on I2C1 (not necessary on AscTec Hummingbird or Pelican)
  I2C1Init();
    64b4:	eb000dc7 	bl	9bd8 <I2C1Init>
  I2C1_setRGBLed(255,0,0);
    64b8:	e3a000ff 	mov	r0, #255	; 0xff
    64bc:	e3a01000 	mov	r1, #0	; 0x0
    64c0:	e3a02000 	mov	r2, #0	; 0x0
    64c4:	eb000d82 	bl	9ad4 <I2C1_setRGBLed>

  ADC0triggerSampling(1<<VOLTAGE_1); //activate ADC sampling
    64c8:	e3a00004 	mov	r0, #4	; 0x4
    64cc:	eb000f6f 	bl	a290 <ADC0triggerSampling>

  generateBuildInfo();
    64d0:	ebffff46 	bl	61f0 <generateBuildInfo>

  HL_Status.up_time=0;
    64d4:	e59f3318 	ldr	r3, [pc, #792]	; 67f4 <.text+0x67f4>
    64d8:	e3a02000 	mov	r2, #0	; 0x0
    64dc:	e1c320b4 	strh	r2, [r3, #4]

  LED(1,ON);
    64e0:	e3a00001 	mov	r0, #1	; 0x1
    64e4:	e3a01001 	mov	r1, #1	; 0x1
    64e8:	eb00022e 	bl	6da8 <LED>

  ACISDK();	//AscTec Communication Interface: publish variables, set callbacks, etc.
    64ec:	eb0001cd 	bl	6c28 <ACISDK>

  //update parameters stored by ACI:
  //...
  // Dan Block Change   Commented out
  //PTU_init();	//initialize camera PanTiltUnit
  // End Dan Block Change

#ifdef MATLAB
  //ee_read((unsigned int*)&matlab_params); //read params from eeprom
  onboard_matlab_initialize(); //initialize matlab code
#endif

  // Dan Block Add
  SDK_init();
    64f0:	ebffed44 	bl	1a08 <SDK_init>
    64f4:	eaffffff 	b	64f8 <main+0x64>
  // End Dan Block Add

  while(1)
  {
      if(mainloop_trigger)
    64f8:	e59f32f8 	ldr	r3, [pc, #760]	; 67f8 <.text+0x67f8>
    64fc:	e5d33000 	ldrb	r3, [r3]
    6500:	e20330ff 	and	r3, r3, #255	; 0xff
    6504:	e3530000 	cmp	r3, #0	; 0x0
    6508:	0afffffa 	beq	64f8 <main+0x64>
      {
      	TimerT1 =  T0TC;
    650c:	e3a03901 	mov	r3, #16384	; 0x4000
    6510:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    6514:	e5933000 	ldr	r3, [r3]
    6518:	e50b3014 	str	r3, [fp, #-20]
     	if(GPS_timeout<ControllerCyclesPerSecond) GPS_timeout++;
    651c:	e59f32d8 	ldr	r3, [pc, #728]	; 67fc <.text+0x67fc>
    6520:	e5932000 	ldr	r2, [r3]
    6524:	e3a03ff9 	mov	r3, #996	; 0x3e4
    6528:	e2833003 	add	r3, r3, #3	; 0x3
    652c:	e1520003 	cmp	r2, r3
    6530:	8a000005 	bhi	654c <main+0xb8>
    6534:	e59f32c0 	ldr	r3, [pc, #704]	; 67fc <.text+0x67fc>
    6538:	e5933000 	ldr	r3, [r3]
    653c:	e2832001 	add	r2, r3, #1	; 0x1
    6540:	e59f32b4 	ldr	r3, [pc, #692]	; 67fc <.text+0x67fc>
    6544:	e5832000 	str	r2, [r3]
    6548:	ea00000d 	b	6584 <main+0xf0>
	  	else if(GPS_timeout==ControllerCyclesPerSecond)
    654c:	e59f32a8 	ldr	r3, [pc, #680]	; 67fc <.text+0x67fc>
    6550:	e5933000 	ldr	r3, [r3]
    6554:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    6558:	1a000009 	bne	6584 <main+0xf0>
	  	{
  	 		GPS_timeout=ControllerCyclesPerSecond+1;
    655c:	e59f2298 	ldr	r2, [pc, #664]	; 67fc <.text+0x67fc>
    6560:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    6564:	e2833001 	add	r3, r3, #1	; 0x1
    6568:	e5823000 	str	r3, [r2]
	  		GPS_Data.status=0;
    656c:	e59f228c 	ldr	r2, [pc, #652]	; 6800 <.text+0x6800>
    6570:	e3a03000 	mov	r3, #0	; 0x0
    6574:	e5823028 	str	r3, [r2, #40]
	  		GPS_Data.numSV=0;
    6578:	e59f2280 	ldr	r2, [pc, #640]	; 6800 <.text+0x6800>
    657c:	e3a03000 	mov	r3, #0	; 0x0
    6580:	e5823024 	str	r3, [r2, #36]
	  	}

        //battery monitoring
        ADC0getSamplingResults(0xFF,adcChannelValues);
    6584:	e3a000ff 	mov	r0, #255	; 0xff
    6588:	e59f1274 	ldr	r1, [pc, #628]	; 6804 <.text+0x6804>
    658c:	eb000f50 	bl	a2d4 <ADC0getSamplingResults>
        vbat1=(vbat1*14+(adcChannelValues[VOLTAGE_1]*9872/579))/15;	//voltage in mV
    6590:	e59f3270 	ldr	r3, [pc, #624]	; 6808 <.text+0x6808>
    6594:	e5932000 	ldr	r2, [r3]
    6598:	e1a03002 	mov	r3, r2
    659c:	e1a03183 	mov	r3, r3, lsl #3
    65a0:	e0623003 	rsb	r3, r2, r3
    65a4:	e1a03083 	mov	r3, r3, lsl #1
    65a8:	e1a00003 	mov	r0, r3
    65ac:	e59f3250 	ldr	r3, [pc, #592]	; 6804 <.text+0x6804>
    65b0:	e5931008 	ldr	r1, [r3, #8]
    65b4:	e1a02001 	mov	r2, r1
    65b8:	e1a02102 	mov	r2, r2, lsl #2
    65bc:	e0822001 	add	r2, r2, r1
    65c0:	e1a02082 	mov	r2, r2, lsl #1
    65c4:	e0822001 	add	r2, r2, r1
    65c8:	e1a03182 	mov	r3, r2, lsl #3
    65cc:	e0623003 	rsb	r3, r2, r3
    65d0:	e1a03183 	mov	r3, r3, lsl #3
    65d4:	e0833001 	add	r3, r3, r1
    65d8:	e1a03203 	mov	r3, r3, lsl #4
    65dc:	e1a02003 	mov	r2, r3
    65e0:	e3a032be 	mov	r3, #-536870901	; 0xe000000b
    65e4:	e2833626 	add	r3, r3, #39845888	; 0x2600000
    65e8:	e2833c63 	add	r3, r3, #25344	; 0x6300
    65ec:	e0831392 	umull	r1, r3, r2, r3
    65f0:	e1a034a3 	mov	r3, r3, lsr #9
    65f4:	e0802003 	add	r2, r0, r3
    65f8:	e59f320c 	ldr	r3, [pc, #524]	; 680c <.text+0x680c>
    65fc:	e0831392 	umull	r1, r3, r2, r3
    6600:	e1a031a3 	mov	r3, r3, lsr #3
    6604:	e1a02003 	mov	r2, r3
    6608:	e59f31f8 	ldr	r3, [pc, #504]	; 6808 <.text+0x6808>
    660c:	e5832000 	str	r2, [r3]

		HL_Status.battery_voltage_1=vbat1;
    6610:	e59f31f0 	ldr	r3, [pc, #496]	; 6808 <.text+0x6808>
    6614:	e5933000 	ldr	r3, [r3]
    6618:	e1a03803 	mov	r3, r3, lsl #16
    661c:	e1a02823 	mov	r2, r3, lsr #16
    6620:	e59f31cc 	ldr	r3, [pc, #460]	; 67f4 <.text+0x67f4>
    6624:	e1c320b0 	strh	r2, [r3]
        mainloop_cnt++;
    6628:	e59f31e0 	ldr	r3, [pc, #480]	; 6810 <.text+0x6810>
    662c:	e5933000 	ldr	r3, [r3]
    6630:	e2832001 	add	r2, r3, #1	; 0x1
    6634:	e59f31d4 	ldr	r3, [pc, #468]	; 6810 <.text+0x6810>
    6638:	e5832000 	str	r2, [r3]
		if(!(mainloop_cnt%10)) buzzer_handler(HL_Status.battery_voltage_1);
    663c:	e59f31cc 	ldr	r3, [pc, #460]	; 6810 <.text+0x6810>
    6640:	e5932000 	ldr	r2, [r3]
    6644:	e59f31c8 	ldr	r3, [pc, #456]	; 6814 <.text+0x6814>
    6648:	e0831392 	umull	r1, r3, r2, r3
    664c:	e1a031a3 	mov	r3, r3, lsr #3
    6650:	e50b3018 	str	r3, [fp, #-24]
    6654:	e51b3018 	ldr	r3, [fp, #-24]
    6658:	e1a03103 	mov	r3, r3, lsl #2
    665c:	e51b1018 	ldr	r1, [fp, #-24]
    6660:	e0833001 	add	r3, r3, r1
    6664:	e1a03083 	mov	r3, r3, lsl #1
    6668:	e0632002 	rsb	r2, r3, r2
    666c:	e50b2018 	str	r2, [fp, #-24]
    6670:	e51b3018 	ldr	r3, [fp, #-24]
    6674:	e3530000 	cmp	r3, #0	; 0x0
    6678:	1a000005 	bne	6694 <main+0x200>
    667c:	e59f3170 	ldr	r3, [pc, #368]	; 67f4 <.text+0x67f4>
    6680:	e1d330b0 	ldrh	r3, [r3]
    6684:	e1a03803 	mov	r3, r3, lsl #16
    6688:	e1a03843 	mov	r3, r3, asr #16
    668c:	e1a00003 	mov	r0, r3
    6690:	ebfff1a8 	bl	2d38 <buzzer_handler>

	    if(mainloop_trigger) mainloop_trigger--;
    6694:	e59f315c 	ldr	r3, [pc, #348]	; 67f8 <.text+0x67f8>
    6698:	e5d33000 	ldrb	r3, [r3]
    669c:	e20330ff 	and	r3, r3, #255	; 0xff
    66a0:	e3530000 	cmp	r3, #0	; 0x0
    66a4:	0a000006 	beq	66c4 <main+0x230>
    66a8:	e59f3148 	ldr	r3, [pc, #328]	; 67f8 <.text+0x67f8>
    66ac:	e5d33000 	ldrb	r3, [r3]
    66b0:	e20330ff 	and	r3, r3, #255	; 0xff
    66b4:	e2433001 	sub	r3, r3, #1	; 0x1
    66b8:	e20330ff 	and	r3, r3, #255	; 0xff
    66bc:	e59f2134 	ldr	r2, [pc, #308]	; 67f8 <.text+0x67f8>
    66c0:	e5c23000 	strb	r3, [r2]
        mainloop();
    66c4:	eb000054 	bl	681c <mainloop>
        // CPU Usage calculation
        TimerT2 = T0TC;
    66c8:	e3a03901 	mov	r3, #16384	; 0x4000
    66cc:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    66d0:	e5933000 	ldr	r3, [r3]
    66d4:	e50b3010 	str	r3, [fp, #-16]
        if (mainloop_trigger)
    66d8:	e59f3118 	ldr	r3, [pc, #280]	; 67f8 <.text+0x67f8>
    66dc:	e5d33000 	ldrb	r3, [r3]
    66e0:	e20330ff 	and	r3, r3, #255	; 0xff
    66e4:	e3530000 	cmp	r3, #0	; 0x0
    66e8:	0a00000a 	beq	6718 <main+0x284>
        {
        	HL_Status.cpu_load = 1000;
    66ec:	e59f2100 	ldr	r2, [pc, #256]	; 67f4 <.text+0x67f4>
    66f0:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    66f4:	e1c231b2 	strh	r3, [r2, #18]
        	mainloop_overflows++;
    66f8:	e59f3118 	ldr	r3, [pc, #280]	; 6818 <.text+0x6818>
    66fc:	e1d330b0 	ldrh	r3, [r3]
    6700:	e2833001 	add	r3, r3, #1	; 0x1
    6704:	e1a03803 	mov	r3, r3, lsl #16
    6708:	e1a02823 	mov	r2, r3, lsr #16
    670c:	e59f3104 	ldr	r3, [pc, #260]	; 6818 <.text+0x6818>
    6710:	e1c320b0 	strh	r2, [r3]
    6714:	eaffff77 	b	64f8 <main+0x64>
        }
        else if (TimerT2 < TimerT1)
    6718:	e51b2010 	ldr	r2, [fp, #-16]
    671c:	e51b3014 	ldr	r3, [fp, #-20]
    6720:	e1520003 	cmp	r2, r3
    6724:	2a00001b 	bcs	6798 <main+0x304>
        	HL_Status.cpu_load = (T0MR0 - TimerT1 + TimerT2)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    6728:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    672c:	e2833901 	add	r3, r3, #16384	; 0x4000
    6730:	e2833018 	add	r3, r3, #24	; 0x18
    6734:	e5932000 	ldr	r2, [r3]
    6738:	e51b3014 	ldr	r3, [fp, #-20]
    673c:	e0632002 	rsb	r2, r3, r2
    6740:	e51b3010 	ldr	r3, [fp, #-16]
    6744:	e0822003 	add	r2, r2, r3
    6748:	e1a03002 	mov	r3, r2
    674c:	e1a03283 	mov	r3, r3, lsl #5
    6750:	e0623003 	rsb	r3, r2, r3
    6754:	e1a03103 	mov	r3, r3, lsl #2
    6758:	e0833002 	add	r3, r3, r2
    675c:	e1a03183 	mov	r3, r3, lsl #3
    6760:	e1a02003 	mov	r2, r3
    6764:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6768:	e2833901 	add	r3, r3, #16384	; 0x4000
    676c:	e2833018 	add	r3, r3, #24	; 0x18
    6770:	e5933000 	ldr	r3, [r3]
    6774:	e1a00002 	mov	r0, r2
    6778:	e1a01003 	mov	r1, r3
    677c:	eb004921 	bl	18c08 <____udivsi3_from_arm>
    6780:	e1a03000 	mov	r3, r0
    6784:	e1a03803 	mov	r3, r3, lsl #16
    6788:	e1a02823 	mov	r2, r3, lsr #16
    678c:	e59f3060 	ldr	r3, [pc, #96]	; 67f4 <.text+0x67f4>
    6790:	e1c321b2 	strh	r2, [r3, #18]
    6794:	eaffff57 	b	64f8 <main+0x64>
        else
        	HL_Status.cpu_load = (TimerT2 - TimerT1)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    6798:	e51b2010 	ldr	r2, [fp, #-16]
    679c:	e51b3014 	ldr	r3, [fp, #-20]
    67a0:	e0632002 	rsb	r2, r3, r2
    67a4:	e1a03002 	mov	r3, r2
    67a8:	e1a03283 	mov	r3, r3, lsl #5
    67ac:	e0623003 	rsb	r3, r2, r3
    67b0:	e1a03103 	mov	r3, r3, lsl #2
    67b4:	e0833002 	add	r3, r3, r2
    67b8:	e1a03183 	mov	r3, r3, lsl #3
    67bc:	e1a02003 	mov	r2, r3
    67c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    67c4:	e2833901 	add	r3, r3, #16384	; 0x4000
    67c8:	e2833018 	add	r3, r3, #24	; 0x18
    67cc:	e5933000 	ldr	r3, [r3]
    67d0:	e1a00002 	mov	r0, r2
    67d4:	e1a01003 	mov	r1, r3
    67d8:	eb00490a 	bl	18c08 <____udivsi3_from_arm>
    67dc:	e1a03000 	mov	r3, r0
    67e0:	e1a03803 	mov	r3, r3, lsl #16
    67e4:	e1a02823 	mov	r2, r3, lsr #16
    67e8:	e59f3004 	ldr	r3, [pc, #4]	; 67f4 <.text+0x67f4>
    67ec:	e1c321b2 	strh	r2, [r3, #18]
      }

  }
    67f0:	eaffff40 	b	64f8 <main+0x64>
    67f4:	40004f00 	andmi	r4, r0, r0, lsl #30
    67f8:	40000edc 	ldrmid	r0, [r0], -ip
    67fc:	40000ee0 	andmi	r0, r0, r0, ror #29
    6800:	40002064 	andmi	r2, r0, r4, rrx
    6804:	4000504c 	andmi	r5, r0, ip, asr #32
    6808:	40000eec 	andmi	r0, r0, ip, ror #29
    680c:	88888889 	stmhiia	r8, {r0, r3, r7, fp, pc}
    6810:	40000ed8 	ldrmid	r0, [r0], -r8
    6814:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    6818:	40000eea 	andmi	r0, r0, sl, ror #29

0000681c <mainloop>:
  return 0;
}


void mainloop(void) //mainloop is triggered at 1 kHz
{
    681c:	e1a0c00d 	mov	ip, sp
    6820:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6824:	e24cb004 	sub	fp, ip, #4	; 0x4
    6828:	e24dd00c 	sub	sp, sp, #12	; 0xc
    static unsigned char led_cnt=0, led_state=1;
    static int Firefly_led_fin_cnt=0;
	unsigned char t;

	//blink red led if no GPS lock available
	led_cnt++;
    682c:	e59f33b8 	ldr	r3, [pc, #952]	; 6bec <.text+0x6bec>
    6830:	e5d33000 	ldrb	r3, [r3]
    6834:	e2833001 	add	r3, r3, #1	; 0x1
    6838:	e20330ff 	and	r3, r3, #255	; 0xff
    683c:	e59f23a8 	ldr	r2, [pc, #936]	; 6bec <.text+0x6bec>
    6840:	e5c23000 	strb	r3, [r2]
	if((GPS_Data.status&0xFF)==0x03)
    6844:	e59f33a4 	ldr	r3, [pc, #932]	; 6bf0 <.text+0x6bf0>
    6848:	e5933028 	ldr	r3, [r3, #40]
    684c:	e20330ff 	and	r3, r3, #255	; 0xff
    6850:	e3530003 	cmp	r3, #3	; 0x3
    6854:	1a000003 	bne	6868 <mainloop+0x4c>
	{
		LED(0,OFF);
    6858:	e3a00000 	mov	r0, #0	; 0x0
    685c:	e3a01000 	mov	r1, #0	; 0x0
    6860:	eb000150 	bl	6da8 <LED>
    6864:	ea000011 	b	68b0 <mainloop+0x94>
	}
	else
	{
	    if(led_cnt==150)
    6868:	e59f337c 	ldr	r3, [pc, #892]	; 6bec <.text+0x6bec>
    686c:	e5d33000 	ldrb	r3, [r3]
    6870:	e3530096 	cmp	r3, #150	; 0x96
    6874:	1a000003 	bne	6888 <mainloop+0x6c>
	    {
	      LED(0,ON);
    6878:	e3a00000 	mov	r0, #0	; 0x0
    687c:	e3a01001 	mov	r1, #1	; 0x1
    6880:	eb000148 	bl	6da8 <LED>
    6884:	ea000009 	b	68b0 <mainloop+0x94>
	    }
	    else if(led_cnt==200)
    6888:	e59f335c 	ldr	r3, [pc, #860]	; 6bec <.text+0x6bec>
    688c:	e5d33000 	ldrb	r3, [r3]
    6890:	e35300c8 	cmp	r3, #200	; 0xc8
    6894:	1a000005 	bne	68b0 <mainloop+0x94>
	    {
	      led_cnt=0;
    6898:	e59f334c 	ldr	r3, [pc, #844]	; 6bec <.text+0x6bec>
    689c:	e3a02000 	mov	r2, #0	; 0x0
    68a0:	e5c32000 	strb	r2, [r3]
	      LED(0,OFF);
    68a4:	e3a00000 	mov	r0, #0	; 0x0
    68a8:	e3a01000 	mov	r1, #0	; 0x0
    68ac:	eb00013d 	bl	6da8 <LED>
	    }
	}


	//after first lock, determine magnetic inclination and declination
	if (SYSTEM_initialized)
    68b0:	e59f333c 	ldr	r3, [pc, #828]	; 6bf4 <.text+0x6bf4>
    68b4:	e5d33000 	ldrb	r3, [r3]
    68b8:	e20330ff 	and	r3, r3, #255	; 0xff
    68bc:	e3530000 	cmp	r3, #0	; 0x0
    68c0:	0a000035 	beq	699c <mainloop+0x180>
	{
		if ((!declinationAvailable) && (GPS_Data.horizontal_accuracy<10000) && ((GPS_Data.status&0x03)==0x03)) //make sure GPS lock is valid
    68c4:	e59f332c 	ldr	r3, [pc, #812]	; 6bf8 <.text+0x6bf8>
    68c8:	e5d33000 	ldrb	r3, [r3]
    68cc:	e20330ff 	and	r3, r3, #255	; 0xff
    68d0:	e3530000 	cmp	r3, #0	; 0x0
    68d4:	1a000030 	bne	699c <mainloop+0x180>
    68d8:	e59f3310 	ldr	r3, [pc, #784]	; 6bf0 <.text+0x6bf0>
    68dc:	e5932018 	ldr	r2, [r3, #24]
    68e0:	e3a03c27 	mov	r3, #9984	; 0x2700
    68e4:	e283300f 	add	r3, r3, #15	; 0xf
    68e8:	e1520003 	cmp	r2, r3
    68ec:	8a00002a 	bhi	699c <mainloop+0x180>
    68f0:	e59f32f8 	ldr	r3, [pc, #760]	; 6bf0 <.text+0x6bf0>
    68f4:	e5933028 	ldr	r3, [r3, #40]
    68f8:	e2033003 	and	r3, r3, #3	; 0x3
    68fc:	e3530003 	cmp	r3, #3	; 0x3
    6900:	1a000025 	bne	699c <mainloop+0x180>
		{
			int status;
			estimatedDeclination=getDeclination(GPS_Data.latitude,GPS_Data.longitude,GPS_Data.height/1000,2012,&status);
    6904:	e59f32e4 	ldr	r3, [pc, #740]	; 6bf0 <.text+0x6bf0>
    6908:	e5930000 	ldr	r0, [r3]
    690c:	e59f32dc 	ldr	r3, [pc, #732]	; 6bf0 <.text+0x6bf0>
    6910:	e593c004 	ldr	ip, [r3, #4]
    6914:	e59f32d4 	ldr	r3, [pc, #724]	; 6bf0 <.text+0x6bf0>
    6918:	e5931008 	ldr	r1, [r3, #8]
    691c:	e59f32d8 	ldr	r3, [pc, #728]	; 6bfc <.text+0x6bfc>
    6920:	e0c32391 	smull	r2, r3, r1, r3
    6924:	e1a02343 	mov	r2, r3, asr #6
    6928:	e1a03fc1 	mov	r3, r1, asr #31
    692c:	e0632002 	rsb	r2, r3, r2
    6930:	e24b3014 	sub	r3, fp, #20	; 0x14
    6934:	e58d3000 	str	r3, [sp]
    6938:	e1a0100c 	mov	r1, ip
    693c:	e3a03e7d 	mov	r3, #2000	; 0x7d0
    6940:	e283300c 	add	r3, r3, #12	; 0xc
    6944:	eb003661 	bl	142d0 <getDeclination>
    6948:	e1a02000 	mov	r2, r0
    694c:	e59f32ac 	ldr	r3, [pc, #684]	; 6c00 <.text+0x6c00>
    6950:	e5832000 	str	r2, [r3]
			if (estimatedDeclination<-32000) estimatedDeclination=-32000;
    6954:	e59f32a4 	ldr	r3, [pc, #676]	; 6c00 <.text+0x6c00>
    6958:	e5933000 	ldr	r3, [r3]
    695c:	e3730c7d 	cmn	r3, #32000	; 0x7d00
    6960:	aa000003 	bge	6974 <mainloop+0x158>
    6964:	e59f2294 	ldr	r2, [pc, #660]	; 6c00 <.text+0x6c00>
    6968:	e3a03483 	mov	r3, #-2097152000	; 0x83000000
    696c:	e1a03843 	mov	r3, r3, asr #16
    6970:	e5823000 	str	r3, [r2]
			if (estimatedDeclination>32000) estimatedDeclination=32000;
    6974:	e59f3284 	ldr	r3, [pc, #644]	; 6c00 <.text+0x6c00>
    6978:	e5933000 	ldr	r3, [r3]
    697c:	e3530c7d 	cmp	r3, #32000	; 0x7d00
    6980:	da000002 	ble	6990 <mainloop+0x174>
    6984:	e59f2274 	ldr	r2, [pc, #628]	; 6c00 <.text+0x6c00>
    6988:	e3a03c7d 	mov	r3, #32000	; 0x7d00
    698c:	e5823000 	str	r3, [r2]
			declinationAvailable=1;
    6990:	e59f3260 	ldr	r3, [pc, #608]	; 6bf8 <.text+0x6bf8>
    6994:	e3a02001 	mov	r2, #1	; 0x1
    6998:	e5c32000 	strb	r2, [r3]
		}
	}

	//toggle green LED and update SDK input struct when GPS data packet is received
    if (gpsLEDTrigger)
    699c:	e59f3260 	ldr	r3, [pc, #608]	; 6c04 <.text+0x6c04>
    69a0:	e5d33000 	ldrb	r3, [r3]
    69a4:	e3530000 	cmp	r3, #0	; 0x0
    69a8:	0a000047 	beq	6acc <mainloop+0x2b0>
    {
		if(led_state)
    69ac:	e59f3254 	ldr	r3, [pc, #596]	; 6c08 <.text+0x6c08>
    69b0:	e5d33000 	ldrb	r3, [r3]
    69b4:	e3530000 	cmp	r3, #0	; 0x0
    69b8:	0a000006 	beq	69d8 <mainloop+0x1bc>
		{
			led_state=0;
    69bc:	e59f3244 	ldr	r3, [pc, #580]	; 6c08 <.text+0x6c08>
    69c0:	e3a02000 	mov	r2, #0	; 0x0
    69c4:	e5c32000 	strb	r2, [r3]
			LED(1,OFF);
    69c8:	e3a00001 	mov	r0, #1	; 0x1
    69cc:	e3a01000 	mov	r1, #0	; 0x0
    69d0:	eb0000f4 	bl	6da8 <LED>
    69d4:	ea000005 	b	69f0 <mainloop+0x1d4>
		}
		else
		{
			LED(1,ON);
    69d8:	e3a00001 	mov	r0, #1	; 0x1
    69dc:	e3a01001 	mov	r1, #1	; 0x1
    69e0:	eb0000f0 	bl	6da8 <LED>
			led_state=1;
    69e4:	e59f321c 	ldr	r3, [pc, #540]	; 6c08 <.text+0x6c08>
    69e8:	e3a02001 	mov	r2, #1	; 0x1
    69ec:	e5c32000 	strb	r2, [r3]
		}

		RO_ALL_Data.GPS_height=GPS_Data.height;
    69f0:	e59f31f8 	ldr	r3, [pc, #504]	; 6bf0 <.text+0x6bf0>
    69f4:	e5932008 	ldr	r2, [r3, #8]
    69f8:	e59f320c 	ldr	r3, [pc, #524]	; 6c0c <.text+0x6c0c>
    69fc:	e5832058 	str	r2, [r3, #88]
		RO_ALL_Data.GPS_latitude=GPS_Data.latitude;
    6a00:	e59f31e8 	ldr	r3, [pc, #488]	; 6bf0 <.text+0x6bf0>
    6a04:	e5932000 	ldr	r2, [r3]
    6a08:	e59f31fc 	ldr	r3, [pc, #508]	; 6c0c <.text+0x6c0c>
    6a0c:	e5832050 	str	r2, [r3, #80]
		RO_ALL_Data.GPS_longitude=GPS_Data.longitude;
    6a10:	e59f31d8 	ldr	r3, [pc, #472]	; 6bf0 <.text+0x6bf0>
    6a14:	e5932004 	ldr	r2, [r3, #4]
    6a18:	e59f31ec 	ldr	r3, [pc, #492]	; 6c0c <.text+0x6c0c>
    6a1c:	e5832054 	str	r2, [r3, #84]
		RO_ALL_Data.GPS_speed_x=GPS_Data.speed_x;
    6a20:	e59f31c8 	ldr	r3, [pc, #456]	; 6bf0 <.text+0x6bf0>
    6a24:	e593200c 	ldr	r2, [r3, #12]
    6a28:	e59f31dc 	ldr	r3, [pc, #476]	; 6c0c <.text+0x6c0c>
    6a2c:	e583205c 	str	r2, [r3, #92]
		RO_ALL_Data.GPS_speed_y=GPS_Data.speed_y;
    6a30:	e59f31b8 	ldr	r3, [pc, #440]	; 6bf0 <.text+0x6bf0>
    6a34:	e5932010 	ldr	r2, [r3, #16]
    6a38:	e59f31cc 	ldr	r3, [pc, #460]	; 6c0c <.text+0x6c0c>
    6a3c:	e5832060 	str	r2, [r3, #96]
		RO_ALL_Data.GPS_status=GPS_Data.status;
    6a40:	e59f31a8 	ldr	r3, [pc, #424]	; 6bf0 <.text+0x6bf0>
    6a44:	e5932028 	ldr	r2, [r3, #40]
    6a48:	e59f31bc 	ldr	r3, [pc, #444]	; 6c0c <.text+0x6c0c>
    6a4c:	e5832078 	str	r2, [r3, #120]
		RO_ALL_Data.GPS_sat_num=GPS_Data.numSV;
    6a50:	e59f3198 	ldr	r3, [pc, #408]	; 6bf0 <.text+0x6bf0>
    6a54:	e5932024 	ldr	r2, [r3, #36]
    6a58:	e59f31ac 	ldr	r3, [pc, #428]	; 6c0c <.text+0x6c0c>
    6a5c:	e5832074 	str	r2, [r3, #116]
		RO_ALL_Data.GPS_week=GPS_Time.week;
    6a60:	e59f31a8 	ldr	r3, [pc, #424]	; 6c10 <.text+0x6c10>
    6a64:	e1d320b4 	ldrh	r2, [r3, #4]
    6a68:	e59f319c 	ldr	r3, [pc, #412]	; 6c0c <.text+0x6c0c>
    6a6c:	e1c328b0 	strh	r2, [r3, #128]
		RO_ALL_Data.GPS_time_of_week=GPS_Time.time_of_week;
    6a70:	e59f3198 	ldr	r3, [pc, #408]	; 6c10 <.text+0x6c10>
    6a74:	e5932000 	ldr	r2, [r3]
    6a78:	e59f318c 	ldr	r3, [pc, #396]	; 6c0c <.text+0x6c0c>
    6a7c:	e583207c 	str	r2, [r3, #124]
		RO_ALL_Data.GPS_heading=GPS_Data.heading;
    6a80:	e59f3168 	ldr	r3, [pc, #360]	; 6bf0 <.text+0x6bf0>
    6a84:	e5932014 	ldr	r2, [r3, #20]
    6a88:	e59f317c 	ldr	r3, [pc, #380]	; 6c0c <.text+0x6c0c>
    6a8c:	e5832064 	str	r2, [r3, #100]
		RO_ALL_Data.GPS_position_accuracy=GPS_Data.horizontal_accuracy;
    6a90:	e59f3158 	ldr	r3, [pc, #344]	; 6bf0 <.text+0x6bf0>
    6a94:	e5932018 	ldr	r2, [r3, #24]
    6a98:	e59f316c 	ldr	r3, [pc, #364]	; 6c0c <.text+0x6c0c>
    6a9c:	e5832068 	str	r2, [r3, #104]
		RO_ALL_Data.GPS_speed_accuracy=GPS_Data.speed_accuracy;
    6aa0:	e59f3148 	ldr	r3, [pc, #328]	; 6bf0 <.text+0x6bf0>
    6aa4:	e5932020 	ldr	r2, [r3, #32]
    6aa8:	e59f315c 	ldr	r3, [pc, #348]	; 6c0c <.text+0x6c0c>
    6aac:	e5832070 	str	r2, [r3, #112]
		RO_ALL_Data.GPS_height_accuracy=GPS_Data.vertical_accuracy;
    6ab0:	e59f3138 	ldr	r3, [pc, #312]	; 6bf0 <.text+0x6bf0>
    6ab4:	e593201c 	ldr	r2, [r3, #28]
    6ab8:	e59f314c 	ldr	r3, [pc, #332]	; 6c0c <.text+0x6c0c>
    6abc:	e583206c 	str	r2, [r3, #108]

		gpsLEDTrigger=0;
    6ac0:	e59f213c 	ldr	r2, [pc, #316]	; 6c04 <.text+0x6c04>
    6ac4:	e3a03000 	mov	r3, #0	; 0x0
    6ac8:	e5c23000 	strb	r3, [r2]
    }

	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
    6acc:	e59f3140 	ldr	r3, [pc, #320]	; 6c14 <.text+0x6c14>
    6ad0:	e5d33000 	ldrb	r3, [r3]
    6ad4:	e3530000 	cmp	r3, #0	; 0x0
    6ad8:	0a000016 	beq	6b38 <mainloop+0x31c>
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
    6adc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6ae0:	e283390a 	add	r3, r3, #163840	; 0x28000
    6ae4:	e5933000 	ldr	r3, [r3]
    6ae8:	e2033501 	and	r3, r3, #4194304	; 0x400000
    6aec:	e3530000 	cmp	r3, #0	; 0x0
    6af0:	1a000010 	bne	6b38 <mainloop+0x31c>
	  	{
	  		trigger_transmission=0;
    6af4:	e59f2118 	ldr	r2, [pc, #280]	; 6c14 <.text+0x6c14>
    6af8:	e3a03000 	mov	r3, #0	; 0x0
    6afc:	e5c23000 	strb	r3, [r2]
		    if(ringbuffer(RBREAD, &t, 1))
    6b00:	e24b300d 	sub	r3, fp, #13	; 0xd
    6b04:	e3a00000 	mov	r0, #0	; 0x0
    6b08:	e1a01003 	mov	r1, r3
    6b0c:	e3a02001 	mov	r2, #1	; 0x1
    6b10:	eb0004ec 	bl	7ec8 <ringbuffer>
    6b14:	e1a03000 	mov	r3, r0
    6b18:	e3530000 	cmp	r3, #0	; 0x0
    6b1c:	0a000005 	beq	6b38 <mainloop+0x31c>
		    {
		      transmission_running=1;
    6b20:	e59f20f0 	ldr	r2, [pc, #240]	; 6c18 <.text+0x6c18>
    6b24:	e3a03001 	mov	r3, #1	; 0x1
    6b28:	e5c23000 	strb	r3, [r2]
		      UARTWriteChar(t);
    6b2c:	e55b300d 	ldrb	r3, [fp, #-13]
    6b30:	e1a00003 	mov	r0, r3
    6b34:	eb00035f 	bl	78b8 <UARTWriteChar>
		    }
	  	}
	}

#ifdef MATLAB
	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
	  	{
	  		trigger_transmission=0;
		    if(UART_Matlab_fifo(RBREAD, &t, 1))
		    {
		      transmission_running=1;
		      UARTWriteChar(t);
		    }
	  	}
	}
#endif

	//send data packet as an example how to use HL_serial_0 (please refer to uart.c for details)
/*
    if(uart_cnt++==ControllerCyclesPerSecond/DataOutputsPerSecond)
    {
    	uart_cnt=0;
      	if((sizeof(RO_ALL_Data))<ringbuffer(RBFREE, 0, 0))
       	{
       		UART_SendPacket(&RO_ALL_Data, sizeof(RO_ALL_Data), PD_RO_ALL_DATA);
       	}
    }
*/
    //handle gps data reception
    uBloxReceiveEngine();
    6b38:	eb003c2c 	bl	15bf0 <uBloxReceiveEngine>

	//run SDK mainloop. Please put all your data handling / controller code in sdk.c
	SDK_mainloop();
    6b3c:	ebffee21 	bl	23c8 <SDK_mainloop>

    //write data to transmit buffer for immediate transfer to LL processor
    HL2LL_write_cycle();
    6b40:	ebffe637 	bl	424 <HL2LL_write_cycle>

    // Dan Block Change  Commented out PTU
    //control pan-tilt-unit ("cam option 4" @ AscTec Pelican and AscTec Firefly)
    //PTU_update();
    // End Dan Block Change

    //synchronize all variables, commands and parameters with ACI
    aciSyncVar();
    6b44:	ebfff701 	bl	4750 <aciSyncVar>
    aciSyncCmd();
    6b48:	ebfff69c 	bl	45c0 <aciSyncCmd>
    aciSyncPar();
    6b4c:	ebfff637 	bl	4430 <aciSyncPar>

    //run ACI engine
    aciEngine();
    6b50:	ebfffd46 	bl	6070 <aciEngine>

    //send buildinfo
    if ((SYSTEM_initialized) && (!transmitBuildInfoTrigger))
    6b54:	e59f3098 	ldr	r3, [pc, #152]	; 6bf4 <.text+0x6bf4>
    6b58:	e5d33000 	ldrb	r3, [r3]
    6b5c:	e20330ff 	and	r3, r3, #255	; 0xff
    6b60:	e3530000 	cmp	r3, #0	; 0x0
    6b64:	0a000007 	beq	6b88 <mainloop+0x36c>
    6b68:	e59f30ac 	ldr	r3, [pc, #172]	; 6c1c <.text+0x6c1c>
    6b6c:	e5d33000 	ldrb	r3, [r3]
    6b70:	e20330ff 	and	r3, r3, #255	; 0xff
    6b74:	e3530000 	cmp	r3, #0	; 0x0
    6b78:	1a000002 	bne	6b88 <mainloop+0x36c>
		transmitBuildInfoTrigger=1;
    6b7c:	e59f3098 	ldr	r3, [pc, #152]	; 6c1c <.text+0x6c1c>
    6b80:	e3a02001 	mov	r2, #1	; 0x1
    6b84:	e5c32000 	strb	r2, [r3]

    //Firefly LED
    if (SYSTEM_initialized&&fireflyLedEnabled)
    6b88:	e59f3064 	ldr	r3, [pc, #100]	; 6bf4 <.text+0x6bf4>
    6b8c:	e5d33000 	ldrb	r3, [r3]
    6b90:	e20330ff 	and	r3, r3, #255	; 0xff
    6b94:	e3530000 	cmp	r3, #0	; 0x0
    6b98:	0a000010 	beq	6be0 <mainloop+0x3c4>
    6b9c:	e59f307c 	ldr	r3, [pc, #124]	; 6c20 <.text+0x6c20>
    6ba0:	e5d33000 	ldrb	r3, [r3]
    6ba4:	e3530000 	cmp	r3, #0	; 0x0
    6ba8:	0a00000c 	beq	6be0 <mainloop+0x3c4>
    {
    	if(++Firefly_led_fin_cnt==10)
    6bac:	e59f3070 	ldr	r3, [pc, #112]	; 6c24 <.text+0x6c24>
    6bb0:	e5933000 	ldr	r3, [r3]
    6bb4:	e2832001 	add	r2, r3, #1	; 0x1
    6bb8:	e59f3064 	ldr	r3, [pc, #100]	; 6c24 <.text+0x6c24>
    6bbc:	e5832000 	str	r2, [r3]
    6bc0:	e59f305c 	ldr	r3, [pc, #92]	; 6c24 <.text+0x6c24>
    6bc4:	e5933000 	ldr	r3, [r3]
    6bc8:	e353000a 	cmp	r3, #10	; 0xa
    6bcc:	1a000003 	bne	6be0 <mainloop+0x3c4>
    	{
    		Firefly_led_fin_cnt=0;
    6bd0:	e59f204c 	ldr	r2, [pc, #76]	; 6c24 <.text+0x6c24>
    6bd4:	e3a03000 	mov	r3, #0	; 0x0
    6bd8:	e5823000 	str	r3, [r2]
    		fireFlyLedHandler();
    6bdc:	eb0008ed 	bl	8f98 <fireFlyLedHandler>
    	}
    }

}
    6be0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6be4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6be8:	e12fff1e 	bx	lr
    6bec:	40000ef4 	strmid	r0, [r0], -r4
    6bf0:	40002064 	andmi	r2, r0, r4, rrx
    6bf4:	40000ee8 	andmi	r0, r0, r8, ror #29
    6bf8:	400012d0 	ldrmid	r1, [r0], -r0
    6bfc:	10624dd3 	ldrned	r4, [r2], #-211
    6c00:	400012c8 	andmi	r1, r0, r8, asr #5
    6c04:	40000dac 	andmi	r0, r0, ip, lsr #27
    6c08:	4000002e 	andmi	r0, r0, lr, lsr #32
    6c0c:	40002168 	andmi	r2, r0, r8, ror #2
    6c10:	40004e9c 	mulmi	r0, ip, lr
    6c14:	40000efc 	strmid	r0, [r0], -ip
    6c18:	40000efa 	strmid	r0, [r0], -sl
    6c1c:	40000dbe 	strmih	r0, [r0], -lr
    6c20:	40000ee9 	andmi	r0, r0, r9, ror #29
    6c24:	40000ef0 	strmid	r0, [r0], -r0

00006c28 <ACISDK>:


void ACISDK(void)
{
    6c28:	e1a0c00d 	mov	ip, sp
    6c2c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6c30:	e24cb004 	sub	fp, ip, #4	; 0x4
    6c34:	e24dd008 	sub	sp, sp, #8	; 0x8
	aciInit(1000);
    6c38:	e3a00ffa 	mov	r0, #1000	; 0x3e8
    6c3c:	ebfff294 	bl	3694 <aciInit>
	lpc_aci_init();
    6c40:	ebfff280 	bl	3648 <lpc_aci_init>
#ifndef MATLAB
	aciSetStartTxCallback(UARTWriteChar);
    6c44:	e59f00f8 	ldr	r0, [pc, #248]	; 6d44 <.text+0x6d44>
    6c48:	ebfff2e3 	bl	37dc <aciSetStartTxCallback>
	// Variables
	aciPublishVariable(&RO_ALL_Data.angvel_pitch, VARTYPE_INT32, 0x0200, "angvel_pitch", "Pitch angle velocity", "0.0154 degree/s, ""bias free");
    6c4c:	e59f30f4 	ldr	r3, [pc, #244]	; 6d48 <.text+0x6d48>
    6c50:	e58d3000 	str	r3, [sp]
    6c54:	e59f30f0 	ldr	r3, [pc, #240]	; 6d4c <.text+0x6d4c>
    6c58:	e58d3004 	str	r3, [sp, #4]
    6c5c:	e59f00ec 	ldr	r0, [pc, #236]	; 6d50 <.text+0x6d50>
    6c60:	e3a01010 	mov	r1, #16	; 0x10
    6c64:	e3a02c02 	mov	r2, #512	; 0x200
    6c68:	e59f30e4 	ldr	r3, [pc, #228]	; 6d54 <.text+0x6d54>
    6c6c:	ebfff403 	bl	3c80 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angvel_roll, VARTYPE_INT32, 0x0201, "angvel_roll", "Roll angle velocity", "0.0154 degree/s, bias free");
    6c70:	e59f30e0 	ldr	r3, [pc, #224]	; 6d58 <.text+0x6d58>
    6c74:	e58d3000 	str	r3, [sp]
    6c78:	e59f30dc 	ldr	r3, [pc, #220]	; 6d5c <.text+0x6d5c>
    6c7c:	e58d3004 	str	r3, [sp, #4]
    6c80:	e59f00d8 	ldr	r0, [pc, #216]	; 6d60 <.text+0x6d60>
    6c84:	e3a01010 	mov	r1, #16	; 0x10
    6c88:	e3a02c02 	mov	r2, #512	; 0x200
    6c8c:	e2822001 	add	r2, r2, #1	; 0x1
    6c90:	e59f30cc 	ldr	r3, [pc, #204]	; 6d64 <.text+0x6d64>
    6c94:	ebfff3f9 	bl	3c80 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angvel_yaw, VARTYPE_INT32, 0x0202, "angvel_yaw", "Yaw angle velocity", "0.0154 degree/s, bias free");
    6c98:	e59f30c8 	ldr	r3, [pc, #200]	; 6d68 <.text+0x6d68>
    6c9c:	e58d3000 	str	r3, [sp]
    6ca0:	e59f30c4 	ldr	r3, [pc, #196]	; 6d6c <.text+0x6d6c>
    6ca4:	e58d3004 	str	r3, [sp, #4]
    6ca8:	e59f00c0 	ldr	r0, [pc, #192]	; 6d70 <.text+0x6d70>
    6cac:	e3a01010 	mov	r1, #16	; 0x10
    6cb0:	e3a02c02 	mov	r2, #512	; 0x200
    6cb4:	e2822002 	add	r2, r2, #2	; 0x2
    6cb8:	e59f30b4 	ldr	r3, [pc, #180]	; 6d74 <.text+0x6d74>
    6cbc:	ebfff3ef 	bl	3c80 <aciPublishVariableInt>

	aciPublishVariable(&RO_ALL_Data.acc_x, VARTYPE_INT16, 0x0203, "acc_x", "Acc-sensor output in x, body frame coordinate system","-10000..+10000 = -1g..+1g");
    6cc0:	e59f30b0 	ldr	r3, [pc, #176]	; 6d78 <.text+0x6d78>
    6cc4:	e58d3000 	str	r3, [sp]
    6cc8:	e59f30ac 	ldr	r3, [pc, #172]	; 6d7c <.text+0x6d7c>
    6ccc:	e58d3004 	str	r3, [sp, #4]
    6cd0:	e59f00a8 	ldr	r0, [pc, #168]	; 6d80 <.text+0x6d80>
    6cd4:	e3a01008 	mov	r1, #8	; 0x8
    6cd8:	e3a02c02 	mov	r2, #512	; 0x200
    6cdc:	e2822003 	add	r2, r2, #3	; 0x3
    6ce0:	e59f309c 	ldr	r3, [pc, #156]	; 6d84 <.text+0x6d84>
    6ce4:	ebfff3e5 	bl	3c80 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.acc_y, VARTYPE_INT16, 0x0204, "acc_y", "Acc-sensor output in y, body frame coordinate system","-10000..+10000 = -1g..+1g");
    6ce8:	e59f3098 	ldr	r3, [pc, #152]	; 6d88 <.text+0x6d88>
    6cec:	e58d3000 	str	r3, [sp]
    6cf0:	e59f3094 	ldr	r3, [pc, #148]	; 6d8c <.text+0x6d8c>
    6cf4:	e58d3004 	str	r3, [sp, #4]
    6cf8:	e59f0090 	ldr	r0, [pc, #144]	; 6d90 <.text+0x6d90>
    6cfc:	e3a01008 	mov	r1, #8	; 0x8
    6d00:	e3a02f81 	mov	r2, #516	; 0x204
    6d04:	e59f3088 	ldr	r3, [pc, #136]	; 6d94 <.text+0x6d94>
    6d08:	ebfff3dc 	bl	3c80 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.acc_z, VARTYPE_INT16, 0x0205, "acc_z", "Acc-sensor output in z, body frame coordinate system","-10000..+10000 = -1g..+1g");
    6d0c:	e59f3084 	ldr	r3, [pc, #132]	; 6d98 <.text+0x6d98>
    6d10:	e58d3000 	str	r3, [sp]
    6d14:	e59f3080 	ldr	r3, [pc, #128]	; 6d9c <.text+0x6d9c>
    6d18:	e58d3004 	str	r3, [sp, #4]
    6d1c:	e59f007c 	ldr	r0, [pc, #124]	; 6da0 <.text+0x6da0>
    6d20:	e3a01008 	mov	r1, #8	; 0x8
    6d24:	e3a02f81 	mov	r2, #516	; 0x204
    6d28:	e2822001 	add	r2, r2, #1	; 0x1
    6d2c:	e59f3070 	ldr	r3, [pc, #112]	; 6da4 <.text+0x6da4>
    6d30:	ebfff3d2 	bl	3c80 <aciPublishVariableInt>


	// Commands

	// Parameters

#else
	// Matlab parameters

	aciPublishParameter(&matlab_params.p01,VARTYPE_STRUCT_WITH_SIZE(60),0x0F00,"Matlab Parameter Set 1","Matlab paramters 1..15","");
	aciPublishParameter(&matlab_params.p16,VARTYPE_STRUCT_WITH_SIZE(60),0x0F01,"Matlab Parameter Set 2","Matlab paramters 15..30","");
	aciPublishParameter(&matlab_params.p30,VARTYPE_STRUCT_WITH_SIZE(48),0x0F02,"Matlab Parameter Set 3","Matlab paramters 30..40 and CRC","");
#endif

	//get initial values from flash for all parameters
	lpc_aci_ReadParafromFlash();
    6d34:	ebfff1d9 	bl	34a0 <lpc_aci_ReadParafromFlash>

}
    6d38:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6d3c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6d40:	e12fff1e 	bx	lr
    6d44:	000078b8 	streqh	r7, [r0], -r8
    6d48:	00018eb4 	streqh	r8, [r1], -r4
    6d4c:	00018e98 	muleq	r1, r8, lr
    6d50:	40002190 	mulmi	r0, r0, r1
    6d54:	00018ecc 	andeq	r8, r1, ip, asr #29
    6d58:	00018e78 	andeq	r8, r1, r8, ror lr
    6d5c:	00018e5c 	andeq	r8, r1, ip, asr lr
    6d60:	40002194 	mulmi	r0, r4, r1
    6d64:	00018e8c 	andeq	r8, r1, ip, lsl #29
    6d68:	00018e3c 	andeq	r8, r1, ip, lsr lr
    6d6c:	00018e20 	andeq	r8, r1, r0, lsr #28
    6d70:	40002198 	mulmi	r0, r8, r1
    6d74:	00018e50 	andeq	r8, r1, r0, asr lr
    6d78:	00018de0 	andeq	r8, r1, r0, ror #27
    6d7c:	00018dc4 	andeq	r8, r1, r4, asr #27
    6d80:	4000219c 	mulmi	r0, ip, r1
    6d84:	00018e18 	andeq	r8, r1, r8, lsl lr
    6d88:	00018d84 	andeq	r8, r1, r4, lsl #27
    6d8c:	00018d68 	andeq	r8, r1, r8, ror #26
    6d90:	4000219e 	mulmi	r0, lr, r1
    6d94:	00018dbc 	streqh	r8, [r1], -ip
    6d98:	00018d28 	andeq	r8, r1, r8, lsr #26
    6d9c:	00018d0c 	andeq	r8, r1, ip, lsl #26
    6da0:	400021a0 	andmi	r2, r0, r0, lsr #3
    6da4:	00018d60 	andeq	r8, r1, r0, ror #26

00006da8 <LED>:
#include "irq.h"


void LED(unsigned char nr, unsigned char onoff) //set or reset LED 0..3
{
    6da8:	e1a0c00d 	mov	ip, sp
    6dac:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6db0:	e24cb004 	sub	fp, ip, #4	; 0x4
    6db4:	e24dd008 	sub	sp, sp, #8	; 0x8
    6db8:	e1a03000 	mov	r3, r0
    6dbc:	e1a02001 	mov	r2, r1
    6dc0:	e54b3010 	strb	r3, [fp, #-16]
    6dc4:	e1a03002 	mov	r3, r2
    6dc8:	e54b3014 	strb	r3, [fp, #-20]
  if (nr>=2)
    6dcc:	e55b3010 	ldrb	r3, [fp, #-16]
    6dd0:	e3530001 	cmp	r3, #1	; 0x1
    6dd4:	8a000013 	bhi	6e28 <LED+0x80>
  	return;
  if(onoff == OFF)
    6dd8:	e55b3014 	ldrb	r3, [fp, #-20]
    6ddc:	e3530000 	cmp	r3, #0	; 0x0
    6de0:	1a000008 	bne	6e08 <LED+0x60>
  {
    IOSET1 = (1<<(24+nr));
    6de4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6de8:	e282290a 	add	r2, r2, #163840	; 0x28000
    6dec:	e2822014 	add	r2, r2, #20	; 0x14
    6df0:	e55b3010 	ldrb	r3, [fp, #-16]
    6df4:	e2831018 	add	r1, r3, #24	; 0x18
    6df8:	e3a03001 	mov	r3, #1	; 0x1
    6dfc:	e1a03113 	mov	r3, r3, lsl r1
    6e00:	e5823000 	str	r3, [r2]
    6e04:	ea000007 	b	6e28 <LED+0x80>
  }
  else
  {
    IOCLR1 = (1<<(24+nr));
    6e08:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6e0c:	e282290a 	add	r2, r2, #163840	; 0x28000
    6e10:	e282201c 	add	r2, r2, #28	; 0x1c
    6e14:	e55b3010 	ldrb	r3, [fp, #-16]
    6e18:	e2831018 	add	r1, r3, #24	; 0x18
    6e1c:	e3a03001 	mov	r3, #1	; 0x1
    6e20:	e1a03113 	mov	r3, r3, lsl r1
    6e24:	e5823000 	str	r3, [r2]
  }
}
    6e28:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6e2c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6e30:	e12fff1e 	bx	lr

00006e34 <init>:
#include "sdk.h"
// End Dan Block Add

void init(void)
{
    6e34:	e1a0c00d 	mov	ip, sp
    6e38:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6e3c:	e24cb004 	sub	fp, ip, #4	; 0x4
  MAMCR = 0x02;  //Memory Acceleration enabled
    6e40:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6e44:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e48:	e3a02002 	mov	r2, #2	; 0x2
    6e4c:	e5832000 	str	r2, [r3]
  MAMTIM = 0x04;
    6e50:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6e54:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e58:	e3a02004 	mov	r2, #4	; 0x4
    6e5c:	e5832000 	str	r2, [r3]
  VPBDIV = 0x01;  //0x01: peripheral frequency == cpu frequency, 0x00: per. freq. = crystal freq.
    6e60:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6e64:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e68:	e2833c01 	add	r3, r3, #256	; 0x100
    6e6c:	e3a02001 	mov	r2, #1	; 0x1
    6e70:	e5832000 	str	r2, [r3]
  pll_init();
    6e74:	eb0000fc 	bl	726c <pll_init>
  pll_feed();
    6e78:	eb00010b 	bl	72ac <pll_feed>
  init_ports();
    6e7c:	eb000044 	bl	6f94 <init_ports>
#ifdef MATLAB
  UART_Matlab_Initialize(57600);
#else
  UARTInitialize(57600);	//debug / command
    6e80:	e3a00ce1 	mov	r0, #57600	; 0xe100
    6e84:	eb000235 	bl	7760 <UARTInitialize>
#endif
  UART1Initialize(57600);	//57600 Servo / GPS, 38400 "indoor GPS"
    6e88:	e3a00ce1 	mov	r0, #57600	; 0xe100
    6e8c:	eb00025e 	bl	780c <UART1Initialize>
  init_spi();
    6e90:	eb0000c0 	bl	7198 <init_spi>
  init_spi1();
    6e94:	eb0000cd 	bl	71d0 <init_spi1>
  init_timer0();
    6e98:	eb000067 	bl	703c <init_timer0>
//  I2CInit(I2CMASTER);
  PWM_Init();
    6e9c:	eb000090 	bl	70e4 <PWM_Init>
  ADCInit(ADC_CLK);
    6ea0:	e3a0093d 	mov	r0, #999424	; 0xf4000
    6ea4:	e2800d09 	add	r0, r0, #576	; 0x240
    6ea8:	eb000c45 	bl	9fc4 <ADCInit>
  init_interrupts();
    6eac:	eb000002 	bl	6ebc <init_interrupts>
 }
    6eb0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6eb4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6eb8:	e12fff1e 	bx	lr

00006ebc <init_interrupts>:

void init_interrupts(void)
{
    6ebc:	e1a0c00d 	mov	ip, sp
    6ec0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6ec4:	e24cb004 	sub	fp, ip, #4	; 0x4
  init_VIC();
    6ec8:	eb000b91 	bl	9d14 <init_VIC>

  //Timer0 interrupt
  install_irq( TIMER0_INT, (void *) timer0ISR );
    6ecc:	e3a00004 	mov	r0, #4	; 0x4
    6ed0:	e59f10a8 	ldr	r1, [pc, #168]	; 6f80 <.text+0x6f80>
    6ed4:	eb000bbf 	bl	9dd8 <install_irq>

  //UART1 interrupt
  install_irq( UART1_INT, (void *) uart1ISR );
    6ed8:	e3a00007 	mov	r0, #7	; 0x7
    6edc:	e59f10a0 	ldr	r1, [pc, #160]	; 6f84 <.text+0x6f84>
    6ee0:	eb000bbc 	bl	9dd8 <install_irq>
  U1IER = 3; //=3; enable THRE and RX interrupt
    6ee4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6ee8:	e2833801 	add	r3, r3, #65536	; 0x10000
    6eec:	e3a02003 	mov	r2, #3	; 0x3
    6ef0:	e5832000 	str	r2, [r3]

  //UART0 interrupt
  install_irq( UART0_INT, (void *) uart0ISR );
    6ef4:	e3a00006 	mov	r0, #6	; 0x6
    6ef8:	e59f1088 	ldr	r1, [pc, #136]	; 6f88 <.text+0x6f88>
    6efc:	eb000bb5 	bl	9dd8 <install_irq>
  U0IER = 3; //=3; enable THRE and RX interrupt
    6f00:	e3a03903 	mov	r3, #49152	; 0xc000
    6f04:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    6f08:	e3a02003 	mov	r2, #3	; 0x3
    6f0c:	e5832000 	str	r2, [r3]

  //I2C0 interrupt
//  install_irq( I2C0_INT, (void *) I2C0MasterHandler );
//  I20CONSET = I2CONSET_I2EN;

// Dan Block Added
    // SPI0 interrupt
    install_irq( SPI0_INT, (void *) SPI0Handler );
    6f10:	e3a0000a 	mov	r0, #10	; 0xa
    6f14:	e59f1070 	ldr	r1, [pc, #112]	; 6f8c <.text+0x6f8c>
    6f18:	eb000bae 	bl	9dd8 <install_irq>
    S0SPCR |= 0x80;  // Enable SPI0 interrupts
    6f1c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6f20:	e2822802 	add	r2, r2, #131072	; 0x20000
    6f24:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6f28:	e2833802 	add	r3, r3, #131072	; 0x20000
    6f2c:	e5933000 	ldr	r3, [r3]
    6f30:	e3833080 	orr	r3, r3, #128	; 0x80
    6f34:	e5823000 	str	r3, [r2]
// End Dan Block Add

  //SSP interrupt
  install_irq( SPI1_INT, (void *) SSPHandler );
    6f38:	e3a0000b 	mov	r0, #11	; 0xb
    6f3c:	e59f104c 	ldr	r1, [pc, #76]	; 6f90 <.text+0x6f90>
    6f40:	eb000ba4 	bl	9dd8 <install_irq>
  /* Set SSPINMS registers to enable interrupts */
  /* enable all interrupts, Rx overrun, Rx timeout, RX FIFO half full int,
  TX FIFO half empty int */
  SSPIMSC = SSPIMSC_TXIM | SSPIMSC_RXIM | SSPIMSC_RORIM;// | SSPIMSC_RTIM;
    6f44:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6f48:	e283391a 	add	r3, r3, #425984	; 0x68000
    6f4c:	e2833014 	add	r3, r3, #20	; 0x14
    6f50:	e3a0200d 	mov	r2, #13	; 0xd
    6f54:	e5832000 	str	r2, [r3]
  /* SSP Enabled */
  SSPCR1 |= SSPCR1_SSE;
    6f58:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    6f5c:	e282291a 	add	r2, r2, #425984	; 0x68000
    6f60:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6f64:	e283391a 	add	r3, r3, #425984	; 0x68000
    6f68:	e5933000 	ldr	r3, [r3]
    6f6c:	e3833002 	orr	r3, r3, #2	; 0x2
    6f70:	e5823000 	str	r3, [r2]
}
    6f74:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6f78:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6f7c:	e12fff1e 	bx	lr
    6f80:	000063ac 	andeq	r6, r0, ip, lsr #7
    6f84:	000073ec 	andeq	r7, r0, ip, ror #7
    6f88:	000074bc 	streqh	r7, [r0], -ip
    6f8c:	0000176c 	andeq	r1, r0, ip, ror #14
    6f90:	0000a3b0 	streqh	sl, [r0], -r0

00006f94 <init_ports>:


void init_ports(void)
{
    6f94:	e1a0c00d 	mov	ip, sp
    6f98:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6f9c:	e24cb004 	sub	fp, ip, #4	; 0x4
/* PINSEL0
 *
 * PORT0:
 * P0.0: TXD0 -> 01
 * P0.1: RXD0 -> 01
 * P0.2: SCO0 -> 01
 * P0.3: SDA0 -> 01
 * Byte0_sel = 0b01010101 = 0x55
 *
 * P0.4: SCK0 -> 01
 * P0.5: MISO0 -> 01
 * P0.6: MOSI0 -> 01
 * P0.7: LL_NCS/IO_out -> 00
 * or: PWM2 -> 10
 * Byte1_sel = 0x00010101 = 0x15
 * Byte0_io_dir = 0x80
 *
 * P0.8: TXD1 -> 01
 * P0.9: RXD1 -> 01
 * P0.10: IO_in -> 00
 * P0.11: SCL1 -> 11
 * or Falcon8: IO_out -> 00
 * Byte2_sel = 0b11000101 = 0xC5
 *
 * P0.12: IO_in -> 00
 * P0.13: IO_in -> 00
 * P0.14: SDA1 -> 11
 * or IO_out (CS SD-Card) => SD_Logging
 * P0.15: IO_in -> 00
 * Byte3_sel = 0b00110000 = 0x30
 * Byte1_io_dir = 0x00
 * or SD_Logging => Byte1_io_dir=0x40
 */

 	PINSEL0=0x30C51555;
    6fa0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6fa4:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6fa8:	e59f2084 	ldr	r2, [pc, #132]	; 7034 <.text+0x7034>
    6fac:	e5832000 	str	r2, [r3]

 /* PINSEL1
  *
  * P0.16: IO_in -> 00
  * P0.17: SCK1 -> 10
  * P0.18: MISO1 -> 10
  * P0.19: MOSI1-> 10
  * Byte0: 0b10101000 = 0xA8
  *
  * P0.20: SSEL1 -> 10
  * P0.21: PWM5 -> 01
  * P0.22: IO_in -> 00
  * P0.23: IO_in -> 00
  * Byte1: 0b00000110 = 0x06
  * Byte2_io_dir: 0x30 //0x11
  *
  * P0.24: 00
  * P0.25: VOLTAGE_2: -> 01
  * or IO_in (FALCON) -> 00
  * P0.26: 00
  * P0.27: 00
  * Byte2: 0b00000100 = 0x04
  *
  * P0.28: CURRENT_2: -> 01
  * P0.29: VOLTAGE_1: -> 01
  * P0.30: CURRENT_1: -> 01
  * P0.31: IO_in -> 00
  * Byte3: 0b00010101 = 0x15
  * Byte3_io_dir=0x00
  */
 PINSEL1 = 0x150406A8;
    6fb0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6fb4:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6fb8:	e59f2078 	ldr	r2, [pc, #120]	; 7038 <.text+0x7038>
    6fbc:	e5832000 	str	r2, [r3]

 PINSEL2 = 0x00000004;
    6fc0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6fc4:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6fc8:	e2833014 	add	r3, r3, #20	; 0x14
    6fcc:	e3a02004 	mov	r2, #4	; 0x4
    6fd0:	e5832000 	str	r2, [r3]

 IODIR0 = 0x0030B480;
    6fd4:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    6fd8:	e282290a 	add	r2, r2, #163840	; 0x28000
    6fdc:	e3a039c2 	mov	r3, #3178496	; 0x308000
    6fe0:	e2833dd2 	add	r3, r3, #13440	; 0x3480
    6fe4:	e5823000 	str	r3, [r2]

 IOSET0 = (1<<EXT_NCS)|(1<<11); //all nCS high
    6fe8:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6fec:	e283390a 	add	r3, r3, #163840	; 0x28000
    6ff0:	e3a02d22 	mov	r2, #2176	; 0x880
    6ff4:	e5832000 	str	r2, [r3]
 //IOSET0 = (1<<LL_nCS);	//CS LL_Controller

/* P1.16: IO_1/IO_out	=> FET for camera power supply
 * P1.17: Beeper/IO_out
 * .
 * .
 * P1.24: LED1/IO_out
 * P1.25: LED2/IO_out
 *
 */

 IODIR1 = 0x03030000;
    6ff8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6ffc:	e282290a 	add	r2, r2, #163840	; 0x28000
    7000:	e2822018 	add	r2, r2, #24	; 0x18
    7004:	e3a03403 	mov	r3, #50331648	; 0x3000000
    7008:	e2833803 	add	r3, r3, #196608	; 0x30000
    700c:	e5823000 	str	r3, [r2]
 IOSET1 = ((1<<24)|(1<<16)); //turn off LED1, turn beeper off
    7010:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7014:	e282290a 	add	r2, r2, #163840	; 0x28000
    7018:	e2822014 	add	r2, r2, #20	; 0x14
    701c:	e3a03401 	mov	r3, #16777216	; 0x1000000
    7020:	e2833801 	add	r3, r3, #65536	; 0x10000
    7024:	e5823000 	str	r3, [r2]

}
    7028:	e24bd00c 	sub	sp, fp, #12	; 0xc
    702c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7030:	e12fff1e 	bx	lr
    7034:	30c51555 	sbccc	r1, r5, r5, asr r5
    7038:	150406a8 	strne	r0, [r4, #-1704]

0000703c <init_timer0>:

void init_timer0(void)
{
    703c:	e1a0c00d 	mov	ip, sp
    7040:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    7044:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0TC=0;
    7048:	e3a03901 	mov	r3, #16384	; 0x4000
    704c:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    7050:	e3a02000 	mov	r2, #0	; 0x0
    7054:	e5832000 	str	r2, [r3]
  T0TCR=0x0;    //Reset timer0
    7058:	e3a03901 	mov	r3, #16384	; 0x4000
    705c:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    7060:	e3a02000 	mov	r2, #0	; 0x0
    7064:	e5832000 	str	r2, [r3]
  T0MCR=0x3;    //Interrupt on match MR0 and reset counter
    7068:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    706c:	e2833901 	add	r3, r3, #16384	; 0x4000
    7070:	e2833014 	add	r3, r3, #20	; 0x14
    7074:	e3a02003 	mov	r2, #3	; 0x3
    7078:	e5832000 	str	r2, [r3]
  T0PR=0;
    707c:	e3a03901 	mov	r3, #16384	; 0x4000
    7080:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    7084:	e3a02000 	mov	r2, #0	; 0x0
    7088:	e5832000 	str	r2, [r3]
  T0PC=0;     //Prescale Counter = 0
    708c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7090:	e2833901 	add	r3, r3, #16384	; 0x4000
    7094:	e2833010 	add	r3, r3, #16	; 0x10
    7098:	e3a02000 	mov	r2, #0	; 0x0
    709c:	e5832000 	str	r2, [r3]
  T0MR0=peripheralClockFrequency()/ControllerCyclesPerSecond; // /200 => 200 Hz Period
    70a0:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    70a4:	e2844901 	add	r4, r4, #16384	; 0x4000
    70a8:	e2844018 	add	r4, r4, #24	; 0x18
    70ac:	eb000096 	bl	730c <peripheralClockFrequency>
    70b0:	e1a02000 	mov	r2, r0
    70b4:	e59f3024 	ldr	r3, [pc, #36]	; 70e0 <.text+0x70e0>
    70b8:	e0831392 	umull	r1, r3, r2, r3
    70bc:	e1a03323 	mov	r3, r3, lsr #6
    70c0:	e5843000 	str	r3, [r4]
  T0TCR=0x1;   //Set timer0
    70c4:	e3a03901 	mov	r3, #16384	; 0x4000
    70c8:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    70cc:	e3a02001 	mov	r2, #1	; 0x1
    70d0:	e5832000 	str	r2, [r3]
}
    70d4:	e24bd010 	sub	sp, fp, #16	; 0x10
    70d8:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    70dc:	e12fff1e 	bx	lr
    70e0:	10624dd3 	ldrned	r4, [r2], #-211

000070e4 <PWM_Init>:

void PWM_Init( void )
{
    70e4:	e1a0c00d 	mov	ip, sp
    70e8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    70ec:	e24cb004 	sub	fp, ip, #4	; 0x4
  //  match_counter = 0;
  //  PINSEL0 = 0x000A800A;	/* set GPIOs for all PWMs */
  //  PINSEL1 = 0x00000400;
    PWMTCR = TCR_RESET;		/* Counter Reset */
    70f0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    70f4:	e2833905 	add	r3, r3, #81920	; 0x14000
    70f8:	e3a02002 	mov	r2, #2	; 0x2
    70fc:	e5832000 	str	r2, [r3]

    PWMPR = 0x00;		/* count frequency:Fpclk */
    7100:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    7104:	e2833905 	add	r3, r3, #81920	; 0x14000
    7108:	e3a02000 	mov	r2, #0	; 0x0
    710c:	e5832000 	str	r2, [r3]
    PWMMCR = PWMMR0R;	/* interrupt on PWMMR0, reset on PWMMR0, reset
    7110:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7114:	e2833905 	add	r3, r3, #81920	; 0x14000
    7118:	e2833014 	add	r3, r3, #20	; 0x14
    711c:	e3a02002 	mov	r2, #2	; 0x2
    7120:	e5832000 	str	r2, [r3]
				TC if PWM0 matches */
    PWMMR0 = 1179648 ;
    7124:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7128:	e2833905 	add	r3, r3, #81920	; 0x14000
    712c:	e2833018 	add	r3, r3, #24	; 0x18
    7130:	e3a02812 	mov	r2, #1179648	; 0x120000
    7134:	e5832000 	str	r2, [r3]
    PWMMR5 = 88470;
    7138:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    713c:	e2822905 	add	r2, r2, #81920	; 0x14000
    7140:	e2822044 	add	r2, r2, #68	; 0x44
    7144:	e3a03b56 	mov	r3, #88064	; 0x15800
    7148:	e2833f65 	add	r3, r3, #404	; 0x194
    714c:	e2833002 	add	r3, r3, #2	; 0x2
    7150:	e5823000 	str	r3, [r2]

    /* all PWM latch enabled */
    PWMLER = LER5_EN;
    7154:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7158:	e2833905 	add	r3, r3, #81920	; 0x14000
    715c:	e2833050 	add	r3, r3, #80	; 0x50
    7160:	e3a02020 	mov	r2, #32	; 0x20
    7164:	e5832000 	str	r2, [r3]

        /* All single edge, all enable */
    PWMPCR = PWMENA1 | PWMENA2 | PWMENA3 | PWMENA4 | PWMENA5 | PWMENA6;
    7168:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    716c:	e2833905 	add	r3, r3, #81920	; 0x14000
    7170:	e283304c 	add	r3, r3, #76	; 0x4c
    7174:	e3a02c7e 	mov	r2, #32256	; 0x7e00
    7178:	e5832000 	str	r2, [r3]
    PWMTCR = TCR_CNT_EN | TCR_PWM_EN;	/* counter enable, PWM enable */
    717c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7180:	e2833905 	add	r3, r3, #81920	; 0x14000
    7184:	e3a02009 	mov	r2, #9	; 0x9
    7188:	e5832000 	str	r2, [r3]
}
    718c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7190:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7194:	e12fff1e 	bx	lr

00007198 <init_spi>:


void init_spi(void)
{
    7198:	e1a0c00d 	mov	ip, sp
    719c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    71a0:	e24cb004 	sub	fp, ip, #4	; 0x4
// Dan Block Added
	S0SPCCR=0x18; //24 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 2.5MHz
    71a4:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    71a8:	e2833802 	add	r3, r3, #131072	; 0x20000
    71ac:	e3a02018 	mov	r2, #24	; 0x18
    71b0:	e5832000 	str	r2, [r3]
	//S0SPCCR=0x0C; //12 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 5MHz
	S0SPCR=0x24;  //LPC is Master  16bit transfer
    71b4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    71b8:	e2833802 	add	r3, r3, #131072	; 0x20000
    71bc:	e3a02024 	mov	r2, #36	; 0x24
    71c0:	e5832000 	str	r2, [r3]


	//  S0SPCCR=0x04; //30 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 2MHz
	//  S0SPCR=0x20;  //LPC is Master
// End Dan Block Add
}
    71c4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    71c8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    71cc:	e12fff1e 	bx	lr

000071d0 <init_spi1>:

void init_spi1(void)
{
    71d0:	e1a0c00d 	mov	ip, sp
    71d4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    71d8:	e24cb004 	sub	fp, ip, #4	; 0x4
    71dc:	e24dd004 	sub	sp, sp, #4	; 0x4
	unsigned char i, Dummy;

    /* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 3 */
    SSPCR0 = 0x040F;
    71e0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    71e4:	e282291a 	add	r2, r2, #425984	; 0x68000
    71e8:	e3a03b01 	mov	r3, #1024	; 0x400
    71ec:	e283300f 	add	r3, r3, #15	; 0xf
    71f0:	e5823000 	str	r3, [r2]

    /* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
    SSPCPSR = 0x1B;
    71f4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    71f8:	e283391a 	add	r3, r3, #425984	; 0x68000
    71fc:	e2833010 	add	r3, r3, #16	; 0x10
    7200:	e3a0201b 	mov	r2, #27	; 0x1b
    7204:	e5832000 	str	r2, [r3]

    for ( i = 0; i < FIFOSIZE; i++ )
    7208:	e3a03000 	mov	r3, #0	; 0x0
    720c:	e54b300e 	strb	r3, [fp, #-14]
    7210:	ea000006 	b	7230 <init_spi1+0x60>
    {
	Dummy = SSPDR;		/* clear the RxFIFO */
    7214:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    7218:	e283391a 	add	r3, r3, #425984	; 0x68000
    721c:	e5933000 	ldr	r3, [r3]
    7220:	e54b300d 	strb	r3, [fp, #-13]
    7224:	e55b300e 	ldrb	r3, [fp, #-14]
    7228:	e2833001 	add	r3, r3, #1	; 0x1
    722c:	e54b300e 	strb	r3, [fp, #-14]
    7230:	e55b300e 	ldrb	r3, [fp, #-14]
    7234:	e3530007 	cmp	r3, #7	; 0x7
    7238:	9afffff5 	bls	7214 <init_spi1+0x44>
    }

    /*all ints deactivated*/
	SSPIMSC = 0;
    723c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7240:	e283391a 	add	r3, r3, #425984	; 0x68000
    7244:	e2833014 	add	r3, r3, #20	; 0x14
    7248:	e3a02000 	mov	r2, #0	; 0x0
    724c:	e5832000 	str	r2, [r3]

    /* Device select as master, SSP Enabled */
    SSPCR1 = 0x00;// | SSPCR1_SSE;
    7250:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7254:	e283391a 	add	r3, r3, #425984	; 0x68000
    7258:	e3a02000 	mov	r2, #0	; 0x0
    725c:	e5832000 	str	r2, [r3]

    return;


}
    7260:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7264:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7268:	e12fff1e 	bx	lr

0000726c <pll_init>:

void pll_init(void)
{
    726c:	e1a0c00d 	mov	ip, sp
    7270:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7274:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLCFG=0x23;    //0b00100011; => M=4,0690; P=2;
    7278:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    727c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7280:	e2833084 	add	r3, r3, #132	; 0x84
    7284:	e3a02023 	mov	r2, #35	; 0x23
    7288:	e5832000 	str	r2, [r3]
  PLLCON=0x03;    //PLLE=1, PLLC=1 => PLL enabled as system clock
    728c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7290:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7294:	e2833080 	add	r3, r3, #128	; 0x80
    7298:	e3a02003 	mov	r2, #3	; 0x3
    729c:	e5832000 	str	r2, [r3]
}
    72a0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    72a4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    72a8:	e12fff1e 	bx	lr

000072ac <pll_feed>:

void pll_feed(void)
{
    72ac:	e1a0c00d 	mov	ip, sp
    72b0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    72b4:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLFEED=0xAA;
    72b8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    72bc:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    72c0:	e283308c 	add	r3, r3, #140	; 0x8c
    72c4:	e3a020aa 	mov	r2, #170	; 0xaa
    72c8:	e5832000 	str	r2, [r3]
  PLLFEED=0x55;
    72cc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    72d0:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    72d4:	e283308c 	add	r3, r3, #140	; 0x8c
    72d8:	e3a02055 	mov	r2, #85	; 0x55
    72dc:	e5832000 	str	r2, [r3]
}
    72e0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    72e4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    72e8:	e12fff1e 	bx	lr

000072ec <processorClockFrequency>:

unsigned int processorClockFrequency(void)
{
    72ec:	e1a0c00d 	mov	ip, sp
    72f0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    72f4:	e24cb004 	sub	fp, ip, #4	; 0x4
  return 58982400;
    72f8:	e3a037e1 	mov	r3, #58982400	; 0x3840000
}
    72fc:	e1a00003 	mov	r0, r3
    7300:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7304:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7308:	e12fff1e 	bx	lr

0000730c <peripheralClockFrequency>:

unsigned int peripheralClockFrequency(void)
{
    730c:	e1a0c00d 	mov	ip, sp
    7310:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7314:	e24cb004 	sub	fp, ip, #4	; 0x4
    7318:	e24dd008 	sub	sp, sp, #8	; 0x8
  unsigned int divider;
  switch (VPBDIV & 3)
    731c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7320:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7324:	e2833c01 	add	r3, r3, #256	; 0x100
    7328:	e5933000 	ldr	r3, [r3]
    732c:	e2033003 	and	r3, r3, #3	; 0x3
    7330:	e50b3014 	str	r3, [fp, #-20]
    7334:	e51b3014 	ldr	r3, [fp, #-20]
    7338:	e3530001 	cmp	r3, #1	; 0x1
    733c:	0a000009 	beq	7368 <peripheralClockFrequency+0x5c>
    7340:	e51b3014 	ldr	r3, [fp, #-20]
    7344:	e3530001 	cmp	r3, #1	; 0x1
    7348:	3a000003 	bcc	735c <peripheralClockFrequency+0x50>
    734c:	e51b3014 	ldr	r3, [fp, #-20]
    7350:	e3530002 	cmp	r3, #2	; 0x2
    7354:	0a000006 	beq	7374 <peripheralClockFrequency+0x68>
    7358:	ea000007 	b	737c <peripheralClockFrequency+0x70>
    {
      case 0:
        divider = 4;
    735c:	e3a03004 	mov	r3, #4	; 0x4
    7360:	e50b3010 	str	r3, [fp, #-16]
        break;
    7364:	ea000004 	b	737c <peripheralClockFrequency+0x70>
      case 1:
        divider = 1;
    7368:	e3a03001 	mov	r3, #1	; 0x1
    736c:	e50b3010 	str	r3, [fp, #-16]
        break;
    7370:	ea000001 	b	737c <peripheralClockFrequency+0x70>
      case 2:
        divider = 2;
    7374:	e3a03002 	mov	r3, #2	; 0x2
    7378:	e50b3010 	str	r3, [fp, #-16]
        break;
    }
  return processorClockFrequency() / divider;
    737c:	ebffffda 	bl	72ec <processorClockFrequency>
    7380:	e1a03000 	mov	r3, r0
    7384:	e1a00003 	mov	r0, r3
    7388:	e51b1010 	ldr	r1, [fp, #-16]
    738c:	eb00461d 	bl	18c08 <____udivsi3_from_arm>
    7390:	e1a03000 	mov	r3, r0
}
    7394:	e1a00003 	mov	r0, r3
    7398:	e24bd00c 	sub	sp, fp, #12	; 0xc
    739c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    73a0:	e12fff1e 	bx	lr

000073a4 <delay>:

void delay(int n)
{
    73a4:	e1a0c00d 	mov	ip, sp
    73a8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    73ac:	e24cb004 	sub	fp, ip, #4	; 0x4
    73b0:	e24dd008 	sub	sp, sp, #8	; 0x8
    73b4:	e50b0014 	str	r0, [fp, #-20]
  volatile int i;
  for (i = 0; i < n; ++i);
    73b8:	e3a03000 	mov	r3, #0	; 0x0
    73bc:	e50b3010 	str	r3, [fp, #-16]
    73c0:	ea000002 	b	73d0 <delay+0x2c>
    73c4:	e51b3010 	ldr	r3, [fp, #-16]
    73c8:	e2833001 	add	r3, r3, #1	; 0x1
    73cc:	e50b3010 	str	r3, [fp, #-16]
    73d0:	e51b2010 	ldr	r2, [fp, #-16]
    73d4:	e51b3014 	ldr	r3, [fp, #-20]
    73d8:	e1520003 	cmp	r2, r3
    73dc:	bafffff8 	blt	73c4 <delay+0x20>
}
    73e0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    73e4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    73e8:	e12fff1e 	bx	lr

000073ec <uart1ISR>:
unsigned char stopstring[]={'<','#','<'};


void uart1ISR(void) __irq
{
    73ec:	e1a0c00d 	mov	ip, sp
    73f0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    73f4:	e24cb004 	sub	fp, ip, #4	; 0x4
    73f8:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char t;
  IENABLE;
  unsigned iir = U1IIR;
    73fc:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    7400:	e2833801 	add	r3, r3, #65536	; 0x10000
    7404:	e5933000 	ldr	r3, [r3]
    7408:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    740c:	e51b3010 	ldr	r3, [fp, #-16]
    7410:	e1a030a3 	mov	r3, r3, lsr #1
    7414:	e2033007 	and	r3, r3, #7	; 0x7
    7418:	e50b3018 	str	r3, [fp, #-24]
    741c:	e51b3018 	ldr	r3, [fp, #-24]
    7420:	e3530001 	cmp	r3, #1	; 0x1
    7424:	0a000003 	beq	7438 <uart1ISR+0x4c>
    7428:	e51b3018 	ldr	r3, [fp, #-24]
    742c:	e3530002 	cmp	r3, #2	; 0x2
    7430:	0a000013 	beq	7484 <uart1ISR+0x98>
    7434:	ea000018 	b	749c <uart1ISR+0xb0>
    {
      case 1:
		  // THRE interrupt
		 if (ringbuffer1(RBREAD, &t, 1))
    7438:	e24b3011 	sub	r3, fp, #17	; 0x11
    743c:	e3a00000 	mov	r0, #0	; 0x0
    7440:	e1a01003 	mov	r1, r3
    7444:	e3a02001 	mov	r2, #1	; 0x1
    7448:	eb000319 	bl	80b4 <ringbuffer1>
    744c:	e1a03000 	mov	r3, r0
    7450:	e3530000 	cmp	r3, #0	; 0x0
    7454:	0a000006 	beq	7474 <uart1ISR+0x88>
		 {
		   transmission1_running=1;
    7458:	e59f2058 	ldr	r2, [pc, #88]	; 74b8 <.text+0x74b8>
    745c:	e3a03001 	mov	r3, #1	; 0x1
    7460:	e5c23000 	strb	r3, [r2]
		   UART1WriteChar(t);
    7464:	e55b3011 	ldrb	r3, [fp, #-17]
    7468:	e1a00003 	mov	r0, r3
    746c:	eb000125 	bl	7908 <UART1WriteChar>
    7470:	ea000009 	b	749c <uart1ISR+0xb0>
		 }
		 else
		 {
		   transmission1_running=0;
    7474:	e59f303c 	ldr	r3, [pc, #60]	; 74b8 <.text+0x74b8>
    7478:	e3a02000 	mov	r2, #0	; 0x0
    747c:	e5c32000 	strb	r2, [r3]
		 }
        break;
    7480:	ea000005 	b	749c <uart1ISR+0xb0>
      case 2:
    	// RX interrupt
	    uBloxReceiveHandler(U1RBR);
    7484:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7488:	e2833801 	add	r3, r3, #65536	; 0x10000
    748c:	e5933000 	ldr	r3, [r3]
    7490:	e20330ff 	and	r3, r3, #255	; 0xff
    7494:	e1a00003 	mov	r0, r3
    7498:	eb003823 	bl	1552c <uBloxReceiveHandler>
	    break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
   }
  IDISABLE;
  VICVectAddr = 0;		/* Acknowledge Interrupt */
    749c:	e3a03000 	mov	r3, #0	; 0x0
    74a0:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    74a4:	e3a02000 	mov	r2, #0	; 0x0
    74a8:	e5832000 	str	r2, [r3]
}
    74ac:	e24bd00c 	sub	sp, fp, #12	; 0xc
    74b0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    74b4:	e12fff1e 	bx	lr
    74b8:	40000efb 	strmid	r0, [r0], -fp

000074bc <uart0ISR>:


void uart0ISR(void) __irq
{
    74bc:	e1a0c00d 	mov	ip, sp
    74c0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    74c4:	e24cb004 	sub	fp, ip, #4	; 0x4
    74c8:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char UART_rxdata;
#ifdef MATLAB
  unsigned char t;
#endif

  // Read IIR to clear interrupt and find out the cause
  IENABLE;
  unsigned iir = U0IIR;
    74cc:	e3a03903 	mov	r3, #49152	; 0xc000
    74d0:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    74d4:	e5933000 	ldr	r3, [r3]
    74d8:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    74dc:	e51b3010 	ldr	r3, [fp, #-16]
    74e0:	e1a030a3 	mov	r3, r3, lsr #1
    74e4:	e2033007 	and	r3, r3, #7	; 0x7
    74e8:	e50b3018 	str	r3, [fp, #-24]
    74ec:	e51b3018 	ldr	r3, [fp, #-24]
    74f0:	e3530001 	cmp	r3, #1	; 0x1
    74f4:	0a000003 	beq	7508 <uart0ISR+0x4c>
    74f8:	e51b3018 	ldr	r3, [fp, #-24]
    74fc:	e3530002 	cmp	r3, #2	; 0x2
    7500:	0a000009 	beq	752c <uart0ISR+0x70>
    7504:	ea00008d 	b	7740 <uart0ISR+0x284>
    {
      case 1:
#ifdef MATLAB
    	  if (UART_Matlab_fifo(RBREAD, &t, 1))
    	 		 {
    	 		   transmission_running=1;
    	 		   UARTWriteChar(t);
    	 		 }
    	 		 else
    	 		 {
    	 		   transmission_running=0;
    	 		 }
#else
    	  if (aciTxRingBufferByteAvailable())
    7508:	ebfff0cf 	bl	384c <aciTxRingBufferByteAvailable>
    750c:	e1a03000 	mov	r3, r0
    7510:	e3530000 	cmp	r3, #0	; 0x0
    7514:	0a000089 	beq	7740 <uart0ISR+0x284>
  			UARTWriteChar(aciTxRingBufferGetNextByte());
    7518:	ebfff0d1 	bl	3864 <aciTxRingBufferGetNextByte>
    751c:	e1a03000 	mov	r3, r0
    7520:	e1a00003 	mov	r0, r3
    7524:	eb0000e3 	bl	78b8 <UARTWriteChar>
#endif
		break;
    7528:	ea000084 	b	7740 <uart0ISR+0x284>

      case 2:
        // RDA interrupt - put your HL_serial_0 receive state machine here!
        UART_rxdata = U0RBR;
    752c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7530:	e2833903 	add	r3, r3, #49152	; 0xc000
    7534:	e5933000 	ldr	r3, [r3]
    7538:	e54b3011 	strb	r3, [fp, #-17]
#ifdef MATLAB
        if (UART_syncstate==0)
        		{
        			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==1)
        		{
        			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==2)
        		{
        			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==3)
        		{
        			if (UART_rxdata=='p') //data pending p=flight params
        			{
        				UART_syncstate=4;
        				UART_rxcount = sizeof(matlab_params_tmp);
        				UART_rxptr = (unsigned char*) &matlab_params_tmp;

        			}
        			else if (UART_rxdata=='c') //data pending c=uart ctrl
        			{
        				UART_syncstate = 5;
        				UART_rxcount = 24+2;
        				UART_rxptr = (unsigned char*) &matlab_uart_tmp;
        			}
        			else if (UART_rxdata=='s') //data pending s=save to eeprom
        			{
        				UART_syncstate=0;
        				triggerSaveMatlabParams=1;
        			}
        			else if (UART_rxdata=='h') // stop debug transmission
        			{
        				UART_syncstate=0;
        				xbee_send_flag=0;
        			}
                    else
                    	UART_syncstate=0;
                }
          		else if (UART_syncstate==4)
        		{
        			UART_rxcount--;
        			*UART_rxptr=UART_rxdata;
        			UART_rxptr++;
        			if (UART_rxcount==0)
                	{
                     	unsigned short crc_comp=0;
                     	UART_syncstate=0;
                     	crc_comp = crc16(&matlab_params_tmp, sizeof(matlab_params_tmp)-4);
                     	if (crc_comp==matlab_params_tmp.crc)
                     	{
                     		memcpy(&matlab_params, &matlab_params_tmp, sizeof(matlab_params));
                			//parameter_beep=ControllerCyclesPerSecond/10;
                     	}

                	}
        		}
          		else if (UART_syncstate==5)
        		{
        			UART_rxcount--;
        			*UART_rxptr=UART_rxdata;
        			UART_rxptr++;
        			if (UART_rxcount==0)
        			{
        				unsigned short crc_comp=0;
        				UART_syncstate=0;
        				crc_comp = crc16(&matlab_uart_tmp, 24);
        				if (crc_comp == matlab_uart_tmp.crc)
        				{
        					memcpy(&matlab_uart, &matlab_uart_tmp, sizeof(matlab_uart));
        					xbee_send_flag=1;
        				}


        			}
        		}
        		else UART_syncstate=0;
#else
        aciReceiveHandler(UART_rxdata);
    753c:	e55b3011 	ldrb	r3, [fp, #-17]
    7540:	e1a00003 	mov	r0, r3
    7544:	ebfff9ad 	bl	5c00 <aciReceiveHandler>
        if (UART_syncstate==0)
    7548:	e59f320c 	ldr	r3, [pc, #524]	; 775c <.text+0x775c>
    754c:	e5d33000 	ldrb	r3, [r3]
    7550:	e3530000 	cmp	r3, #0	; 0x0
    7554:	1a00000d 	bne	7590 <uart0ISR+0xd4>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    7558:	e55b3011 	ldrb	r3, [fp, #-17]
    755c:	e353003e 	cmp	r3, #62	; 0x3e
    7560:	1a000006 	bne	7580 <uart0ISR+0xc4>
    7564:	e59f31f0 	ldr	r3, [pc, #496]	; 775c <.text+0x775c>
    7568:	e5d33000 	ldrb	r3, [r3]
    756c:	e2833001 	add	r3, r3, #1	; 0x1
    7570:	e20330ff 	and	r3, r3, #255	; 0xff
    7574:	e59f21e0 	ldr	r2, [pc, #480]	; 775c <.text+0x775c>
    7578:	e5c23000 	strb	r3, [r2]
    757c:	ea00006f 	b	7740 <uart0ISR+0x284>
    7580:	e59f31d4 	ldr	r3, [pc, #468]	; 775c <.text+0x775c>
    7584:	e3a02000 	mov	r2, #0	; 0x0
    7588:	e5c32000 	strb	r2, [r3]
    758c:	ea00006b 	b	7740 <uart0ISR+0x284>
		}
		else if (UART_syncstate==1)
    7590:	e59f31c4 	ldr	r3, [pc, #452]	; 775c <.text+0x775c>
    7594:	e5d33000 	ldrb	r3, [r3]
    7598:	e3530001 	cmp	r3, #1	; 0x1
    759c:	1a00000d 	bne	75d8 <uart0ISR+0x11c>
		{
			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
    75a0:	e55b3011 	ldrb	r3, [fp, #-17]
    75a4:	e353002a 	cmp	r3, #42	; 0x2a
    75a8:	1a000006 	bne	75c8 <uart0ISR+0x10c>
    75ac:	e59f31a8 	ldr	r3, [pc, #424]	; 775c <.text+0x775c>
    75b0:	e5d33000 	ldrb	r3, [r3]
    75b4:	e2833001 	add	r3, r3, #1	; 0x1
    75b8:	e20330ff 	and	r3, r3, #255	; 0xff
    75bc:	e59f2198 	ldr	r2, [pc, #408]	; 775c <.text+0x775c>
    75c0:	e5c23000 	strb	r3, [r2]
    75c4:	ea00005d 	b	7740 <uart0ISR+0x284>
    75c8:	e59f318c 	ldr	r3, [pc, #396]	; 775c <.text+0x775c>
    75cc:	e3a02000 	mov	r2, #0	; 0x0
    75d0:	e5c32000 	strb	r2, [r3]
    75d4:	ea000059 	b	7740 <uart0ISR+0x284>
		}
		else if (UART_syncstate==2)
    75d8:	e59f317c 	ldr	r3, [pc, #380]	; 775c <.text+0x775c>
    75dc:	e5d33000 	ldrb	r3, [r3]
    75e0:	e3530002 	cmp	r3, #2	; 0x2
    75e4:	1a00000d 	bne	7620 <uart0ISR+0x164>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    75e8:	e55b3011 	ldrb	r3, [fp, #-17]
    75ec:	e353003e 	cmp	r3, #62	; 0x3e
    75f0:	1a000006 	bne	7610 <uart0ISR+0x154>
    75f4:	e59f3160 	ldr	r3, [pc, #352]	; 775c <.text+0x775c>
    75f8:	e5d33000 	ldrb	r3, [r3]
    75fc:	e2833001 	add	r3, r3, #1	; 0x1
    7600:	e20330ff 	and	r3, r3, #255	; 0xff
    7604:	e59f2150 	ldr	r2, [pc, #336]	; 775c <.text+0x775c>
    7608:	e5c23000 	strb	r3, [r2]
    760c:	ea00004b 	b	7740 <uart0ISR+0x284>
    7610:	e59f3144 	ldr	r3, [pc, #324]	; 775c <.text+0x775c>
    7614:	e3a02000 	mov	r2, #0	; 0x0
    7618:	e5c32000 	strb	r2, [r3]
    761c:	ea000047 	b	7740 <uart0ISR+0x284>
		}
		else if (UART_syncstate==3)
    7620:	e59f3134 	ldr	r3, [pc, #308]	; 775c <.text+0x775c>
    7624:	e5d33000 	ldrb	r3, [r3]
    7628:	e3530003 	cmp	r3, #3	; 0x3
    762c:	1a00000a 	bne	765c <uart0ISR+0x1a0>
		{
			if (UART_rxdata=='b')
    7630:	e55b3011 	ldrb	r3, [fp, #-17]
    7634:	e3530062 	cmp	r3, #98	; 0x62
    7638:	1a000003 	bne	764c <uart0ISR+0x190>
			{
				UART_syncstate=4;
    763c:	e59f3118 	ldr	r3, [pc, #280]	; 775c <.text+0x775c>
    7640:	e3a02004 	mov	r2, #4	; 0x4
    7644:	e5c32000 	strb	r2, [r3]
    7648:	ea00003c 	b	7740 <uart0ISR+0x284>
			}else
				UART_syncstate=0;
    764c:	e59f3108 	ldr	r3, [pc, #264]	; 775c <.text+0x775c>
    7650:	e3a02000 	mov	r2, #0	; 0x0
    7654:	e5c32000 	strb	r2, [r3]
    7658:	ea000038 	b	7740 <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==4)
    765c:	e59f30f8 	ldr	r3, [pc, #248]	; 775c <.text+0x775c>
    7660:	e5d33000 	ldrb	r3, [r3]
    7664:	e3530004 	cmp	r3, #4	; 0x4
    7668:	1a000013 	bne	76bc <uart0ISR+0x200>
		{
			if (UART_rxdata=='o')
    766c:	e55b3011 	ldrb	r3, [fp, #-17]
    7670:	e353006f 	cmp	r3, #111	; 0x6f
    7674:	1a000003 	bne	7688 <uart0ISR+0x1cc>
			{
				UART_syncstate=5;
    7678:	e59f30dc 	ldr	r3, [pc, #220]	; 775c <.text+0x775c>
    767c:	e3a02005 	mov	r2, #5	; 0x5
    7680:	e5c32000 	strb	r2, [r3]
    7684:	ea00002d 	b	7740 <uart0ISR+0x284>
			}else if (UART_rxdata=='s')
    7688:	e55b3011 	ldrb	r3, [fp, #-17]
    768c:	e3530073 	cmp	r3, #115	; 0x73
    7690:	1a000005 	bne	76ac <uart0ISR+0x1f0>
			{
				//send sync
				UARTWriteChar('S');
    7694:	e3a00053 	mov	r0, #83	; 0x53
    7698:	eb000086 	bl	78b8 <UARTWriteChar>
				UART_syncstate=0;
    769c:	e59f30b8 	ldr	r3, [pc, #184]	; 775c <.text+0x775c>
    76a0:	e3a02000 	mov	r2, #0	; 0x0
    76a4:	e5c32000 	strb	r2, [r3]
    76a8:	ea000024 	b	7740 <uart0ISR+0x284>
			}
			else
				UART_syncstate=0;
    76ac:	e59f30a8 	ldr	r3, [pc, #168]	; 775c <.text+0x775c>
    76b0:	e3a02000 	mov	r2, #0	; 0x0
    76b4:	e5c32000 	strb	r2, [r3]
    76b8:	ea000020 	b	7740 <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==5)
    76bc:	e59f3098 	ldr	r3, [pc, #152]	; 775c <.text+0x775c>
    76c0:	e5d33000 	ldrb	r3, [r3]
    76c4:	e3530005 	cmp	r3, #5	; 0x5
    76c8:	1a00000a 	bne	76f8 <uart0ISR+0x23c>
		{
			if (UART_rxdata=='o')
    76cc:	e55b3011 	ldrb	r3, [fp, #-17]
    76d0:	e353006f 	cmp	r3, #111	; 0x6f
    76d4:	1a000003 	bne	76e8 <uart0ISR+0x22c>
			{
				UART_syncstate=6;
    76d8:	e59f307c 	ldr	r3, [pc, #124]	; 775c <.text+0x775c>
    76dc:	e3a02006 	mov	r2, #6	; 0x6
    76e0:	e5c32000 	strb	r2, [r3]
    76e4:	ea000015 	b	7740 <uart0ISR+0x284>
			}else
				UART_syncstate=0;
    76e8:	e59f306c 	ldr	r3, [pc, #108]	; 775c <.text+0x775c>
    76ec:	e3a02000 	mov	r2, #0	; 0x0
    76f0:	e5c32000 	strb	r2, [r3]
    76f4:	ea000011 	b	7740 <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==6)
    76f8:	e59f305c 	ldr	r3, [pc, #92]	; 775c <.text+0x775c>
    76fc:	e5d33000 	ldrb	r3, [r3]
    7700:	e3530006 	cmp	r3, #6	; 0x6
    7704:	1a00000a 	bne	7734 <uart0ISR+0x278>
		{
			if (UART_rxdata=='t')
    7708:	e55b3011 	ldrb	r3, [fp, #-17]
    770c:	e3530074 	cmp	r3, #116	; 0x74
    7710:	1a000003 	bne	7724 <uart0ISR+0x268>
			{
				//start LPC bootloader
				UART_syncstate=0;
    7714:	e59f3040 	ldr	r3, [pc, #64]	; 775c <.text+0x775c>
    7718:	e3a02000 	mov	r2, #0	; 0x0
    771c:	e5c32000 	strb	r2, [r3]
				enter_isp();
    7720:	eb00141d 	bl	c79c <enter_isp>
			}

			UART_syncstate=0;
    7724:	e59f3030 	ldr	r3, [pc, #48]	; 775c <.text+0x775c>
    7728:	e3a02000 	mov	r2, #0	; 0x0
    772c:	e5c32000 	strb	r2, [r3]
    7730:	ea000002 	b	7740 <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else UART_syncstate=0;
    7734:	e59f3020 	ldr	r3, [pc, #32]	; 775c <.text+0x775c>
    7738:	e3a02000 	mov	r2, #0	; 0x0
    773c:	e5c32000 	strb	r2, [r3]
#endif

		break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
  }
  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    7740:	e3a03000 	mov	r3, #0	; 0x0
    7744:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    7748:	e3a02000 	mov	r2, #0	; 0x0
    774c:	e5832000 	str	r2, [r3]
 }
    7750:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7754:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7758:	e12fff1e 	bx	lr
    775c:	40000efe 	strmid	r0, [r0], -lr

00007760 <UARTInitialize>:


void UARTInitialize(unsigned int baud)
{
    7760:	e1a0c00d 	mov	ip, sp
    7764:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7768:	e24cb004 	sub	fp, ip, #4	; 0x4
    776c:	e24dd008 	sub	sp, sp, #8	; 0x8
    7770:	e50b0014 	str	r0, [fp, #-20]
  unsigned int divisor = peripheralClockFrequency() / (16 * baud);
    7774:	ebfffee4 	bl	730c <peripheralClockFrequency>
    7778:	e1a02000 	mov	r2, r0
    777c:	e51b3014 	ldr	r3, [fp, #-20]
    7780:	e1a03203 	mov	r3, r3, lsl #4
    7784:	e1a00002 	mov	r0, r2
    7788:	e1a01003 	mov	r1, r3
    778c:	eb00451d 	bl	18c08 <____udivsi3_from_arm>
    7790:	e1a03000 	mov	r3, r0
    7794:	e50b3010 	str	r3, [fp, #-16]

  //UART0
  U0LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    7798:	e3a03903 	mov	r3, #49152	; 0xc000
    779c:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    77a0:	e3a02083 	mov	r2, #131	; 0x83
    77a4:	e5832000 	str	r2, [r3]
  U0DLL = divisor & 0xFF;
    77a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    77ac:	e2833903 	add	r3, r3, #49152	; 0xc000
    77b0:	e51b2010 	ldr	r2, [fp, #-16]
    77b4:	e20220ff 	and	r2, r2, #255	; 0xff
    77b8:	e5832000 	str	r2, [r3]
  U0DLM = (divisor >> 8) & 0xFF;
    77bc:	e3a02903 	mov	r2, #49152	; 0xc000
    77c0:	e282224e 	add	r2, r2, #-536870908	; 0xe0000004
    77c4:	e51b3010 	ldr	r3, [fp, #-16]
    77c8:	e1a03423 	mov	r3, r3, lsr #8
    77cc:	e20330ff 	and	r3, r3, #255	; 0xff
    77d0:	e5823000 	str	r3, [r2]
  U0LCR &= ~0x80; /* Disable DLAB */
    77d4:	e3a02903 	mov	r2, #49152	; 0xc000
    77d8:	e28222ce 	add	r2, r2, #-536870900	; 0xe000000c
    77dc:	e3a03903 	mov	r3, #49152	; 0xc000
    77e0:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    77e4:	e5933000 	ldr	r3, [r3]
    77e8:	e3c33080 	bic	r3, r3, #128	; 0x80
    77ec:	e5823000 	str	r3, [r2]
  U0FCR = 1;
    77f0:	e3a03903 	mov	r3, #49152	; 0xc000
    77f4:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    77f8:	e3a02001 	mov	r2, #1	; 0x1
    77fc:	e5832000 	str	r2, [r3]


}
    7800:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7804:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7808:	e12fff1e 	bx	lr

0000780c <UART1Initialize>:

void UART1Initialize(unsigned int baud)
{
    780c:	e1a0c00d 	mov	ip, sp
    7810:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7814:	e24cb004 	sub	fp, ip, #4	; 0x4
    7818:	e24dd008 	sub	sp, sp, #8	; 0x8
    781c:	e50b0014 	str	r0, [fp, #-20]
  unsigned int divisor = peripheralClockFrequency() / (16 * baud);
    7820:	ebfffeb9 	bl	730c <peripheralClockFrequency>
    7824:	e1a02000 	mov	r2, r0
    7828:	e51b3014 	ldr	r3, [fp, #-20]
    782c:	e1a03203 	mov	r3, r3, lsl #4
    7830:	e1a00002 	mov	r0, r2
    7834:	e1a01003 	mov	r1, r3
    7838:	eb0044f2 	bl	18c08 <____udivsi3_from_arm>
    783c:	e1a03000 	mov	r3, r0
    7840:	e50b3010 	str	r3, [fp, #-16]
//UART1
  U1LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    7844:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    7848:	e2833801 	add	r3, r3, #65536	; 0x10000
    784c:	e3a02083 	mov	r2, #131	; 0x83
    7850:	e5832000 	str	r2, [r3]
  U1DLL = divisor & 0xFF;
    7854:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7858:	e2833801 	add	r3, r3, #65536	; 0x10000
    785c:	e51b2010 	ldr	r2, [fp, #-16]
    7860:	e20220ff 	and	r2, r2, #255	; 0xff
    7864:	e5832000 	str	r2, [r3]
  U1DLM = (divisor >> 8) & 0xFF;
    7868:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    786c:	e2822801 	add	r2, r2, #65536	; 0x10000
    7870:	e51b3010 	ldr	r3, [fp, #-16]
    7874:	e1a03423 	mov	r3, r3, lsr #8
    7878:	e20330ff 	and	r3, r3, #255	; 0xff
    787c:	e5823000 	str	r3, [r2]
  U1LCR &= ~0x80; /* Disable DLAB */
    7880:	e3a022ce 	mov	r2, #-536870900	; 0xe000000c
    7884:	e2822801 	add	r2, r2, #65536	; 0x10000
    7888:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    788c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7890:	e5933000 	ldr	r3, [r3]
    7894:	e3c33080 	bic	r3, r3, #128	; 0x80
    7898:	e5823000 	str	r3, [r2]
  U1FCR = 1;
    789c:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    78a0:	e2833801 	add	r3, r3, #65536	; 0x10000
    78a4:	e3a02001 	mov	r2, #1	; 0x1
    78a8:	e5832000 	str	r2, [r3]
}
    78ac:	e24bd00c 	sub	sp, fp, #12	; 0xc
    78b0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    78b4:	e12fff1e 	bx	lr

000078b8 <UARTWriteChar>:


//Write to UART0
void UARTWriteChar(unsigned char ch)
{
    78b8:	e1a0c00d 	mov	ip, sp
    78bc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    78c0:	e24cb004 	sub	fp, ip, #4	; 0x4
    78c4:	e24dd004 	sub	sp, sp, #4	; 0x4
    78c8:	e1a03000 	mov	r3, r0
    78cc:	e54b3010 	strb	r3, [fp, #-16]
  while ((U0LSR & 0x20) == 0);
    78d0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    78d4:	e2833903 	add	r3, r3, #49152	; 0xc000
    78d8:	e2833014 	add	r3, r3, #20	; 0x14
    78dc:	e5933000 	ldr	r3, [r3]
    78e0:	e2033020 	and	r3, r3, #32	; 0x20
    78e4:	e3530000 	cmp	r3, #0	; 0x0
    78e8:	0afffff8 	beq	78d0 <UARTWriteChar+0x18>
  U0THR = ch;
    78ec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    78f0:	e2833903 	add	r3, r3, #49152	; 0xc000
    78f4:	e55b2010 	ldrb	r2, [fp, #-16]
    78f8:	e5832000 	str	r2, [r3]
}
    78fc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7900:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7904:	e12fff1e 	bx	lr

00007908 <UART1WriteChar>:
//Write to UART1
void UART1WriteChar(unsigned char ch)
{
    7908:	e1a0c00d 	mov	ip, sp
    790c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7910:	e24cb004 	sub	fp, ip, #4	; 0x4
    7914:	e24dd004 	sub	sp, sp, #4	; 0x4
    7918:	e1a03000 	mov	r3, r0
    791c:	e54b3010 	strb	r3, [fp, #-16]
  while ((U1LSR & 0x20) == 0);
    7920:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7924:	e2833801 	add	r3, r3, #65536	; 0x10000
    7928:	e2833014 	add	r3, r3, #20	; 0x14
    792c:	e5933000 	ldr	r3, [r3]
    7930:	e2033020 	and	r3, r3, #32	; 0x20
    7934:	e3530000 	cmp	r3, #0	; 0x0
    7938:	0afffff8 	beq	7920 <UART1WriteChar+0x18>
  U1THR = ch;
    793c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7940:	e2833801 	add	r3, r3, #65536	; 0x10000
    7944:	e55b2010 	ldrb	r2, [fp, #-16]
    7948:	e5832000 	str	r2, [r3]
}
    794c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7950:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7954:	e12fff1e 	bx	lr

00007958 <UARTReadChar>:

unsigned char UARTReadChar(void)
{
    7958:	e1a0c00d 	mov	ip, sp
    795c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7960:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U0LSR & 0x01) == 0);
    7964:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7968:	e2833903 	add	r3, r3, #49152	; 0xc000
    796c:	e2833014 	add	r3, r3, #20	; 0x14
    7970:	e5933000 	ldr	r3, [r3]
    7974:	e2033001 	and	r3, r3, #1	; 0x1
    7978:	e3530000 	cmp	r3, #0	; 0x0
    797c:	0afffff8 	beq	7964 <UARTReadChar+0xc>
  return U0RBR;
    7980:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7984:	e2833903 	add	r3, r3, #49152	; 0xc000
    7988:	e5933000 	ldr	r3, [r3]
    798c:	e20330ff 	and	r3, r3, #255	; 0xff
}
    7990:	e1a00003 	mov	r0, r3
    7994:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7998:	e89d6800 	ldmia	sp, {fp, sp, lr}
    799c:	e12fff1e 	bx	lr

000079a0 <UART1ReadChar>:

unsigned char UART1ReadChar(void)
{
    79a0:	e1a0c00d 	mov	ip, sp
    79a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    79a8:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U1LSR & 0x01) == 0);
    79ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    79b0:	e2833801 	add	r3, r3, #65536	; 0x10000
    79b4:	e2833014 	add	r3, r3, #20	; 0x14
    79b8:	e5933000 	ldr	r3, [r3]
    79bc:	e2033001 	and	r3, r3, #1	; 0x1
    79c0:	e3530000 	cmp	r3, #0	; 0x0
    79c4:	0afffff8 	beq	79ac <UART1ReadChar+0xc>
  return U1RBR;
    79c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    79cc:	e2833801 	add	r3, r3, #65536	; 0x10000
    79d0:	e5933000 	ldr	r3, [r3]
    79d4:	e20330ff 	and	r3, r3, #255	; 0xff
}
    79d8:	e1a00003 	mov	r0, r3
    79dc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    79e0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    79e4:	e12fff1e 	bx	lr

000079e8 <__putchar>:

void __putchar(int ch)
{
    79e8:	e1a0c00d 	mov	ip, sp
    79ec:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    79f0:	e24cb004 	sub	fp, ip, #4	; 0x4
    79f4:	e24dd004 	sub	sp, sp, #4	; 0x4
    79f8:	e50b0010 	str	r0, [fp, #-16]
  if (ch == '\n')
    79fc:	e51b3010 	ldr	r3, [fp, #-16]
    7a00:	e353000a 	cmp	r3, #10	; 0xa
    7a04:	1a000001 	bne	7a10 <__putchar+0x28>
    UARTWriteChar('\r');
    7a08:	e3a0000d 	mov	r0, #13	; 0xd
    7a0c:	ebffffa9 	bl	78b8 <UARTWriteChar>
  UARTWriteChar(ch);
    7a10:	e51b3010 	ldr	r3, [fp, #-16]
    7a14:	e20330ff 	and	r3, r3, #255	; 0xff
    7a18:	e1a00003 	mov	r0, r3
    7a1c:	ebffffa5 	bl	78b8 <UARTWriteChar>
}
    7a20:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7a24:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7a28:	e12fff1e 	bx	lr

00007a2c <UART_send>:

void UART_send(char *buffer, unsigned char length)
{
    7a2c:	e1a0c00d 	mov	ip, sp
    7a30:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7a34:	e24cb004 	sub	fp, ip, #4	; 0x4
    7a38:	e24dd00c 	sub	sp, sp, #12	; 0xc
    7a3c:	e50b0014 	str	r0, [fp, #-20]
    7a40:	e1a03001 	mov	r3, r1
    7a44:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    7a48:	e3a03000 	mov	r3, #0	; 0x0
    7a4c:	e54b300d 	strb	r3, [fp, #-13]
  while (!(U0LSR & 0x20)); //wait until U0THR and U0TSR are both empty
    7a50:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7a54:	e2833903 	add	r3, r3, #49152	; 0xc000
    7a58:	e2833014 	add	r3, r3, #20	; 0x14
    7a5c:	e5933000 	ldr	r3, [r3]
    7a60:	e2033020 	and	r3, r3, #32	; 0x20
    7a64:	e3530000 	cmp	r3, #0	; 0x0
    7a68:	0afffff8 	beq	7a50 <UART_send+0x24>
  while(length--)
    7a6c:	ea000014 	b	7ac4 <UART_send+0x98>
  {
    U0THR = buffer[cnt++];
    7a70:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7a74:	e2822903 	add	r2, r2, #49152	; 0xc000
    7a78:	e55b300d 	ldrb	r3, [fp, #-13]
    7a7c:	e1a01003 	mov	r1, r3
    7a80:	e51b3014 	ldr	r3, [fp, #-20]
    7a84:	e0813003 	add	r3, r1, r3
    7a88:	e5d33000 	ldrb	r3, [r3]
    7a8c:	e5823000 	str	r3, [r2]
    7a90:	e55b300d 	ldrb	r3, [fp, #-13]
    7a94:	e2833001 	add	r3, r3, #1	; 0x1
    7a98:	e54b300d 	strb	r3, [fp, #-13]
    if(cnt>15)
    7a9c:	e55b300d 	ldrb	r3, [fp, #-13]
    7aa0:	e353000f 	cmp	r3, #15	; 0xf
    7aa4:	9a000006 	bls	7ac4 <UART_send+0x98>
    {
      while (!(U0LSR & 0x20)); //wait until U0THR is empty
    7aa8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7aac:	e2833903 	add	r3, r3, #49152	; 0xc000
    7ab0:	e2833014 	add	r3, r3, #20	; 0x14
    7ab4:	e5933000 	ldr	r3, [r3]
    7ab8:	e2033020 	and	r3, r3, #32	; 0x20
    7abc:	e3530000 	cmp	r3, #0	; 0x0
    7ac0:	0afffff8 	beq	7aa8 <UART_send+0x7c>
    7ac4:	e55b3018 	ldrb	r3, [fp, #-24]
    7ac8:	e2433001 	sub	r3, r3, #1	; 0x1
    7acc:	e54b3018 	strb	r3, [fp, #-24]
    7ad0:	e55b3018 	ldrb	r3, [fp, #-24]
    7ad4:	e35300ff 	cmp	r3, #255	; 0xff
    7ad8:	1affffe4 	bne	7a70 <UART_send+0x44>
    }
  }
}
    7adc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7ae0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7ae4:	e12fff1e 	bx	lr

00007ae8 <UART1_send>:

void UART1_send(unsigned char *buffer, unsigned char length)
{
    7ae8:	e1a0c00d 	mov	ip, sp
    7aec:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7af0:	e24cb004 	sub	fp, ip, #4	; 0x4
    7af4:	e24dd00c 	sub	sp, sp, #12	; 0xc
    7af8:	e50b0014 	str	r0, [fp, #-20]
    7afc:	e1a03001 	mov	r3, r1
    7b00:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    7b04:	e3a03000 	mov	r3, #0	; 0x0
    7b08:	e54b300d 	strb	r3, [fp, #-13]
  while(length--)
    7b0c:	ea000011 	b	7b58 <UART1_send+0x70>
  {
    while (!(U1LSR & 0x20)); //wait until U1THR is empty
    7b10:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7b14:	e2833801 	add	r3, r3, #65536	; 0x10000
    7b18:	e2833014 	add	r3, r3, #20	; 0x14
    7b1c:	e5933000 	ldr	r3, [r3]
    7b20:	e2033020 	and	r3, r3, #32	; 0x20
    7b24:	e3530000 	cmp	r3, #0	; 0x0
    7b28:	0afffff8 	beq	7b10 <UART1_send+0x28>
    U1THR = buffer[cnt++];
    7b2c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7b30:	e2822801 	add	r2, r2, #65536	; 0x10000
    7b34:	e55b300d 	ldrb	r3, [fp, #-13]
    7b38:	e1a01003 	mov	r1, r3
    7b3c:	e51b3014 	ldr	r3, [fp, #-20]
    7b40:	e0813003 	add	r3, r1, r3
    7b44:	e5d33000 	ldrb	r3, [r3]
    7b48:	e5823000 	str	r3, [r2]
    7b4c:	e55b300d 	ldrb	r3, [fp, #-13]
    7b50:	e2833001 	add	r3, r3, #1	; 0x1
    7b54:	e54b300d 	strb	r3, [fp, #-13]
    7b58:	e55b3018 	ldrb	r3, [fp, #-24]
    7b5c:	e2433001 	sub	r3, r3, #1	; 0x1
    7b60:	e54b3018 	strb	r3, [fp, #-24]
    7b64:	e55b3018 	ldrb	r3, [fp, #-24]
    7b68:	e35300ff 	cmp	r3, #255	; 0xff
    7b6c:	1affffe7 	bne	7b10 <UART1_send+0x28>
  }
}
    7b70:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7b74:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7b78:	e12fff1e 	bx	lr

00007b7c <UART_send_ringbuffer>:


void UART_send_ringbuffer(void)
{
    7b7c:	e1a0c00d 	mov	ip, sp
    7b80:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7b84:	e24cb004 	sub	fp, ip, #4	; 0x4
    7b88:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission_running)
    7b8c:	e59f304c 	ldr	r3, [pc, #76]	; 7be0 <.text+0x7be0>
    7b90:	e5d33000 	ldrb	r3, [r3]
    7b94:	e3530000 	cmp	r3, #0	; 0x0
    7b98:	1a00000d 	bne	7bd4 <UART_send_ringbuffer+0x58>
  {
    if(ringbuffer(RBREAD, &t, 1))
    7b9c:	e24b300d 	sub	r3, fp, #13	; 0xd
    7ba0:	e3a00000 	mov	r0, #0	; 0x0
    7ba4:	e1a01003 	mov	r1, r3
    7ba8:	e3a02001 	mov	r2, #1	; 0x1
    7bac:	eb0000c5 	bl	7ec8 <ringbuffer>
    7bb0:	e1a03000 	mov	r3, r0
    7bb4:	e3530000 	cmp	r3, #0	; 0x0
    7bb8:	0a000005 	beq	7bd4 <UART_send_ringbuffer+0x58>
    {
      transmission_running=1;
    7bbc:	e59f201c 	ldr	r2, [pc, #28]	; 7be0 <.text+0x7be0>
    7bc0:	e3a03001 	mov	r3, #1	; 0x1
    7bc4:	e5c23000 	strb	r3, [r2]
      UARTWriteChar(t);
    7bc8:	e55b300d 	ldrb	r3, [fp, #-13]
    7bcc:	e1a00003 	mov	r0, r3
    7bd0:	ebffff38 	bl	78b8 <UARTWriteChar>
    }
  }
}
    7bd4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7bd8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7bdc:	e12fff1e 	bx	lr
    7be0:	40000efa 	strmid	r0, [r0], -sl

00007be4 <UART1_send_ringbuffer>:

void UART1_send_ringbuffer(void)
{
    7be4:	e1a0c00d 	mov	ip, sp
    7be8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7bec:	e24cb004 	sub	fp, ip, #4	; 0x4
    7bf0:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission1_running)
    7bf4:	e59f304c 	ldr	r3, [pc, #76]	; 7c48 <.text+0x7c48>
    7bf8:	e5d33000 	ldrb	r3, [r3]
    7bfc:	e3530000 	cmp	r3, #0	; 0x0
    7c00:	1a00000d 	bne	7c3c <UART1_send_ringbuffer+0x58>
  {
    if(ringbuffer1(RBREAD, &t, 1))
    7c04:	e24b300d 	sub	r3, fp, #13	; 0xd
    7c08:	e3a00000 	mov	r0, #0	; 0x0
    7c0c:	e1a01003 	mov	r1, r3
    7c10:	e3a02001 	mov	r2, #1	; 0x1
    7c14:	eb000126 	bl	80b4 <ringbuffer1>
    7c18:	e1a03000 	mov	r3, r0
    7c1c:	e3530000 	cmp	r3, #0	; 0x0
    7c20:	0a000005 	beq	7c3c <UART1_send_ringbuffer+0x58>
    {
      transmission1_running=1;
    7c24:	e59f201c 	ldr	r2, [pc, #28]	; 7c48 <.text+0x7c48>
    7c28:	e3a03001 	mov	r3, #1	; 0x1
    7c2c:	e5c23000 	strb	r3, [r2]
      UART1WriteChar(t);
    7c30:	e55b300d 	ldrb	r3, [fp, #-13]
    7c34:	e1a00003 	mov	r0, r3
    7c38:	ebffff32 	bl	7908 <UART1WriteChar>
    }
  }
}
    7c3c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7c40:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7c44:	e12fff1e 	bx	lr
    7c48:	40000efb 	strmid	r0, [r0], -fp

00007c4c <UART_SendPacket>:

void UART_SendPacket(void *data, unsigned short count, unsigned char packetdescriptor) //example to send data packets as on LL_serial_0
{
    7c4c:	e1a0c00d 	mov	ip, sp
    7c50:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7c54:	e24cb004 	sub	fp, ip, #4	; 0x4
    7c58:	e24dd014 	sub	sp, sp, #20	; 0x14
    7c5c:	e50b0018 	str	r0, [fp, #-24]
    7c60:	e1a03001 	mov	r3, r1
    7c64:	e14b31bc 	strh	r3, [fp, #-28]
    7c68:	e1a03002 	mov	r3, r2
    7c6c:	e54b3020 	strb	r3, [fp, #-32]
  unsigned short crc;
  int state;
      state=ringbuffer(RBWRITE, startstring, 3);
    7c70:	e3a00001 	mov	r0, #1	; 0x1
    7c74:	e59f10c0 	ldr	r1, [pc, #192]	; 7d3c <.text+0x7d3c>
    7c78:	e3a02003 	mov	r2, #3	; 0x3
    7c7c:	eb000091 	bl	7ec8 <ringbuffer>
    7c80:	e1a03000 	mov	r3, r0
    7c84:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, (unsigned char *) &count, 2);
    7c88:	e24b301c 	sub	r3, fp, #28	; 0x1c
    7c8c:	e3a00001 	mov	r0, #1	; 0x1
    7c90:	e1a01003 	mov	r1, r3
    7c94:	e3a02002 	mov	r2, #2	; 0x2
    7c98:	eb00008a 	bl	7ec8 <ringbuffer>
    7c9c:	e1a03000 	mov	r3, r0
    7ca0:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, &packetdescriptor, 1);
    7ca4:	e24b3020 	sub	r3, fp, #32	; 0x20
    7ca8:	e3a00001 	mov	r0, #1	; 0x1
    7cac:	e1a01003 	mov	r1, r3
    7cb0:	e3a02001 	mov	r2, #1	; 0x1
    7cb4:	eb000083 	bl	7ec8 <ringbuffer>
    7cb8:	e1a03000 	mov	r3, r0
    7cbc:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, data, count);
    7cc0:	e51b2018 	ldr	r2, [fp, #-24]
    7cc4:	e15b31bc 	ldrh	r3, [fp, #-28]
    7cc8:	e3a00001 	mov	r0, #1	; 0x1
    7ccc:	e1a01002 	mov	r1, r2
    7cd0:	e1a02003 	mov	r2, r3
    7cd4:	eb00007b 	bl	7ec8 <ringbuffer>
    7cd8:	e1a03000 	mov	r3, r0
    7cdc:	e50b3010 	str	r3, [fp, #-16]
                crc=crc16(data,count);
    7ce0:	e15b31bc 	ldrh	r3, [fp, #-28]
    7ce4:	e51b0018 	ldr	r0, [fp, #-24]
    7ce8:	e1a01003 	mov	r1, r3
    7cec:	eb000050 	bl	7e34 <crc16>
    7cf0:	e1a03000 	mov	r3, r0
    7cf4:	e14b31b2 	strh	r3, [fp, #-18]
      state=ringbuffer(RBWRITE, (unsigned char *) &crc, 2);
    7cf8:	e24b3012 	sub	r3, fp, #18	; 0x12
    7cfc:	e3a00001 	mov	r0, #1	; 0x1
    7d00:	e1a01003 	mov	r1, r3
    7d04:	e3a02002 	mov	r2, #2	; 0x2
    7d08:	eb00006e 	bl	7ec8 <ringbuffer>
    7d0c:	e1a03000 	mov	r3, r0
    7d10:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, stopstring, 3);
    7d14:	e3a00001 	mov	r0, #1	; 0x1
    7d18:	e59f1020 	ldr	r1, [pc, #32]	; 7d40 <.text+0x7d40>
    7d1c:	e3a02003 	mov	r2, #3	; 0x3
    7d20:	eb000068 	bl	7ec8 <ringbuffer>
    7d24:	e1a03000 	mov	r3, r0
    7d28:	e50b3010 	str	r3, [fp, #-16]
      UART_send_ringbuffer();
    7d2c:	ebffff92 	bl	7b7c <UART_send_ringbuffer>
}
    7d30:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7d34:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7d38:	e12fff1e 	bx	lr
    7d3c:	40000030 	andmi	r0, r0, r0, lsr r0
    7d40:	40000033 	andmi	r0, r0, r3, lsr r0

00007d44 <crc_update>:

//example CRC16 function
unsigned short crc_update (unsigned short crc, unsigned char data)
     {
    7d44:	e1a0c00d 	mov	ip, sp
    7d48:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7d4c:	e24cb004 	sub	fp, ip, #4	; 0x4
    7d50:	e24dd008 	sub	sp, sp, #8	; 0x8
    7d54:	e1a03000 	mov	r3, r0
    7d58:	e1a02001 	mov	r2, r1
    7d5c:	e14b31b0 	strh	r3, [fp, #-16]
    7d60:	e1a03002 	mov	r3, r2
    7d64:	e54b3014 	strb	r3, [fp, #-20]
         data ^= (crc & 0xff);
    7d68:	e15b31b0 	ldrh	r3, [fp, #-16]
    7d6c:	e20330ff 	and	r3, r3, #255	; 0xff
    7d70:	e20330ff 	and	r3, r3, #255	; 0xff
    7d74:	e55b2014 	ldrb	r2, [fp, #-20]
    7d78:	e1a01003 	mov	r1, r3
    7d7c:	e1a03002 	mov	r3, r2
    7d80:	e0213003 	eor	r3, r1, r3
    7d84:	e20330ff 	and	r3, r3, #255	; 0xff
    7d88:	e54b3014 	strb	r3, [fp, #-20]
         data ^= data << 4;
    7d8c:	e55b3014 	ldrb	r3, [fp, #-20]
    7d90:	e1a03203 	mov	r3, r3, lsl #4
    7d94:	e20330ff 	and	r3, r3, #255	; 0xff
    7d98:	e55b2014 	ldrb	r2, [fp, #-20]
    7d9c:	e1a01003 	mov	r1, r3
    7da0:	e1a03002 	mov	r3, r2
    7da4:	e0213003 	eor	r3, r1, r3
    7da8:	e20330ff 	and	r3, r3, #255	; 0xff
    7dac:	e54b3014 	strb	r3, [fp, #-20]

         return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    7db0:	e55b3014 	ldrb	r3, [fp, #-20]
    7db4:	e1a03403 	mov	r3, r3, lsl #8
    7db8:	e1a03803 	mov	r3, r3, lsl #16
    7dbc:	e1a02823 	mov	r2, r3, lsr #16
    7dc0:	e15b31b0 	ldrh	r3, [fp, #-16]
    7dc4:	e1a03423 	mov	r3, r3, lsr #8
    7dc8:	e1a03803 	mov	r3, r3, lsl #16
    7dcc:	e1a03823 	mov	r3, r3, lsr #16
    7dd0:	e1a03803 	mov	r3, r3, lsl #16
    7dd4:	e1a03823 	mov	r3, r3, lsr #16
    7dd8:	e20330ff 	and	r3, r3, #255	; 0xff
    7ddc:	e1823003 	orr	r3, r2, r3
    7de0:	e1a03803 	mov	r3, r3, lsl #16
    7de4:	e1a02823 	mov	r2, r3, lsr #16
    7de8:	e55b3014 	ldrb	r3, [fp, #-20]
    7dec:	e1a03223 	mov	r3, r3, lsr #4
    7df0:	e20330ff 	and	r3, r3, #255	; 0xff
    7df4:	e0223003 	eor	r3, r2, r3
    7df8:	e1a03803 	mov	r3, r3, lsl #16
    7dfc:	e1a02823 	mov	r2, r3, lsr #16
    7e00:	e55b3014 	ldrb	r3, [fp, #-20]
    7e04:	e1a03183 	mov	r3, r3, lsl #3
    7e08:	e1a03803 	mov	r3, r3, lsl #16
    7e0c:	e1a03823 	mov	r3, r3, lsr #16
    7e10:	e0223003 	eor	r3, r2, r3
    7e14:	e1a03803 	mov	r3, r3, lsl #16
    7e18:	e1a03823 	mov	r3, r3, lsr #16
    7e1c:	e1a03803 	mov	r3, r3, lsl #16
    7e20:	e1a03823 	mov	r3, r3, lsr #16
                 ^ ((unsigned short )data << 3));
     }
    7e24:	e1a00003 	mov	r0, r3
    7e28:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7e2c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7e30:	e12fff1e 	bx	lr

00007e34 <crc16>:

 unsigned short crc16(void* data, unsigned short cnt)
 {
    7e34:	e1a0c00d 	mov	ip, sp
    7e38:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7e3c:	e24cb004 	sub	fp, ip, #4	; 0x4
    7e40:	e24dd014 	sub	sp, sp, #20	; 0x14
    7e44:	e50b001c 	str	r0, [fp, #-28]
    7e48:	e1a03001 	mov	r3, r1
    7e4c:	e14b32b0 	strh	r3, [fp, #-32]
   unsigned short crc=0xff;
    7e50:	e3a030ff 	mov	r3, #255	; 0xff
    7e54:	e14b31b6 	strh	r3, [fp, #-22]
   unsigned char * ptr=(unsigned char *) data;
    7e58:	e51b301c 	ldr	r3, [fp, #-28]
    7e5c:	e50b3014 	str	r3, [fp, #-20]
   int i;

   for (i=0;i<cnt;i++)
    7e60:	e3a03000 	mov	r3, #0	; 0x0
    7e64:	e50b3010 	str	r3, [fp, #-16]
    7e68:	ea00000d 	b	7ea4 <crc16+0x70>
     {
       crc=crc_update(crc,*ptr);
    7e6c:	e15b21b6 	ldrh	r2, [fp, #-22]
    7e70:	e51b3014 	ldr	r3, [fp, #-20]
    7e74:	e5d33000 	ldrb	r3, [r3]
    7e78:	e1a00002 	mov	r0, r2
    7e7c:	e1a01003 	mov	r1, r3
    7e80:	ebffffaf 	bl	7d44 <crc_update>
    7e84:	e1a03000 	mov	r3, r0
    7e88:	e14b31b6 	strh	r3, [fp, #-22]
       ptr++;
    7e8c:	e51b3014 	ldr	r3, [fp, #-20]
    7e90:	e2833001 	add	r3, r3, #1	; 0x1
    7e94:	e50b3014 	str	r3, [fp, #-20]
    7e98:	e51b3010 	ldr	r3, [fp, #-16]
    7e9c:	e2833001 	add	r3, r3, #1	; 0x1
    7ea0:	e50b3010 	str	r3, [fp, #-16]
    7ea4:	e15b22b0 	ldrh	r2, [fp, #-32]
    7ea8:	e51b3010 	ldr	r3, [fp, #-16]
    7eac:	e1520003 	cmp	r2, r3
    7eb0:	caffffed 	bgt	7e6c <crc16+0x38>
     }
   return crc;
    7eb4:	e15b31b6 	ldrh	r3, [fp, #-22]
 }
    7eb8:	e1a00003 	mov	r0, r3
    7ebc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7ec0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7ec4:	e12fff1e 	bx	lr

00007ec8 <ringbuffer>:

// no longer a ringbuffer! - now it's a FIFO
int ringbuffer(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    7ec8:	e1a0c00d 	mov	ip, sp
    7ecc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7ed0:	e24cb004 	sub	fp, ip, #4	; 0x4
    7ed4:	e24dd018 	sub	sp, sp, #24	; 0x18
    7ed8:	e1a03000 	mov	r3, r0
    7edc:	e50b101c 	str	r1, [fp, #-28]
    7ee0:	e50b2020 	str	r2, [fp, #-32]
    7ee4:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    7ee8:	e3a03000 	mov	r3, #0	; 0x0
    7eec:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    7ef0:	e3a03000 	mov	r3, #0	; 0x0
    7ef4:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    7ef8:	e55b3018 	ldrb	r3, [fp, #-24]
    7efc:	e3530001 	cmp	r3, #1	; 0x1
    7f00:	1a000021 	bne	7f8c <ringbuffer+0xc4>
	{
		if(count<RINGBUFFERSIZE-content)	//enough space in buffer?
    7f04:	e59f3198 	ldr	r3, [pc, #408]	; 80a4 <.text+0x80a4>
    7f08:	e5933000 	ldr	r3, [r3]
    7f0c:	e2632d06 	rsb	r2, r3, #384	; 0x180
    7f10:	e51b3020 	ldr	r3, [fp, #-32]
    7f14:	e1520003 	cmp	r2, r3
    7f18:	9a00005a 	bls	8088 <ringbuffer+0x1c0>
		{
			while(p<count)
    7f1c:	ea00000d 	b	7f58 <ringbuffer+0x90>
			{
				buffer[write_pointer++]=data[p++];
    7f20:	e59f3180 	ldr	r3, [pc, #384]	; 80a8 <.text+0x80a8>
    7f24:	e5931000 	ldr	r1, [r3]
    7f28:	e51b2014 	ldr	r2, [fp, #-20]
    7f2c:	e51b301c 	ldr	r3, [fp, #-28]
    7f30:	e0823003 	add	r3, r2, r3
    7f34:	e5d33000 	ldrb	r3, [r3]
    7f38:	e59f216c 	ldr	r2, [pc, #364]	; 80ac <.text+0x80ac>
    7f3c:	e7c23001 	strb	r3, [r2, r1]
    7f40:	e2812001 	add	r2, r1, #1	; 0x1
    7f44:	e59f315c 	ldr	r3, [pc, #348]	; 80a8 <.text+0x80a8>
    7f48:	e5832000 	str	r2, [r3]
    7f4c:	e51b3014 	ldr	r3, [fp, #-20]
    7f50:	e2833001 	add	r3, r3, #1	; 0x1
    7f54:	e50b3014 	str	r3, [fp, #-20]
    7f58:	e51b2014 	ldr	r2, [fp, #-20]
    7f5c:	e51b3020 	ldr	r3, [fp, #-32]
    7f60:	e1520003 	cmp	r2, r3
    7f64:	3affffed 	bcc	7f20 <ringbuffer+0x58>
			}
            content+=count;
    7f68:	e59f3134 	ldr	r3, [pc, #308]	; 80a4 <.text+0x80a4>
    7f6c:	e5932000 	ldr	r2, [r3]
    7f70:	e51b3020 	ldr	r3, [fp, #-32]
    7f74:	e0822003 	add	r2, r2, r3
    7f78:	e59f3124 	ldr	r3, [pc, #292]	; 80a4 <.text+0x80a4>
    7f7c:	e5832000 	str	r2, [r3]
            return(1);
    7f80:	e3a03001 	mov	r3, #1	; 0x1
    7f84:	e50b3024 	str	r3, [fp, #-36]
    7f88:	ea000040 	b	8090 <ringbuffer+0x1c8>
		}
	}
	else if(rw==RBREAD)
    7f8c:	e55b3018 	ldrb	r3, [fp, #-24]
    7f90:	e3530000 	cmp	r3, #0	; 0x0
    7f94:	1a00002b 	bne	8048 <ringbuffer+0x180>
	{
		if(content>=count)
    7f98:	e59f3104 	ldr	r3, [pc, #260]	; 80a4 <.text+0x80a4>
    7f9c:	e5932000 	ldr	r2, [r3]
    7fa0:	e51b3020 	ldr	r3, [fp, #-32]
    7fa4:	e1520003 	cmp	r2, r3
    7fa8:	3a000036 	bcc	8088 <ringbuffer+0x1c0>
		{
			while(p2<count)
    7fac:	ea00000e 	b	7fec <ringbuffer+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    7fb0:	e51b2010 	ldr	r2, [fp, #-16]
    7fb4:	e51b301c 	ldr	r3, [fp, #-28]
    7fb8:	e0822003 	add	r2, r2, r3
    7fbc:	e59f30ec 	ldr	r3, [pc, #236]	; 80b0 <.text+0x80b0>
    7fc0:	e5931000 	ldr	r1, [r3]
    7fc4:	e59f30e0 	ldr	r3, [pc, #224]	; 80ac <.text+0x80ac>
    7fc8:	e7d33001 	ldrb	r3, [r3, r1]
    7fcc:	e20330ff 	and	r3, r3, #255	; 0xff
    7fd0:	e5c23000 	strb	r3, [r2]
    7fd4:	e51b3010 	ldr	r3, [fp, #-16]
    7fd8:	e2833001 	add	r3, r3, #1	; 0x1
    7fdc:	e50b3010 	str	r3, [fp, #-16]
    7fe0:	e2812001 	add	r2, r1, #1	; 0x1
    7fe4:	e59f30c4 	ldr	r3, [pc, #196]	; 80b0 <.text+0x80b0>
    7fe8:	e5832000 	str	r2, [r3]
    7fec:	e51b2010 	ldr	r2, [fp, #-16]
    7ff0:	e51b3020 	ldr	r3, [fp, #-32]
    7ff4:	e1520003 	cmp	r2, r3
    7ff8:	3affffec 	bcc	7fb0 <ringbuffer+0xe8>
			}
            content-=count;
    7ffc:	e59f30a0 	ldr	r3, [pc, #160]	; 80a4 <.text+0x80a4>
    8000:	e5932000 	ldr	r2, [r3]
    8004:	e51b3020 	ldr	r3, [fp, #-32]
    8008:	e0632002 	rsb	r2, r3, r2
    800c:	e59f3090 	ldr	r3, [pc, #144]	; 80a4 <.text+0x80a4>
    8010:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    8014:	e59f3088 	ldr	r3, [pc, #136]	; 80a4 <.text+0x80a4>
    8018:	e5933000 	ldr	r3, [r3]
    801c:	e3530000 	cmp	r3, #0	; 0x0
    8020:	1a000005 	bne	803c <ringbuffer+0x174>
            {
            	write_pointer=0;
    8024:	e59f207c 	ldr	r2, [pc, #124]	; 80a8 <.text+0x80a8>
    8028:	e3a03000 	mov	r3, #0	; 0x0
    802c:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    8030:	e59f2078 	ldr	r2, [pc, #120]	; 80b0 <.text+0x80b0>
    8034:	e3a03000 	mov	r3, #0	; 0x0
    8038:	e5823000 	str	r3, [r2]
            }
			return(1);
    803c:	e3a03001 	mov	r3, #1	; 0x1
    8040:	e50b3024 	str	r3, [fp, #-36]
    8044:	ea000011 	b	8090 <ringbuffer+0x1c8>
		}
	}
        else if(rw==RBFREE)
    8048:	e55b3018 	ldrb	r3, [fp, #-24]
    804c:	e3530002 	cmp	r3, #2	; 0x2
    8050:	1a00000c 	bne	8088 <ringbuffer+0x1c0>
        {
          if(content) return 0;
    8054:	e59f3048 	ldr	r3, [pc, #72]	; 80a4 <.text+0x80a4>
    8058:	e5933000 	ldr	r3, [r3]
    805c:	e3530000 	cmp	r3, #0	; 0x0
    8060:	0a000002 	beq	8070 <ringbuffer+0x1a8>
    8064:	e3a03000 	mov	r3, #0	; 0x0
    8068:	e50b3024 	str	r3, [fp, #-36]
    806c:	ea000007 	b	8090 <ringbuffer+0x1c8>
          else return(RINGBUFFERSIZE-11);
    8070:	e3a03f5d 	mov	r3, #372	; 0x174
    8074:	e50b3024 	str	r3, [fp, #-36]
    8078:	e51b3024 	ldr	r3, [fp, #-36]
    807c:	e2833001 	add	r3, r3, #1	; 0x1
    8080:	e50b3024 	str	r3, [fp, #-36]
    8084:	ea000001 	b	8090 <ringbuffer+0x1c8>
        }

	return(0);
    8088:	e3a03000 	mov	r3, #0	; 0x0
    808c:	e50b3024 	str	r3, [fp, #-36]
    8090:	e51b3024 	ldr	r3, [fp, #-36]
}
    8094:	e1a00003 	mov	r0, r3
    8098:	e24bd00c 	sub	sp, fp, #12	; 0xc
    809c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    80a0:	e12fff1e 	bx	lr
    80a4:	40000f0c 	andmi	r0, r0, ip, lsl #30
    80a8:	40000f10 	andmi	r0, r0, r0, lsl pc
    80ac:	40000f18 	andmi	r0, r0, r8, lsl pc
    80b0:	40000f14 	andmi	r0, r0, r4, lsl pc

000080b4 <ringbuffer1>:

int ringbuffer1(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    80b4:	e1a0c00d 	mov	ip, sp
    80b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    80bc:	e24cb004 	sub	fp, ip, #4	; 0x4
    80c0:	e24dd018 	sub	sp, sp, #24	; 0x18
    80c4:	e1a03000 	mov	r3, r0
    80c8:	e50b101c 	str	r1, [fp, #-28]
    80cc:	e50b2020 	str	r2, [fp, #-32]
    80d0:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    80d4:	e3a03000 	mov	r3, #0	; 0x0
    80d8:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    80dc:	e3a03000 	mov	r3, #0	; 0x0
    80e0:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    80e4:	e55b3018 	ldrb	r3, [fp, #-24]
    80e8:	e3530001 	cmp	r3, #1	; 0x1
    80ec:	1a000021 	bne	8178 <ringbuffer1+0xc4>
	{
		if(count<RINGBUFFERSIZE-content)	//enough space in buffer?
    80f0:	e59f3198 	ldr	r3, [pc, #408]	; 8290 <.text+0x8290>
    80f4:	e5933000 	ldr	r3, [r3]
    80f8:	e2632d06 	rsb	r2, r3, #384	; 0x180
    80fc:	e51b3020 	ldr	r3, [fp, #-32]
    8100:	e1520003 	cmp	r2, r3
    8104:	9a00005a 	bls	8274 <ringbuffer1+0x1c0>
		{
			while(p<count)
    8108:	ea00000d 	b	8144 <ringbuffer1+0x90>
			{
				buffer[write_pointer++]=data[p++];
    810c:	e59f3180 	ldr	r3, [pc, #384]	; 8294 <.text+0x8294>
    8110:	e5931000 	ldr	r1, [r3]
    8114:	e51b2014 	ldr	r2, [fp, #-20]
    8118:	e51b301c 	ldr	r3, [fp, #-28]
    811c:	e0823003 	add	r3, r2, r3
    8120:	e5d33000 	ldrb	r3, [r3]
    8124:	e59f216c 	ldr	r2, [pc, #364]	; 8298 <.text+0x8298>
    8128:	e7c23001 	strb	r3, [r2, r1]
    812c:	e2812001 	add	r2, r1, #1	; 0x1
    8130:	e59f315c 	ldr	r3, [pc, #348]	; 8294 <.text+0x8294>
    8134:	e5832000 	str	r2, [r3]
    8138:	e51b3014 	ldr	r3, [fp, #-20]
    813c:	e2833001 	add	r3, r3, #1	; 0x1
    8140:	e50b3014 	str	r3, [fp, #-20]
    8144:	e51b2014 	ldr	r2, [fp, #-20]
    8148:	e51b3020 	ldr	r3, [fp, #-32]
    814c:	e1520003 	cmp	r2, r3
    8150:	3affffed 	bcc	810c <ringbuffer1+0x58>
			}
            content+=count;
    8154:	e59f3134 	ldr	r3, [pc, #308]	; 8290 <.text+0x8290>
    8158:	e5932000 	ldr	r2, [r3]
    815c:	e51b3020 	ldr	r3, [fp, #-32]
    8160:	e0822003 	add	r2, r2, r3
    8164:	e59f3124 	ldr	r3, [pc, #292]	; 8290 <.text+0x8290>
    8168:	e5832000 	str	r2, [r3]
            return(1);
    816c:	e3a03001 	mov	r3, #1	; 0x1
    8170:	e50b3024 	str	r3, [fp, #-36]
    8174:	ea000040 	b	827c <ringbuffer1+0x1c8>
		}
	}
	else if(rw==RBREAD)
    8178:	e55b3018 	ldrb	r3, [fp, #-24]
    817c:	e3530000 	cmp	r3, #0	; 0x0
    8180:	1a00002b 	bne	8234 <ringbuffer1+0x180>
	{
		if(content>=count)
    8184:	e59f3104 	ldr	r3, [pc, #260]	; 8290 <.text+0x8290>
    8188:	e5932000 	ldr	r2, [r3]
    818c:	e51b3020 	ldr	r3, [fp, #-32]
    8190:	e1520003 	cmp	r2, r3
    8194:	3a000036 	bcc	8274 <ringbuffer1+0x1c0>
		{
			while(p2<count)
    8198:	ea00000e 	b	81d8 <ringbuffer1+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    819c:	e51b2010 	ldr	r2, [fp, #-16]
    81a0:	e51b301c 	ldr	r3, [fp, #-28]
    81a4:	e0822003 	add	r2, r2, r3
    81a8:	e59f30ec 	ldr	r3, [pc, #236]	; 829c <.text+0x829c>
    81ac:	e5931000 	ldr	r1, [r3]
    81b0:	e59f30e0 	ldr	r3, [pc, #224]	; 8298 <.text+0x8298>
    81b4:	e7d33001 	ldrb	r3, [r3, r1]
    81b8:	e20330ff 	and	r3, r3, #255	; 0xff
    81bc:	e5c23000 	strb	r3, [r2]
    81c0:	e51b3010 	ldr	r3, [fp, #-16]
    81c4:	e2833001 	add	r3, r3, #1	; 0x1
    81c8:	e50b3010 	str	r3, [fp, #-16]
    81cc:	e2812001 	add	r2, r1, #1	; 0x1
    81d0:	e59f30c4 	ldr	r3, [pc, #196]	; 829c <.text+0x829c>
    81d4:	e5832000 	str	r2, [r3]
    81d8:	e51b2010 	ldr	r2, [fp, #-16]
    81dc:	e51b3020 	ldr	r3, [fp, #-32]
    81e0:	e1520003 	cmp	r2, r3
    81e4:	3affffec 	bcc	819c <ringbuffer1+0xe8>
			}
            content-=count;
    81e8:	e59f30a0 	ldr	r3, [pc, #160]	; 8290 <.text+0x8290>
    81ec:	e5932000 	ldr	r2, [r3]
    81f0:	e51b3020 	ldr	r3, [fp, #-32]
    81f4:	e0632002 	rsb	r2, r3, r2
    81f8:	e59f3090 	ldr	r3, [pc, #144]	; 8290 <.text+0x8290>
    81fc:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    8200:	e59f3088 	ldr	r3, [pc, #136]	; 8290 <.text+0x8290>
    8204:	e5933000 	ldr	r3, [r3]
    8208:	e3530000 	cmp	r3, #0	; 0x0
    820c:	1a000005 	bne	8228 <ringbuffer1+0x174>
            {
            	write_pointer=0;
    8210:	e59f207c 	ldr	r2, [pc, #124]	; 8294 <.text+0x8294>
    8214:	e3a03000 	mov	r3, #0	; 0x0
    8218:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    821c:	e59f2078 	ldr	r2, [pc, #120]	; 829c <.text+0x829c>
    8220:	e3a03000 	mov	r3, #0	; 0x0
    8224:	e5823000 	str	r3, [r2]
            }
			return(1);
    8228:	e3a03001 	mov	r3, #1	; 0x1
    822c:	e50b3024 	str	r3, [fp, #-36]
    8230:	ea000011 	b	827c <ringbuffer1+0x1c8>
		}
	}
        else if(rw==RBFREE)
    8234:	e55b3018 	ldrb	r3, [fp, #-24]
    8238:	e3530002 	cmp	r3, #2	; 0x2
    823c:	1a00000c 	bne	8274 <ringbuffer1+0x1c0>
        {
          if(content) return 0;
    8240:	e59f3048 	ldr	r3, [pc, #72]	; 8290 <.text+0x8290>
    8244:	e5933000 	ldr	r3, [r3]
    8248:	e3530000 	cmp	r3, #0	; 0x0
    824c:	0a000002 	beq	825c <ringbuffer1+0x1a8>
    8250:	e3a03000 	mov	r3, #0	; 0x0
    8254:	e50b3024 	str	r3, [fp, #-36]
    8258:	ea000007 	b	827c <ringbuffer1+0x1c8>
          else return(RINGBUFFERSIZE-11);
    825c:	e3a03f5d 	mov	r3, #372	; 0x174
    8260:	e50b3024 	str	r3, [fp, #-36]
    8264:	e51b3024 	ldr	r3, [fp, #-36]
    8268:	e2833001 	add	r3, r3, #1	; 0x1
    826c:	e50b3024 	str	r3, [fp, #-36]
    8270:	ea000001 	b	827c <ringbuffer1+0x1c8>
        }

	return(0);
    8274:	e3a03000 	mov	r3, #0	; 0x0
    8278:	e50b3024 	str	r3, [fp, #-36]
    827c:	e51b3024 	ldr	r3, [fp, #-36]
}
    8280:	e1a00003 	mov	r0, r3
    8284:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8288:	e89d6800 	ldmia	sp, {fp, sp, lr}
    828c:	e12fff1e 	bx	lr
    8290:	40001098 	mulmi	r0, r8, r0
    8294:	4000109c 	mulmi	r0, ip, r0
    8298:	400010a4 	andmi	r1, r0, r4, lsr #1
    829c:	400010a0 	andmi	r1, r0, r0, lsr #1

000082a0 <_read_r>:
#include "uart.h"

// new code for _read_r provided by Alexey Shusharin - Thanks
_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
    82a0:	e1a0c00d 	mov	ip, sp
    82a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    82a8:	e24cb004 	sub	fp, ip, #4	; 0x4
    82ac:	e24dd020 	sub	sp, sp, #32	; 0x20
    82b0:	e50b001c 	str	r0, [fp, #-28]
    82b4:	e50b1020 	str	r1, [fp, #-32]
    82b8:	e50b2024 	str	r2, [fp, #-36]
    82bc:	e50b3028 	str	r3, [fp, #-40]
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
    82c0:	e51b3024 	ldr	r3, [fp, #-36]
    82c4:	e50b3010 	str	r3, [fp, #-16]

  for (i = 0; i < len; i++)
    82c8:	e3a03000 	mov	r3, #0	; 0x0
    82cc:	e50b3014 	str	r3, [fp, #-20]
    82d0:	ea00001f 	b	8354 <_read_r+0xb4>
  {
    c = UARTReadChar();
    82d4:	ebfffd9f 	bl	7958 <UARTReadChar>
    82d8:	e1a03000 	mov	r3, r0
    82dc:	e54b3015 	strb	r3, [fp, #-21]

    *p++ = c;
    82e0:	e51b2010 	ldr	r2, [fp, #-16]
    82e4:	e55b3015 	ldrb	r3, [fp, #-21]
    82e8:	e5c23000 	strb	r3, [r2]
    82ec:	e51b3010 	ldr	r3, [fp, #-16]
    82f0:	e2833001 	add	r3, r3, #1	; 0x1
    82f4:	e50b3010 	str	r3, [fp, #-16]
    UARTWriteChar(c);
    82f8:	e55b3015 	ldrb	r3, [fp, #-21]
    82fc:	e1a00003 	mov	r0, r3
    8300:	ebfffd6c 	bl	78b8 <UARTWriteChar>

    if (c == 0x0D && i <= (len - 2))
    8304:	e55b3015 	ldrb	r3, [fp, #-21]
    8308:	e353000d 	cmp	r3, #13	; 0xd
    830c:	1a00000d 	bne	8348 <_read_r+0xa8>
    8310:	e51b3014 	ldr	r3, [fp, #-20]
    8314:	e51b2028 	ldr	r2, [fp, #-40]
    8318:	e2422002 	sub	r2, r2, #2	; 0x2
    831c:	e1530002 	cmp	r3, r2
    8320:	8a000008 	bhi	8348 <_read_r+0xa8>
    {
      *p = 0x0A;
    8324:	e51b2010 	ldr	r2, [fp, #-16]
    8328:	e3a0300a 	mov	r3, #10	; 0xa
    832c:	e5c23000 	strb	r3, [r2]
      UARTWriteChar(0x0A);
    8330:	e3a0000a 	mov	r0, #10	; 0xa
    8334:	ebfffd5f 	bl	78b8 <UARTWriteChar>
      return i + 2;
    8338:	e51b3014 	ldr	r3, [fp, #-20]
    833c:	e2833002 	add	r3, r3, #2	; 0x2
    8340:	e50b302c 	str	r3, [fp, #-44]
    8344:	ea000008 	b	836c <_read_r+0xcc>
    8348:	e51b3014 	ldr	r3, [fp, #-20]
    834c:	e2833001 	add	r3, r3, #1	; 0x1
    8350:	e50b3014 	str	r3, [fp, #-20]
    8354:	e51b2014 	ldr	r2, [fp, #-20]
    8358:	e51b3028 	ldr	r3, [fp, #-40]
    835c:	e1520003 	cmp	r2, r3
    8360:	3affffdb 	bcc	82d4 <_read_r+0x34>
    }
  }
  return i;
    8364:	e51b3014 	ldr	r3, [fp, #-20]
    8368:	e50b302c 	str	r3, [fp, #-44]
    836c:	e51b302c 	ldr	r3, [fp, #-44]
}
    8370:	e1a00003 	mov	r0, r3
    8374:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8378:	e89d6800 	ldmia	sp, {fp, sp, lr}
    837c:	e12fff1e 	bx	lr

00008380 <_write_r>:


#if 0
// old version - no longer in use
_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		c = UARTReadChar();
		if (c == 0x0D) {
			*p='\0';
			break;
		}
		*p++ = c;
		UARTWriteChar(c);
	}
	return len - i;
}
#endif

_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
    8380:	e1a0c00d 	mov	ip, sp
    8384:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8388:	e24cb004 	sub	fp, ip, #4	; 0x4
    838c:	e24dd018 	sub	sp, sp, #24	; 0x18
    8390:	e50b0018 	str	r0, [fp, #-24]
    8394:	e50b101c 	str	r1, [fp, #-28]
    8398:	e50b2020 	str	r2, [fp, #-32]
    839c:	e50b3024 	str	r3, [fp, #-36]
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
    83a0:	e51b3020 	ldr	r3, [fp, #-32]
    83a4:	e50b3010 	str	r3, [fp, #-16]
	
	for (i = 0; i < len; i++) {
    83a8:	e3a03000 	mov	r3, #0	; 0x0
    83ac:	e50b3014 	str	r3, [fp, #-20]
    83b0:	ea000010 	b	83f8 <_write_r+0x78>
		if (*p == '\n' ) UARTWriteChar('\r');
    83b4:	e51b3010 	ldr	r3, [fp, #-16]
    83b8:	e5d33000 	ldrb	r3, [r3]
    83bc:	e353000a 	cmp	r3, #10	; 0xa
    83c0:	1a000001 	bne	83cc <_write_r+0x4c>
    83c4:	e3a0000d 	mov	r0, #13	; 0xd
    83c8:	ebfffd3a 	bl	78b8 <UARTWriteChar>
		UARTWriteChar(*p++);
    83cc:	e51b3010 	ldr	r3, [fp, #-16]
    83d0:	e5d33000 	ldrb	r3, [r3]
    83d4:	e1a02003 	mov	r2, r3
    83d8:	e51b3010 	ldr	r3, [fp, #-16]
    83dc:	e2833001 	add	r3, r3, #1	; 0x1
    83e0:	e50b3010 	str	r3, [fp, #-16]
    83e4:	e1a00002 	mov	r0, r2
    83e8:	ebfffd32 	bl	78b8 <UARTWriteChar>
    83ec:	e51b3014 	ldr	r3, [fp, #-20]
    83f0:	e2833001 	add	r3, r3, #1	; 0x1
    83f4:	e50b3014 	str	r3, [fp, #-20]
    83f8:	e51b2014 	ldr	r2, [fp, #-20]
    83fc:	e51b3024 	ldr	r3, [fp, #-36]
    8400:	e1520003 	cmp	r2, r3
    8404:	3affffea 	bcc	83b4 <_write_r+0x34>
	}
	
	return len;
    8408:	e51b3024 	ldr	r3, [fp, #-36]
}
    840c:	e1a00003 	mov	r0, r3
    8410:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8414:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8418:	e12fff1e 	bx	lr

0000841c <_close_r>:

int _close_r(
    struct _reent *r, 
    int file)
{
    841c:	e1a0c00d 	mov	ip, sp
    8420:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8424:	e24cb004 	sub	fp, ip, #4	; 0x4
    8428:	e24dd008 	sub	sp, sp, #8	; 0x8
    842c:	e50b0010 	str	r0, [fp, #-16]
    8430:	e50b1014 	str	r1, [fp, #-20]
	return 0;
    8434:	e3a03000 	mov	r3, #0	; 0x0
}
    8438:	e1a00003 	mov	r0, r3
    843c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8440:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8444:	e12fff1e 	bx	lr

00008448 <_lseek_r>:

_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
    8448:	e1a0c00d 	mov	ip, sp
    844c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8450:	e24cb004 	sub	fp, ip, #4	; 0x4
    8454:	e24dd010 	sub	sp, sp, #16	; 0x10
    8458:	e50b0010 	str	r0, [fp, #-16]
    845c:	e50b1014 	str	r1, [fp, #-20]
    8460:	e50b2018 	str	r2, [fp, #-24]
    8464:	e50b301c 	str	r3, [fp, #-28]
	return (_off_t)0;	/*  Always indicate we are at file beginning.	*/
    8468:	e3a03000 	mov	r3, #0	; 0x0
}
    846c:	e1a00003 	mov	r0, r3
    8470:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8474:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8478:	e12fff1e 	bx	lr

0000847c <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
    847c:	e1a0c00d 	mov	ip, sp
    8480:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8484:	e24cb004 	sub	fp, ip, #4	; 0x4
    8488:	e24dd00c 	sub	sp, sp, #12	; 0xc
    848c:	e50b0010 	str	r0, [fp, #-16]
    8490:	e50b1014 	str	r1, [fp, #-20]
    8494:	e50b2018 	str	r2, [fp, #-24]
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;	
    8498:	e51b2018 	ldr	r2, [fp, #-24]
    849c:	e3a03a02 	mov	r3, #8192	; 0x2000
    84a0:	e5823004 	str	r3, [r2, #4]
		/* assigned to strong type with implicit 	*/
		/* signed/unsigned conversion.  Required by 	*/
		/* newlib.					*/

	return 0;
    84a4:	e3a03000 	mov	r3, #0	; 0x0
}
    84a8:	e1a00003 	mov	r0, r3
    84ac:	e24bd00c 	sub	sp, fp, #12	; 0xc
    84b0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    84b4:	e12fff1e 	bx	lr

000084b8 <isatty>:

int isatty(int file); /* avoid warning */

int isatty(int file)
{
    84b8:	e1a0c00d 	mov	ip, sp
    84bc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    84c0:	e24cb004 	sub	fp, ip, #4	; 0x4
    84c4:	e24dd004 	sub	sp, sp, #4	; 0x4
    84c8:	e50b0010 	str	r0, [fp, #-16]
	return 1;
    84cc:	e3a03001 	mov	r3, #1	; 0x1
}
    84d0:	e1a00003 	mov	r0, r3
    84d4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    84d8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    84dc:	e12fff1e 	bx	lr

000084e0 <_sbrk_r>:

#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 

/* "malloc clue function" */

	/**** Locally used variables. ****/
extern char _end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************/
/*  Support function.  Adjusts end of heap to provide more memory to	*/
/* memory allocator. Simple and dumb with no sanity checks.		*/
/*  struct _reent *r	-- re-entrancy structure, used by newlib to 	*/
/*			support multiple threads of operation.		*/
/*  ptrdiff_t nbytes	-- number of bytes to add.			*/
/*  Returns pointer to start of new heap area.				*/
/*  Note:  This implementation is not thread safe (despite taking a	*/
/* _reent structure as a parameter).  					*/
/*  Since _s_r is not used in the current implementation, the following	*/
/* messages must be suppressed.						*/

void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
    84e0:	e1a0c00d 	mov	ip, sp
    84e4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    84e8:	e24cb004 	sub	fp, ip, #4	; 0x4
    84ec:	e24dd00c 	sub	sp, sp, #12	; 0xc
    84f0:	e50b0014 	str	r0, [fp, #-20]
    84f4:	e50b1018 	str	r1, [fp, #-24]
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    84f8:	e59f304c 	ldr	r3, [pc, #76]	; 854c <.text+0x854c>
    84fc:	e5933000 	ldr	r3, [r3]
    8500:	e3530000 	cmp	r3, #0	; 0x0
    8504:	1a000002 	bne	8514 <_sbrk_r+0x34>
		heap_ptr = _end;
    8508:	e59f203c 	ldr	r2, [pc, #60]	; 854c <.text+0x854c>
    850c:	e59f303c 	ldr	r3, [pc, #60]	; 8550 <.text+0x8550>
    8510:	e5823000 	str	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.			*/
    8514:	e59f3030 	ldr	r3, [pc, #48]	; 854c <.text+0x854c>
    8518:	e5933000 	ldr	r3, [r3]
    851c:	e50b3010 	str	r3, [fp, #-16]
	heap_ptr += nbytes;	/*  Increase heap.				*/
    8520:	e59f3024 	ldr	r3, [pc, #36]	; 854c <.text+0x854c>
    8524:	e5932000 	ldr	r2, [r3]
    8528:	e51b3018 	ldr	r3, [fp, #-24]
    852c:	e0822003 	add	r2, r2, r3
    8530:	e59f3014 	ldr	r3, [pc, #20]	; 854c <.text+0x854c>
    8534:	e5832000 	str	r2, [r3]
	
	return base;		/*  Return pointer to start of new heap area.	*/
    8538:	e51b3010 	ldr	r3, [fp, #-16]
}
    853c:	e1a00003 	mov	r0, r3
    8540:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8544:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8548:	e12fff1e 	bx	lr
    854c:	40001224 	andmi	r1, r0, r4, lsr #4
    8550:	40007080 	andmi	r7, r0, r0, lsl #1

00008554 <I2C0MasterHandler>:
** Returned value:		None
** 
*****************************************************************************/
void I2C0MasterHandler (void) __irq 
{
    8554:	e1a0c00d 	mov	ip, sp
    8558:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    855c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8560:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I20STAT;
    8564:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8568:	e2833907 	add	r3, r3, #114688	; 0x1c000
    856c:	e5933000 	ldr	r3, [r3]
    8570:	e54b300d 	strb	r3, [fp, #-13]
    
    IENABLE;   
    switch ( StatValue )
    8574:	e55b300d 	ldrb	r3, [fp, #-13]
    8578:	e2433008 	sub	r3, r3, #8	; 0x8
    857c:	e3530050 	cmp	r3, #80	; 0x50
    8580:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8584:	ea000106 	b	89a4 <.text+0x89a4>
    8588:	000086cc 	andeq	r8, r0, ip, asr #13
    858c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8590:	000089a4 	andeq	r8, r0, r4, lsr #19
    8594:	000089a4 	andeq	r8, r0, r4, lsr #19
    8598:	000089a4 	andeq	r8, r0, r4, lsr #19
    859c:	000089a4 	andeq	r8, r0, r4, lsr #19
    85a0:	000089a4 	andeq	r8, r0, r4, lsr #19
    85a4:	000089a4 	andeq	r8, r0, r4, lsr #19
    85a8:	00008704 	andeq	r8, r0, r4, lsl #14
    85ac:	000089a4 	andeq	r8, r0, r4, lsr #19
    85b0:	000089a4 	andeq	r8, r0, r4, lsr #19
    85b4:	000089a4 	andeq	r8, r0, r4, lsr #19
    85b8:	000089a4 	andeq	r8, r0, r4, lsr #19
    85bc:	000089a4 	andeq	r8, r0, r4, lsr #19
    85c0:	000089a4 	andeq	r8, r0, r4, lsr #19
    85c4:	000089a4 	andeq	r8, r0, r4, lsr #19
    85c8:	0000875c 	andeq	r8, r0, ip, asr r7
    85cc:	000089a4 	andeq	r8, r0, r4, lsr #19
    85d0:	000089a4 	andeq	r8, r0, r4, lsr #19
    85d4:	000089a4 	andeq	r8, r0, r4, lsr #19
    85d8:	000089a4 	andeq	r8, r0, r4, lsr #19
    85dc:	000089a4 	andeq	r8, r0, r4, lsr #19
    85e0:	000089a4 	andeq	r8, r0, r4, lsr #19
    85e4:	000089a4 	andeq	r8, r0, r4, lsr #19
    85e8:	00008980 	andeq	r8, r0, r0, lsl #19
    85ec:	000089a4 	andeq	r8, r0, r4, lsr #19
    85f0:	000089a4 	andeq	r8, r0, r4, lsr #19
    85f4:	000089a4 	andeq	r8, r0, r4, lsr #19
    85f8:	000089a4 	andeq	r8, r0, r4, lsr #19
    85fc:	000089a4 	andeq	r8, r0, r4, lsr #19
    8600:	000089a4 	andeq	r8, r0, r4, lsr #19
    8604:	000089a4 	andeq	r8, r0, r4, lsr #19
    8608:	000087c4 	andeq	r8, r0, r4, asr #15
    860c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8610:	000089a4 	andeq	r8, r0, r4, lsr #19
    8614:	000089a4 	andeq	r8, r0, r4, lsr #19
    8618:	000089a4 	andeq	r8, r0, r4, lsr #19
    861c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8620:	000089a4 	andeq	r8, r0, r4, lsr #19
    8624:	000089a4 	andeq	r8, r0, r4, lsr #19
    8628:	000087c4 	andeq	r8, r0, r4, asr #15
    862c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8630:	000089a4 	andeq	r8, r0, r4, lsr #19
    8634:	000089a4 	andeq	r8, r0, r4, lsr #19
    8638:	000089a4 	andeq	r8, r0, r4, lsr #19
    863c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8640:	000089a4 	andeq	r8, r0, r4, lsr #19
    8644:	000089a4 	andeq	r8, r0, r4, lsr #19
    8648:	000089a4 	andeq	r8, r0, r4, lsr #19
    864c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8650:	000089a4 	andeq	r8, r0, r4, lsr #19
    8654:	000089a4 	andeq	r8, r0, r4, lsr #19
    8658:	000089a4 	andeq	r8, r0, r4, lsr #19
    865c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8660:	000089a4 	andeq	r8, r0, r4, lsr #19
    8664:	000089a4 	andeq	r8, r0, r4, lsr #19
    8668:	000088c8 	andeq	r8, r0, r8, asr #17
    866c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8670:	000089a4 	andeq	r8, r0, r4, lsr #19
    8674:	000089a4 	andeq	r8, r0, r4, lsr #19
    8678:	000089a4 	andeq	r8, r0, r4, lsr #19
    867c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8680:	000089a4 	andeq	r8, r0, r4, lsr #19
    8684:	000089a4 	andeq	r8, r0, r4, lsr #19
    8688:	00008980 	andeq	r8, r0, r0, lsl #19
    868c:	000089a4 	andeq	r8, r0, r4, lsr #19
    8690:	000089a4 	andeq	r8, r0, r4, lsr #19
    8694:	000089a4 	andeq	r8, r0, r4, lsr #19
    8698:	000089a4 	andeq	r8, r0, r4, lsr #19
    869c:	000089a4 	andeq	r8, r0, r4, lsr #19
    86a0:	000089a4 	andeq	r8, r0, r4, lsr #19
    86a4:	000089a4 	andeq	r8, r0, r4, lsr #19
    86a8:	000088e0 	andeq	r8, r0, r0, ror #17
    86ac:	000089a4 	andeq	r8, r0, r4, lsr #19
    86b0:	000089a4 	andeq	r8, r0, r4, lsr #19
    86b4:	000089a4 	andeq	r8, r0, r4, lsr #19
    86b8:	000089a4 	andeq	r8, r0, r4, lsr #19
    86bc:	000089a4 	andeq	r8, r0, r4, lsr #19
    86c0:	000089a4 	andeq	r8, r0, r4, lsr #19
    86c4:	000089a4 	andeq	r8, r0, r4, lsr #19
    86c8:	000088e0 	andeq	r8, r0, r0, ror #17
    {
	case 0x08:			/* A Start condition is issued. */
	I20DAT = I2CMasterBuffer[0];
    86cc:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    86d0:	e2822907 	add	r2, r2, #114688	; 0x1c000
    86d4:	e59f32f8 	ldr	r3, [pc, #760]	; 89d4 <.text+0x89d4>
    86d8:	e5d33000 	ldrb	r3, [r3]
    86dc:	e5823000 	str	r3, [r2]
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    86e0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    86e4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    86e8:	e2833018 	add	r3, r3, #24	; 0x18
    86ec:	e3a02028 	mov	r2, #40	; 0x28
    86f0:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_STARTED;
    86f4:	e59f22dc 	ldr	r2, [pc, #732]	; 89d8 <.text+0x89d8>
    86f8:	e3a03001 	mov	r3, #1	; 0x1
    86fc:	e5823000 	str	r3, [r2]
	break;
    8700:	ea0000ac 	b	89b8 <.text+0x89b8>
	
	case 0x10:			/* A repeated started is issued */
	if (  I2CCmd == GET_DEVICE_ID || I2CCmd == GET_TEMPERATURE )
    8704:	e59f32d0 	ldr	r3, [pc, #720]	; 89dc <.text+0x89dc>
    8708:	e5933000 	ldr	r3, [r3]
    870c:	e3530001 	cmp	r3, #1	; 0x1
    8710:	0a000003 	beq	8724 <.text+0x8724>
    8714:	e59f32c0 	ldr	r3, [pc, #704]	; 89dc <.text+0x89dc>
    8718:	e5933000 	ldr	r3, [r3]
    871c:	e3530002 	cmp	r3, #2	; 0x2
    8720:	1a000004 	bne	8738 <.text+0x8738>
	{
	    I20DAT = I2CMasterBuffer[2];
    8724:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8728:	e2822907 	add	r2, r2, #114688	; 0x1c000
    872c:	e59f32a0 	ldr	r3, [pc, #672]	; 89d4 <.text+0x89d4>
    8730:	e5d33002 	ldrb	r3, [r3, #2]
    8734:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    8738:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    873c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8740:	e2833018 	add	r3, r3, #24	; 0x18
    8744:	e3a02028 	mov	r2, #40	; 0x28
    8748:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_RESTARTED;
    874c:	e59f2284 	ldr	r2, [pc, #644]	; 89d8 <.text+0x89d8>
    8750:	e3a03002 	mov	r3, #2	; 0x2
    8754:	e5823000 	str	r3, [r2]
	break;
    8758:	ea000096 	b	89b8 <.text+0x89b8>
	
	case 0x18:			/* Regardless, it's a ACK */
	if ( I2CMasterState == I2C_STARTED )
    875c:	e59f3274 	ldr	r3, [pc, #628]	; 89d8 <.text+0x89d8>
    8760:	e5933000 	ldr	r3, [r3]
    8764:	e3530001 	cmp	r3, #1	; 0x1
    8768:	1a00000f 	bne	87ac <.text+0x87ac>
	{
	    I20DAT = I2CMasterBuffer[1+WrIndex];
    876c:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8770:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8774:	e59f3264 	ldr	r3, [pc, #612]	; 89e0 <.text+0x89e0>
    8778:	e5933000 	ldr	r3, [r3]
    877c:	e2831001 	add	r1, r3, #1	; 0x1
    8780:	e59f324c 	ldr	r3, [pc, #588]	; 89d4 <.text+0x89d4>
    8784:	e7d33001 	ldrb	r3, [r3, r1]
    8788:	e5823000 	str	r3, [r2]
	    WrIndex++;
    878c:	e59f324c 	ldr	r3, [pc, #588]	; 89e0 <.text+0x89e0>
    8790:	e5933000 	ldr	r3, [r3]
    8794:	e2832001 	add	r2, r3, #1	; 0x1
    8798:	e59f3240 	ldr	r3, [pc, #576]	; 89e0 <.text+0x89e0>
    879c:	e5832000 	str	r2, [r3]
	    I2CMasterState = DATA_ACK;
    87a0:	e59f2230 	ldr	r2, [pc, #560]	; 89d8 <.text+0x89d8>
    87a4:	e3a03004 	mov	r3, #4	; 0x4
    87a8:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = I2CONCLR_SIC;
    87ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    87b0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    87b4:	e2833018 	add	r3, r3, #24	; 0x18
    87b8:	e3a02008 	mov	r2, #8	; 0x8
    87bc:	e5832000 	str	r2, [r3]
	break;
    87c0:	ea00007c 	b	89b8 <.text+0x89b8>
	
	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	case 0x30:
	if ( WrIndex != I2CWriteLength )
    87c4:	e59f3214 	ldr	r3, [pc, #532]	; 89e0 <.text+0x89e0>
    87c8:	e5932000 	ldr	r2, [r3]
    87cc:	e59f3210 	ldr	r3, [pc, #528]	; 89e4 <.text+0x89e4>
    87d0:	e5933000 	ldr	r3, [r3]
    87d4:	e1520003 	cmp	r2, r3
    87d8:	0a000025 	beq	8874 <.text+0x8874>
	{   
	    I20DAT = I2CMasterBuffer[1+WrIndex]; /* this should be the last one */
    87dc:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    87e0:	e2822907 	add	r2, r2, #114688	; 0x1c000
    87e4:	e59f31f4 	ldr	r3, [pc, #500]	; 89e0 <.text+0x89e0>
    87e8:	e5933000 	ldr	r3, [r3]
    87ec:	e2831001 	add	r1, r3, #1	; 0x1
    87f0:	e59f31dc 	ldr	r3, [pc, #476]	; 89d4 <.text+0x89d4>
    87f4:	e7d33001 	ldrb	r3, [r3, r1]
    87f8:	e5823000 	str	r3, [r2]
	    WrIndex++;
    87fc:	e59f31dc 	ldr	r3, [pc, #476]	; 89e0 <.text+0x89e0>
    8800:	e5933000 	ldr	r3, [r3]
    8804:	e2832001 	add	r2, r3, #1	; 0x1
    8808:	e59f31d0 	ldr	r3, [pc, #464]	; 89e0 <.text+0x89e0>
    880c:	e5832000 	str	r2, [r3]
	    if ( WrIndex != I2CWriteLength )
    8810:	e59f31c8 	ldr	r3, [pc, #456]	; 89e0 <.text+0x89e0>
    8814:	e5932000 	ldr	r2, [r3]
    8818:	e59f31c4 	ldr	r3, [pc, #452]	; 89e4 <.text+0x89e4>
    881c:	e5933000 	ldr	r3, [r3]
    8820:	e1520003 	cmp	r2, r3
    8824:	0a000003 	beq	8838 <.text+0x8838>
	    {   
		I2CMasterState = DATA_ACK;
    8828:	e59f21a8 	ldr	r2, [pc, #424]	; 89d8 <.text+0x89d8>
    882c:	e3a03004 	mov	r3, #4	; 0x4
    8830:	e5823000 	str	r3, [r2]
    8834:	ea00001d 	b	88b0 <.text+0x88b0>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    8838:	e59f2198 	ldr	r2, [pc, #408]	; 89d8 <.text+0x89d8>
    883c:	e3a03005 	mov	r3, #5	; 0x5
    8840:	e5823000 	str	r3, [r2]
		if ( I2CReadLength != 0 )
    8844:	e59f319c 	ldr	r3, [pc, #412]	; 89e8 <.text+0x89e8>
    8848:	e5933000 	ldr	r3, [r3]
    884c:	e3530000 	cmp	r3, #0	; 0x0
    8850:	0a000016 	beq	88b0 <.text+0x88b0>
		{
		    I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    8854:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8858:	e2833907 	add	r3, r3, #114688	; 0x1c000
    885c:	e3a02020 	mov	r2, #32	; 0x20
    8860:	e5832000 	str	r2, [r3]
		    I2CMasterState = I2C_REPEATED_START;
    8864:	e59f216c 	ldr	r2, [pc, #364]	; 89d8 <.text+0x89d8>
    8868:	e3a03003 	mov	r3, #3	; 0x3
    886c:	e5823000 	str	r3, [r2]
    8870:	ea00000e 	b	88b0 <.text+0x88b0>
		}
	    }
	}
	else
	{
	    if ( I2CReadLength != 0 )
    8874:	e59f316c 	ldr	r3, [pc, #364]	; 89e8 <.text+0x89e8>
    8878:	e5933000 	ldr	r3, [r3]
    887c:	e3530000 	cmp	r3, #0	; 0x0
    8880:	0a000007 	beq	88a4 <.text+0x88a4>
	    {
		I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    8884:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8888:	e2833907 	add	r3, r3, #114688	; 0x1c000
    888c:	e3a02020 	mov	r2, #32	; 0x20
    8890:	e5832000 	str	r2, [r3]
		I2CMasterState = I2C_REPEATED_START;
    8894:	e59f213c 	ldr	r2, [pc, #316]	; 89d8 <.text+0x89d8>
    8898:	e3a03003 	mov	r3, #3	; 0x3
    889c:	e5823000 	str	r3, [r2]
    88a0:	ea000002 	b	88b0 <.text+0x88b0>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    88a4:	e59f212c 	ldr	r2, [pc, #300]	; 89d8 <.text+0x89d8>
    88a8:	e3a03005 	mov	r3, #5	; 0x5
    88ac:	e5823000 	str	r3, [r2]
	    }
	}
	I20CONCLR = I2CONCLR_SIC;
    88b0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    88b4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    88b8:	e2833018 	add	r3, r3, #24	; 0x18
    88bc:	e3a02008 	mov	r2, #8	; 0x8
    88c0:	e5832000 	str	r2, [r3]
	break;
    88c4:	ea00003b 	b	89b8 <.text+0x89b8>
	
	case 0x40:	/* Master Receive, SLA_R has been sent */
	I20CONCLR = I2CONCLR_SIC;
    88c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    88cc:	e2833907 	add	r3, r3, #114688	; 0x1c000
    88d0:	e2833018 	add	r3, r3, #24	; 0x18
    88d4:	e3a02008 	mov	r2, #8	; 0x8
    88d8:	e5832000 	str	r2, [r3]
	break;
    88dc:	ea000035 	b	89b8 <.text+0x89b8>
	
	case 0x50:	/* Data byte has been received, regardless following ACK or NACK */
	case 0x58:
	I2CMasterBuffer[3+RdIndex] = I20DAT;
    88e0:	e59f3104 	ldr	r3, [pc, #260]	; 89ec <.text+0x89ec>
    88e4:	e5933000 	ldr	r3, [r3]
    88e8:	e2831003 	add	r1, r3, #3	; 0x3
    88ec:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    88f0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    88f4:	e5933000 	ldr	r3, [r3]
    88f8:	e20330ff 	and	r3, r3, #255	; 0xff
    88fc:	e59f20d0 	ldr	r2, [pc, #208]	; 89d4 <.text+0x89d4>
    8900:	e7c23001 	strb	r3, [r2, r1]
	RdIndex++;
    8904:	e59f30e0 	ldr	r3, [pc, #224]	; 89ec <.text+0x89ec>
    8908:	e5933000 	ldr	r3, [r3]
    890c:	e2832001 	add	r2, r3, #1	; 0x1
    8910:	e59f30d4 	ldr	r3, [pc, #212]	; 89ec <.text+0x89ec>
    8914:	e5832000 	str	r2, [r3]
	if ( RdIndex != I2CReadLength )
    8918:	e59f30cc 	ldr	r3, [pc, #204]	; 89ec <.text+0x89ec>
    891c:	e5932000 	ldr	r2, [r3]
    8920:	e59f30c0 	ldr	r3, [pc, #192]	; 89e8 <.text+0x89e8>
    8924:	e5933000 	ldr	r3, [r3]
    8928:	e1520003 	cmp	r2, r3
    892c:	0a000003 	beq	8940 <.text+0x8940>
	{   
	    I2CMasterState = DATA_ACK;
    8930:	e59f20a0 	ldr	r2, [pc, #160]	; 89d8 <.text+0x89d8>
    8934:	e3a03004 	mov	r3, #4	; 0x4
    8938:	e5823000 	str	r3, [r2]
    893c:	ea000005 	b	8958 <.text+0x8958>
	}
	else
	{
	    RdIndex = 0;
    8940:	e59f20a4 	ldr	r2, [pc, #164]	; 89ec <.text+0x89ec>
    8944:	e3a03000 	mov	r3, #0	; 0x0
    8948:	e5823000 	str	r3, [r2]
	    I2CMasterState = DATA_NACK;
    894c:	e59f2084 	ldr	r2, [pc, #132]	; 89d8 <.text+0x89d8>
    8950:	e3a03005 	mov	r3, #5	; 0x5
    8954:	e5823000 	str	r3, [r2]
	}
	I20CONSET = I2CONSET_AA;	/* assert ACK after data is received */
    8958:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    895c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8960:	e3a02004 	mov	r2, #4	; 0x4
    8964:	e5832000 	str	r2, [r3]
	I20CONCLR = I2CONCLR_SIC;
    8968:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    896c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8970:	e2833018 	add	r3, r3, #24	; 0x18
    8974:	e3a02008 	mov	r2, #8	; 0x8
    8978:	e5832000 	str	r2, [r3]
	break;
    897c:	ea00000d 	b	89b8 <.text+0x89b8>
	
	case 0x20:			/* regardless, it's a NACK */
	case 0x48:
	I20CONCLR = I2CONCLR_SIC;
    8980:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8984:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8988:	e2833018 	add	r3, r3, #24	; 0x18
    898c:	e3a02008 	mov	r2, #8	; 0x8
    8990:	e5832000 	str	r2, [r3]
	I2CMasterState = DATA_NACK;
    8994:	e59f203c 	ldr	r2, [pc, #60]	; 89d8 <.text+0x89d8>
    8998:	e3a03005 	mov	r3, #5	; 0x5
    899c:	e5823000 	str	r3, [r2]
	break;
    89a0:	ea000004 	b	89b8 <.text+0x89b8>
	
	case 0x38:			/* Arbitration lost, in this example, we don't
					deal with multiple master situation */
	default:
	I20CONCLR = I2CONCLR_SIC;	
    89a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    89a8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    89ac:	e2833018 	add	r3, r3, #24	; 0x18
    89b0:	e3a02008 	mov	r2, #8	; 0x8
    89b4:	e5832000 	str	r2, [r3]
	break;
    }
    
    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    89b8:	e3a03000 	mov	r3, #0	; 0x0
    89bc:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    89c0:	e3a02000 	mov	r2, #0	; 0x0
    89c4:	e5832000 	str	r2, [r3]

}
    89c8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    89cc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    89d0:	e12fff1e 	bx	lr
    89d4:	40004fc0 	andmi	r4, r0, r0, asr #31
    89d8:	40001228 	andmi	r1, r0, r8, lsr #4
    89dc:	40004fe0 	andmi	r4, r0, r0, ror #31
    89e0:	40001238 	andmi	r1, r0, r8, lsr r2
    89e4:	40004fe4 	andmi	r4, r0, r4, ror #31
    89e8:	40004f98 	mulmi	r0, r8, pc
    89ec:	40001234 	andmi	r1, r0, r4, lsr r2

000089f0 <I2C0_send_motordata>:


void I2C0_send_motordata(void)
{
    89f0:	e1a0c00d 	mov	ip, sp
    89f4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    89f8:	e24cb004 	sub	fp, ip, #4	; 0x4
	WrIndex=0;
    89fc:	e59f2080 	ldr	r2, [pc, #128]	; 8a84 <.text+0x8a84>
    8a00:	e3a03000 	mov	r3, #0	; 0x0
    8a04:	e5823000 	str	r3, [r2]
	RdIndex=0;
    8a08:	e59f2078 	ldr	r2, [pc, #120]	; 8a88 <.text+0x8a88>
    8a0c:	e3a03000 	mov	r3, #0	; 0x0
    8a10:	e5823000 	str	r3, [r2]
	I2CWriteLength = 5;
    8a14:	e59f2070 	ldr	r2, [pc, #112]	; 8a8c <.text+0x8a8c>
    8a18:	e3a03005 	mov	r3, #5	; 0x5
    8a1c:	e5823000 	str	r3, [r2]
	I2CReadLength = 0;
    8a20:	e59f2068 	ldr	r2, [pc, #104]	; 8a90 <.text+0x8a90>
    8a24:	e3a03000 	mov	r3, #0	; 0x0
    8a28:	e5823000 	str	r3, [r2]
    I2CMasterBuffer[0] = 0x02;
    8a2c:	e59f2060 	ldr	r2, [pc, #96]	; 8a94 <.text+0x8a94>
    8a30:	e3a03002 	mov	r3, #2	; 0x2
    8a34:	e5c23000 	strb	r3, [r2]
    I2CMasterBuffer[1] = 100;
    8a38:	e59f2054 	ldr	r2, [pc, #84]	; 8a94 <.text+0x8a94>
    8a3c:	e3a03064 	mov	r3, #100	; 0x64
    8a40:	e5c23001 	strb	r3, [r2, #1]
    I2CMasterBuffer[2] = 100;
    8a44:	e59f2048 	ldr	r2, [pc, #72]	; 8a94 <.text+0x8a94>
    8a48:	e3a03064 	mov	r3, #100	; 0x64
    8a4c:	e5c23002 	strb	r3, [r2, #2]
    I2CMasterBuffer[3] = 100;
    8a50:	e59f203c 	ldr	r2, [pc, #60]	; 8a94 <.text+0x8a94>
    8a54:	e3a03064 	mov	r3, #100	; 0x64
    8a58:	e5c23003 	strb	r3, [r2, #3]
    I2CMasterBuffer[4] = 1;
    8a5c:	e59f2030 	ldr	r2, [pc, #48]	; 8a94 <.text+0x8a94>
    8a60:	e3a03001 	mov	r3, #1	; 0x1
    8a64:	e5c23004 	strb	r3, [r2, #4]

    //I20CONSET = I2CONSET_STA;	/* Set Start flag */
    //if ( !I2CStart() ) I2CStop();
    I2CCmd = GET_TEMPERATURE;
    8a68:	e59f2028 	ldr	r2, [pc, #40]	; 8a98 <.text+0x8a98>
    8a6c:	e3a03002 	mov	r3, #2	; 0x2
    8a70:	e5823000 	str	r3, [r2]
	I2CEngine();
    8a74:	eb000066 	bl	8c14 <I2CEngine>
}
    8a78:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8a7c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8a80:	e12fff1e 	bx	lr
    8a84:	40001238 	andmi	r1, r0, r8, lsr r2
    8a88:	40001234 	andmi	r1, r0, r4, lsr r2
    8a8c:	40004fe4 	andmi	r4, r0, r4, ror #31
    8a90:	40004f98 	mulmi	r0, r8, pc
    8a94:	40004fc0 	andmi	r4, r0, r0, asr #31
    8a98:	40004fe0 	andmi	r4, r0, r0, ror #31

00008a9c <I2CStart>:

/*****************************************************************************
** Function name:		I2CStart
**
** Descriptions:		Create I2C start condition, a timeout
**				value is set if the I2C never gets started,
**				and timed out. It's a fatal error. 
**
** parameters:			None
** Returned value:		true or false, return false if timed out
** 
*****************************************************************************/
unsigned int I2CStart( void )
{
    8a9c:	e1a0c00d 	mov	ip, sp
    8aa0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8aa4:	e24cb004 	sub	fp, ip, #4	; 0x4
    8aa8:	e24dd008 	sub	sp, sp, #8	; 0x8
    unsigned int timeout = 0;
    8aac:	e3a03000 	mov	r3, #0	; 0x0
    8ab0:	e50b3014 	str	r3, [fp, #-20]
    unsigned int returnValue = FALSE;
    8ab4:	e3a03000 	mov	r3, #0	; 0x0
    8ab8:	e50b3010 	str	r3, [fp, #-16]
 
    /*--- Issue a start condition ---*/
    I20CONSET = I2CONSET_STA;	/* Set Start flag */
    8abc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ac0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8ac4:	e3a02020 	mov	r2, #32	; 0x20
    8ac8:	e5832000 	str	r2, [r3]
    
    /*--- Wait until START transmitted ---*/
    while( 1 )
    {
	if ( I2CMasterState == I2C_STARTED )
    8acc:	e59f3058 	ldr	r3, [pc, #88]	; 8b2c <.text+0x8b2c>
    8ad0:	e5933000 	ldr	r3, [r3]
    8ad4:	e3530001 	cmp	r3, #1	; 0x1
    8ad8:	1a000002 	bne	8ae8 <I2CStart+0x4c>
	{
	    returnValue = TRUE;
    8adc:	e3a03001 	mov	r3, #1	; 0x1
    8ae0:	e50b3010 	str	r3, [fp, #-16]
	    break;	
    8ae4:	ea00000b 	b	8b18 <I2CStart+0x7c>
	}
	if ( timeout >= MAX_TIMEOUT )
    8ae8:	e51b2014 	ldr	r2, [fp, #-20]
    8aec:	e3a03401 	mov	r3, #16777216	; 0x1000000
    8af0:	e2433002 	sub	r3, r3, #2	; 0x2
    8af4:	e1520003 	cmp	r2, r3
    8af8:	9a000002 	bls	8b08 <I2CStart+0x6c>
	{
	    returnValue = FALSE;
    8afc:	e3a03000 	mov	r3, #0	; 0x0
    8b00:	e50b3010 	str	r3, [fp, #-16]
	    break;
    8b04:	ea000003 	b	8b18 <I2CStart+0x7c>
	}
	timeout++;
    8b08:	e51b3014 	ldr	r3, [fp, #-20]
    8b0c:	e2833001 	add	r3, r3, #1	; 0x1
    8b10:	e50b3014 	str	r3, [fp, #-20]
    }
    8b14:	eaffffec 	b	8acc <I2CStart+0x30>
    return( returnValue );
    8b18:	e51b3010 	ldr	r3, [fp, #-16]
}
    8b1c:	e1a00003 	mov	r0, r3
    8b20:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8b24:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8b28:	e12fff1e 	bx	lr
    8b2c:	40001228 	andmi	r1, r0, r8, lsr #4

00008b30 <I2CStop>:

/*****************************************************************************
** Function name:		I2CStop
**
** Descriptions:		Set the I2C stop condition, if the routine
**				never exit, it's a fatal bus error.
**
** parameters:			None
** Returned value:		true or never return
** 
*****************************************************************************/
unsigned int I2CStop( void )
{
    8b30:	e1a0c00d 	mov	ip, sp
    8b34:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8b38:	e24cb004 	sub	fp, ip, #4	; 0x4
    I20CONSET = I2CONSET_STO;      /* Set Stop flag */ 
    8b3c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b40:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8b44:	e3a02010 	mov	r2, #16	; 0x10
    8b48:	e5832000 	str	r2, [r3]
    I20CONCLR = I2CONCLR_SIC;  /* Clear SI flag */ 
    8b4c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b50:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8b54:	e2833018 	add	r3, r3, #24	; 0x18
    8b58:	e3a02008 	mov	r2, #8	; 0x8
    8b5c:	e5832000 	str	r2, [r3]
            
    /*--- Wait for STOP detected ---*/
    while( I20CONSET & I2CONSET_STO );
    8b60:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b64:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8b68:	e5933000 	ldr	r3, [r3]
    8b6c:	e2033010 	and	r3, r3, #16	; 0x10
    8b70:	e3530000 	cmp	r3, #0	; 0x0
    8b74:	1afffff9 	bne	8b60 <I2CStop+0x30>
    return TRUE;
    8b78:	e3a03001 	mov	r3, #1	; 0x1
}
    8b7c:	e1a00003 	mov	r0, r3
    8b80:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8b84:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8b88:	e12fff1e 	bx	lr

00008b8c <I2CInit>:

/*****************************************************************************
** Function name:		I2CInit
**
** Descriptions:		Initialize I2C controller
**
** parameters:			I2c mode is either MASTER or SLAVE
** Returned value:		true or false, return false if the I2C
**				interrupt handler was not installed correctly
** 
*****************************************************************************/
void I2CInit( unsigned int I2cMode ) 
{
    8b8c:	e1a0c00d 	mov	ip, sp
    8b90:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8b94:	e24cb004 	sub	fp, ip, #4	; 0x4
    8b98:	e24dd004 	sub	sp, sp, #4	; 0x4
    8b9c:	e50b0010 	str	r0, [fp, #-16]
    IODIR0|= 0x0C;	/* set port 0.2 and port 0.3 to output, high */
    8ba0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8ba4:	e282290a 	add	r2, r2, #163840	; 0x28000
    8ba8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    8bac:	e283390a 	add	r3, r3, #163840	; 0x28000
    8bb0:	e5933000 	ldr	r3, [r3]
    8bb4:	e383300c 	orr	r3, r3, #12	; 0xc
    8bb8:	e5823000 	str	r3, [r2]
    IOSET0 = 0x0C;
    8bbc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8bc0:	e283390a 	add	r3, r3, #163840	; 0x28000
    8bc4:	e3a0200c 	mov	r2, #12	; 0xc
    8bc8:	e5832000 	str	r2, [r3]

    /*--- Clear flags ---*/
    I20CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;    
    8bcc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8bd0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8bd4:	e2833018 	add	r3, r3, #24	; 0x18
    8bd8:	e3a0206c 	mov	r2, #108	; 0x6c
    8bdc:	e5832000 	str	r2, [r3]

    /*--- Reset registers ---*/
    I20SCLL   = I2SCLL_SCLL;
    8be0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8be4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8be8:	e2833014 	add	r3, r3, #20	; 0x14
    8bec:	e3a02080 	mov	r2, #128	; 0x80
    8bf0:	e5832000 	str	r2, [r3]
    I20SCLH   = I2SCLH_SCLH;
    8bf4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8bf8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8bfc:	e2833010 	add	r3, r3, #16	; 0x10
    8c00:	e3a02080 	mov	r2, #128	; 0x80
    8c04:	e5832000 	str	r2, [r3]
}
    8c08:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8c0c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8c10:	e12fff1e 	bx	lr

00008c14 <I2CEngine>:

/*****************************************************************************
** Function name:		I2CEngine
**
** Descriptions:		The routine to complete a I2C transaction
**				from start to stop. All the intermitten
**				steps are handled in the interrupt handler.
**				Before this routine is called, the read
**				length, write length, I2C master buffer,
**				and I2C command fields need to be filled.
**				see i2cmst.c for more details. 
**
** parameters:			None
** Returned value:		true or false, return false only if the
**				start condition can never be generated and
**				timed out. 
** 
*****************************************************************************/
unsigned int I2CEngine( void ) 
{
    8c14:	e1a0c00d 	mov	ip, sp
    8c18:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8c1c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8c20:	e24dd004 	sub	sp, sp, #4	; 0x4
    I2CMasterState = I2C_IDLE;
    8c24:	e59f206c 	ldr	r2, [pc, #108]	; 8c98 <.text+0x8c98>
    8c28:	e3a03000 	mov	r3, #0	; 0x0
    8c2c:	e5823000 	str	r3, [r2]
    RdIndex = 0;
    8c30:	e59f2064 	ldr	r2, [pc, #100]	; 8c9c <.text+0x8c9c>
    8c34:	e3a03000 	mov	r3, #0	; 0x0
    8c38:	e5823000 	str	r3, [r2]
    WrIndex = 0;
    8c3c:	e59f205c 	ldr	r2, [pc, #92]	; 8ca0 <.text+0x8ca0>
    8c40:	e3a03000 	mov	r3, #0	; 0x0
    8c44:	e5823000 	str	r3, [r2]
    if ( I2CStart() != TRUE )
    8c48:	ebffff93 	bl	8a9c <I2CStart>
    8c4c:	e1a03000 	mov	r3, r0
    8c50:	e3530001 	cmp	r3, #1	; 0x1
    8c54:	0a000003 	beq	8c68 <I2CEngine+0x54>
    {
		I2CStop();
    8c58:	ebffffb4 	bl	8b30 <I2CStop>
	return ( FALSE );
    8c5c:	e3a03000 	mov	r3, #0	; 0x0
    8c60:	e50b3010 	str	r3, [fp, #-16]
    8c64:	ea000006 	b	8c84 <I2CEngine+0x70>
    }
    while ( 1 )
    {
	if ( I2CMasterState == DATA_NACK )
    8c68:	e59f3028 	ldr	r3, [pc, #40]	; 8c98 <.text+0x8c98>
    8c6c:	e5933000 	ldr	r3, [r3]
    8c70:	e3530005 	cmp	r3, #5	; 0x5
    8c74:	1afffffb 	bne	8c68 <I2CEngine+0x54>
	{
	    I2CStop();
    8c78:	ebffffac 	bl	8b30 <I2CStop>
	    break;
	}
    }    
    return ( TRUE );      
    8c7c:	e3a03001 	mov	r3, #1	; 0x1
    8c80:	e50b3010 	str	r3, [fp, #-16]
    8c84:	e51b3010 	ldr	r3, [fp, #-16]
}
    8c88:	e1a00003 	mov	r0, r3
    8c8c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8c90:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8c94:	e12fff1e 	bx	lr
    8c98:	40001228 	andmi	r1, r0, r8, lsr #4
    8c9c:	40001234 	andmi	r1, r0, r4, lsr r2
    8ca0:	40001238 	andmi	r1, r0, r8, lsr r2

00008ca4 <I2C1MasterHandler>:
**
*****************************************************************************/

void I2C1MasterHandler (void) __irq
{
    8ca4:	e1a0c00d 	mov	ip, sp
    8ca8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8cac:	e24cb004 	sub	fp, ip, #4	; 0x4
    8cb0:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I21STAT;
    8cb4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8cb8:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8cbc:	e5933000 	ldr	r3, [r3]
    8cc0:	e54b300d 	strb	r3, [fp, #-13]

    IENABLE;
    switch ( StatValue )
    8cc4:	e55b300d 	ldrb	r3, [fp, #-13]
    8cc8:	e2433008 	sub	r3, r3, #8	; 0x8
    8ccc:	e3530028 	cmp	r3, #40	; 0x28
    8cd0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8cd4:	ea00009e 	b	8f54 <.text+0x8f54>
    8cd8:	00008d7c 	andeq	r8, r0, ip, ror sp
    8cdc:	00008f54 	andeq	r8, r0, r4, asr pc
    8ce0:	00008f54 	andeq	r8, r0, r4, asr pc
    8ce4:	00008f54 	andeq	r8, r0, r4, asr pc
    8ce8:	00008f54 	andeq	r8, r0, r4, asr pc
    8cec:	00008f54 	andeq	r8, r0, r4, asr pc
    8cf0:	00008f54 	andeq	r8, r0, r4, asr pc
    8cf4:	00008f54 	andeq	r8, r0, r4, asr pc
    8cf8:	00008f54 	andeq	r8, r0, r4, asr pc
    8cfc:	00008f54 	andeq	r8, r0, r4, asr pc
    8d00:	00008f54 	andeq	r8, r0, r4, asr pc
    8d04:	00008f54 	andeq	r8, r0, r4, asr pc
    8d08:	00008f54 	andeq	r8, r0, r4, asr pc
    8d0c:	00008f54 	andeq	r8, r0, r4, asr pc
    8d10:	00008f54 	andeq	r8, r0, r4, asr pc
    8d14:	00008f54 	andeq	r8, r0, r4, asr pc
    8d18:	00008db4 	streqh	r8, [r0], -r4
    8d1c:	00008f54 	andeq	r8, r0, r4, asr pc
    8d20:	00008f54 	andeq	r8, r0, r4, asr pc
    8d24:	00008f54 	andeq	r8, r0, r4, asr pc
    8d28:	00008f54 	andeq	r8, r0, r4, asr pc
    8d2c:	00008f54 	andeq	r8, r0, r4, asr pc
    8d30:	00008f54 	andeq	r8, r0, r4, asr pc
    8d34:	00008f54 	andeq	r8, r0, r4, asr pc
    8d38:	00008f00 	andeq	r8, r0, r0, lsl #30
    8d3c:	00008f54 	andeq	r8, r0, r4, asr pc
    8d40:	00008f54 	andeq	r8, r0, r4, asr pc
    8d44:	00008f54 	andeq	r8, r0, r4, asr pc
    8d48:	00008f54 	andeq	r8, r0, r4, asr pc
    8d4c:	00008f54 	andeq	r8, r0, r4, asr pc
    8d50:	00008f54 	andeq	r8, r0, r4, asr pc
    8d54:	00008f54 	andeq	r8, r0, r4, asr pc
    8d58:	00008e10 	andeq	r8, r0, r0, lsl lr
    8d5c:	00008f54 	andeq	r8, r0, r4, asr pc
    8d60:	00008f54 	andeq	r8, r0, r4, asr pc
    8d64:	00008f54 	andeq	r8, r0, r4, asr pc
    8d68:	00008f54 	andeq	r8, r0, r4, asr pc
    8d6c:	00008f54 	andeq	r8, r0, r4, asr pc
    8d70:	00008f54 	andeq	r8, r0, r4, asr pc
    8d74:	00008f54 	andeq	r8, r0, r4, asr pc
    8d78:	00008ec0 	andeq	r8, r0, r0, asr #29
    {
	case 0x08:			/* A Start condition is issued. */
	I21DAT = I2C1MasterBuffer[0];
    8d7c:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8d80:	e2822917 	add	r2, r2, #376832	; 0x5c000
    8d84:	e59f31f8 	ldr	r3, [pc, #504]	; 8f84 <.text+0x8f84>
    8d88:	e5d33000 	ldrb	r3, [r3]
    8d8c:	e5823000 	str	r3, [r2]
	I21CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    8d90:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8d94:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8d98:	e2833018 	add	r3, r3, #24	; 0x18
    8d9c:	e3a02028 	mov	r2, #40	; 0x28
    8da0:	e5832000 	str	r2, [r3]
	I2C1MasterState = I2C_STARTED;
    8da4:	e59f21dc 	ldr	r2, [pc, #476]	; 8f88 <.text+0x8f88>
    8da8:	e3a03001 	mov	r3, #1	; 0x1
    8dac:	e5823000 	str	r3, [r2]
	break;
    8db0:	ea00006c 	b	8f68 <.text+0x8f68>


	case 0x18:			/* Regardless, it's a ACK */
	if ( I2C1MasterState == I2C_STARTED )
    8db4:	e59f31cc 	ldr	r3, [pc, #460]	; 8f88 <.text+0x8f88>
    8db8:	e5933000 	ldr	r3, [r3]
    8dbc:	e3530001 	cmp	r3, #1	; 0x1
    8dc0:	1a00000c 	bne	8df8 <.text+0x8df8>
	{
	    I21DAT = I2C1MasterBuffer[1];
    8dc4:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8dc8:	e2822917 	add	r2, r2, #376832	; 0x5c000
    8dcc:	e59f31b0 	ldr	r3, [pc, #432]	; 8f84 <.text+0x8f84>
    8dd0:	e5d33001 	ldrb	r3, [r3, #1]
    8dd4:	e5823000 	str	r3, [r2]
	    WrIndex1++;
    8dd8:	e59f31ac 	ldr	r3, [pc, #428]	; 8f8c <.text+0x8f8c>
    8ddc:	e5933000 	ldr	r3, [r3]
    8de0:	e2832001 	add	r2, r3, #1	; 0x1
    8de4:	e59f31a0 	ldr	r3, [pc, #416]	; 8f8c <.text+0x8f8c>
    8de8:	e5832000 	str	r2, [r3]
	    I2C1MasterState = DATA_ACK;
    8dec:	e59f2194 	ldr	r2, [pc, #404]	; 8f88 <.text+0x8f88>
    8df0:	e3a03004 	mov	r3, #4	; 0x4
    8df4:	e5823000 	str	r3, [r2]
	}
	I21CONCLR = I2CONCLR_SIC;
    8df8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8dfc:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8e00:	e2833018 	add	r3, r3, #24	; 0x18
    8e04:	e3a02008 	mov	r2, #8	; 0x8
    8e08:	e5832000 	str	r2, [r3]
	break;
    8e0c:	ea000055 	b	8f68 <.text+0x8f68>

	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	if ( WrIndex1 < I2C1WriteLength )
    8e10:	e59f3174 	ldr	r3, [pc, #372]	; 8f8c <.text+0x8f8c>
    8e14:	e5932000 	ldr	r2, [r3]
    8e18:	e59f3170 	ldr	r3, [pc, #368]	; 8f90 <.text+0x8f90>
    8e1c:	e5933000 	ldr	r3, [r3]
    8e20:	e1520003 	cmp	r2, r3
    8e24:	2a000010 	bcs	8e6c <.text+0x8e6c>
	{
	    I21DAT = I2C1MasterBuffer[1+WrIndex1]; /* this should be the last one */
    8e28:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8e2c:	e2822917 	add	r2, r2, #376832	; 0x5c000
    8e30:	e59f3154 	ldr	r3, [pc, #340]	; 8f8c <.text+0x8f8c>
    8e34:	e5933000 	ldr	r3, [r3]
    8e38:	e2831001 	add	r1, r3, #1	; 0x1
    8e3c:	e59f3140 	ldr	r3, [pc, #320]	; 8f84 <.text+0x8f84>
    8e40:	e7d33001 	ldrb	r3, [r3, r1]
    8e44:	e5823000 	str	r3, [r2]
	    WrIndex1++;
    8e48:	e59f313c 	ldr	r3, [pc, #316]	; 8f8c <.text+0x8f8c>
    8e4c:	e5933000 	ldr	r3, [r3]
    8e50:	e2832001 	add	r2, r3, #1	; 0x1
    8e54:	e59f3130 	ldr	r3, [pc, #304]	; 8f8c <.text+0x8f8c>
    8e58:	e5832000 	str	r2, [r3]
	    I2C1MasterState = DATA_ACK;
    8e5c:	e59f2124 	ldr	r2, [pc, #292]	; 8f88 <.text+0x8f88>
    8e60:	e3a03004 	mov	r3, #4	; 0x4
    8e64:	e5823000 	str	r3, [r2]
    8e68:	ea00000b 	b	8e9c <.text+0x8e9c>

	}
	else
	{
		I2C1MasterState = DATA_WRITE_DONE;
    8e6c:	e59f2114 	ldr	r2, [pc, #276]	; 8f88 <.text+0x8f88>
    8e70:	e3a03007 	mov	r3, #7	; 0x7
    8e74:	e5823000 	str	r3, [r2]
		  	//I2C Stop
		I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    8e78:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8e7c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8e80:	e3a02010 	mov	r2, #16	; 0x10
    8e84:	e5832000 	str	r2, [r3]
		I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    8e88:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8e8c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8e90:	e2833018 	add	r3, r3, #24	; 0x18
    8e94:	e3a02008 	mov	r2, #8	; 0x8
    8e98:	e5832000 	str	r2, [r3]
	}
	I21CONCLR = I2CONCLR_SIC;
    8e9c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ea0:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8ea4:	e2833018 	add	r3, r3, #24	; 0x18
    8ea8:	e3a02008 	mov	r2, #8	; 0x8
    8eac:	e5832000 	str	r2, [r3]
	lastI2c1Error=I2C_ERROR_NONE;
    8eb0:	e59f20dc 	ldr	r2, [pc, #220]	; 8f94 <.text+0x8f94>
    8eb4:	e3a03000 	mov	r3, #0	; 0x0
    8eb8:	e5c23000 	strb	r3, [r2]

	break;
    8ebc:	ea000029 	b	8f68 <.text+0x8f68>

	case 0x30: //data has been transmited but NACK was received
		I2C1MasterState = DATA_NACK;
    8ec0:	e59f20c0 	ldr	r2, [pc, #192]	; 8f88 <.text+0x8f88>
    8ec4:	e3a03005 	mov	r3, #5	; 0x5
    8ec8:	e5823000 	str	r3, [r2]
		  	//I2C Stop
		I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    8ecc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ed0:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8ed4:	e3a02010 	mov	r2, #16	; 0x10
    8ed8:	e5832000 	str	r2, [r3]
		I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    8edc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ee0:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8ee4:	e2833018 	add	r3, r3, #24	; 0x18
    8ee8:	e3a02008 	mov	r2, #8	; 0x8
    8eec:	e5832000 	str	r2, [r3]
		lastI2c1Error=I2C_ERROR_NACKAFTERWRITE;
    8ef0:	e59f209c 	ldr	r2, [pc, #156]	; 8f94 <.text+0x8f94>
    8ef4:	e3a03002 	mov	r3, #2	; 0x2
    8ef8:	e5c23000 	strb	r3, [r2]
	break;
    8efc:	ea000019 	b	8f68 <.text+0x8f68>

	case 0x20: //NACK received, receiver not found
				I21CONCLR = I2CONCLR_SIC;
    8f00:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8f04:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8f08:	e2833018 	add	r3, r3, #24	; 0x18
    8f0c:	e3a02008 	mov	r2, #8	; 0x8
    8f10:	e5832000 	str	r2, [r3]
				I2C1MasterState = DATA_NACK;
    8f14:	e59f206c 	ldr	r2, [pc, #108]	; 8f88 <.text+0x8f88>
    8f18:	e3a03005 	mov	r3, #5	; 0x5
    8f1c:	e5823000 	str	r3, [r2]
				//I2C Stop
				I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    8f20:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8f24:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8f28:	e3a02010 	mov	r2, #16	; 0x10
    8f2c:	e5832000 	str	r2, [r3]
				I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    8f30:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8f34:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8f38:	e2833018 	add	r3, r3, #24	; 0x18
    8f3c:	e3a02008 	mov	r2, #8	; 0x8
    8f40:	e5832000 	str	r2, [r3]
				lastI2c1Error=I2C_ERROR_NACKAFTERSTART;
    8f44:	e59f2048 	ldr	r2, [pc, #72]	; 8f94 <.text+0x8f94>
    8f48:	e3a03001 	mov	r3, #1	; 0x1
    8f4c:	e5c23000 	strb	r3, [r2]
	break;
    8f50:	ea000004 	b	8f68 <.text+0x8f68>



	default:
	I21CONCLR = I2CONCLR_SIC;
    8f54:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8f58:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8f5c:	e2833018 	add	r3, r3, #24	; 0x18
    8f60:	e3a02008 	mov	r2, #8	; 0x8
    8f64:	e5832000 	str	r2, [r3]
	break;
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    8f68:	e3a03000 	mov	r3, #0	; 0x0
    8f6c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    8f70:	e3a02000 	mov	r2, #0	; 0x0
    8f74:	e5832000 	str	r2, [r3]

}
    8f78:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8f7c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8f80:	e12fff1e 	bx	lr
    8f84:	40004fec 	andmi	r4, r0, ip, ror #31
    8f88:	4000123c 	andmi	r1, r0, ip, lsr r2
    8f8c:	40001244 	andmi	r1, r0, r4, asr #4
    8f90:	40004fe8 	andmi	r4, r0, r8, ror #31
    8f94:	40001248 	andmi	r1, r0, r8, asr #4

00008f98 <fireFlyLedHandler>:

void fireFlyLedHandler(void) 	//called with 100Hz
{
    8f98:	e1a0c00d 	mov	ip, sp
    8f9c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8fa0:	e24cb004 	sub	fp, ip, #4	; 0x4
    8fa4:	e24dd00c 	sub	sp, sp, #12	; 0xc
	unsigned char r,g,b;
	unsigned short errorFlags;
	static unsigned short cnt=0;
	static unsigned char mfsCnt=0;
	static unsigned char mincCnt=0;
	static unsigned char ceCnt=0;

	errorFlags=0;
    8fa8:	e3a03000 	mov	r3, #0	; 0x0
    8fac:	e14b31b2 	strh	r3, [fp, #-18]


	if (LL_1khz_attitude_data.flightMode&FM_CALIBRATION_ERROR_GYROS)
    8fb0:	e59f3af4 	ldr	r3, [pc, #2804]	; 9aac <.text+0x9aac>
    8fb4:	e1d335b2 	ldrh	r3, [r3, #82]
    8fb8:	e1a03803 	mov	r3, r3, lsl #16
    8fbc:	e1a03823 	mov	r3, r3, lsr #16
    8fc0:	e2033c02 	and	r3, r3, #512	; 0x200
    8fc4:	e3530000 	cmp	r3, #0	; 0x0
    8fc8:	0a000002 	beq	8fd8 <fireFlyLedHandler+0x40>
	{
		errorFlags|=0x02;
    8fcc:	e15b31b2 	ldrh	r3, [fp, #-18]
    8fd0:	e3833002 	orr	r3, r3, #2	; 0x2
    8fd4:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if (LL_1khz_attitude_data.flightMode&FM_CALIBRATION_ERROR_ACC)
    8fd8:	e59f3acc 	ldr	r3, [pc, #2764]	; 9aac <.text+0x9aac>
    8fdc:	e1d335b2 	ldrh	r3, [r3, #82]
    8fe0:	e1a03803 	mov	r3, r3, lsl #16
    8fe4:	e1a03823 	mov	r3, r3, lsr #16
    8fe8:	e2033b01 	and	r3, r3, #1024	; 0x400
    8fec:	e3530000 	cmp	r3, #0	; 0x0
    8ff0:	0a000002 	beq	9000 <fireFlyLedHandler+0x68>
	{
		errorFlags|=0x04;
    8ff4:	e15b31b2 	ldrh	r3, [fp, #-18]
    8ff8:	e3833004 	orr	r3, r3, #4	; 0x4
    8ffc:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE) && (ceCnt<5))
    9000:	e59f3aa4 	ldr	r3, [pc, #2724]	; 9aac <.text+0x9aac>
    9004:	e1d335b2 	ldrh	r3, [r3, #82]
    9008:	e1a03803 	mov	r3, r3, lsl #16
    900c:	e1a03823 	mov	r3, r3, lsr #16
    9010:	e2033010 	and	r3, r3, #16	; 0x10
    9014:	e3530000 	cmp	r3, #0	; 0x0
    9018:	0a000006 	beq	9038 <fireFlyLedHandler+0xa0>
    901c:	e59f3a8c 	ldr	r3, [pc, #2700]	; 9ab0 <.text+0x9ab0>
    9020:	e5d33000 	ldrb	r3, [r3]
    9024:	e3530004 	cmp	r3, #4	; 0x4
    9028:	8a000002 	bhi	9038 <fireFlyLedHandler+0xa0>
	{
		errorFlags|=0x08;
    902c:	e15b31b2 	ldrh	r3, [fp, #-18]
    9030:	e3833008 	orr	r3, r3, #8	; 0x8
    9034:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_MAG_INCLINATION_ERROR) && (mincCnt<5) && ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE)==0))
    9038:	e59f3a6c 	ldr	r3, [pc, #2668]	; 9aac <.text+0x9aac>
    903c:	e1d335b2 	ldrh	r3, [r3, #82]
    9040:	e1a03803 	mov	r3, r3, lsl #16
    9044:	e1a03843 	mov	r3, r3, asr #16
    9048:	e3530000 	cmp	r3, #0	; 0x0
    904c:	aa00000d 	bge	9088 <fireFlyLedHandler+0xf0>
    9050:	e59f3a5c 	ldr	r3, [pc, #2652]	; 9ab4 <.text+0x9ab4>
    9054:	e5d33000 	ldrb	r3, [r3]
    9058:	e3530004 	cmp	r3, #4	; 0x4
    905c:	8a000009 	bhi	9088 <fireFlyLedHandler+0xf0>
    9060:	e59f3a44 	ldr	r3, [pc, #2628]	; 9aac <.text+0x9aac>
    9064:	e1d335b2 	ldrh	r3, [r3, #82]
    9068:	e1a03803 	mov	r3, r3, lsl #16
    906c:	e1a03823 	mov	r3, r3, lsr #16
    9070:	e2033010 	and	r3, r3, #16	; 0x10
    9074:	e3530000 	cmp	r3, #0	; 0x0
    9078:	1a000002 	bne	9088 <fireFlyLedHandler+0xf0>
	{
		errorFlags|=0x10;
    907c:	e15b31b2 	ldrh	r3, [fp, #-18]
    9080:	e3833010 	orr	r3, r3, #16	; 0x10
    9084:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_MAG_FIELD_STRENGTH_ERROR) && (mfsCnt<5) && ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE)==0))
    9088:	e59f3a1c 	ldr	r3, [pc, #2588]	; 9aac <.text+0x9aac>
    908c:	e1d335b2 	ldrh	r3, [r3, #82]
    9090:	e1a03803 	mov	r3, r3, lsl #16
    9094:	e1a03823 	mov	r3, r3, lsr #16
    9098:	e2033901 	and	r3, r3, #16384	; 0x4000
    909c:	e3530000 	cmp	r3, #0	; 0x0
    90a0:	0a00000d 	beq	90dc <fireFlyLedHandler+0x144>
    90a4:	e59f3a0c 	ldr	r3, [pc, #2572]	; 9ab8 <.text+0x9ab8>
    90a8:	e5d33000 	ldrb	r3, [r3]
    90ac:	e3530004 	cmp	r3, #4	; 0x4
    90b0:	8a000009 	bhi	90dc <fireFlyLedHandler+0x144>
    90b4:	e59f39f0 	ldr	r3, [pc, #2544]	; 9aac <.text+0x9aac>
    90b8:	e1d335b2 	ldrh	r3, [r3, #82]
    90bc:	e1a03803 	mov	r3, r3, lsl #16
    90c0:	e1a03823 	mov	r3, r3, lsr #16
    90c4:	e2033010 	and	r3, r3, #16	; 0x10
    90c8:	e3530000 	cmp	r3, #0	; 0x0
    90cc:	1a000002 	bne	90dc <fireFlyLedHandler+0x144>
	{
		errorFlags|=0x20;
    90d0:	e15b31b2 	ldrh	r3, [fp, #-18]
    90d4:	e3833020 	orr	r3, r3, #32	; 0x20
    90d8:	e14b31b2 	strh	r3, [fp, #-18]
	}

	cnt++;
    90dc:	e59f39d8 	ldr	r3, [pc, #2520]	; 9abc <.text+0x9abc>
    90e0:	e1d330b0 	ldrh	r3, [r3]
    90e4:	e2833001 	add	r3, r3, #1	; 0x1
    90e8:	e1a03803 	mov	r3, r3, lsl #16
    90ec:	e1a02823 	mov	r2, r3, lsr #16
    90f0:	e59f39c4 	ldr	r3, [pc, #2500]	; 9abc <.text+0x9abc>
    90f4:	e1c320b0 	strh	r2, [r3]
	if (cnt==200)
    90f8:	e59f39bc 	ldr	r3, [pc, #2492]	; 9abc <.text+0x9abc>
    90fc:	e1d330b0 	ldrh	r3, [r3]
    9100:	e35300c8 	cmp	r3, #200	; 0xc8
    9104:	1a000002 	bne	9114 <fireFlyLedHandler+0x17c>
		cnt=0;
    9108:	e59f39ac 	ldr	r3, [pc, #2476]	; 9abc <.text+0x9abc>
    910c:	e3a02000 	mov	r2, #0	; 0x0
    9110:	e1c320b0 	strh	r2, [r3]
	if(!SYSTEM_initialized)
    9114:	e59f39a4 	ldr	r3, [pc, #2468]	; 9ac0 <.text+0x9ac0>
    9118:	e5d33000 	ldrb	r3, [r3]
    911c:	e20330ff 	and	r3, r3, #255	; 0xff
    9120:	e3530000 	cmp	r3, #0	; 0x0
    9124:	1a000009 	bne	9150 <fireFlyLedHandler+0x1b8>
		{
			errorFlags|=0x01;
    9128:	e15b31b2 	ldrh	r3, [fp, #-18]
    912c:	e3833001 	orr	r3, r3, #1	; 0x1
    9130:	e14b31b2 	strh	r3, [fp, #-18]
			r=0;
    9134:	e3a03000 	mov	r3, #0	; 0x0
    9138:	e54b3015 	strb	r3, [fp, #-21]
			g=0;
    913c:	e3a03000 	mov	r3, #0	; 0x0
    9140:	e54b3014 	strb	r3, [fp, #-20]
			b=255;
    9144:	e3e03000 	mvn	r3, #0	; 0x0
    9148:	e54b3013 	strb	r3, [fp, #-19]
    914c:	ea000080 	b	9354 <fireFlyLedHandler+0x3bc>
		}
	else if (((GPS_Data.status&0xFF)==3) && (HL_Status.battery_voltage_1>11000))
    9150:	e59f396c 	ldr	r3, [pc, #2412]	; 9ac4 <.text+0x9ac4>
    9154:	e5933028 	ldr	r3, [r3, #40]
    9158:	e20330ff 	and	r3, r3, #255	; 0xff
    915c:	e3530003 	cmp	r3, #3	; 0x3
    9160:	1a00000e 	bne	91a0 <fireFlyLedHandler+0x208>
    9164:	e59f395c 	ldr	r3, [pc, #2396]	; 9ac8 <.text+0x9ac8>
    9168:	e1d330b0 	ldrh	r3, [r3]
    916c:	e1a03803 	mov	r3, r3, lsl #16
    9170:	e1a02843 	mov	r2, r3, asr #16
    9174:	e3a03dab 	mov	r3, #10944	; 0x2ac0
    9178:	e2833038 	add	r3, r3, #56	; 0x38
    917c:	e1520003 	cmp	r2, r3
    9180:	da000006 	ble	91a0 <fireFlyLedHandler+0x208>
    {
    	r=0;
    9184:	e3a03000 	mov	r3, #0	; 0x0
    9188:	e54b3015 	strb	r3, [fp, #-21]
    	g=255;
    918c:	e3e03000 	mvn	r3, #0	; 0x0
    9190:	e54b3014 	strb	r3, [fp, #-20]
    	b=0;
    9194:	e3a03000 	mov	r3, #0	; 0x0
    9198:	e54b3013 	strb	r3, [fp, #-19]
    919c:	ea00006c 	b	9354 <fireFlyLedHandler+0x3bc>
    }else if (HL_Status.battery_voltage_1<11000)
    91a0:	e59f3920 	ldr	r3, [pc, #2336]	; 9ac8 <.text+0x9ac8>
    91a4:	e1d330b0 	ldrh	r3, [r3]
    91a8:	e1a03803 	mov	r3, r3, lsl #16
    91ac:	e1a02843 	mov	r2, r3, asr #16
    91b0:	e3a03dab 	mov	r3, #10944	; 0x2ac0
    91b4:	e2833037 	add	r3, r3, #55	; 0x37
    91b8:	e1520003 	cmp	r2, r3
    91bc:	ca000059 	bgt	9328 <fireFlyLedHandler+0x390>
    {
    	unsigned int dim=11000-HL_Status.battery_voltage_1;
    91c0:	e59f3900 	ldr	r3, [pc, #2304]	; 9ac8 <.text+0x9ac8>
    91c4:	e1d330b0 	ldrh	r3, [r3]
    91c8:	e1a03803 	mov	r3, r3, lsl #16
    91cc:	e1a03843 	mov	r3, r3, asr #16
    91d0:	e2633dab 	rsb	r3, r3, #10944	; 0x2ac0
    91d4:	e2833038 	add	r3, r3, #56	; 0x38
    91d8:	e50b3010 	str	r3, [fp, #-16]

    	if (dim>1000)
    91dc:	e51b3010 	ldr	r3, [fp, #-16]
    91e0:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    91e4:	9a000001 	bls	91f0 <fireFlyLedHandler+0x258>
    		dim=1000;
    91e8:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    91ec:	e50b3010 	str	r3, [fp, #-16]


    	if ((GPS_Data.status&0xFF)!=3)
    91f0:	e59f38cc 	ldr	r3, [pc, #2252]	; 9ac4 <.text+0x9ac4>
    91f4:	e5933028 	ldr	r3, [r3, #40]
    91f8:	e20330ff 	and	r3, r3, #255	; 0xff
    91fc:	e3530003 	cmp	r3, #3	; 0x3
    9200:	0a000018 	beq	9268 <fireFlyLedHandler+0x2d0>
    	{
        	dim/=6;
    9204:	e51b2010 	ldr	r2, [fp, #-16]
    9208:	e59f38bc 	ldr	r3, [pc, #2236]	; 9acc <.text+0x9acc>
    920c:	e0831392 	umull	r1, r3, r2, r3
    9210:	e1a03123 	mov	r3, r3, lsr #2
    9214:	e50b3010 	str	r3, [fp, #-16]
        	dim+=10;
    9218:	e51b3010 	ldr	r3, [fp, #-16]
    921c:	e283300a 	add	r3, r3, #10	; 0xa
    9220:	e50b3010 	str	r3, [fp, #-16]
        	if (dim>165)
    9224:	e51b3010 	ldr	r3, [fp, #-16]
    9228:	e35300a5 	cmp	r3, #165	; 0xa5
    922c:	9a000001 	bls	9238 <fireFlyLedHandler+0x2a0>
        		dim=165;
    9230:	e3a030a5 	mov	r3, #165	; 0xa5
    9234:	e50b3010 	str	r3, [fp, #-16]
    		r=255;
    9238:	e3e03000 	mvn	r3, #0	; 0x0
    923c:	e54b3015 	strb	r3, [fp, #-21]
    		g=165-dim;
    9240:	e51b3010 	ldr	r3, [fp, #-16]
    9244:	e20330ff 	and	r3, r3, #255	; 0xff
    9248:	e26334ff 	rsb	r3, r3, #-16777216	; 0xff000000
    924c:	e28338ff 	add	r3, r3, #16711680	; 0xff0000
    9250:	e2833cff 	add	r3, r3, #65280	; 0xff00
    9254:	e28330a5 	add	r3, r3, #165	; 0xa5
    9258:	e54b3014 	strb	r3, [fp, #-20]
    		b=0;
    925c:	e3a03000 	mov	r3, #0	; 0x0
    9260:	e54b3013 	strb	r3, [fp, #-19]
    9264:	ea000012 	b	92b4 <fireFlyLedHandler+0x31c>
    	}else
    	{
        	dim/=4;
    9268:	e51b3010 	ldr	r3, [fp, #-16]
    926c:	e1a03123 	mov	r3, r3, lsr #2
    9270:	e50b3010 	str	r3, [fp, #-16]
        	dim+=5;
    9274:	e51b3010 	ldr	r3, [fp, #-16]
    9278:	e2833005 	add	r3, r3, #5	; 0x5
    927c:	e50b3010 	str	r3, [fp, #-16]
        	if (dim>255)
    9280:	e51b3010 	ldr	r3, [fp, #-16]
    9284:	e35300ff 	cmp	r3, #255	; 0xff
    9288:	9a000001 	bls	9294 <fireFlyLedHandler+0x2fc>
        		dim=255;
    928c:	e3a030ff 	mov	r3, #255	; 0xff
    9290:	e50b3010 	str	r3, [fp, #-16]
    		r=dim;
    9294:	e51b3010 	ldr	r3, [fp, #-16]
    9298:	e54b3015 	strb	r3, [fp, #-21]
    		g=255-dim;
    929c:	e51b3010 	ldr	r3, [fp, #-16]
    92a0:	e20330ff 	and	r3, r3, #255	; 0xff
    92a4:	e1e03003 	mvn	r3, r3
    92a8:	e54b3014 	strb	r3, [fp, #-20]
    		b=0;
    92ac:	e3a03000 	mov	r3, #0	; 0x0
    92b0:	e54b3013 	strb	r3, [fp, #-19]
    	}
    	if(HL_Status.battery_voltage_1<10300) //blink LED @ very low voltage
    92b4:	e59f380c 	ldr	r3, [pc, #2060]	; 9ac8 <.text+0x9ac8>
    92b8:	e1d330b0 	ldrh	r3, [r3]
    92bc:	e1a03803 	mov	r3, r3, lsl #16
    92c0:	e1a02843 	mov	r2, r3, asr #16
    92c4:	e3a03b0a 	mov	r3, #10240	; 0x2800
    92c8:	e283303b 	add	r3, r3, #59	; 0x3b
    92cc:	e1520003 	cmp	r2, r3
    92d0:	ca00001f 	bgt	9354 <fireFlyLedHandler+0x3bc>
    	{
    		if((cnt%20)<10) {r=0;g=0;b=0;};
    92d4:	e59f37e0 	ldr	r3, [pc, #2016]	; 9abc <.text+0x9abc>
    92d8:	e1d310b0 	ldrh	r1, [r3]
    92dc:	e59f37ec 	ldr	r3, [pc, #2028]	; 9ad0 <.text+0x9ad0>
    92e0:	e0832391 	umull	r2, r3, r1, r3
    92e4:	e1a02223 	mov	r2, r3, lsr #4
    92e8:	e1a03002 	mov	r3, r2
    92ec:	e1a03103 	mov	r3, r3, lsl #2
    92f0:	e0833002 	add	r3, r3, r2
    92f4:	e1a03103 	mov	r3, r3, lsl #2
    92f8:	e0633001 	rsb	r3, r3, r1
    92fc:	e1a03803 	mov	r3, r3, lsl #16
    9300:	e1a03823 	mov	r3, r3, lsr #16
    9304:	e3530009 	cmp	r3, #9	; 0x9
    9308:	8a000011 	bhi	9354 <fireFlyLedHandler+0x3bc>
    930c:	e3a03000 	mov	r3, #0	; 0x0
    9310:	e54b3015 	strb	r3, [fp, #-21]
    9314:	e3a03000 	mov	r3, #0	; 0x0
    9318:	e54b3014 	strb	r3, [fp, #-20]
    931c:	e3a03000 	mov	r3, #0	; 0x0
    9320:	e54b3013 	strb	r3, [fp, #-19]
    9324:	ea00000a 	b	9354 <fireFlyLedHandler+0x3bc>
    	}
    }else if ((GPS_Data.status&0xFF)!=3)
    9328:	e59f3794 	ldr	r3, [pc, #1940]	; 9ac4 <.text+0x9ac4>
    932c:	e5933028 	ldr	r3, [r3, #40]
    9330:	e20330ff 	and	r3, r3, #255	; 0xff
    9334:	e3530003 	cmp	r3, #3	; 0x3
    9338:	0a000005 	beq	9354 <fireFlyLedHandler+0x3bc>
    {
    	r=255;
    933c:	e3e03000 	mvn	r3, #0	; 0x0
    9340:	e54b3015 	strb	r3, [fp, #-21]
    	g=165;
    9344:	e3e0305a 	mvn	r3, #90	; 0x5a
    9348:	e54b3014 	strb	r3, [fp, #-20]
    	b=0;
    934c:	e3a03000 	mov	r3, #0	; 0x0
    9350:	e54b3013 	strb	r3, [fp, #-19]
    }

	if ((cnt<=100) && (errorFlags))
    9354:	e59f3760 	ldr	r3, [pc, #1888]	; 9abc <.text+0x9abc>
    9358:	e1d330b0 	ldrh	r3, [r3]
    935c:	e3530064 	cmp	r3, #100	; 0x64
    9360:	8a000008 	bhi	9388 <fireFlyLedHandler+0x3f0>
    9364:	e15b31b2 	ldrh	r3, [fp, #-18]
    9368:	e3530000 	cmp	r3, #0	; 0x0
    936c:	0a000005 	beq	9388 <fireFlyLedHandler+0x3f0>
	{
		r=g=b=0;
    9370:	e3a03000 	mov	r3, #0	; 0x0
    9374:	e54b3013 	strb	r3, [fp, #-19]
    9378:	e55b3013 	ldrb	r3, [fp, #-19]
    937c:	e54b3014 	strb	r3, [fp, #-20]
    9380:	e55b3014 	ldrb	r3, [fp, #-20]
    9384:	e54b3015 	strb	r3, [fp, #-21]
	}

	if ((cnt>100) && (cnt<200) && (errorFlags)) //always signal errors for 1 second.
    9388:	e59f372c 	ldr	r3, [pc, #1836]	; 9abc <.text+0x9abc>
    938c:	e1d330b0 	ldrh	r3, [r3]
    9390:	e3530064 	cmp	r3, #100	; 0x64
    9394:	9a0001ba 	bls	9a84 <fireFlyLedHandler+0xaec>
    9398:	e59f371c 	ldr	r3, [pc, #1820]	; 9abc <.text+0x9abc>
    939c:	e1d330b0 	ldrh	r3, [r3]
    93a0:	e35300c7 	cmp	r3, #199	; 0xc7
    93a4:	8a0001b6 	bhi	9a84 <fireFlyLedHandler+0xaec>
    93a8:	e15b31b2 	ldrh	r3, [fp, #-18]
    93ac:	e3530000 	cmp	r3, #0	; 0x0
    93b0:	0a0001b3 	beq	9a84 <fireFlyLedHandler+0xaec>
	{
		//overwrite rgb with error signaling
		if (errorFlags & 0x02) //gyros
    93b4:	e15b31b2 	ldrh	r3, [fp, #-18]
    93b8:	e2033002 	and	r3, r3, #2	; 0x2
    93bc:	e3530000 	cmp	r3, #0	; 0x0
    93c0:	0a000027 	beq	9464 <fireFlyLedHandler+0x4cc>
		{
			if (cnt < 125) {
    93c4:	e59f36f0 	ldr	r3, [pc, #1776]	; 9abc <.text+0x9abc>
    93c8:	e1d330b0 	ldrh	r3, [r3]
    93cc:	e353007c 	cmp	r3, #124	; 0x7c
    93d0:	8a000006 	bhi	93f0 <fireFlyLedHandler+0x458>
				r = 0;
    93d4:	e3a03000 	mov	r3, #0	; 0x0
    93d8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    93dc:	e3a03000 	mov	r3, #0	; 0x0
    93e0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    93e4:	e3a03000 	mov	r3, #0	; 0x0
    93e8:	e54b3013 	strb	r3, [fp, #-19]
    93ec:	ea0001a4 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 150) {
    93f0:	e59f36c4 	ldr	r3, [pc, #1732]	; 9abc <.text+0x9abc>
    93f4:	e1d330b0 	ldrh	r3, [r3]
    93f8:	e3530095 	cmp	r3, #149	; 0x95
    93fc:	8a000006 	bhi	941c <fireFlyLedHandler+0x484>
				r = 255;
    9400:	e3e03000 	mvn	r3, #0	; 0x0
    9404:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9408:	e3a03000 	mov	r3, #0	; 0x0
    940c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9410:	e3a03000 	mov	r3, #0	; 0x0
    9414:	e54b3013 	strb	r3, [fp, #-19]
    9418:	ea000199 	b	9a84 <fireFlyLedHandler+0xaec>

			} else if (cnt < 175) {
    941c:	e59f3698 	ldr	r3, [pc, #1688]	; 9abc <.text+0x9abc>
    9420:	e1d330b0 	ldrh	r3, [r3]
    9424:	e35300ae 	cmp	r3, #174	; 0xae
    9428:	8a000006 	bhi	9448 <fireFlyLedHandler+0x4b0>
				r = 0;
    942c:	e3a03000 	mov	r3, #0	; 0x0
    9430:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9434:	e3a03000 	mov	r3, #0	; 0x0
    9438:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    943c:	e3a03000 	mov	r3, #0	; 0x0
    9440:	e54b3013 	strb	r3, [fp, #-19]
    9444:	ea00018e 	b	9a84 <fireFlyLedHandler+0xaec>
			} else {
				r = 255;
    9448:	e3e03000 	mvn	r3, #0	; 0x0
    944c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9450:	e3a03000 	mov	r3, #0	; 0x0
    9454:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9458:	e3a03000 	mov	r3, #0	; 0x0
    945c:	e54b3013 	strb	r3, [fp, #-19]
    9460:	ea000187 	b	9a84 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x04) {
    9464:	e15b31b2 	ldrh	r3, [fp, #-18]
    9468:	e2033004 	and	r3, r3, #4	; 0x4
    946c:	e3530000 	cmp	r3, #0	; 0x0
    9470:	0a000031 	beq	953c <fireFlyLedHandler+0x5a4>
			//blink 3x
			if (cnt < 125) {
    9474:	e59f3640 	ldr	r3, [pc, #1600]	; 9abc <.text+0x9abc>
    9478:	e1d330b0 	ldrh	r3, [r3]
    947c:	e353007c 	cmp	r3, #124	; 0x7c
    9480:	8a000005 	bhi	949c <fireFlyLedHandler+0x504>
				r = 255;
    9484:	e3e03000 	mvn	r3, #0	; 0x0
    9488:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    948c:	e3a03000 	mov	r3, #0	; 0x0
    9490:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9494:	e3a03000 	mov	r3, #0	; 0x0
    9498:	e54b3013 	strb	r3, [fp, #-19]
			}
			if (cnt < 140) {
    949c:	e59f3618 	ldr	r3, [pc, #1560]	; 9abc <.text+0x9abc>
    94a0:	e1d330b0 	ldrh	r3, [r3]
    94a4:	e353008b 	cmp	r3, #139	; 0x8b
    94a8:	8a000006 	bhi	94c8 <fireFlyLedHandler+0x530>
				r = 0;
    94ac:	e3a03000 	mov	r3, #0	; 0x0
    94b0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    94b4:	e3a03000 	mov	r3, #0	; 0x0
    94b8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    94bc:	e3a03000 	mov	r3, #0	; 0x0
    94c0:	e54b3013 	strb	r3, [fp, #-19]
    94c4:	ea00016e 	b	9a84 <fireFlyLedHandler+0xaec>

			} else if (cnt < 175) {
    94c8:	e59f35ec 	ldr	r3, [pc, #1516]	; 9abc <.text+0x9abc>
    94cc:	e1d330b0 	ldrh	r3, [r3]
    94d0:	e35300ae 	cmp	r3, #174	; 0xae
    94d4:	8a000006 	bhi	94f4 <fireFlyLedHandler+0x55c>
				r = 255;
    94d8:	e3e03000 	mvn	r3, #0	; 0x0
    94dc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    94e0:	e3a03000 	mov	r3, #0	; 0x0
    94e4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    94e8:	e3a03000 	mov	r3, #0	; 0x0
    94ec:	e54b3013 	strb	r3, [fp, #-19]
    94f0:	ea000163 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 190) {
    94f4:	e59f35c0 	ldr	r3, [pc, #1472]	; 9abc <.text+0x9abc>
    94f8:	e1d330b0 	ldrh	r3, [r3]
    94fc:	e35300bd 	cmp	r3, #189	; 0xbd
    9500:	8a000006 	bhi	9520 <fireFlyLedHandler+0x588>
				r = 0;
    9504:	e3a03000 	mov	r3, #0	; 0x0
    9508:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    950c:	e3a03000 	mov	r3, #0	; 0x0
    9510:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9514:	e3a03000 	mov	r3, #0	; 0x0
    9518:	e54b3013 	strb	r3, [fp, #-19]
    951c:	ea000158 	b	9a84 <fireFlyLedHandler+0xaec>
			} else {
				r = 255;
    9520:	e3e03000 	mvn	r3, #0	; 0x0
    9524:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9528:	e3a03000 	mov	r3, #0	; 0x0
    952c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9530:	e3a03000 	mov	r3, #0	; 0x0
    9534:	e54b3013 	strb	r3, [fp, #-19]
    9538:	ea000151 	b	9a84 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x08) {
    953c:	e15b31b2 	ldrh	r3, [fp, #-18]
    9540:	e2033008 	and	r3, r3, #8	; 0x8
    9544:	e3530000 	cmp	r3, #0	; 0x0
    9548:	0a000082 	beq	9758 <fireFlyLedHandler+0x7c0>
			if ((ceCnt < 5) && (cnt == 195))
    954c:	e59f355c 	ldr	r3, [pc, #1372]	; 9ab0 <.text+0x9ab0>
    9550:	e5d33000 	ldrb	r3, [r3]
    9554:	e3530004 	cmp	r3, #4	; 0x4
    9558:	8a000009 	bhi	9584 <fireFlyLedHandler+0x5ec>
    955c:	e59f3558 	ldr	r3, [pc, #1368]	; 9abc <.text+0x9abc>
    9560:	e1d330b0 	ldrh	r3, [r3]
    9564:	e35300c3 	cmp	r3, #195	; 0xc3
    9568:	1a000005 	bne	9584 <fireFlyLedHandler+0x5ec>
				ceCnt++;
    956c:	e59f353c 	ldr	r3, [pc, #1340]	; 9ab0 <.text+0x9ab0>
    9570:	e5d33000 	ldrb	r3, [r3]
    9574:	e2833001 	add	r3, r3, #1	; 0x1
    9578:	e20330ff 	and	r3, r3, #255	; 0xff
    957c:	e59f252c 	ldr	r2, [pc, #1324]	; 9ab0 <.text+0x9ab0>
    9580:	e5c23000 	strb	r3, [r2]
			//blink 5x
			if (cnt < 105) {
    9584:	e59f3530 	ldr	r3, [pc, #1328]	; 9abc <.text+0x9abc>
    9588:	e1d330b0 	ldrh	r3, [r3]
    958c:	e3530068 	cmp	r3, #104	; 0x68
    9590:	8a000006 	bhi	95b0 <fireFlyLedHandler+0x618>
				r = 0;
    9594:	e3a03000 	mov	r3, #0	; 0x0
    9598:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    959c:	e3a03000 	mov	r3, #0	; 0x0
    95a0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    95a4:	e3a03000 	mov	r3, #0	; 0x0
    95a8:	e54b3013 	strb	r3, [fp, #-19]
    95ac:	ea000134 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    95b0:	e59f3504 	ldr	r3, [pc, #1284]	; 9abc <.text+0x9abc>
    95b4:	e1d330b0 	ldrh	r3, [r3]
    95b8:	e3530072 	cmp	r3, #114	; 0x72
    95bc:	8a000006 	bhi	95dc <fireFlyLedHandler+0x644>
				r = 255;
    95c0:	e3e03000 	mvn	r3, #0	; 0x0
    95c4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    95c8:	e3a03000 	mov	r3, #0	; 0x0
    95cc:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    95d0:	e3a03000 	mov	r3, #0	; 0x0
    95d4:	e54b3013 	strb	r3, [fp, #-19]
    95d8:	ea000129 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    95dc:	e59f34d8 	ldr	r3, [pc, #1240]	; 9abc <.text+0x9abc>
    95e0:	e1d330b0 	ldrh	r3, [r3]
    95e4:	e353007c 	cmp	r3, #124	; 0x7c
    95e8:	8a000006 	bhi	9608 <fireFlyLedHandler+0x670>
				r = 0;
    95ec:	e3a03000 	mov	r3, #0	; 0x0
    95f0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    95f4:	e3a03000 	mov	r3, #0	; 0x0
    95f8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    95fc:	e3a03000 	mov	r3, #0	; 0x0
    9600:	e54b3013 	strb	r3, [fp, #-19]
    9604:	ea00011e 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    9608:	e59f34ac 	ldr	r3, [pc, #1196]	; 9abc <.text+0x9abc>
    960c:	e1d330b0 	ldrh	r3, [r3]
    9610:	e3530086 	cmp	r3, #134	; 0x86
    9614:	8a000006 	bhi	9634 <fireFlyLedHandler+0x69c>
				r = 255;
    9618:	e3e03000 	mvn	r3, #0	; 0x0
    961c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9620:	e3a03000 	mov	r3, #0	; 0x0
    9624:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9628:	e3a03000 	mov	r3, #0	; 0x0
    962c:	e54b3013 	strb	r3, [fp, #-19]
    9630:	ea000113 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    9634:	e59f3480 	ldr	r3, [pc, #1152]	; 9abc <.text+0x9abc>
    9638:	e1d330b0 	ldrh	r3, [r3]
    963c:	e3530090 	cmp	r3, #144	; 0x90
    9640:	8a000006 	bhi	9660 <fireFlyLedHandler+0x6c8>
				r = 0;
    9644:	e3a03000 	mov	r3, #0	; 0x0
    9648:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    964c:	e3a03000 	mov	r3, #0	; 0x0
    9650:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9654:	e3a03000 	mov	r3, #0	; 0x0
    9658:	e54b3013 	strb	r3, [fp, #-19]
    965c:	ea000108 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    9660:	e59f3454 	ldr	r3, [pc, #1108]	; 9abc <.text+0x9abc>
    9664:	e1d330b0 	ldrh	r3, [r3]
    9668:	e353009a 	cmp	r3, #154	; 0x9a
    966c:	8a000006 	bhi	968c <fireFlyLedHandler+0x6f4>
				r = 255;
    9670:	e3e03000 	mvn	r3, #0	; 0x0
    9674:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9678:	e3a03000 	mov	r3, #0	; 0x0
    967c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9680:	e3a03000 	mov	r3, #0	; 0x0
    9684:	e54b3013 	strb	r3, [fp, #-19]
    9688:	ea0000fd 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 165) {
    968c:	e59f3428 	ldr	r3, [pc, #1064]	; 9abc <.text+0x9abc>
    9690:	e1d330b0 	ldrh	r3, [r3]
    9694:	e35300a4 	cmp	r3, #164	; 0xa4
    9698:	8a000006 	bhi	96b8 <fireFlyLedHandler+0x720>
				r = 0;
    969c:	e3a03000 	mov	r3, #0	; 0x0
    96a0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    96a4:	e3a03000 	mov	r3, #0	; 0x0
    96a8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    96ac:	e3a03000 	mov	r3, #0	; 0x0
    96b0:	e54b3013 	strb	r3, [fp, #-19]
    96b4:	ea0000f2 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 175) {
    96b8:	e59f33fc 	ldr	r3, [pc, #1020]	; 9abc <.text+0x9abc>
    96bc:	e1d330b0 	ldrh	r3, [r3]
    96c0:	e35300ae 	cmp	r3, #174	; 0xae
    96c4:	8a000006 	bhi	96e4 <fireFlyLedHandler+0x74c>
				r = 255;
    96c8:	e3e03000 	mvn	r3, #0	; 0x0
    96cc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    96d0:	e3a03000 	mov	r3, #0	; 0x0
    96d4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    96d8:	e3a03000 	mov	r3, #0	; 0x0
    96dc:	e54b3013 	strb	r3, [fp, #-19]
    96e0:	ea0000e7 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 185) {
    96e4:	e59f33d0 	ldr	r3, [pc, #976]	; 9abc <.text+0x9abc>
    96e8:	e1d330b0 	ldrh	r3, [r3]
    96ec:	e35300b8 	cmp	r3, #184	; 0xb8
    96f0:	8a000006 	bhi	9710 <fireFlyLedHandler+0x778>
				r = 0;
    96f4:	e3a03000 	mov	r3, #0	; 0x0
    96f8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    96fc:	e3a03000 	mov	r3, #0	; 0x0
    9700:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9704:	e3a03000 	mov	r3, #0	; 0x0
    9708:	e54b3013 	strb	r3, [fp, #-19]
    970c:	ea0000dc 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 195) {
    9710:	e59f33a4 	ldr	r3, [pc, #932]	; 9abc <.text+0x9abc>
    9714:	e1d330b0 	ldrh	r3, [r3]
    9718:	e35300c2 	cmp	r3, #194	; 0xc2
    971c:	8a000006 	bhi	973c <fireFlyLedHandler+0x7a4>
				r = 255;
    9720:	e3e03000 	mvn	r3, #0	; 0x0
    9724:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9728:	e3a03000 	mov	r3, #0	; 0x0
    972c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9730:	e3a03000 	mov	r3, #0	; 0x0
    9734:	e54b3013 	strb	r3, [fp, #-19]
    9738:	ea0000d1 	b	9a84 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    973c:	e3a03000 	mov	r3, #0	; 0x0
    9740:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9744:	e3a03000 	mov	r3, #0	; 0x0
    9748:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    974c:	e3a03000 	mov	r3, #0	; 0x0
    9750:	e54b3013 	strb	r3, [fp, #-19]
    9754:	ea0000ca 	b	9a84 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x10) {
    9758:	e15b31b2 	ldrh	r3, [fp, #-18]
    975c:	e2033010 	and	r3, r3, #16	; 0x10
    9760:	e3530000 	cmp	r3, #0	; 0x0
    9764:	0a00006c 	beq	991c <fireFlyLedHandler+0x984>
			if ((mincCnt < 5) && (cnt == 195))
    9768:	e59f3344 	ldr	r3, [pc, #836]	; 9ab4 <.text+0x9ab4>
    976c:	e5d33000 	ldrb	r3, [r3]
    9770:	e3530004 	cmp	r3, #4	; 0x4
    9774:	8a000009 	bhi	97a0 <fireFlyLedHandler+0x808>
    9778:	e59f333c 	ldr	r3, [pc, #828]	; 9abc <.text+0x9abc>
    977c:	e1d330b0 	ldrh	r3, [r3]
    9780:	e35300c3 	cmp	r3, #195	; 0xc3
    9784:	1a000005 	bne	97a0 <fireFlyLedHandler+0x808>
				mincCnt++;
    9788:	e59f3324 	ldr	r3, [pc, #804]	; 9ab4 <.text+0x9ab4>
    978c:	e5d33000 	ldrb	r3, [r3]
    9790:	e2833001 	add	r3, r3, #1	; 0x1
    9794:	e20330ff 	and	r3, r3, #255	; 0xff
    9798:	e59f2314 	ldr	r2, [pc, #788]	; 9ab4 <.text+0x9ab4>
    979c:	e5c23000 	strb	r3, [r2]
			//blink 4x
			if (cnt < 105) {
    97a0:	e59f3314 	ldr	r3, [pc, #788]	; 9abc <.text+0x9abc>
    97a4:	e1d330b0 	ldrh	r3, [r3]
    97a8:	e3530068 	cmp	r3, #104	; 0x68
    97ac:	8a000006 	bhi	97cc <fireFlyLedHandler+0x834>
				r = 0;
    97b0:	e3a03000 	mov	r3, #0	; 0x0
    97b4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    97b8:	e3a03000 	mov	r3, #0	; 0x0
    97bc:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    97c0:	e3a03000 	mov	r3, #0	; 0x0
    97c4:	e54b3013 	strb	r3, [fp, #-19]
    97c8:	ea0000ad 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    97cc:	e59f32e8 	ldr	r3, [pc, #744]	; 9abc <.text+0x9abc>
    97d0:	e1d330b0 	ldrh	r3, [r3]
    97d4:	e3530072 	cmp	r3, #114	; 0x72
    97d8:	8a000006 	bhi	97f8 <fireFlyLedHandler+0x860>
				r = 0;
    97dc:	e3a03000 	mov	r3, #0	; 0x0
    97e0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    97e4:	e3a03000 	mov	r3, #0	; 0x0
    97e8:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    97ec:	e3e03000 	mvn	r3, #0	; 0x0
    97f0:	e54b3013 	strb	r3, [fp, #-19]
    97f4:	ea0000a2 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    97f8:	e59f32bc 	ldr	r3, [pc, #700]	; 9abc <.text+0x9abc>
    97fc:	e1d330b0 	ldrh	r3, [r3]
    9800:	e353007c 	cmp	r3, #124	; 0x7c
    9804:	8a000006 	bhi	9824 <fireFlyLedHandler+0x88c>
				r = 0;
    9808:	e3a03000 	mov	r3, #0	; 0x0
    980c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9810:	e3a03000 	mov	r3, #0	; 0x0
    9814:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9818:	e3a03000 	mov	r3, #0	; 0x0
    981c:	e54b3013 	strb	r3, [fp, #-19]
    9820:	ea000097 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    9824:	e59f3290 	ldr	r3, [pc, #656]	; 9abc <.text+0x9abc>
    9828:	e1d330b0 	ldrh	r3, [r3]
    982c:	e3530086 	cmp	r3, #134	; 0x86
    9830:	8a000006 	bhi	9850 <fireFlyLedHandler+0x8b8>
				r = 0;
    9834:	e3a03000 	mov	r3, #0	; 0x0
    9838:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    983c:	e3a03000 	mov	r3, #0	; 0x0
    9840:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9844:	e3e03000 	mvn	r3, #0	; 0x0
    9848:	e54b3013 	strb	r3, [fp, #-19]
    984c:	ea00008c 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    9850:	e59f3264 	ldr	r3, [pc, #612]	; 9abc <.text+0x9abc>
    9854:	e1d330b0 	ldrh	r3, [r3]
    9858:	e3530090 	cmp	r3, #144	; 0x90
    985c:	8a000006 	bhi	987c <fireFlyLedHandler+0x8e4>
				r = 0;
    9860:	e3a03000 	mov	r3, #0	; 0x0
    9864:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9868:	e3a03000 	mov	r3, #0	; 0x0
    986c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9870:	e3a03000 	mov	r3, #0	; 0x0
    9874:	e54b3013 	strb	r3, [fp, #-19]
    9878:	ea000081 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    987c:	e59f3238 	ldr	r3, [pc, #568]	; 9abc <.text+0x9abc>
    9880:	e1d330b0 	ldrh	r3, [r3]
    9884:	e353009a 	cmp	r3, #154	; 0x9a
    9888:	8a000006 	bhi	98a8 <fireFlyLedHandler+0x910>
				r = 0;
    988c:	e3a03000 	mov	r3, #0	; 0x0
    9890:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9894:	e3a03000 	mov	r3, #0	; 0x0
    9898:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    989c:	e3e03000 	mvn	r3, #0	; 0x0
    98a0:	e54b3013 	strb	r3, [fp, #-19]
    98a4:	ea000076 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 165) {
    98a8:	e59f320c 	ldr	r3, [pc, #524]	; 9abc <.text+0x9abc>
    98ac:	e1d330b0 	ldrh	r3, [r3]
    98b0:	e35300a4 	cmp	r3, #164	; 0xa4
    98b4:	8a000006 	bhi	98d4 <fireFlyLedHandler+0x93c>
				r = 0;
    98b8:	e3a03000 	mov	r3, #0	; 0x0
    98bc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    98c0:	e3a03000 	mov	r3, #0	; 0x0
    98c4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    98c8:	e3a03000 	mov	r3, #0	; 0x0
    98cc:	e54b3013 	strb	r3, [fp, #-19]
    98d0:	ea00006b 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 175) {
    98d4:	e59f31e0 	ldr	r3, [pc, #480]	; 9abc <.text+0x9abc>
    98d8:	e1d330b0 	ldrh	r3, [r3]
    98dc:	e35300ae 	cmp	r3, #174	; 0xae
    98e0:	8a000006 	bhi	9900 <fireFlyLedHandler+0x968>
				r = 0;
    98e4:	e3a03000 	mov	r3, #0	; 0x0
    98e8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    98ec:	e3a03000 	mov	r3, #0	; 0x0
    98f0:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    98f4:	e3e03000 	mvn	r3, #0	; 0x0
    98f8:	e54b3013 	strb	r3, [fp, #-19]
    98fc:	ea000060 	b	9a84 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    9900:	e3a03000 	mov	r3, #0	; 0x0
    9904:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9908:	e3a03000 	mov	r3, #0	; 0x0
    990c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9910:	e3a03000 	mov	r3, #0	; 0x0
    9914:	e54b3013 	strb	r3, [fp, #-19]
    9918:	ea000059 	b	9a84 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x20) {
    991c:	e15b31b2 	ldrh	r3, [fp, #-18]
    9920:	e2033020 	and	r3, r3, #32	; 0x20
    9924:	e3530000 	cmp	r3, #0	; 0x0
    9928:	0a000055 	beq	9a84 <fireFlyLedHandler+0xaec>
			if ((mfsCnt < 5) && (cnt == 195))
    992c:	e59f3184 	ldr	r3, [pc, #388]	; 9ab8 <.text+0x9ab8>
    9930:	e5d33000 	ldrb	r3, [r3]
    9934:	e3530004 	cmp	r3, #4	; 0x4
    9938:	8a000009 	bhi	9964 <fireFlyLedHandler+0x9cc>
    993c:	e59f3178 	ldr	r3, [pc, #376]	; 9abc <.text+0x9abc>
    9940:	e1d330b0 	ldrh	r3, [r3]
    9944:	e35300c3 	cmp	r3, #195	; 0xc3
    9948:	1a000005 	bne	9964 <fireFlyLedHandler+0x9cc>
				mfsCnt++;
    994c:	e59f3164 	ldr	r3, [pc, #356]	; 9ab8 <.text+0x9ab8>
    9950:	e5d33000 	ldrb	r3, [r3]
    9954:	e2833001 	add	r3, r3, #1	; 0x1
    9958:	e20330ff 	and	r3, r3, #255	; 0xff
    995c:	e59f2154 	ldr	r2, [pc, #340]	; 9ab8 <.text+0x9ab8>
    9960:	e5c23000 	strb	r3, [r2]
			//blink 3x !
			if (cnt < 105) {
    9964:	e59f3150 	ldr	r3, [pc, #336]	; 9abc <.text+0x9abc>
    9968:	e1d330b0 	ldrh	r3, [r3]
    996c:	e3530068 	cmp	r3, #104	; 0x68
    9970:	8a000006 	bhi	9990 <fireFlyLedHandler+0x9f8>
				r = 0;
    9974:	e3a03000 	mov	r3, #0	; 0x0
    9978:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    997c:	e3a03000 	mov	r3, #0	; 0x0
    9980:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9984:	e3a03000 	mov	r3, #0	; 0x0
    9988:	e54b3013 	strb	r3, [fp, #-19]
    998c:	ea00003c 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    9990:	e59f3124 	ldr	r3, [pc, #292]	; 9abc <.text+0x9abc>
    9994:	e1d330b0 	ldrh	r3, [r3]
    9998:	e3530072 	cmp	r3, #114	; 0x72
    999c:	8a000006 	bhi	99bc <fireFlyLedHandler+0xa24>
				r = 0;
    99a0:	e3a03000 	mov	r3, #0	; 0x0
    99a4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    99a8:	e3a03000 	mov	r3, #0	; 0x0
    99ac:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    99b0:	e3e03000 	mvn	r3, #0	; 0x0
    99b4:	e54b3013 	strb	r3, [fp, #-19]
    99b8:	ea000031 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    99bc:	e59f30f8 	ldr	r3, [pc, #248]	; 9abc <.text+0x9abc>
    99c0:	e1d330b0 	ldrh	r3, [r3]
    99c4:	e353007c 	cmp	r3, #124	; 0x7c
    99c8:	8a000006 	bhi	99e8 <fireFlyLedHandler+0xa50>
				r = 0;
    99cc:	e3a03000 	mov	r3, #0	; 0x0
    99d0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    99d4:	e3a03000 	mov	r3, #0	; 0x0
    99d8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    99dc:	e3a03000 	mov	r3, #0	; 0x0
    99e0:	e54b3013 	strb	r3, [fp, #-19]
    99e4:	ea000026 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    99e8:	e59f30cc 	ldr	r3, [pc, #204]	; 9abc <.text+0x9abc>
    99ec:	e1d330b0 	ldrh	r3, [r3]
    99f0:	e3530086 	cmp	r3, #134	; 0x86
    99f4:	8a000006 	bhi	9a14 <fireFlyLedHandler+0xa7c>
				r = 0;
    99f8:	e3a03000 	mov	r3, #0	; 0x0
    99fc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9a00:	e3a03000 	mov	r3, #0	; 0x0
    9a04:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9a08:	e3e03000 	mvn	r3, #0	; 0x0
    9a0c:	e54b3013 	strb	r3, [fp, #-19]
    9a10:	ea00001b 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    9a14:	e59f30a0 	ldr	r3, [pc, #160]	; 9abc <.text+0x9abc>
    9a18:	e1d330b0 	ldrh	r3, [r3]
    9a1c:	e3530090 	cmp	r3, #144	; 0x90
    9a20:	8a000006 	bhi	9a40 <fireFlyLedHandler+0xaa8>
				r = 0;
    9a24:	e3a03000 	mov	r3, #0	; 0x0
    9a28:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9a2c:	e3a03000 	mov	r3, #0	; 0x0
    9a30:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9a34:	e3a03000 	mov	r3, #0	; 0x0
    9a38:	e54b3013 	strb	r3, [fp, #-19]
    9a3c:	ea000010 	b	9a84 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    9a40:	e59f3074 	ldr	r3, [pc, #116]	; 9abc <.text+0x9abc>
    9a44:	e1d330b0 	ldrh	r3, [r3]
    9a48:	e353009a 	cmp	r3, #154	; 0x9a
    9a4c:	8a000006 	bhi	9a6c <fireFlyLedHandler+0xad4>
				r = 0;
    9a50:	e3a03000 	mov	r3, #0	; 0x0
    9a54:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9a58:	e3a03000 	mov	r3, #0	; 0x0
    9a5c:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9a60:	e3e03000 	mvn	r3, #0	; 0x0
    9a64:	e54b3013 	strb	r3, [fp, #-19]
    9a68:	ea000005 	b	9a84 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    9a6c:	e3a03000 	mov	r3, #0	; 0x0
    9a70:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9a74:	e3a03000 	mov	r3, #0	; 0x0
    9a78:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9a7c:	e3a03000 	mov	r3, #0	; 0x0
    9a80:	e54b3013 	strb	r3, [fp, #-19]
			}
		}
	}
	I2C1_setRGBLed(r, g, b);
    9a84:	e55b3015 	ldrb	r3, [fp, #-21]
    9a88:	e55b2014 	ldrb	r2, [fp, #-20]
    9a8c:	e55bc013 	ldrb	ip, [fp, #-19]
    9a90:	e1a00003 	mov	r0, r3
    9a94:	e1a01002 	mov	r1, r2
    9a98:	e1a0200c 	mov	r2, ip
    9a9c:	eb00000c 	bl	9ad4 <I2C1_setRGBLed>
}
    9aa0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9aa4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9aa8:	e12fff1e 	bx	lr
    9aac:	40001fb4 	strmih	r1, [r0], -r4
    9ab0:	40001249 	andmi	r1, r0, r9, asr #4
    9ab4:	4000124a 	andmi	r1, r0, sl, asr #4
    9ab8:	4000124b 	andmi	r1, r0, fp, asr #4
    9abc:	4000124c 	andmi	r1, r0, ip, asr #4
    9ac0:	40000ee8 	andmi	r0, r0, r8, ror #29
    9ac4:	40002064 	andmi	r2, r0, r4, rrx
    9ac8:	40004f00 	andmi	r4, r0, r0, lsl #30
    9acc:	aaaaaaab 	bge	feab4580 <VPBDIV+0x1e8b8480>
    9ad0:	cccccccd 	stcgtl	12, cr12, [ip], {205}

00009ad4 <I2C1_setRGBLed>:


char I2C1_setRGBLed(unsigned char r,unsigned char g,unsigned char b)
{
    9ad4:	e1a0c00d 	mov	ip, sp
    9ad8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9adc:	e24cb004 	sub	fp, ip, #4	; 0x4
    9ae0:	e24dd010 	sub	sp, sp, #16	; 0x10
    9ae4:	e1a03000 	mov	r3, r0
    9ae8:	e54b3010 	strb	r3, [fp, #-16]
    9aec:	e1a03001 	mov	r3, r1
    9af0:	e54b3014 	strb	r3, [fp, #-20]
    9af4:	e1a03002 	mov	r3, r2
    9af8:	e54b3018 	strb	r3, [fp, #-24]
	if ((I2C1MasterState == I2C_STARTED) || (I2C1MasterState == DATA_ACK))
    9afc:	e59f30c4 	ldr	r3, [pc, #196]	; 9bc8 <.text+0x9bc8>
    9b00:	e5933000 	ldr	r3, [r3]
    9b04:	e3530001 	cmp	r3, #1	; 0x1
    9b08:	0a000003 	beq	9b1c <I2C1_setRGBLed+0x48>
    9b0c:	e59f30b4 	ldr	r3, [pc, #180]	; 9bc8 <.text+0x9bc8>
    9b10:	e5933000 	ldr	r3, [r3]
    9b14:	e3530004 	cmp	r3, #4	; 0x4
    9b18:	1a000002 	bne	9b28 <I2C1_setRGBLed+0x54>
			return I2C_ERROR_BUSBUSY;
    9b1c:	e3a03005 	mov	r3, #5	; 0x5
    9b20:	e50b301c 	str	r3, [fp, #-28]
    9b24:	ea000022 	b	9bb4 <I2C1_setRGBLed+0xe0>
	WrIndex1=0;
    9b28:	e59f209c 	ldr	r2, [pc, #156]	; 9bcc <.text+0x9bcc>
    9b2c:	e3a03000 	mov	r3, #0	; 0x0
    9b30:	e5823000 	str	r3, [r2]
	I2C1WriteLength = 5;
    9b34:	e59f2094 	ldr	r2, [pc, #148]	; 9bd0 <.text+0x9bd0>
    9b38:	e3a03005 	mov	r3, #5	; 0x5
    9b3c:	e5823000 	str	r3, [r2]
	I2C1MasterBuffer[0] = 0x30;	//address
    9b40:	e59f208c 	ldr	r2, [pc, #140]	; 9bd4 <.text+0x9bd4>
    9b44:	e3a03030 	mov	r3, #48	; 0x30
    9b48:	e5c23000 	strb	r3, [r2]
    I2C1MasterBuffer[1] = r;
    9b4c:	e59f2080 	ldr	r2, [pc, #128]	; 9bd4 <.text+0x9bd4>
    9b50:	e55b3010 	ldrb	r3, [fp, #-16]
    9b54:	e5c23001 	strb	r3, [r2, #1]
    I2C1MasterBuffer[2] = g;
    9b58:	e59f2074 	ldr	r2, [pc, #116]	; 9bd4 <.text+0x9bd4>
    9b5c:	e55b3014 	ldrb	r3, [fp, #-20]
    9b60:	e5c23002 	strb	r3, [r2, #2]
    I2C1MasterBuffer[3] = b;
    9b64:	e59f2068 	ldr	r2, [pc, #104]	; 9bd4 <.text+0x9bd4>
    9b68:	e55b3018 	ldrb	r3, [fp, #-24]
    9b6c:	e5c23003 	strb	r3, [r2, #3]
    I2C1MasterBuffer[4] = 255-(unsigned char)(r+g+b);
    9b70:	e55b2010 	ldrb	r2, [fp, #-16]
    9b74:	e55b3014 	ldrb	r3, [fp, #-20]
    9b78:	e0823003 	add	r3, r2, r3
    9b7c:	e20320ff 	and	r2, r3, #255	; 0xff
    9b80:	e55b3018 	ldrb	r3, [fp, #-24]
    9b84:	e0823003 	add	r3, r2, r3
    9b88:	e20330ff 	and	r3, r3, #255	; 0xff
    9b8c:	e1e03003 	mvn	r3, r3
    9b90:	e20330ff 	and	r3, r3, #255	; 0xff
    9b94:	e59f2038 	ldr	r2, [pc, #56]	; 9bd4 <.text+0x9bd4>
    9b98:	e5c23004 	strb	r3, [r2, #4]

    I2C1MasterState = I2C_STARTED;
    9b9c:	e59f2024 	ldr	r2, [pc, #36]	; 9bc8 <.text+0x9bc8>
    9ba0:	e3a03001 	mov	r3, #1	; 0x1
    9ba4:	e5823000 	str	r3, [r2]
    I2C1Engine();
    9ba8:	eb000027 	bl	9c4c <I2C1Engine>

    return 0;
    9bac:	e3a03000 	mov	r3, #0	; 0x0
    9bb0:	e50b301c 	str	r3, [fp, #-28]
    9bb4:	e51b301c 	ldr	r3, [fp, #-28]
}
    9bb8:	e1a00003 	mov	r0, r3
    9bbc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9bc0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9bc4:	e12fff1e 	bx	lr
    9bc8:	4000123c 	andmi	r1, r0, ip, lsr r2
    9bcc:	40001244 	andmi	r1, r0, r4, asr #4
    9bd0:	40004fe8 	andmi	r4, r0, r8, ror #31
    9bd4:	40004fec 	andmi	r4, r0, ip, ror #31

00009bd8 <I2C1Init>:



void I2C1Init(void)
{
    9bd8:	e1a0c00d 	mov	ip, sp
    9bdc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9be0:	e24cb004 	sub	fp, ip, #4	; 0x4
    /*--- Clear flags ---*/
    I21CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;
    9be4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9be8:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9bec:	e2833018 	add	r3, r3, #24	; 0x18
    9bf0:	e3a0206c 	mov	r2, #108	; 0x6c
    9bf4:	e5832000 	str	r2, [r3]

    /*--- Reset registers ---*/
    I21SCLL   = I21SCLL_SCLL;
    9bf8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9bfc:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9c00:	e2833014 	add	r3, r3, #20	; 0x14
    9c04:	e3a02c02 	mov	r2, #512	; 0x200
    9c08:	e5832000 	str	r2, [r3]
    I21SCLH   = I21SCLH_SCLH;
    9c0c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9c10:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9c14:	e2833010 	add	r3, r3, #16	; 0x10
    9c18:	e3a02c02 	mov	r2, #512	; 0x200
    9c1c:	e5832000 	str	r2, [r3]

    install_irq( I2C1_INT, (void *) I2C1MasterHandler );
    9c20:	e3a00013 	mov	r0, #19	; 0x13
    9c24:	e59f101c 	ldr	r1, [pc, #28]	; 9c48 <.text+0x9c48>
    9c28:	eb00006a 	bl	9dd8 <install_irq>
    I21CONSET = I2CONSET_I2EN;
    9c2c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9c30:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9c34:	e3a02040 	mov	r2, #64	; 0x40
    9c38:	e5832000 	str	r2, [r3]
}
    9c3c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9c40:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9c44:	e12fff1e 	bx	lr
    9c48:	00008ca4 	andeq	r8, r0, r4, lsr #25

00009c4c <I2C1Engine>:

unsigned int I2C1Engine( void )
{
    9c4c:	e1a0c00d 	mov	ip, sp
    9c50:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9c54:	e24cb004 	sub	fp, ip, #4	; 0x4
	I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    9c58:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9c5c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9c60:	e3a02010 	mov	r2, #16	; 0x10
    9c64:	e5832000 	str	r2, [r3]
	I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    9c68:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9c6c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9c70:	e2833018 	add	r3, r3, #24	; 0x18
    9c74:	e3a02008 	mov	r2, #8	; 0x8
    9c78:	e5832000 	str	r2, [r3]
	I2C1MasterState = I2C_IDLE;
    9c7c:	e59f2034 	ldr	r2, [pc, #52]	; 9cb8 <.text+0x9cb8>
    9c80:	e3a03000 	mov	r3, #0	; 0x0
    9c84:	e5823000 	str	r3, [r2]
    WrIndex1 = 0;
    9c88:	e59f202c 	ldr	r2, [pc, #44]	; 9cbc <.text+0x9cbc>
    9c8c:	e3a03000 	mov	r3, #0	; 0x0
    9c90:	e5823000 	str	r3, [r2]
    I21CONSET = I2CONSET_STA;	/* Set Start flag */
    9c94:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9c98:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9c9c:	e3a02020 	mov	r2, #32	; 0x20
    9ca0:	e5832000 	str	r2, [r3]
    return ( TRUE );
    9ca4:	e3a03001 	mov	r3, #1	; 0x1
}
    9ca8:	e1a00003 	mov	r0, r3
    9cac:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9cb0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9cb4:	e12fff1e 	bx	lr
    9cb8:	4000123c 	andmi	r1, r0, ip, lsr r2
    9cbc:	40001244 	andmi	r1, r0, r4, asr #4

00009cc0 <I2C1State>:

unsigned char I2C1State(void)
{
    9cc0:	e1a0c00d 	mov	ip, sp
    9cc4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9cc8:	e24cb004 	sub	fp, ip, #4	; 0x4
	return I2C1MasterState;
    9ccc:	e59f3014 	ldr	r3, [pc, #20]	; 9ce8 <.text+0x9ce8>
    9cd0:	e5933000 	ldr	r3, [r3]
    9cd4:	e20330ff 	and	r3, r3, #255	; 0xff
}
    9cd8:	e1a00003 	mov	r0, r3
    9cdc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9ce0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9ce4:	e12fff1e 	bx	lr
    9ce8:	4000123c 	andmi	r1, r0, ip, lsr r2

00009cec <DefaultVICHandler>:
** 
******************************************************************************/
// mthomas: inserted static to avoid gcc-warning
static void DefaultVICHandler (void) __irq 
{
    9cec:	e1a0c00d 	mov	ip, sp
    9cf0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9cf4:	e24cb004 	sub	fp, ip, #4	; 0x4
    /* if the IRQ is not installed into the VIC, and interrupt occurs, the
    default interrupt VIC address will be used. This could happen in a race 
    condition. For debugging, use this endless loop to trace back. */
    /* For more details, see Philips appnote AN10414 */
    VICVectAddr = 0;		/* Acknowledge Interrupt */ 
    9cf8:	e3a03000 	mov	r3, #0	; 0x0
    9cfc:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    9d00:	e3a02000 	mov	r2, #0	; 0x0
    9d04:	e5832000 	str	r2, [r3]
    // while ( 1 ); to find unknown interrupts while debugging
}
    9d08:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9d0c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9d10:	e12fff1e 	bx	lr

00009d14 <init_VIC>:

/* Initialize the interrupt controller */
/******************************************************************************
** Function name:		init_VIC
**
** Descriptions:		Initialize VIC interrupt controller.
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void init_VIC(void) 
{
    9d14:	e1a0c00d 	mov	ip, sp
    9d18:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9d1c:	e24cb004 	sub	fp, ip, #4	; 0x4
    9d20:	e24dd00c 	sub	sp, sp, #12	; 0xc
    unsigned long i = 0;
    9d24:	e3a03000 	mov	r3, #0	; 0x0
    9d28:	e50b3018 	str	r3, [fp, #-24]
    unsigned long *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    9d2c:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    9d30:	e243300b 	sub	r3, r3, #11	; 0xb
    9d34:	e3e02000 	mvn	r2, #0	; 0x0
    9d38:	e5832000 	str	r2, [r3]
    VICVectAddr = 0;
    9d3c:	e3a03000 	mov	r3, #0	; 0x0
    9d40:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    9d44:	e3a02000 	mov	r2, #0	; 0x0
    9d48:	e5832000 	str	r2, [r3]
    VICIntSelect = 0;
    9d4c:	e3e03eff 	mvn	r3, #4080	; 0xff0
    9d50:	e2433003 	sub	r3, r3, #3	; 0x3
    9d54:	e3a02000 	mov	r2, #0	; 0x0
    9d58:	e5832000 	str	r2, [r3]

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    9d5c:	e3a03000 	mov	r3, #0	; 0x0
    9d60:	e50b3018 	str	r3, [fp, #-24]
    9d64:	ea000010 	b	9dac <init_VIC+0x98>
    {
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    9d68:	e51b3018 	ldr	r3, [fp, #-24]
    9d6c:	e1a03103 	mov	r3, r3, lsl #2
    9d70:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    9d74:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    9d78:	e51b3018 	ldr	r3, [fp, #-24]
    9d7c:	e1a03103 	mov	r3, r3, lsl #2
    9d80:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    9d84:	e50b3010 	str	r3, [fp, #-16]
	*vect_addr = 0;	
    9d88:	e51b2014 	ldr	r2, [fp, #-20]
    9d8c:	e3a03000 	mov	r3, #0	; 0x0
    9d90:	e5823000 	str	r3, [r2]
	*vect_cntl = 0;
    9d94:	e51b2010 	ldr	r2, [fp, #-16]
    9d98:	e3a03000 	mov	r3, #0	; 0x0
    9d9c:	e5823000 	str	r3, [r2]
    9da0:	e51b3018 	ldr	r3, [fp, #-24]
    9da4:	e2833001 	add	r3, r3, #1	; 0x1
    9da8:	e50b3018 	str	r3, [fp, #-24]
    9dac:	e51b3018 	ldr	r3, [fp, #-24]
    9db0:	e353000f 	cmp	r3, #15	; 0xf
    9db4:	9affffeb 	bls	9d68 <init_VIC+0x54>
    }

    /* Install the default VIC handler here */
    VICDefVectAddr = (unsigned long)DefaultVICHandler;   
    9db8:	e3e03d3f 	mvn	r3, #4032	; 0xfc0
    9dbc:	e243300b 	sub	r3, r3, #11	; 0xb
    9dc0:	e59f200c 	ldr	r2, [pc, #12]	; 9dd4 <.text+0x9dd4>
    9dc4:	e5832000 	str	r2, [r3]
    return;
}
    9dc8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9dcc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9dd0:	e12fff1e 	bx	lr
    9dd4:	00009cec 	andeq	r9, r0, ip, ror #25

00009dd8 <install_irq>:

/******************************************************************************
** Function name:		install_irq
**
** Descriptions:		Install interrupt handler
**				The max VIC size is 16, but, there are 32 interrupt
**				request inputs. Not all of them can be installed into
**				VIC table at the same time.
**				The order of the interrupt request installation is
**				first come first serve.
** parameters:			Interrupt number and interrupt handler address
** Returned value:		true or false, when the table is full, return false
** 
******************************************************************************/
unsigned long install_irq( unsigned long IntNumber, void *HandlerAddr )
{
    9dd8:	e1a0c00d 	mov	ip, sp
    9ddc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9de0:	e24cb004 	sub	fp, ip, #4	; 0x4
    9de4:	e24dd018 	sub	sp, sp, #24	; 0x18
    9de8:	e50b001c 	str	r0, [fp, #-28]
    9dec:	e50b1020 	str	r1, [fp, #-32]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    9df0:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    9df4:	e242200b 	sub	r2, r2, #11	; 0xb
    9df8:	e51b101c 	ldr	r1, [fp, #-28]
    9dfc:	e3a03001 	mov	r3, #1	; 0x1
    9e00:	e1a03113 	mov	r3, r3, lsl r1
    9e04:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    9e08:	e3a03000 	mov	r3, #0	; 0x0
    9e0c:	e50b3018 	str	r3, [fp, #-24]
    9e10:	ea000017 	b	9e74 <install_irq+0x9c>
    {
	/* find first un-assigned VIC address for the handler */

	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    9e14:	e51b3018 	ldr	r3, [fp, #-24]
    9e18:	e1a03103 	mov	r3, r3, lsl #2
    9e1c:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    9e20:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    9e24:	e51b3018 	ldr	r3, [fp, #-24]
    9e28:	e1a03103 	mov	r3, r3, lsl #2
    9e2c:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    9e30:	e50b3010 	str	r3, [fp, #-16]
	if ( *vect_addr == (unsigned long)NULL )
    9e34:	e51b3014 	ldr	r3, [fp, #-20]
    9e38:	e5933000 	ldr	r3, [r3]
    9e3c:	e3530000 	cmp	r3, #0	; 0x0
    9e40:	1a000008 	bne	9e68 <install_irq+0x90>
	{
	    *vect_addr = (unsigned long)HandlerAddr;	/* set interrupt vector */
    9e44:	e51b3020 	ldr	r3, [fp, #-32]
    9e48:	e1a02003 	mov	r2, r3
    9e4c:	e51b3014 	ldr	r3, [fp, #-20]
    9e50:	e5832000 	str	r2, [r3]
	    *vect_cntl = (unsigned long)(IRQ_SLOT_EN | IntNumber);
    9e54:	e51b301c 	ldr	r3, [fp, #-28]
    9e58:	e3832020 	orr	r2, r3, #32	; 0x20
    9e5c:	e51b3010 	ldr	r3, [fp, #-16]
    9e60:	e5832000 	str	r2, [r3]
	    break;
    9e64:	ea000005 	b	9e80 <install_irq+0xa8>
    9e68:	e51b3018 	ldr	r3, [fp, #-24]
    9e6c:	e2833001 	add	r3, r3, #1	; 0x1
    9e70:	e50b3018 	str	r3, [fp, #-24]
    9e74:	e51b3018 	ldr	r3, [fp, #-24]
    9e78:	e353000f 	cmp	r3, #15	; 0xf
    9e7c:	9affffe4 	bls	9e14 <install_irq+0x3c>
	}
    }
    if ( i == VIC_SIZE )
    9e80:	e51b3018 	ldr	r3, [fp, #-24]
    9e84:	e3530010 	cmp	r3, #16	; 0x10
    9e88:	1a000002 	bne	9e98 <install_irq+0xc0>
    {
	return( FALSE );		/* fatal error, can't find empty vector slot */
    9e8c:	e3a03000 	mov	r3, #0	; 0x0
    9e90:	e50b3024 	str	r3, [fp, #-36]
    9e94:	ea000007 	b	9eb8 <install_irq+0xe0>
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    9e98:	e3a02000 	mov	r2, #0	; 0x0
    9e9c:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    9ea0:	e51b101c 	ldr	r1, [fp, #-28]
    9ea4:	e3a03001 	mov	r3, #1	; 0x1
    9ea8:	e1a03113 	mov	r3, r3, lsl r1
    9eac:	e5823000 	str	r3, [r2]
    return( TRUE );
    9eb0:	e3a03001 	mov	r3, #1	; 0x1
    9eb4:	e50b3024 	str	r3, [fp, #-36]
    9eb8:	e51b3024 	ldr	r3, [fp, #-36]
}
    9ebc:	e1a00003 	mov	r0, r3
    9ec0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9ec4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9ec8:	e12fff1e 	bx	lr

00009ecc <uninstall_irq>:

/******************************************************************************
** Function name:		uninstall_irq
**
** Descriptions:		Uninstall interrupt handler
**				Find the interrupt handler installed in the VIC
**				based on the interrupt number, set the location
**				back to NULL to uninstall it.
** parameters:			Interrupt number
** Returned value:		true or false, when the interrupt number is not found, 
**				return false
** 
******************************************************************************/
unsigned long uninstall_irq( unsigned long IntNumber )
{
    9ecc:	e1a0c00d 	mov	ip, sp
    9ed0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9ed4:	e24cb004 	sub	fp, ip, #4	; 0x4
    9ed8:	e24dd014 	sub	sp, sp, #20	; 0x14
    9edc:	e50b001c 	str	r0, [fp, #-28]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    9ee0:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    9ee4:	e242200b 	sub	r2, r2, #11	; 0xb
    9ee8:	e51b101c 	ldr	r1, [fp, #-28]
    9eec:	e3a03001 	mov	r3, #1	; 0x1
    9ef0:	e1a03113 	mov	r3, r3, lsl r1
    9ef4:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    9ef8:	e3a03000 	mov	r3, #0	; 0x0
    9efc:	e50b3018 	str	r3, [fp, #-24]
    9f00:	ea000019 	b	9f6c <uninstall_irq+0xa0>
    {
	/* find first un-assigned VIC address for the handler */
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    9f04:	e51b3018 	ldr	r3, [fp, #-24]
    9f08:	e1a03103 	mov	r3, r3, lsl #2
    9f0c:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    9f10:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    9f14:	e51b3018 	ldr	r3, [fp, #-24]
    9f18:	e1a03103 	mov	r3, r3, lsl #2
    9f1c:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    9f20:	e50b3010 	str	r3, [fp, #-16]
	if ( (*vect_cntl & ~IRQ_SLOT_EN ) == IntNumber )
    9f24:	e51b3010 	ldr	r3, [fp, #-16]
    9f28:	e5933000 	ldr	r3, [r3]
    9f2c:	e3c32020 	bic	r2, r3, #32	; 0x20
    9f30:	e51b301c 	ldr	r3, [fp, #-28]
    9f34:	e1520003 	cmp	r2, r3
    9f38:	1a000008 	bne	9f60 <uninstall_irq+0x94>
	{
	    *vect_addr = (unsigned long)NULL;	/* clear the VIC entry in the VIC table */
    9f3c:	e51b2014 	ldr	r2, [fp, #-20]
    9f40:	e3a03000 	mov	r3, #0	; 0x0
    9f44:	e5823000 	str	r3, [r2]
	    *vect_cntl &= ~IRQ_SLOT_EN;	/* disable SLOT_EN bit */	
    9f48:	e51b3010 	ldr	r3, [fp, #-16]
    9f4c:	e5933000 	ldr	r3, [r3]
    9f50:	e3c32020 	bic	r2, r3, #32	; 0x20
    9f54:	e51b3010 	ldr	r3, [fp, #-16]
    9f58:	e5832000 	str	r2, [r3]
	    break;
    9f5c:	ea000005 	b	9f78 <uninstall_irq+0xac>
    9f60:	e51b3018 	ldr	r3, [fp, #-24]
    9f64:	e2833001 	add	r3, r3, #1	; 0x1
    9f68:	e50b3018 	str	r3, [fp, #-24]
    9f6c:	e51b3018 	ldr	r3, [fp, #-24]
    9f70:	e353000f 	cmp	r3, #15	; 0xf
    9f74:	9affffe2 	bls	9f04 <uninstall_irq+0x38>
	}
    }
    if ( i == VIC_SIZE )
    9f78:	e51b3018 	ldr	r3, [fp, #-24]
    9f7c:	e3530010 	cmp	r3, #16	; 0x10
    9f80:	1a000002 	bne	9f90 <uninstall_irq+0xc4>
    {
	return( FALSE );		/* fatal error, can't find interrupt number 
    9f84:	e3a03000 	mov	r3, #0	; 0x0
    9f88:	e50b3020 	str	r3, [fp, #-32]
    9f8c:	ea000007 	b	9fb0 <uninstall_irq+0xe4>
					in vector slot */
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    9f90:	e3a02000 	mov	r2, #0	; 0x0
    9f94:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    9f98:	e51b101c 	ldr	r1, [fp, #-28]
    9f9c:	e3a03001 	mov	r3, #1	; 0x1
    9fa0:	e1a03113 	mov	r3, r3, lsl r1
    9fa4:	e5823000 	str	r3, [r2]
    return( TRUE );
    9fa8:	e3a03001 	mov	r3, #1	; 0x1
    9fac:	e50b3020 	str	r3, [fp, #-32]
    9fb0:	e51b3020 	ldr	r3, [fp, #-32]
}
    9fb4:	e1a00003 	mov	r0, r3
    9fb8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9fbc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9fc0:	e12fff1e 	bx	lr

00009fc4 <ADCInit>:
** Returned value:		true or false
**
*****************************************************************************/
unsigned int ADCInit( unsigned int ADC_Clk )
{
    9fc4:	e1a0c00d 	mov	ip, sp
    9fc8:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    9fcc:	e24cb004 	sub	fp, ip, #4	; 0x4
    9fd0:	e24dd004 	sub	sp, sp, #4	; 0x4
    9fd4:	e50b0014 	str	r0, [fp, #-20]
	   AD0CR = ( 0x01 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
    9fd8:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    9fdc:	e284490d 	add	r4, r4, #212992	; 0x34000
    9fe0:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    9fe4:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    9fe8:	e51b1014 	ldr	r1, [fp, #-20]
    9fec:	eb003b05 	bl	18c08 <____udivsi3_from_arm>
    9ff0:	e1a03000 	mov	r3, r0
    9ff4:	e2433001 	sub	r3, r3, #1	; 0x1
    9ff8:	e1a03403 	mov	r3, r3, lsl #8
    9ffc:	e3833821 	orr	r3, r3, #2162688	; 0x210000
    a000:	e3833001 	orr	r3, r3, #1	; 0x1
    a004:	e5843000 	str	r3, [r4]
		( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
		( 1 << 16 ) | 		// BURST = 0, no BURST, software controlled
		( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
		( 1 << 21 ) |  		// PDN = 1, normal operation
		( 0 << 22 ) |  		// TEST1:0 = 00
		( 0 << 24 ) |  		// START = 0 A/D conversion stops
		( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
					conversion) */


      /*
	AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		// EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */

    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
    a008:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    a00c:	e2844806 	add	r4, r4, #393216	; 0x60000
    a010:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    a014:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    a018:	e51b1014 	ldr	r1, [fp, #-20]
    a01c:	eb003af9 	bl	18c08 <____udivsi3_from_arm>
    a020:	e1a03000 	mov	r3, r0
    a024:	e2433001 	sub	r3, r3, #1	; 0x1
    a028:	e1a03403 	mov	r3, r3, lsl #8
    a02c:	e3833602 	orr	r3, r3, #2097152	; 0x200000
    a030:	e3833001 	orr	r3, r3, #1	; 0x1
    a034:	e5843000 	str	r3, [r4]
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */

    /* If POLLING, no need to do the following */
#if ADC_INTERRUPT_FLAG
    AD0INTEN = 0x11E;		// Enable all interrupts
    AD1INTEN = 0x1FF;

    if ( install_irq( ADC0_INT, (void *)ADC0Handler ) == FALSE )
    {
	return (FALSE);
    }
    if ( install_irq( ADC1_INT, (void *)ADC1Handler ) == FALSE )
    {
	return (FALSE);
    }
#endif

    return (TRUE);
    a038:	e3a03001 	mov	r3, #1	; 0x1
}
    a03c:	e1a00003 	mov	r0, r3
    a040:	e24bd010 	sub	sp, fp, #16	; 0x10
    a044:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    a048:	e12fff1e 	bx	lr

0000a04c <ADC0Read>:

/*****************************************************************************
** Function name:		ADC0Read
**
** Descriptions:		Read ADC0 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
unsigned int ADC0Read( unsigned char channelNum )
{
    a04c:	e1a0c00d 	mov	ip, sp
    a050:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a054:	e24cb004 	sub	fp, ip, #4	; 0x4
    a058:	e24dd014 	sub	sp, sp, #20	; 0x14
    a05c:	e1a03000 	mov	r3, r0
    a060:	e54b301c 	strb	r3, [fp, #-28]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal, ADC_Data;
    volatile unsigned int timeout=0;
    a064:	e3a03000 	mov	r3, #0	; 0x0
    a068:	e50b3018 	str	r3, [fp, #-24]
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    a06c:	e55b301c 	ldrb	r3, [fp, #-28]
    a070:	e3530007 	cmp	r3, #7	; 0x7
    a074:	9a000001 	bls	a080 <ADC0Read+0x34>
    {
	channelNum = 0;		/* reset channel number to 0 */
    a078:	e3a03000 	mov	r3, #0	; 0x0
    a07c:	e54b301c 	strb	r3, [fp, #-28]
    }
    AD0CR &= 0xFFFFFF00;
    a080:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a084:	e282290d 	add	r2, r2, #212992	; 0x34000
    a088:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a08c:	e283390d 	add	r3, r3, #212992	; 0x34000
    a090:	e5933000 	ldr	r3, [r3]
    a094:	e3c330ff 	bic	r3, r3, #255	; 0xff
    a098:	e5823000 	str	r3, [r2]
    AD0CR |= (1 << 24) | (1 << channelNum);
    a09c:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    a0a0:	e281190d 	add	r1, r1, #212992	; 0x34000
    a0a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a0a8:	e283390d 	add	r3, r3, #212992	; 0x34000
    a0ac:	e5930000 	ldr	r0, [r3]
    a0b0:	e55b201c 	ldrb	r2, [fp, #-28]
    a0b4:	e3a03001 	mov	r3, #1	; 0x1
    a0b8:	e1a03213 	mov	r3, r3, lsl r2
    a0bc:	e1803003 	orr	r3, r0, r3
    a0c0:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    a0c4:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( timeout++<5000 )			/* wait until end of A/D convert */
    a0c8:	ea000009 	b	a0f4 <ADC0Read+0xa8>
    {
	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR
    a0cc:	e55b301c 	ldrb	r3, [fp, #-28]
    a0d0:	e1a03103 	mov	r3, r3, lsl #2
    a0d4:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    a0d8:	e283390d 	add	r3, r3, #212992	; 0x34000
    a0dc:	e2833010 	add	r3, r3, #16	; 0x10
    a0e0:	e5933000 	ldr	r3, [r3]
    a0e4:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    a0e8:	e51b3014 	ldr	r3, [fp, #-20]
    a0ec:	e3530000 	cmp	r3, #0	; 0x0
    a0f0:	ba00000a 	blt	a120 <ADC0Read+0xd4>
    a0f4:	e51b1018 	ldr	r1, [fp, #-24]
    a0f8:	e3a03d4e 	mov	r3, #4992	; 0x1380
    a0fc:	e2833007 	add	r3, r3, #7	; 0x7
    a100:	e1510003 	cmp	r1, r3
    a104:	83a03000 	movhi	r3, #0	; 0x0
    a108:	93a03001 	movls	r3, #1	; 0x1
    a10c:	e20320ff 	and	r2, r3, #255	; 0xff
    a110:	e2813001 	add	r3, r1, #1	; 0x1
    a114:	e50b3018 	str	r3, [fp, #-24]
    a118:	e3520000 	cmp	r2, #0	; 0x0
    a11c:	1affffea 	bne	a0cc <ADC0Read+0x80>
	{
	    break;
	}
    }

    AD0CR &= 0xF8FFFFFF;	/* stop ADC now */
    a120:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a124:	e282290d 	add	r2, r2, #212992	; 0x34000
    a128:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a12c:	e283390d 	add	r3, r3, #212992	; 0x34000
    a130:	e5933000 	ldr	r3, [r3]
    a134:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    a138:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    a13c:	e51b3014 	ldr	r3, [fp, #-20]
    a140:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    a144:	e3530000 	cmp	r3, #0	; 0x0
    a148:	0a000002 	beq	a158 <ADC0Read+0x10c>
				otherwise, return zero */
    {
	return ( 0 );
    a14c:	e3a03000 	mov	r3, #0	; 0x0
    a150:	e50b3020 	str	r3, [fp, #-32]
    a154:	ea000006 	b	a174 <ADC0Read+0x128>
    }
    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    a158:	e51b3014 	ldr	r3, [fp, #-20]
    a15c:	e1a03323 	mov	r3, r3, lsr #6
    a160:	e1a03b03 	mov	r3, r3, lsl #22
    a164:	e1a03b23 	mov	r3, r3, lsr #22
    a168:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    a16c:	e51b3010 	ldr	r3, [fp, #-16]
    a170:	e50b3020 	str	r3, [fp, #-32]
    a174:	e51b3020 	ldr	r3, [fp, #-32]
#else
    return ( channelNum );	/* if it's interrupt driven, the
				ADC reading is done inside the handler.
				so, return channel number */
#endif
}
    a178:	e1a00003 	mov	r0, r3
    a17c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a180:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a184:	e12fff1e 	bx	lr

0000a188 <ADC1Read>:

/*****************************************************************************
** Function name:		ADC1Read
**
** Descriptions:		Read ADC1 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
unsigned int ADC1Read( unsigned char channelNum )
{
    a188:	e1a0c00d 	mov	ip, sp
    a18c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a190:	e24cb004 	sub	fp, ip, #4	; 0x4
    a194:	e24dd010 	sub	sp, sp, #16	; 0x10
    a198:	e1a03000 	mov	r3, r0
    a19c:	e54b3018 	strb	r3, [fp, #-24]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal;
	unsigned int ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    a1a0:	e55b3018 	ldrb	r3, [fp, #-24]
    a1a4:	e3530007 	cmp	r3, #7	; 0x7
    a1a8:	9a000001 	bls	a1b4 <ADC1Read+0x2c>
    {
	channelNum = 0;		/* reset channel number to 0 */
    a1ac:	e3a03000 	mov	r3, #0	; 0x0
    a1b0:	e54b3018 	strb	r3, [fp, #-24]
    }
    AD1CR &= 0xFFFFFF00;
    a1b4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a1b8:	e2822806 	add	r2, r2, #393216	; 0x60000
    a1bc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a1c0:	e2833806 	add	r3, r3, #393216	; 0x60000
    a1c4:	e5933000 	ldr	r3, [r3]
    a1c8:	e3c330ff 	bic	r3, r3, #255	; 0xff
    a1cc:	e5823000 	str	r3, [r2]
    AD1CR |= (1 << 24) | (1 << channelNum);
    a1d0:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    a1d4:	e2811806 	add	r1, r1, #393216	; 0x60000
    a1d8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a1dc:	e2833806 	add	r3, r3, #393216	; 0x60000
    a1e0:	e5930000 	ldr	r0, [r3]
    a1e4:	e55b2018 	ldrb	r2, [fp, #-24]
    a1e8:	e3a03001 	mov	r3, #1	; 0x1
    a1ec:	e1a03213 	mov	r3, r3, lsl r2
    a1f0:	e1803003 	orr	r3, r0, r3
    a1f4:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    a1f8:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR
    a1fc:	e55b3018 	ldrb	r3, [fp, #-24]
    a200:	e1a03103 	mov	r3, r3, lsl #2
    a204:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    a208:	e2833806 	add	r3, r3, #393216	; 0x60000
    a20c:	e2833010 	add	r3, r3, #16	; 0x10
    a210:	e5933000 	ldr	r3, [r3]
    a214:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    a218:	e51b3014 	ldr	r3, [fp, #-20]
    a21c:	e3530000 	cmp	r3, #0	; 0x0
    a220:	ba000000 	blt	a228 <ADC1Read+0xa0>
	{
	    break;
	}
    }
    a224:	eafffff4 	b	a1fc <ADC1Read+0x74>

    AD1CR &= 0xF8FFFFFF;	/* stop ADC now */
    a228:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a22c:	e2822806 	add	r2, r2, #393216	; 0x60000
    a230:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a234:	e2833806 	add	r3, r3, #393216	; 0x60000
    a238:	e5933000 	ldr	r3, [r3]
    a23c:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    a240:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    a244:	e51b3014 	ldr	r3, [fp, #-20]
    a248:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    a24c:	e3530000 	cmp	r3, #0	; 0x0
    a250:	0a000002 	beq	a260 <ADC1Read+0xd8>
				otherwise, return zero */
    {
	return ( 0 );
    a254:	e3a03000 	mov	r3, #0	; 0x0
    a258:	e50b301c 	str	r3, [fp, #-28]
    a25c:	ea000006 	b	a27c <ADC1Read+0xf4>
    }

    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    a260:	e51b3014 	ldr	r3, [fp, #-20]
    a264:	e1a03323 	mov	r3, r3, lsr #6
    a268:	e1a03b03 	mov	r3, r3, lsl #22
    a26c:	e1a03b23 	mov	r3, r3, lsr #22
    a270:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    a274:	e51b3010 	ldr	r3, [fp, #-16]
    a278:	e50b301c 	str	r3, [fp, #-28]
    a27c:	e51b301c 	ldr	r3, [fp, #-28]
#else
    return ( channelNum );
#endif
}
    a280:	e1a00003 	mov	r0, r3
    a284:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a288:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a28c:	e12fff1e 	bx	lr

0000a290 <ADC0triggerSampling>:

void ADC0triggerSampling(unsigned char selectChannels)
{
    a290:	e1a0c00d 	mov	ip, sp
    a294:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a298:	e24cb004 	sub	fp, ip, #4	; 0x4
    a29c:	e24dd004 	sub	sp, sp, #4	; 0x4
    a2a0:	e1a03000 	mov	r3, r0
    a2a4:	e54b3010 	strb	r3, [fp, #-16]
	AD0CR |= (selectChannels);
    a2a8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a2ac:	e282290d 	add	r2, r2, #212992	; 0x34000
    a2b0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a2b4:	e283390d 	add	r3, r3, #212992	; 0x34000
    a2b8:	e5931000 	ldr	r1, [r3]
    a2bc:	e55b3010 	ldrb	r3, [fp, #-16]
    a2c0:	e1813003 	orr	r3, r1, r3
    a2c4:	e5823000 	str	r3, [r2]

}
    a2c8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a2cc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a2d0:	e12fff1e 	bx	lr

0000a2d4 <ADC0getSamplingResults>:

void ADC0getSamplingResults(unsigned char selectChannels, unsigned int * channelValues)
{
    a2d4:	e1a0c00d 	mov	ip, sp
    a2d8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a2dc:	e24cb004 	sub	fp, ip, #4	; 0x4
    a2e0:	e24dd010 	sub	sp, sp, #16	; 0x10
    a2e4:	e1a03000 	mov	r3, r0
    a2e8:	e50b101c 	str	r1, [fp, #-28]
    a2ec:	e54b3018 	strb	r3, [fp, #-24]
	int i;
	//get last result from all selected channels
	for (i=0;i<8;i++)
    a2f0:	e3a03000 	mov	r3, #0	; 0x0
    a2f4:	e50b3014 	str	r3, [fp, #-20]
    a2f8:	ea000026 	b	a398 <ADC0getSamplingResults+0xc4>
		if (selectChannels&(1<<i))
    a2fc:	e55b2018 	ldrb	r2, [fp, #-24]
    a300:	e51b3014 	ldr	r3, [fp, #-20]
    a304:	e1a03352 	mov	r3, r2, asr r3
    a308:	e2033001 	and	r3, r3, #1	; 0x1
    a30c:	e20330ff 	and	r3, r3, #255	; 0xff
    a310:	e3530000 	cmp	r3, #0	; 0x0
    a314:	0a00001c 	beq	a38c <ADC0getSamplingResults+0xb8>
		{
		    unsigned int regVal;

			regVal=*(volatile unsigned long *)(AD0_BASE_ADDR
    a318:	e51b3014 	ldr	r3, [fp, #-20]
    a31c:	e1a03103 	mov	r3, r3, lsl #2
    a320:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    a324:	e283390d 	add	r3, r3, #212992	; 0x34000
    a328:	e2833010 	add	r3, r3, #16	; 0x10
    a32c:	e5933000 	ldr	r3, [r3]
    a330:	e50b3010 	str	r3, [fp, #-16]
					+ ADC_OFFSET + ADC_INDEX * i);

			if ((regVal&(ADC_OVERRUN|ADC_DONE))==0)
    a334:	e51b3010 	ldr	r3, [fp, #-16]
    a338:	e2033103 	and	r3, r3, #-1073741824	; 0xc0000000
    a33c:	e3530000 	cmp	r3, #0	; 0x0
    a340:	1a000007 	bne	a364 <ADC0getSamplingResults+0x90>
					channelValues[i]=0;
    a344:	e51b3014 	ldr	r3, [fp, #-20]
    a348:	e1a03103 	mov	r3, r3, lsl #2
    a34c:	e1a02003 	mov	r2, r3
    a350:	e51b301c 	ldr	r3, [fp, #-28]
    a354:	e0822003 	add	r2, r2, r3
    a358:	e3a03000 	mov	r3, #0	; 0x0
    a35c:	e5823000 	str	r3, [r2]
    a360:	ea000009 	b	a38c <ADC0getSamplingResults+0xb8>
			else
					channelValues[i]=( regVal >> 6 ) & 0x3FF;
    a364:	e51b3014 	ldr	r3, [fp, #-20]
    a368:	e1a03103 	mov	r3, r3, lsl #2
    a36c:	e1a02003 	mov	r2, r3
    a370:	e51b301c 	ldr	r3, [fp, #-28]
    a374:	e0822003 	add	r2, r2, r3
    a378:	e51b3010 	ldr	r3, [fp, #-16]
    a37c:	e1a03323 	mov	r3, r3, lsr #6
    a380:	e1a03b03 	mov	r3, r3, lsl #22
    a384:	e1a03b23 	mov	r3, r3, lsr #22
    a388:	e5823000 	str	r3, [r2]
    a38c:	e51b3014 	ldr	r3, [fp, #-20]
    a390:	e2833001 	add	r3, r3, #1	; 0x1
    a394:	e50b3014 	str	r3, [fp, #-20]
    a398:	e51b3014 	ldr	r3, [fp, #-20]
    a39c:	e3530007 	cmp	r3, #7	; 0x7
    a3a0:	daffffd5 	ble	a2fc <ADC0getSamplingResults+0x28>
		}
}
    a3a4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a3a8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a3ac:	e12fff1e 	bx	lr

0000a3b0 <SSPHandler>:

inline void SSPReceive(unsigned char);

void SSPHandler (void) __irq
{
    a3b0:	e1a0c00d 	mov	ip, sp
    a3b4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a3b8:	e24cb004 	sub	fp, ip, #4	; 0x4
    a3bc:	e24dd008 	sub	sp, sp, #8	; 0x8
    int regValue;
    unsigned short input_data;
//    unsigned char timeout=0;

    IENABLE;				/* handles nested interrupt */

    regValue = SSPMIS;
    a3c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3c4:	e283391a 	add	r3, r3, #425984	; 0x68000
    a3c8:	e283301c 	add	r3, r3, #28	; 0x1c
    a3cc:	e5933000 	ldr	r3, [r3]
    a3d0:	e50b3014 	str	r3, [fp, #-20]
    if ( regValue & SSPMIS_RORMIS )	/* Receive overrun interrupt */
    a3d4:	e51b3014 	ldr	r3, [fp, #-20]
    a3d8:	e2033001 	and	r3, r3, #1	; 0x1
    a3dc:	e20330ff 	and	r3, r3, #255	; 0xff
    a3e0:	e3530000 	cmp	r3, #0	; 0x0
    a3e4:	0a000004 	beq	a3fc <SSPHandler+0x4c>
    {
		SSPICR = SSPICR_RORIC;		/* clear interrupt */
    a3e8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3ec:	e283391a 	add	r3, r3, #425984	; 0x68000
    a3f0:	e2833020 	add	r3, r3, #32	; 0x20
    a3f4:	e3a02001 	mov	r2, #1	; 0x1
    a3f8:	e5832000 	str	r2, [r3]
    }
    if ( regValue & SSPMIS_RTMIS )	/* Receive timeout interrupt */
    a3fc:	e51b3014 	ldr	r3, [fp, #-20]
    a400:	e2033002 	and	r3, r3, #2	; 0x2
    a404:	e3530000 	cmp	r3, #0	; 0x0
    a408:	0a000004 	beq	a420 <SSPHandler+0x70>
    {
		SSPICR = SSPICR_RTIC;		/* clear interrupt */
    a40c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a410:	e283391a 	add	r3, r3, #425984	; 0x68000
    a414:	e2833020 	add	r3, r3, #32	; 0x20
    a418:	e3a02002 	mov	r2, #2	; 0x2
    a41c:	e5832000 	str	r2, [r3]
    }

    if ( regValue & SSPMIS_RXMIS )	/* Rx at least half full */
    a420:	e51b3014 	ldr	r3, [fp, #-20]
    a424:	e2033004 	and	r3, r3, #4	; 0x4
    a428:	e3530000 	cmp	r3, #0	; 0x0
    a42c:	0a000016 	beq	a48c <SSPHandler+0xdc>
    {
    			/* receive until it's empty */
	while ( SSPSR & SSPSR_RNE )
    a430:	ea00000f 	b	a474 <SSPHandler+0xc4>
	{
		input_data=SSPDR;
    a434:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    a438:	e283391a 	add	r3, r3, #425984	; 0x68000
    a43c:	e5933000 	ldr	r3, [r3]
    a440:	e14b30be 	strh	r3, [fp, #-14]
	    //SSPReceive(input_data&0xFF);
	    //SSPReceive(input_data>>8);

		SSP_rx_handler_HL(input_data&0xFF);
    a444:	e15b30be 	ldrh	r3, [fp, #-14]
    a448:	e20330ff 	and	r3, r3, #255	; 0xff
    a44c:	e20330ff 	and	r3, r3, #255	; 0xff
    a450:	e1a00003 	mov	r0, r3
    a454:	ebffdb34 	bl	112c <SSP_rx_handler_HL>
		SSP_rx_handler_HL(input_data>>8);
    a458:	e15b30be 	ldrh	r3, [fp, #-14]
    a45c:	e1a03423 	mov	r3, r3, lsr #8
    a460:	e1a03803 	mov	r3, r3, lsl #16
    a464:	e1a03823 	mov	r3, r3, lsr #16
    a468:	e20330ff 	and	r3, r3, #255	; 0xff
    a46c:	e1a00003 	mov	r0, r3
    a470:	ebffdb2d 	bl	112c <SSP_rx_handler_HL>
    a474:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    a478:	e283391a 	add	r3, r3, #425984	; 0x68000
    a47c:	e5933000 	ldr	r3, [r3]
    a480:	e2033004 	and	r3, r3, #4	; 0x4
    a484:	e3530000 	cmp	r3, #0	; 0x0
    a488:	1affffe9 	bne	a434 <SSPHandler+0x84>

		//SSP_trans_cnt+=2;
	    /* Wait until the Busy bit is cleared */
	//    while ( (!(SSPSR & SSPSR_BSY) )&&(timeout++<50) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    if ( regValue & SSPMIS_TXMIS )	/* Tx at least half empty */
    a48c:	e51b3014 	ldr	r3, [fp, #-20]
    a490:	e2033008 	and	r3, r3, #8	; 0x8
    a494:	e3530000 	cmp	r3, #0	; 0x0
    a498:	0a00002f 	beq	a55c <SSPHandler+0x1ac>
    {
	/* transmit until it's full */
	while ( (SSPSR & SSPSR_TNF) )
    a49c:	ea000028 	b	a544 <SSPHandler+0x194>
	{
	    if(CurrentTxIndex<SPIWR_num_bytes)
    a4a0:	e59f30d0 	ldr	r3, [pc, #208]	; a578 <.text+0xa578>
    a4a4:	e5933000 	ldr	r3, [r3]
    a4a8:	e1a02003 	mov	r2, r3
    a4ac:	e59f30c8 	ldr	r3, [pc, #200]	; a57c <.text+0xa57c>
    a4b0:	e5933000 	ldr	r3, [r3]
    a4b4:	e1520003 	cmp	r2, r3
    a4b8:	2a000014 	bcs	a510 <SSPHandler+0x160>
	    {
	    	SSPDR = SPIWRData[CurrentTxIndex]|(SPIWRData[CurrentTxIndex+1]<<8);
    a4bc:	e3a0128e 	mov	r1, #-536870904	; 0xe0000008
    a4c0:	e281191a 	add	r1, r1, #425984	; 0x68000
    a4c4:	e59f30ac 	ldr	r3, [pc, #172]	; a578 <.text+0xa578>
    a4c8:	e5932000 	ldr	r2, [r3]
    a4cc:	e59f30ac 	ldr	r3, [pc, #172]	; a580 <.text+0xa580>
    a4d0:	e7d33002 	ldrb	r3, [r3, r2]
    a4d4:	e1a00003 	mov	r0, r3
    a4d8:	e59f3098 	ldr	r3, [pc, #152]	; a578 <.text+0xa578>
    a4dc:	e5933000 	ldr	r3, [r3]
    a4e0:	e2832001 	add	r2, r3, #1	; 0x1
    a4e4:	e59f3094 	ldr	r3, [pc, #148]	; a580 <.text+0xa580>
    a4e8:	e7d33002 	ldrb	r3, [r3, r2]
    a4ec:	e1a03403 	mov	r3, r3, lsl #8
    a4f0:	e1803003 	orr	r3, r0, r3
    a4f4:	e5813000 	str	r3, [r1]
	    	CurrentTxIndex+=2;
    a4f8:	e59f3078 	ldr	r3, [pc, #120]	; a578 <.text+0xa578>
    a4fc:	e5933000 	ldr	r3, [r3]
    a500:	e2832002 	add	r2, r3, #2	; 0x2
    a504:	e59f306c 	ldr	r3, [pc, #108]	; a578 <.text+0xa578>
    a508:	e5832000 	str	r2, [r3]
    a50c:	ea00000c 	b	a544 <SSPHandler+0x194>
	    }
	    else
	    {
	    	CurrentTxIndex=0;
    a510:	e59f2060 	ldr	r2, [pc, #96]	; a578 <.text+0xa578>
    a514:	e3a03000 	mov	r3, #0	; 0x0
    a518:	e5823000 	str	r3, [r2]
	    	SPIWR_num_bytes=0;
    a51c:	e59f2058 	ldr	r2, [pc, #88]	; a57c <.text+0xa57c>
    a520:	e3a03000 	mov	r3, #0	; 0x0
    a524:	e5823000 	str	r3, [r2]
	    	data_sent_to_LL=1;
    a528:	e59f2054 	ldr	r2, [pc, #84]	; a584 <.text+0xa584>
    a52c:	e3a03001 	mov	r3, #1	; 0x1
    a530:	e5c23000 	strb	r3, [r2]
			SSPDR=0;
    a534:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    a538:	e283391a 	add	r3, r3, #425984	; 0x68000
    a53c:	e3a02000 	mov	r2, #0	; 0x0
    a540:	e5832000 	str	r2, [r3]
    a544:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    a548:	e283391a 	add	r3, r3, #425984	; 0x68000
    a54c:	e5933000 	ldr	r3, [r3]
    a550:	e2033002 	and	r3, r3, #2	; 0x2
    a554:	e3530000 	cmp	r3, #0	; 0x0
    a558:	1affffd0 	bne	a4a0 <SSPHandler+0xf0>
	    }

	    /* Wait until the Busy bit is cleared */
	//    while ( !(SSPSR & SSPSR_BSY) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    a55c:	e3a03000 	mov	r3, #0	; 0x0
    a560:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    a564:	e3a02000 	mov	r2, #0	; 0x0
    a568:	e5832000 	str	r2, [r3]
}
    a56c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a570:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a574:	e12fff1e 	bx	lr
    a578:	40005074 	andmi	r5, r0, r4, ror r0
    a57c:	40005070 	andmi	r5, r0, r0, ror r0
    a580:	40005078 	andmi	r5, r0, r8, ror r0
    a584:	40000036 	andmi	r0, r0, r6, lsr r0

0000a588 <LL_write_init>:

void LL_write_init(void)
{
    a588:	e1a0c00d 	mov	ip, sp
    a58c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a590:	e24cb004 	sub	fp, ip, #4	; 0x4
		SPIWRData[0]='>';
    a594:	e59f2028 	ldr	r2, [pc, #40]	; a5c4 <.text+0xa5c4>
    a598:	e3a0303e 	mov	r3, #62	; 0x3e
    a59c:	e5c23000 	strb	r3, [r2]
		SPIWRData[1]='*';
    a5a0:	e59f201c 	ldr	r2, [pc, #28]	; a5c4 <.text+0xa5c4>
    a5a4:	e3a0302a 	mov	r3, #42	; 0x2a
    a5a8:	e5c23001 	strb	r3, [r2, #1]
		SPIWRData[2]='>';
    a5ac:	e59f2010 	ldr	r2, [pc, #16]	; a5c4 <.text+0xa5c4>
    a5b0:	e3a0303e 	mov	r3, #62	; 0x3e
    a5b4:	e5c23002 	strb	r3, [r2, #2]
}
    a5b8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a5bc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a5c0:	e12fff1e 	bx	lr
    a5c4:	40005078 	andmi	r5, r0, r8, ror r0

0000a5c8 <LL_write>:

int LL_write(unsigned char *data, unsigned short cnt, unsigned char PD )	//write data to high-level processor
{
    a5c8:	e1a0c00d 	mov	ip, sp
    a5cc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a5d0:	e24cb004 	sub	fp, ip, #4	; 0x4
    a5d4:	e24dd014 	sub	sp, sp, #20	; 0x14
    a5d8:	e50b0014 	str	r0, [fp, #-20]
    a5dc:	e1a03001 	mov	r3, r1
    a5e0:	e14b31b8 	strh	r3, [fp, #-24]
    a5e4:	e1a03002 	mov	r3, r2
    a5e8:	e54b301c 	strb	r3, [fp, #-28]
	unsigned int i;

	if(data_sent_to_LL)
    a5ec:	e59f31d0 	ldr	r3, [pc, #464]	; a7c4 <.text+0xa7c4>
    a5f0:	e5d33000 	ldrb	r3, [r3]
    a5f4:	e3530000 	cmp	r3, #0	; 0x0
    a5f8:	0a00001f 	beq	a67c <LL_write+0xb4>
	{
		SPIWRData[3]=PD;
    a5fc:	e59f31c4 	ldr	r3, [pc, #452]	; a7c8 <.text+0xa7c8>
    a600:	e55b201c 	ldrb	r2, [fp, #-28]
    a604:	e5c32003 	strb	r2, [r3, #3]
		for(i=0; i<cnt; i++)
    a608:	e3a03000 	mov	r3, #0	; 0x0
    a60c:	e50b3010 	str	r3, [fp, #-16]
    a610:	ea00000a 	b	a640 <LL_write+0x78>
		{
			SPIWRData[i+4]=data[i];
    a614:	e51b3010 	ldr	r3, [fp, #-16]
    a618:	e2831004 	add	r1, r3, #4	; 0x4
    a61c:	e51b2010 	ldr	r2, [fp, #-16]
    a620:	e51b3014 	ldr	r3, [fp, #-20]
    a624:	e0823003 	add	r3, r2, r3
    a628:	e5d33000 	ldrb	r3, [r3]
    a62c:	e59f2194 	ldr	r2, [pc, #404]	; a7c8 <.text+0xa7c8>
    a630:	e7c23001 	strb	r3, [r2, r1]
    a634:	e51b3010 	ldr	r3, [fp, #-16]
    a638:	e2833001 	add	r3, r3, #1	; 0x1
    a63c:	e50b3010 	str	r3, [fp, #-16]
    a640:	e15b21b8 	ldrh	r2, [fp, #-24]
    a644:	e51b3010 	ldr	r3, [fp, #-16]
    a648:	e1520003 	cmp	r2, r3
    a64c:	8afffff0 	bhi	a614 <LL_write+0x4c>
		}
		SPIWRData[cnt+4]=0;
    a650:	e15b31b8 	ldrh	r3, [fp, #-24]
    a654:	e2831004 	add	r1, r3, #4	; 0x4
    a658:	e59f2168 	ldr	r2, [pc, #360]	; a7c8 <.text+0xa7c8>
    a65c:	e3a03000 	mov	r3, #0	; 0x0
    a660:	e7c23001 	strb	r3, [r2, r1]
		SPIWR_num_bytes=cnt+5;
    a664:	e15b31b8 	ldrh	r3, [fp, #-24]
    a668:	e2833005 	add	r3, r3, #5	; 0x5
    a66c:	e1a02003 	mov	r2, r3
    a670:	e59f3154 	ldr	r3, [pc, #340]	; a7cc <.text+0xa7cc>
    a674:	e5832000 	str	r2, [r3]
    a678:	ea000047 	b	a79c <LL_write+0x1d4>
	}
	else if(SPIWR_num_bytes+cnt<127)
    a67c:	e15b21b8 	ldrh	r2, [fp, #-24]
    a680:	e59f3144 	ldr	r3, [pc, #324]	; a7cc <.text+0xa7cc>
    a684:	e5933000 	ldr	r3, [r3]
    a688:	e0823003 	add	r3, r2, r3
    a68c:	e353007e 	cmp	r3, #126	; 0x7e
    a690:	8a00003e 	bhi	a790 <LL_write+0x1c8>
	{
		SPIWRData[SPIWR_num_bytes-1]='>';
    a694:	e59f3130 	ldr	r3, [pc, #304]	; a7cc <.text+0xa7cc>
    a698:	e5933000 	ldr	r3, [r3]
    a69c:	e2431001 	sub	r1, r3, #1	; 0x1
    a6a0:	e59f2120 	ldr	r2, [pc, #288]	; a7c8 <.text+0xa7c8>
    a6a4:	e3a0303e 	mov	r3, #62	; 0x3e
    a6a8:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[0+SPIWR_num_bytes]='*';
    a6ac:	e59f3118 	ldr	r3, [pc, #280]	; a7cc <.text+0xa7cc>
    a6b0:	e5931000 	ldr	r1, [r3]
    a6b4:	e59f210c 	ldr	r2, [pc, #268]	; a7c8 <.text+0xa7c8>
    a6b8:	e3a0302a 	mov	r3, #42	; 0x2a
    a6bc:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[1+SPIWR_num_bytes]='>';
    a6c0:	e59f3104 	ldr	r3, [pc, #260]	; a7cc <.text+0xa7cc>
    a6c4:	e5933000 	ldr	r3, [r3]
    a6c8:	e2831001 	add	r1, r3, #1	; 0x1
    a6cc:	e59f20f4 	ldr	r2, [pc, #244]	; a7c8 <.text+0xa7c8>
    a6d0:	e3a0303e 	mov	r3, #62	; 0x3e
    a6d4:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[2+SPIWR_num_bytes]=PD;
    a6d8:	e59f30ec 	ldr	r3, [pc, #236]	; a7cc <.text+0xa7cc>
    a6dc:	e5933000 	ldr	r3, [r3]
    a6e0:	e2831002 	add	r1, r3, #2	; 0x2
    a6e4:	e59f20dc 	ldr	r2, [pc, #220]	; a7c8 <.text+0xa7c8>
    a6e8:	e55b301c 	ldrb	r3, [fp, #-28]
    a6ec:	e7c23001 	strb	r3, [r2, r1]
		for(i=SPIWR_num_bytes; i<cnt+SPIWR_num_bytes; i++)
    a6f0:	e59f30d4 	ldr	r3, [pc, #212]	; a7cc <.text+0xa7cc>
    a6f4:	e5933000 	ldr	r3, [r3]
    a6f8:	e50b3010 	str	r3, [fp, #-16]
    a6fc:	ea00000e 	b	a73c <LL_write+0x174>
		{
			SPIWRData[i+3]=data[i-SPIWR_num_bytes];
    a700:	e51b3010 	ldr	r3, [fp, #-16]
    a704:	e2831003 	add	r1, r3, #3	; 0x3
    a708:	e59f30bc 	ldr	r3, [pc, #188]	; a7cc <.text+0xa7cc>
    a70c:	e5932000 	ldr	r2, [r3]
    a710:	e51b3010 	ldr	r3, [fp, #-16]
    a714:	e0623003 	rsb	r3, r2, r3
    a718:	e1a02003 	mov	r2, r3
    a71c:	e51b3014 	ldr	r3, [fp, #-20]
    a720:	e0823003 	add	r3, r2, r3
    a724:	e5d33000 	ldrb	r3, [r3]
    a728:	e59f2098 	ldr	r2, [pc, #152]	; a7c8 <.text+0xa7c8>
    a72c:	e7c23001 	strb	r3, [r2, r1]
    a730:	e51b3010 	ldr	r3, [fp, #-16]
    a734:	e2833001 	add	r3, r3, #1	; 0x1
    a738:	e50b3010 	str	r3, [fp, #-16]
    a73c:	e15b21b8 	ldrh	r2, [fp, #-24]
    a740:	e59f3084 	ldr	r3, [pc, #132]	; a7cc <.text+0xa7cc>
    a744:	e5933000 	ldr	r3, [r3]
    a748:	e0822003 	add	r2, r2, r3
    a74c:	e51b3010 	ldr	r3, [fp, #-16]
    a750:	e1520003 	cmp	r2, r3
    a754:	8affffe9 	bhi	a700 <LL_write+0x138>
		}
		SPIWR_num_bytes+=cnt+5;
    a758:	e15b21b8 	ldrh	r2, [fp, #-24]
    a75c:	e59f3068 	ldr	r3, [pc, #104]	; a7cc <.text+0xa7cc>
    a760:	e5933000 	ldr	r3, [r3]
    a764:	e0823003 	add	r3, r2, r3
    a768:	e2832005 	add	r2, r3, #5	; 0x5
    a76c:	e59f3058 	ldr	r3, [pc, #88]	; a7cc <.text+0xa7cc>
    a770:	e5832000 	str	r2, [r3]
		SPIWRData[SPIWR_num_bytes-1]=0;
    a774:	e59f3050 	ldr	r3, [pc, #80]	; a7cc <.text+0xa7cc>
    a778:	e5933000 	ldr	r3, [r3]
    a77c:	e2431001 	sub	r1, r3, #1	; 0x1
    a780:	e59f2040 	ldr	r2, [pc, #64]	; a7c8 <.text+0xa7c8>
    a784:	e3a03000 	mov	r3, #0	; 0x0
    a788:	e7c23001 	strb	r3, [r2, r1]
    a78c:	ea000002 	b	a79c <LL_write+0x1d4>
	}
	else return(0);
    a790:	e3a03000 	mov	r3, #0	; 0x0
    a794:	e50b3020 	str	r3, [fp, #-32]
    a798:	ea000004 	b	a7b0 <LL_write+0x1e8>
	data_sent_to_LL=0;
    a79c:	e59f3020 	ldr	r3, [pc, #32]	; a7c4 <.text+0xa7c4>
    a7a0:	e3a02000 	mov	r2, #0	; 0x0
    a7a4:	e5c32000 	strb	r2, [r3]

	return(1);
    a7a8:	e3a03001 	mov	r3, #1	; 0x1
    a7ac:	e50b3020 	str	r3, [fp, #-32]
    a7b0:	e51b3020 	ldr	r3, [fp, #-32]
}
    a7b4:	e1a00003 	mov	r0, r3
    a7b8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a7bc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a7c0:	e12fff1e 	bx	lr
    a7c4:	40000036 	andmi	r0, r0, r6, lsr r0
    a7c8:	40005078 	andmi	r5, r0, r8, ror r0
    a7cc:	40005070 	andmi	r5, r0, r0, ror r0

0000a7d0 <PTU_init>:

unsigned char PTU_enable_plain_ch7_to_servo=0; // channel 7 is mapped plain to 1-2ms servo output

void PTU_init(void)
{
    a7d0:	e1a0c00d 	mov	ip, sp
    a7d4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a7d8:	e24cb004 	sub	fp, ip, #4	; 0x4
#ifdef HUMMINGBIRD_ROLL_SERVO
#ifndef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
	PINSEL0&=~0x01;
	PINSEL0|=0x02;
#else
	PINSEL0|=0x8000;
    a7dc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a7e0:	e282290b 	add	r2, r2, #180224	; 0x2c000
    a7e4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a7e8:	e283390b 	add	r3, r3, #180224	; 0x2c000
    a7ec:	e5933000 	ldr	r3, [r3]
    a7f0:	e3833902 	orr	r3, r3, #32768	; 0x8000
    a7f4:	e5823000 	str	r3, [r2]
	PINSEL0&=~0x4000;
    a7f8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a7fc:	e282290b 	add	r2, r2, #180224	; 0x2c000
    a800:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a804:	e283390b 	add	r3, r3, #180224	; 0x2c000
    a808:	e5933000 	ldr	r3, [r3]
    a80c:	e3c33901 	bic	r3, r3, #16384	; 0x4000
    a810:	e5823000 	str	r3, [r2]
#endif
#endif

#ifdef PELICAN_PTU

    CAMERA_ptu.servo_pitch_offset=61500;
    a814:	e59f20cc 	ldr	r2, [pc, #204]	; a8e8 <.text+0xa8e8>
    a818:	e3a03a0f 	mov	r3, #61440	; 0xf000
    a81c:	e283303c 	add	r3, r3, #60	; 0x3c
    a820:	e5823004 	str	r3, [r2, #4]
	CAMERA_ptu.servo_pitch_scale=54853;
    a824:	e59f20bc 	ldr	r2, [pc, #188]	; a8e8 <.text+0xa8e8>
    a828:	e3a03cd6 	mov	r3, #54784	; 0xd600
    a82c:	e2833045 	add	r3, r3, #69	; 0x45
    a830:	e582300c 	str	r3, [r2, #12]
	CAMERA_ptu.servo_pitch_min=46000;
    a834:	e59f20ac 	ldr	r2, [pc, #172]	; a8e8 <.text+0xa8e8>
    a838:	e3a03cb3 	mov	r3, #45824	; 0xb300
    a83c:	e28330b0 	add	r3, r3, #176	; 0xb0
    a840:	e5823010 	str	r3, [r2, #16]
	CAMERA_ptu.servo_pitch_max=128000;
    a844:	e59f209c 	ldr	r2, [pc, #156]	; a8e8 <.text+0xa8e8>
    a848:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    a84c:	e5823014 	str	r3, [r2, #20]

	if(PTU_cam_option_4_version!=2)
    a850:	e59f3094 	ldr	r3, [pc, #148]	; a8ec <.text+0xa8ec>
    a854:	e5d33000 	ldrb	r3, [r3]
    a858:	e3530002 	cmp	r3, #2	; 0x2
    a85c:	0a00000f 	beq	a8a0 <PTU_init+0xd0>
	{
		CAMERA_ptu.servo_roll_offset=82000;//74000;
    a860:	e59f2080 	ldr	r2, [pc, #128]	; a8e8 <.text+0xa8e8>
    a864:	e3a03905 	mov	r3, #81920	; 0x14000
    a868:	e2833050 	add	r3, r3, #80	; 0x50
    a86c:	e5823000 	str	r3, [r2]
		CAMERA_ptu.servo_roll_scale=220000;	//=90 110000
    a870:	e59f2070 	ldr	r2, [pc, #112]	; a8e8 <.text+0xa8e8>
    a874:	e3a03bd6 	mov	r3, #219136	; 0x35800
    a878:	e2833e36 	add	r3, r3, #864	; 0x360
    a87c:	e5823008 	str	r3, [r2, #8]
		CAMERA_ptu.servo_roll_min=46000;//53900;
    a880:	e59f2060 	ldr	r2, [pc, #96]	; a8e8 <.text+0xa8e8>
    a884:	e3a03cb3 	mov	r3, #45824	; 0xb300
    a888:	e28330b0 	add	r3, r3, #176	; 0xb0
    a88c:	e5823018 	str	r3, [r2, #24]
		CAMERA_ptu.servo_roll_max=128000;//94500;
    a890:	e59f2050 	ldr	r2, [pc, #80]	; a8e8 <.text+0xa8e8>
    a894:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    a898:	e582301c 	str	r3, [r2, #28]
    a89c:	ea00000e 	b	a8dc <PTU_init+0x10c>
	}
	else
	{
		CAMERA_ptu.servo_roll_offset=82000;//74000;
    a8a0:	e59f2040 	ldr	r2, [pc, #64]	; a8e8 <.text+0xa8e8>
    a8a4:	e3a03905 	mov	r3, #81920	; 0x14000
    a8a8:	e2833050 	add	r3, r3, #80	; 0x50
    a8ac:	e5823000 	str	r3, [r2]
		CAMERA_ptu.servo_roll_scale=115000;	//=90 110000
    a8b0:	e59f2030 	ldr	r2, [pc, #48]	; a8e8 <.text+0xa8e8>
    a8b4:	e3a03907 	mov	r3, #114688	; 0x1c000
    a8b8:	e2833f4e 	add	r3, r3, #312	; 0x138
    a8bc:	e5823008 	str	r3, [r2, #8]
		CAMERA_ptu.servo_roll_min=46000;//53900;
    a8c0:	e59f2020 	ldr	r2, [pc, #32]	; a8e8 <.text+0xa8e8>
    a8c4:	e3a03cb3 	mov	r3, #45824	; 0xb300
    a8c8:	e28330b0 	add	r3, r3, #176	; 0xb0
    a8cc:	e5823018 	str	r3, [r2, #24]
		CAMERA_ptu.servo_roll_max=128000;//94500;
    a8d0:	e59f2010 	ldr	r2, [pc, #16]	; a8e8 <.text+0xa8e8>
    a8d4:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    a8d8:	e582301c 	str	r3, [r2, #28]
	}
#endif
}
    a8dc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a8e0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a8e4:	e12fff1e 	bx	lr
    a8e8:	40005184 	andmi	r5, r0, r4, lsl #3
    a8ec:	4000002d 	andmi	r0, r0, sp, lsr #32

0000a8f0 <PTU_update>:


void PTU_update(void)
{
    a8f0:	e1a0c00d 	mov	ip, sp
    a8f4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a8f8:	e24cb004 	sub	fp, ip, #4	; 0x4
    a8fc:	e24dd00c 	sub	sp, sp, #12	; 0xc
	static int ptu_cnt=0;
	if(++ptu_cnt>9)	//generate 100Hz
    a900:	e59f32c8 	ldr	r3, [pc, #712]	; abd0 <.text+0xabd0>
    a904:	e5933000 	ldr	r3, [r3]
    a908:	e2832001 	add	r2, r3, #1	; 0x1
    a90c:	e59f32bc 	ldr	r3, [pc, #700]	; abd0 <.text+0xabd0>
    a910:	e5832000 	str	r2, [r3]
    a914:	e59f32b4 	ldr	r3, [pc, #692]	; abd0 <.text+0xabd0>
    a918:	e5933000 	ldr	r3, [r3]
    a91c:	e3530009 	cmp	r3, #9	; 0x9
    a920:	da0000a7 	ble	abc4 <PTU_update+0x2d4>
	{
		ptu_cnt=0;
    a924:	e59f22a4 	ldr	r2, [pc, #676]	; abd0 <.text+0xabd0>
    a928:	e3a03000 	mov	r3, #0	; 0x0
    a92c:	e5823000 	str	r3, [r2]

		if (PTU_enable_plain_ch7_to_servo)
    a930:	e59f329c 	ldr	r3, [pc, #668]	; abd4 <.text+0xabd4>
    a934:	e5d33000 	ldrb	r3, [r3]
    a938:	e3530000 	cmp	r3, #0	; 0x0
    a93c:	0a000025 	beq	a9d8 <PTU_update+0xe8>
		{
			int value;

			value= 88473+(((int)RO_RC_Data.channel[4]-2048)*29491)/2048;
    a940:	e59f3290 	ldr	r3, [pc, #656]	; abd8 <.text+0xabd8>
    a944:	e1d330b8 	ldrh	r3, [r3, #8]
    a948:	e1a02003 	mov	r2, r3
    a94c:	e1a03002 	mov	r3, r2
    a950:	e1a03283 	mov	r3, r3, lsl #5
    a954:	e0833002 	add	r3, r3, r2
    a958:	e1a03183 	mov	r3, r3, lsl #3
    a95c:	e0623003 	rsb	r3, r2, r3
    a960:	e1a03103 	mov	r3, r3, lsl #2
    a964:	e0833002 	add	r3, r3, r2
    a968:	e1a03103 	mov	r3, r3, lsl #2
    a96c:	e0833002 	add	r3, r3, r2
    a970:	e1a02183 	mov	r2, r3, lsl #3
    a974:	e0633002 	rsb	r3, r3, r2
    a978:	e283333f 	add	r3, r3, #-67108864	; 0xfc000000
    a97c:	e2833866 	add	r3, r3, #6684672	; 0x660000
    a980:	e2833b1a 	add	r3, r3, #26624	; 0x6800
    a984:	e1a02003 	mov	r2, r3
    a988:	e2823e7f 	add	r3, r2, #2032	; 0x7f0
    a98c:	e283300f 	add	r3, r3, #15	; 0xf
    a990:	e3520000 	cmp	r2, #0	; 0x0
    a994:	b1a02003 	movlt	r2, r3
    a998:	e1a035c2 	mov	r3, r2, asr #11
    a99c:	e2833b56 	add	r3, r3, #88064	; 0x15800
    a9a0:	e2833f66 	add	r3, r3, #408	; 0x198
    a9a4:	e2833001 	add	r3, r3, #1	; 0x1
    a9a8:	e50b3010 	str	r3, [fp, #-16]

		    PWMMR5 = value;
    a9ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a9b0:	e2833905 	add	r3, r3, #81920	; 0x14000
    a9b4:	e2833044 	add	r3, r3, #68	; 0x44
    a9b8:	e51b2010 	ldr	r2, [fp, #-16]
    a9bc:	e5832000 	str	r2, [r3]
			PWMLER = LER5_EN|LER1_EN|LER2_EN;
    a9c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a9c4:	e2833905 	add	r3, r3, #81920	; 0x14000
    a9c8:	e2833050 	add	r3, r3, #80	; 0x50
    a9cc:	e3a02026 	mov	r2, #38	; 0x26
    a9d0:	e5832000 	str	r2, [r3]

			return;
    a9d4:	ea00007a 	b	abc4 <PTU_update+0x2d4>
		}
    	int angle_pitch, angle_roll;

    	PTU_update_middle_positions_by_stick();
    a9d8:	eb0000f5 	bl	adb4 <PTU_update_middle_positions_by_stick>

#ifdef CAMMOUNT_XCONFIG	//rotate pitch/roll tiltcompensation for 45
#ifndef CAM_FACING_FRONT_RIGHT
    angle_pitch=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    angle_roll=IMU_CalcData.angle_roll*707/1000-IMU_CalcData.angle_nick*707/1000;
#else
    angle_roll=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    a9dc:	e59f31f8 	ldr	r3, [pc, #504]	; abdc <.text+0xabdc>
    a9e0:	e5931000 	ldr	r1, [r3]
    a9e4:	e1a03001 	mov	r3, r1
    a9e8:	e1a03103 	mov	r3, r3, lsl #2
    a9ec:	e0833001 	add	r3, r3, r1
    a9f0:	e1a02103 	mov	r2, r3, lsl #2
    a9f4:	e0833002 	add	r3, r3, r2
    a9f8:	e1a03103 	mov	r3, r3, lsl #2
    a9fc:	e0833001 	add	r3, r3, r1
    aa00:	e1a02183 	mov	r2, r3, lsl #3
    aa04:	e0631002 	rsb	r1, r3, r2
    aa08:	e59f31d0 	ldr	r3, [pc, #464]	; abe0 <.text+0xabe0>
    aa0c:	e0c32391 	smull	r2, r3, r1, r3
    aa10:	e1a02343 	mov	r2, r3, asr #6
    aa14:	e1a03fc1 	mov	r3, r1, asr #31
    aa18:	e0630002 	rsb	r0, r3, r2
    aa1c:	e59f31b8 	ldr	r3, [pc, #440]	; abdc <.text+0xabdc>
    aa20:	e5931004 	ldr	r1, [r3, #4]
    aa24:	e1a03001 	mov	r3, r1
    aa28:	e1a03103 	mov	r3, r3, lsl #2
    aa2c:	e0833001 	add	r3, r3, r1
    aa30:	e1a02103 	mov	r2, r3, lsl #2
    aa34:	e0833002 	add	r3, r3, r2
    aa38:	e1a03103 	mov	r3, r3, lsl #2
    aa3c:	e0833001 	add	r3, r3, r1
    aa40:	e1a02183 	mov	r2, r3, lsl #3
    aa44:	e0631002 	rsb	r1, r3, r2
    aa48:	e59f3190 	ldr	r3, [pc, #400]	; abe0 <.text+0xabe0>
    aa4c:	e0c32391 	smull	r2, r3, r1, r3
    aa50:	e1a02343 	mov	r2, r3, asr #6
    aa54:	e1a03fc1 	mov	r3, r1, asr #31
    aa58:	e0633002 	rsb	r3, r3, r2
    aa5c:	e0803003 	add	r3, r0, r3
    aa60:	e50b3014 	str	r3, [fp, #-20]
    angle_pitch=-IMU_CalcData.angle_roll*707/1000+IMU_CalcData.angle_nick*707/1000;
    aa64:	e59f3170 	ldr	r3, [pc, #368]	; abdc <.text+0xabdc>
    aa68:	e5932004 	ldr	r2, [r3, #4]
    aa6c:	e1a03002 	mov	r3, r2
    aa70:	e1a03b03 	mov	r3, r3, lsl #22
    aa74:	e0623003 	rsb	r3, r2, r3
    aa78:	e1a03103 	mov	r3, r3, lsl #2
    aa7c:	e0833002 	add	r3, r3, r2
    aa80:	e1a03103 	mov	r3, r3, lsl #2
    aa84:	e0833002 	add	r3, r3, r2
    aa88:	e1a03203 	mov	r3, r3, lsl #4
    aa8c:	e0623003 	rsb	r3, r2, r3
    aa90:	e1a03103 	mov	r3, r3, lsl #2
    aa94:	e0831002 	add	r1, r3, r2
    aa98:	e59f3140 	ldr	r3, [pc, #320]	; abe0 <.text+0xabe0>
    aa9c:	e0c32391 	smull	r2, r3, r1, r3
    aaa0:	e1a02343 	mov	r2, r3, asr #6
    aaa4:	e1a03fc1 	mov	r3, r1, asr #31
    aaa8:	e0630002 	rsb	r0, r3, r2
    aaac:	e59f3128 	ldr	r3, [pc, #296]	; abdc <.text+0xabdc>
    aab0:	e5931000 	ldr	r1, [r3]
    aab4:	e1a03001 	mov	r3, r1
    aab8:	e1a03103 	mov	r3, r3, lsl #2
    aabc:	e0833001 	add	r3, r3, r1
    aac0:	e1a02103 	mov	r2, r3, lsl #2
    aac4:	e0833002 	add	r3, r3, r2
    aac8:	e1a03103 	mov	r3, r3, lsl #2
    aacc:	e0833001 	add	r3, r3, r1
    aad0:	e1a02183 	mov	r2, r3, lsl #3
    aad4:	e0631002 	rsb	r1, r3, r2
    aad8:	e59f3100 	ldr	r3, [pc, #256]	; abe0 <.text+0xabe0>
    aadc:	e0c32391 	smull	r2, r3, r1, r3
    aae0:	e1a02343 	mov	r2, r3, asr #6
    aae4:	e1a03fc1 	mov	r3, r1, asr #31
    aae8:	e0633002 	rsb	r3, r3, r2
    aaec:	e0803003 	add	r3, r0, r3
    aaf0:	e50b3018 	str	r3, [fp, #-24]
#endif
#else
    angle_pitch=IMU_CalcData.angle_nick;
    angle_roll=IMU_CalcData.angle_roll;
#endif
		static int cam_angle_pitch=0;
#ifdef SET_CAMERA_ANGLE_INCREMENTAL
		if(LL_1khz_attitude_data.RC_data[4]>192) cam_angle_pitch+=200;
		else if(LL_1khz_attitude_data.RC_data[4]<64) cam_angle_pitch-=200;
		if(cam_angle_pitch>55000) cam_angle_pitch=55000;
		if(cam_angle_pitch<-55000) cam_angle_pitch=-55000;
#else
		cam_angle_pitch=CAMERA_Commands.desired_angle_pitch;
    aaf4:	e59f30e8 	ldr	r3, [pc, #232]	; abe4 <.text+0xabe4>
    aaf8:	e5932004 	ldr	r2, [r3, #4]
    aafc:	e59f30e4 	ldr	r3, [pc, #228]	; abe8 <.text+0xabe8>
    ab00:	e5832000 	str	r2, [r3]
		if(cam_angle_pitch<-90000) cam_angle_pitch=-90000;
    ab04:	e59f30dc 	ldr	r3, [pc, #220]	; abe8 <.text+0xabe8>
    ab08:	e5932000 	ldr	r2, [r3]
    ab0c:	e3e03b57 	mvn	r3, #89088	; 0x15c00
    ab10:	e2433fe3 	sub	r3, r3, #908	; 0x38c
    ab14:	e2433003 	sub	r3, r3, #3	; 0x3
    ab18:	e1520003 	cmp	r2, r3
    ab1c:	aa000005 	bge	ab38 <PTU_update+0x248>
    ab20:	e59f20c0 	ldr	r2, [pc, #192]	; abe8 <.text+0xabe8>
    ab24:	e3e03b57 	mvn	r3, #89088	; 0x15c00
    ab28:	e2433fe3 	sub	r3, r3, #908	; 0x38c
    ab2c:	e2433003 	sub	r3, r3, #3	; 0x3
    ab30:	e5823000 	str	r3, [r2]
    ab34:	ea000006 	b	ab54 <PTU_update+0x264>
		else if(cam_angle_pitch>0) cam_angle_pitch=0;
    ab38:	e59f30a8 	ldr	r3, [pc, #168]	; abe8 <.text+0xabe8>
    ab3c:	e5933000 	ldr	r3, [r3]
    ab40:	e3530000 	cmp	r3, #0	; 0x0
    ab44:	da000002 	ble	ab54 <PTU_update+0x264>
    ab48:	e59f2098 	ldr	r2, [pc, #152]	; abe8 <.text+0xabe8>
    ab4c:	e3a03000 	mov	r3, #0	; 0x0
    ab50:	e5823000 	str	r3, [r2]
#endif
		if(CAMERA_Commands.status&0x02)	//no tilt compensation
    ab54:	e59f3088 	ldr	r3, [pc, #136]	; abe4 <.text+0xabe4>
    ab58:	e1d330b0 	ldrh	r3, [r3]
    ab5c:	e2033002 	and	r3, r3, #2	; 0x2
    ab60:	e3530000 	cmp	r3, #0	; 0x0
    ab64:	0a000009 	beq	ab90 <PTU_update+0x2a0>
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    ab68:	e59f3078 	ldr	r3, [pc, #120]	; abe8 <.text+0xabe8>
    ab6c:	e5933000 	ldr	r3, [r3]
    ab70:	e1a00003 	mov	r0, r3
    ab74:	eb00001c 	bl	abec <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    ab78:	e59f3064 	ldr	r3, [pc, #100]	; abe4 <.text+0xabe4>
    ab7c:	e5933008 	ldr	r3, [r3, #8]
    ab80:	e2633000 	rsb	r3, r3, #0	; 0x0
    ab84:	e1a00003 	mov	r0, r3
    ab88:	eb000051 	bl	acd4 <SERVO_roll_move>
    ab8c:	ea00000c 	b	abc4 <PTU_update+0x2d4>
		}
		else
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch+angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    ab90:	e59f3050 	ldr	r3, [pc, #80]	; abe8 <.text+0xabe8>
    ab94:	e5932000 	ldr	r2, [r3]
    ab98:	e51b3018 	ldr	r3, [fp, #-24]
    ab9c:	e0823003 	add	r3, r2, r3
    aba0:	e1a00003 	mov	r0, r3
    aba4:	eb000010 	bl	abec <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll+angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    aba8:	e59f3034 	ldr	r3, [pc, #52]	; abe4 <.text+0xabe4>
    abac:	e5932008 	ldr	r2, [r3, #8]
    abb0:	e51b3014 	ldr	r3, [fp, #-20]
    abb4:	e0823003 	add	r3, r2, r3
    abb8:	e2633000 	rsb	r3, r3, #0	; 0x0
    abbc:	e1a00003 	mov	r0, r3
    abc0:	eb000043 	bl	acd4 <SERVO_roll_move>
		}
	}
}
    abc4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    abc8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    abcc:	e12fff1e 	bx	lr
    abd0:	4000126c 	andmi	r1, r0, ip, ror #4
    abd4:	40001264 	andmi	r1, r0, r4, ror #4
    abd8:	40002158 	andmi	r2, r0, r8, asr r1
    abdc:	40004ea4 	andmi	r4, r0, r4, lsr #29
    abe0:	10624dd3 	ldrned	r4, [r2], #-211
    abe4:	40005178 	andmi	r5, r0, r8, ror r1
    abe8:	40001268 	andmi	r1, r0, r8, ror #4

0000abec <SERVO_pitch_move>:


void SERVO_pitch_move (int angle)
{
    abec:	e1a0c00d 	mov	ip, sp
    abf0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    abf4:	e24cb004 	sub	fp, ip, #4	; 0x4
    abf8:	e24dd008 	sub	sp, sp, #8	; 0x8
    abfc:	e50b0014 	str	r0, [fp, #-20]
    unsigned int value;
    value=CAMERA_ptu.servo_pitch_offset+(angle/10)*CAMERA_ptu.servo_pitch_scale/9000;	//9000
    ac00:	e59f30c0 	ldr	r3, [pc, #192]	; acc8 <.text+0xacc8>
    ac04:	e5930004 	ldr	r0, [r3, #4]
    ac08:	e51b1014 	ldr	r1, [fp, #-20]
    ac0c:	e59f30b8 	ldr	r3, [pc, #184]	; accc <.text+0xaccc>
    ac10:	e0c32391 	smull	r2, r3, r1, r3
    ac14:	e1a02143 	mov	r2, r3, asr #2
    ac18:	e1a03fc1 	mov	r3, r1, asr #31
    ac1c:	e0632002 	rsb	r2, r3, r2
    ac20:	e59f30a0 	ldr	r3, [pc, #160]	; acc8 <.text+0xacc8>
    ac24:	e593300c 	ldr	r3, [r3, #12]
    ac28:	e0010293 	mul	r1, r3, r2
    ac2c:	e59f309c 	ldr	r3, [pc, #156]	; acd0 <.text+0xacd0>
    ac30:	e0c32391 	smull	r2, r3, r1, r3
    ac34:	e1a02643 	mov	r2, r3, asr #12
    ac38:	e1a03fc1 	mov	r3, r1, asr #31
    ac3c:	e0633002 	rsb	r3, r3, r2
    ac40:	e0803003 	add	r3, r0, r3
    ac44:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_pitch_max) value=CAMERA_ptu.servo_pitch_max;
    ac48:	e59f3078 	ldr	r3, [pc, #120]	; acc8 <.text+0xacc8>
    ac4c:	e5933014 	ldr	r3, [r3, #20]
    ac50:	e1a02003 	mov	r2, r3
    ac54:	e51b3010 	ldr	r3, [fp, #-16]
    ac58:	e1520003 	cmp	r2, r3
    ac5c:	2a000003 	bcs	ac70 <SERVO_pitch_move+0x84>
    ac60:	e59f3060 	ldr	r3, [pc, #96]	; acc8 <.text+0xacc8>
    ac64:	e5933014 	ldr	r3, [r3, #20]
    ac68:	e50b3010 	str	r3, [fp, #-16]
    ac6c:	ea000008 	b	ac94 <SERVO_pitch_move+0xa8>
    else if(value<CAMERA_ptu.servo_pitch_min) value=CAMERA_ptu.servo_pitch_min;
    ac70:	e59f3050 	ldr	r3, [pc, #80]	; acc8 <.text+0xacc8>
    ac74:	e5933010 	ldr	r3, [r3, #16]
    ac78:	e1a02003 	mov	r2, r3
    ac7c:	e51b3010 	ldr	r3, [fp, #-16]
    ac80:	e1520003 	cmp	r2, r3
    ac84:	9a000002 	bls	ac94 <SERVO_pitch_move+0xa8>
    ac88:	e59f3038 	ldr	r3, [pc, #56]	; acc8 <.text+0xacc8>
    ac8c:	e5933010 	ldr	r3, [r3, #16]
    ac90:	e50b3010 	str	r3, [fp, #-16]

    PWMMR5 = value;
    ac94:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    ac98:	e2833905 	add	r3, r3, #81920	; 0x14000
    ac9c:	e2833044 	add	r3, r3, #68	; 0x44
    aca0:	e51b2010 	ldr	r2, [fp, #-16]
    aca4:	e5832000 	str	r2, [r3]
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    aca8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    acac:	e2833905 	add	r3, r3, #81920	; 0x14000
    acb0:	e2833050 	add	r3, r3, #80	; 0x50
    acb4:	e3a02026 	mov	r2, #38	; 0x26
    acb8:	e5832000 	str	r2, [r3]
}
    acbc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    acc0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    acc4:	e12fff1e 	bx	lr
    acc8:	40005184 	andmi	r5, r0, r4, lsl #3
    accc:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    acd0:	7482296b 	strvc	r2, [r2], #2411

0000acd4 <SERVO_roll_move>:

void SERVO_roll_move (int angle)
{
    acd4:	e1a0c00d 	mov	ip, sp
    acd8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    acdc:	e24cb004 	sub	fp, ip, #4	; 0x4
    ace0:	e24dd008 	sub	sp, sp, #8	; 0x8
    ace4:	e50b0014 	str	r0, [fp, #-20]
    int value;
    value=CAMERA_ptu.servo_roll_offset+(angle/10)*CAMERA_ptu.servo_roll_scale/9000;	//9000
    ace8:	e59f30b8 	ldr	r3, [pc, #184]	; ada8 <.text+0xada8>
    acec:	e5930000 	ldr	r0, [r3]
    acf0:	e51b1014 	ldr	r1, [fp, #-20]
    acf4:	e59f30b0 	ldr	r3, [pc, #176]	; adac <.text+0xadac>
    acf8:	e0c32391 	smull	r2, r3, r1, r3
    acfc:	e1a02143 	mov	r2, r3, asr #2
    ad00:	e1a03fc1 	mov	r3, r1, asr #31
    ad04:	e0632002 	rsb	r2, r3, r2
    ad08:	e59f3098 	ldr	r3, [pc, #152]	; ada8 <.text+0xada8>
    ad0c:	e5933008 	ldr	r3, [r3, #8]
    ad10:	e0010293 	mul	r1, r3, r2
    ad14:	e59f3094 	ldr	r3, [pc, #148]	; adb0 <.text+0xadb0>
    ad18:	e0c32391 	smull	r2, r3, r1, r3
    ad1c:	e1a02643 	mov	r2, r3, asr #12
    ad20:	e1a03fc1 	mov	r3, r1, asr #31
    ad24:	e0633002 	rsb	r3, r3, r2
    ad28:	e0803003 	add	r3, r0, r3
    ad2c:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_roll_max) value=CAMERA_ptu.servo_roll_max;
    ad30:	e59f3070 	ldr	r3, [pc, #112]	; ada8 <.text+0xada8>
    ad34:	e593201c 	ldr	r2, [r3, #28]
    ad38:	e51b3010 	ldr	r3, [fp, #-16]
    ad3c:	e1520003 	cmp	r2, r3
    ad40:	aa000003 	bge	ad54 <SERVO_roll_move+0x80>
    ad44:	e59f305c 	ldr	r3, [pc, #92]	; ada8 <.text+0xada8>
    ad48:	e593301c 	ldr	r3, [r3, #28]
    ad4c:	e50b3010 	str	r3, [fp, #-16]
    ad50:	ea000007 	b	ad74 <SERVO_roll_move+0xa0>
    else if(value<CAMERA_ptu.servo_roll_min) value=CAMERA_ptu.servo_roll_min;
    ad54:	e59f304c 	ldr	r3, [pc, #76]	; ada8 <.text+0xada8>
    ad58:	e5932018 	ldr	r2, [r3, #24]
    ad5c:	e51b3010 	ldr	r3, [fp, #-16]
    ad60:	e1520003 	cmp	r2, r3
    ad64:	da000002 	ble	ad74 <SERVO_roll_move+0xa0>
    ad68:	e59f3038 	ldr	r3, [pc, #56]	; ada8 <.text+0xada8>
    ad6c:	e5933018 	ldr	r3, [r3, #24]
    ad70:	e50b3010 	str	r3, [fp, #-16]

#ifdef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
    PWMMR2 = value;
    ad74:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    ad78:	e2833905 	add	r3, r3, #81920	; 0x14000
    ad7c:	e2833020 	add	r3, r3, #32	; 0x20
    ad80:	e51b2010 	ldr	r2, [fp, #-16]
    ad84:	e5832000 	str	r2, [r3]
#else
    PWMMR1 = value;
#endif
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    ad88:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    ad8c:	e2833905 	add	r3, r3, #81920	; 0x14000
    ad90:	e2833050 	add	r3, r3, #80	; 0x50
    ad94:	e3a02026 	mov	r2, #38	; 0x26
    ad98:	e5832000 	str	r2, [r3]
}
    ad9c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ada0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ada4:	e12fff1e 	bx	lr
    ada8:	40005184 	andmi	r5, r0, r4, lsl #3
    adac:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    adb0:	7482296b 	strvc	r2, [r2], #2411

0000adb4 <PTU_update_middle_positions_by_stick>:

void PTU_update_middle_positions_by_stick(void)
{
    adb4:	e1a0c00d 	mov	ip, sp
    adb8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    adbc:	e24cb004 	sub	fp, ip, #4	; 0x4
    adc0:	e24dd008 	sub	sp, sp, #8	; 0x8
	#define THRESHOLD 10
	//set roll offset
	int roll_offset_inc=0;
    adc4:	e3a03000 	mov	r3, #0	; 0x0
    adc8:	e50b3014 	str	r3, [fp, #-20]
	static unsigned char roll_offset_changed=0;
	static int reset_timeout_roll=0;
	if(!(LL_1khz_attitude_data.status2&0x01)) //flying?
    adcc:	e59f3304 	ldr	r3, [pc, #772]	; b0d8 <.text+0xb0d8>
    add0:	e1d335ba 	ldrh	r3, [r3, #90]
    add4:	e1a03803 	mov	r3, r3, lsl #16
    add8:	e1a03823 	mov	r3, r3, lsr #16
    addc:	e2033001 	and	r3, r3, #1	; 0x1
    ade0:	e3530000 	cmp	r3, #0	; 0x0
    ade4:	1a000057 	bne	af48 <PTU_update_middle_positions_by_stick+0x194>
	{
		if(reset_timeout_roll)
    ade8:	e59f32ec 	ldr	r3, [pc, #748]	; b0dc <.text+0xb0dc>
    adec:	e5933000 	ldr	r3, [r3]
    adf0:	e3530000 	cmp	r3, #0	; 0x0
    adf4:	0a000005 	beq	ae10 <PTU_update_middle_positions_by_stick+0x5c>
		{
			reset_timeout_roll--;
    adf8:	e59f32dc 	ldr	r3, [pc, #732]	; b0dc <.text+0xb0dc>
    adfc:	e5933000 	ldr	r3, [r3]
    ae00:	e2432001 	sub	r2, r3, #1	; 0x1
    ae04:	e59f32d0 	ldr	r3, [pc, #720]	; b0dc <.text+0xb0dc>
    ae08:	e5832000 	str	r2, [r3]
    ae0c:	ea00004d 	b	af48 <PTU_update_middle_positions_by_stick+0x194>
		}
		else
		{
			if(LL_1khz_attitude_data.RC_data[2]>240)	//pitch stick at maximum
    ae10:	e59f32c0 	ldr	r3, [pc, #704]	; b0d8 <.text+0xb0d8>
    ae14:	e5d33010 	ldrb	r3, [r3, #16]
    ae18:	e35300f0 	cmp	r3, #240	; 0xf0
    ae1c:	9a000040 	bls	af24 <PTU_update_middle_positions_by_stick+0x170>
			{
				//use roll-stick to change roll servo offset
				if(LL_1khz_attitude_data.RC_data[1]>128+THRESHOLD) roll_offset_inc=(LL_1khz_attitude_data.RC_data[1]-128-THRESHOLD)/6;
    ae20:	e59f32b0 	ldr	r3, [pc, #688]	; b0d8 <.text+0xb0d8>
    ae24:	e5d3300f 	ldrb	r3, [r3, #15]
    ae28:	e353008a 	cmp	r3, #138	; 0x8a
    ae2c:	9a000008 	bls	ae54 <PTU_update_middle_positions_by_stick+0xa0>
    ae30:	e59f32a0 	ldr	r3, [pc, #672]	; b0d8 <.text+0xb0d8>
    ae34:	e5d3300f 	ldrb	r3, [r3, #15]
    ae38:	e243208a 	sub	r2, r3, #138	; 0x8a
    ae3c:	e59f329c 	ldr	r3, [pc, #668]	; b0e0 <.text+0xb0e0>
    ae40:	e0c10293 	smull	r0, r1, r3, r2
    ae44:	e1a03fc2 	mov	r3, r2, asr #31
    ae48:	e0633001 	rsb	r3, r3, r1
    ae4c:	e50b3014 	str	r3, [fp, #-20]
    ae50:	ea00000e 	b	ae90 <PTU_update_middle_positions_by_stick+0xdc>
				else if(LL_1khz_attitude_data.RC_data[1]<128-THRESHOLD) roll_offset_inc=(LL_1khz_attitude_data.RC_data[1]-128+THRESHOLD)/6;
    ae54:	e59f327c 	ldr	r3, [pc, #636]	; b0d8 <.text+0xb0d8>
    ae58:	e5d3300f 	ldrb	r3, [r3, #15]
    ae5c:	e3530075 	cmp	r3, #117	; 0x75
    ae60:	8a000008 	bhi	ae88 <PTU_update_middle_positions_by_stick+0xd4>
    ae64:	e59f326c 	ldr	r3, [pc, #620]	; b0d8 <.text+0xb0d8>
    ae68:	e5d3300f 	ldrb	r3, [r3, #15]
    ae6c:	e2432076 	sub	r2, r3, #118	; 0x76
    ae70:	e59f3268 	ldr	r3, [pc, #616]	; b0e0 <.text+0xb0e0>
    ae74:	e0c10293 	smull	r0, r1, r3, r2
    ae78:	e1a03fc2 	mov	r3, r2, asr #31
    ae7c:	e0633001 	rsb	r3, r3, r1
    ae80:	e50b3014 	str	r3, [fp, #-20]
    ae84:	ea000001 	b	ae90 <PTU_update_middle_positions_by_stick+0xdc>
				else roll_offset_inc=0;
    ae88:	e3a03000 	mov	r3, #0	; 0x0
    ae8c:	e50b3014 	str	r3, [fp, #-20]

				PTU_cam_angle_roll_offset+=roll_offset_inc;//(LL_1khz_attitude_data.RC_data[3]-128)*5;
    ae90:	e59f324c 	ldr	r3, [pc, #588]	; b0e4 <.text+0xb0e4>
    ae94:	e5932000 	ldr	r2, [r3]
    ae98:	e51b3014 	ldr	r3, [fp, #-20]
    ae9c:	e0822003 	add	r2, r2, r3
    aea0:	e59f323c 	ldr	r3, [pc, #572]	; b0e4 <.text+0xb0e4>
    aea4:	e5832000 	str	r2, [r3]
				if (PTU_cam_angle_roll_offset>20000){
    aea8:	e59f3234 	ldr	r3, [pc, #564]	; b0e4 <.text+0xb0e4>
    aeac:	e5932000 	ldr	r2, [r3]
    aeb0:	e3a03c4e 	mov	r3, #19968	; 0x4e00
    aeb4:	e2833020 	add	r3, r3, #32	; 0x20
    aeb8:	e1520003 	cmp	r2, r3
    aebc:	da000005 	ble	aed8 <PTU_update_middle_positions_by_stick+0x124>
					PTU_cam_angle_roll_offset=0;
    aec0:	e59f221c 	ldr	r2, [pc, #540]	; b0e4 <.text+0xb0e4>
    aec4:	e3a03000 	mov	r3, #0	; 0x0
    aec8:	e5823000 	str	r3, [r2]
					reset_timeout_roll=1000;
    aecc:	e59f2208 	ldr	r2, [pc, #520]	; b0dc <.text+0xb0dc>
    aed0:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    aed4:	e5823000 	str	r3, [r2]
				}
				if (PTU_cam_angle_roll_offset<-20000){
    aed8:	e59f3204 	ldr	r3, [pc, #516]	; b0e4 <.text+0xb0e4>
    aedc:	e5932000 	ldr	r2, [r3]
    aee0:	e3e03c4e 	mvn	r3, #19968	; 0x4e00
    aee4:	e243301f 	sub	r3, r3, #31	; 0x1f
    aee8:	e1520003 	cmp	r2, r3
    aeec:	aa000005 	bge	af08 <PTU_update_middle_positions_by_stick+0x154>
					PTU_cam_angle_roll_offset=0;
    aef0:	e59f21ec 	ldr	r2, [pc, #492]	; b0e4 <.text+0xb0e4>
    aef4:	e3a03000 	mov	r3, #0	; 0x0
    aef8:	e5823000 	str	r3, [r2]
					reset_timeout_roll=1000;
    aefc:	e59f21d8 	ldr	r2, [pc, #472]	; b0dc <.text+0xb0dc>
    af00:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    af04:	e5823000 	str	r3, [r2]
				}
				if(roll_offset_inc) roll_offset_changed=1;
    af08:	e51b3014 	ldr	r3, [fp, #-20]
    af0c:	e3530000 	cmp	r3, #0	; 0x0
    af10:	0a00000c 	beq	af48 <PTU_update_middle_positions_by_stick+0x194>
    af14:	e59f31cc 	ldr	r3, [pc, #460]	; b0e8 <.text+0xb0e8>
    af18:	e3a02001 	mov	r2, #1	; 0x1
    af1c:	e5c32000 	strb	r2, [r3]
    af20:	ea000008 	b	af48 <PTU_update_middle_positions_by_stick+0x194>
			}else
			{
				if (roll_offset_changed)
    af24:	e59f31bc 	ldr	r3, [pc, #444]	; b0e8 <.text+0xb0e8>
    af28:	e5d33000 	ldrb	r3, [r3]
    af2c:	e3530000 	cmp	r3, #0	; 0x0
    af30:	0a000004 	beq	af48 <PTU_update_middle_positions_by_stick+0x194>
				{
					roll_offset_changed=0;
    af34:	e59f31ac 	ldr	r3, [pc, #428]	; b0e8 <.text+0xb0e8>
    af38:	e3a02000 	mov	r2, #0	; 0x0
    af3c:	e5c32000 	strb	r2, [r3]

					lpc_aci_SavePara();
    af40:	ebffe106 	bl	3360 <lpc_aci_SavePara>
					lpc_aci_WriteParatoFlash();
    af44:	ebffe0ea 	bl	32f4 <lpc_aci_WriteParatoFlash>

				}
			}
		}
	}

	//set pitch offset
	int pitch_offset_inc=0;
    af48:	e3a03000 	mov	r3, #0	; 0x0
    af4c:	e50b3010 	str	r3, [fp, #-16]
	static unsigned char pitch_offset_changed=0;
	static int reset_timeout_pitch;
	if(!(LL_1khz_attitude_data.status2&0x01)) //flying?
    af50:	e59f3180 	ldr	r3, [pc, #384]	; b0d8 <.text+0xb0d8>
    af54:	e1d335ba 	ldrh	r3, [r3, #90]
    af58:	e1a03803 	mov	r3, r3, lsl #16
    af5c:	e1a03823 	mov	r3, r3, lsr #16
    af60:	e2033001 	and	r3, r3, #1	; 0x1
    af64:	e3530000 	cmp	r3, #0	; 0x0
    af68:	1a000057 	bne	b0cc <PTU_update_middle_positions_by_stick+0x318>
	{
		if(reset_timeout_pitch)
    af6c:	e59f3178 	ldr	r3, [pc, #376]	; b0ec <.text+0xb0ec>
    af70:	e5933000 	ldr	r3, [r3]
    af74:	e3530000 	cmp	r3, #0	; 0x0
    af78:	0a000005 	beq	af94 <PTU_update_middle_positions_by_stick+0x1e0>
		{
			reset_timeout_pitch--;
    af7c:	e59f3168 	ldr	r3, [pc, #360]	; b0ec <.text+0xb0ec>
    af80:	e5933000 	ldr	r3, [r3]
    af84:	e2432001 	sub	r2, r3, #1	; 0x1
    af88:	e59f315c 	ldr	r3, [pc, #348]	; b0ec <.text+0xb0ec>
    af8c:	e5832000 	str	r2, [r3]
    af90:	ea00004d 	b	b0cc <PTU_update_middle_positions_by_stick+0x318>
		}
		else
		{
			if(LL_1khz_attitude_data.RC_data[2]>240)	//pitch stick at maximum
    af94:	e59f313c 	ldr	r3, [pc, #316]	; b0d8 <.text+0xb0d8>
    af98:	e5d33010 	ldrb	r3, [r3, #16]
    af9c:	e35300f0 	cmp	r3, #240	; 0xf0
    afa0:	9a000040 	bls	b0a8 <PTU_update_middle_positions_by_stick+0x2f4>
			{
				//use pitch-stick to change pitch servo offset
				if(LL_1khz_attitude_data.RC_data[0]>128+THRESHOLD) pitch_offset_inc=(LL_1khz_attitude_data.RC_data[0]-128-THRESHOLD)/4;
    afa4:	e59f312c 	ldr	r3, [pc, #300]	; b0d8 <.text+0xb0d8>
    afa8:	e5d3300e 	ldrb	r3, [r3, #14]
    afac:	e353008a 	cmp	r3, #138	; 0x8a
    afb0:	9a000008 	bls	afd8 <PTU_update_middle_positions_by_stick+0x224>
    afb4:	e59f311c 	ldr	r3, [pc, #284]	; b0d8 <.text+0xb0d8>
    afb8:	e5d3300e 	ldrb	r3, [r3, #14]
    afbc:	e243308a 	sub	r3, r3, #138	; 0x8a
    afc0:	e2832003 	add	r2, r3, #3	; 0x3
    afc4:	e3530000 	cmp	r3, #0	; 0x0
    afc8:	b1a03002 	movlt	r3, r2
    afcc:	e1a03143 	mov	r3, r3, asr #2
    afd0:	e50b3010 	str	r3, [fp, #-16]
    afd4:	ea00000e 	b	b014 <PTU_update_middle_positions_by_stick+0x260>
				else if(LL_1khz_attitude_data.RC_data[0]<128-THRESHOLD) pitch_offset_inc=(LL_1khz_attitude_data.RC_data[0]-128+THRESHOLD)/4;
    afd8:	e59f30f8 	ldr	r3, [pc, #248]	; b0d8 <.text+0xb0d8>
    afdc:	e5d3300e 	ldrb	r3, [r3, #14]
    afe0:	e3530075 	cmp	r3, #117	; 0x75
    afe4:	8a000008 	bhi	b00c <PTU_update_middle_positions_by_stick+0x258>
    afe8:	e59f30e8 	ldr	r3, [pc, #232]	; b0d8 <.text+0xb0d8>
    afec:	e5d3300e 	ldrb	r3, [r3, #14]
    aff0:	e2433076 	sub	r3, r3, #118	; 0x76
    aff4:	e2832003 	add	r2, r3, #3	; 0x3
    aff8:	e3530000 	cmp	r3, #0	; 0x0
    affc:	b1a03002 	movlt	r3, r2
    b000:	e1a03143 	mov	r3, r3, asr #2
    b004:	e50b3010 	str	r3, [fp, #-16]
    b008:	ea000001 	b	b014 <PTU_update_middle_positions_by_stick+0x260>
				else pitch_offset_inc=0;
    b00c:	e3a03000 	mov	r3, #0	; 0x0
    b010:	e50b3010 	str	r3, [fp, #-16]

				PTU_cam_angle_pitch_offset+=pitch_offset_inc;//(LL_1khz_attitude_data.RC_data[3]-128)*5;
    b014:	e59f30d4 	ldr	r3, [pc, #212]	; b0f0 <.text+0xb0f0>
    b018:	e5932000 	ldr	r2, [r3]
    b01c:	e51b3010 	ldr	r3, [fp, #-16]
    b020:	e0822003 	add	r2, r2, r3
    b024:	e59f30c4 	ldr	r3, [pc, #196]	; b0f0 <.text+0xb0f0>
    b028:	e5832000 	str	r2, [r3]
				if (PTU_cam_angle_pitch_offset>20000){
    b02c:	e59f30bc 	ldr	r3, [pc, #188]	; b0f0 <.text+0xb0f0>
    b030:	e5932000 	ldr	r2, [r3]
    b034:	e3a03c4e 	mov	r3, #19968	; 0x4e00
    b038:	e2833020 	add	r3, r3, #32	; 0x20
    b03c:	e1520003 	cmp	r2, r3
    b040:	da000005 	ble	b05c <PTU_update_middle_positions_by_stick+0x2a8>
					PTU_cam_angle_pitch_offset=0;
    b044:	e59f20a4 	ldr	r2, [pc, #164]	; b0f0 <.text+0xb0f0>
    b048:	e3a03000 	mov	r3, #0	; 0x0
    b04c:	e5823000 	str	r3, [r2]
					reset_timeout_pitch=1000;
    b050:	e59f2094 	ldr	r2, [pc, #148]	; b0ec <.text+0xb0ec>
    b054:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b058:	e5823000 	str	r3, [r2]
				}
				if (PTU_cam_angle_pitch_offset<-20000){
    b05c:	e59f308c 	ldr	r3, [pc, #140]	; b0f0 <.text+0xb0f0>
    b060:	e5932000 	ldr	r2, [r3]
    b064:	e3e03c4e 	mvn	r3, #19968	; 0x4e00
    b068:	e243301f 	sub	r3, r3, #31	; 0x1f
    b06c:	e1520003 	cmp	r2, r3
    b070:	aa000005 	bge	b08c <PTU_update_middle_positions_by_stick+0x2d8>
					PTU_cam_angle_pitch_offset=0;
    b074:	e59f2074 	ldr	r2, [pc, #116]	; b0f0 <.text+0xb0f0>
    b078:	e3a03000 	mov	r3, #0	; 0x0
    b07c:	e5823000 	str	r3, [r2]
					reset_timeout_pitch=1000;
    b080:	e59f2064 	ldr	r2, [pc, #100]	; b0ec <.text+0xb0ec>
    b084:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b088:	e5823000 	str	r3, [r2]
				}
				if(pitch_offset_inc) pitch_offset_changed=1;
    b08c:	e51b3010 	ldr	r3, [fp, #-16]
    b090:	e3530000 	cmp	r3, #0	; 0x0
    b094:	0a00000c 	beq	b0cc <PTU_update_middle_positions_by_stick+0x318>
    b098:	e59f3054 	ldr	r3, [pc, #84]	; b0f4 <.text+0xb0f4>
    b09c:	e3a02001 	mov	r2, #1	; 0x1
    b0a0:	e5c32000 	strb	r2, [r3]
    b0a4:	ea000008 	b	b0cc <PTU_update_middle_positions_by_stick+0x318>
			}else
			{
				if (pitch_offset_changed)
    b0a8:	e59f3044 	ldr	r3, [pc, #68]	; b0f4 <.text+0xb0f4>
    b0ac:	e5d33000 	ldrb	r3, [r3]
    b0b0:	e3530000 	cmp	r3, #0	; 0x0
    b0b4:	0a000004 	beq	b0cc <PTU_update_middle_positions_by_stick+0x318>
				{
					pitch_offset_changed=0;
    b0b8:	e59f3034 	ldr	r3, [pc, #52]	; b0f4 <.text+0xb0f4>
    b0bc:	e3a02000 	mov	r2, #0	; 0x0
    b0c0:	e5c32000 	strb	r2, [r3]

					lpc_aci_SavePara();
    b0c4:	ebffe0a5 	bl	3360 <lpc_aci_SavePara>
					lpc_aci_WriteParatoFlash();
    b0c8:	ebffe089 	bl	32f4 <lpc_aci_WriteParatoFlash>

				}
			}
		}
	}
}
    b0cc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b0d0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b0d4:	e12fff1e 	bx	lr
    b0d8:	40001fb4 	strmih	r1, [r0], -r4
    b0dc:	40001278 	andmi	r1, r0, r8, ror r2
    b0e0:	2aaaaaab 	bcs	feab5b94 <VPBDIV+0x1e8b9a94>
    b0e4:	4000125c 	andmi	r1, r0, ip, asr r2
    b0e8:	4000127c 	andmi	r1, r0, ip, ror r2
    b0ec:	40001270 	andmi	r1, r0, r0, ror r2
    b0f0:	40001260 	andmi	r1, r0, r0, ror #4
    b0f4:	40001274 	andmi	r1, r0, r4, ror r2

0000b0f8 <jetiSetKeyChanged>:
unsigned char jetiKey=0;


void jetiSetKeyChanged(unsigned char key)
{
    b0f8:	e1a0c00d 	mov	ip, sp
    b0fc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b100:	e24cb004 	sub	fp, ip, #4	; 0x4
    b104:	e24dd004 	sub	sp, sp, #4	; 0x4
    b108:	e1a03000 	mov	r3, r0
    b10c:	e54b3010 	strb	r3, [fp, #-16]
	jetiKey=key;
    b110:	e59f201c 	ldr	r2, [pc, #28]	; b134 <.text+0xb134>
    b114:	e55b3010 	ldrb	r3, [fp, #-16]
    b118:	e5c23000 	strb	r3, [r2]
	jetiKeyChanged=1;
    b11c:	e59f2014 	ldr	r2, [pc, #20]	; b138 <.text+0xb138>
    b120:	e3a03001 	mov	r3, #1	; 0x1
    b124:	e5c23000 	strb	r3, [r2]
}
    b128:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b12c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b130:	e12fff1e 	bx	lr
    b134:	40001284 	andmi	r1, r0, r4, lsl #5
    b138:	40001283 	andmi	r1, r0, r3, lsl #5

0000b13c <jetiCheckForKeyChange>:


unsigned char jetiCheckForKeyChange(void)
{
    b13c:	e1a0c00d 	mov	ip, sp
    b140:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b144:	e24cb004 	sub	fp, ip, #4	; 0x4
    b148:	e24dd004 	sub	sp, sp, #4	; 0x4
	if (jetiKeyChanged)
    b14c:	e59f3040 	ldr	r3, [pc, #64]	; b194 <.text+0xb194>
    b150:	e5d33000 	ldrb	r3, [r3]
    b154:	e3530000 	cmp	r3, #0	; 0x0
    b158:	0a000006 	beq	b178 <jetiCheckForKeyChange+0x3c>
	{
		jetiKeyChanged=0;
    b15c:	e59f2030 	ldr	r2, [pc, #48]	; b194 <.text+0xb194>
    b160:	e3a03000 	mov	r3, #0	; 0x0
    b164:	e5c23000 	strb	r3, [r2]
		return jetiKey;
    b168:	e59f3028 	ldr	r3, [pc, #40]	; b198 <.text+0xb198>
    b16c:	e5d33000 	ldrb	r3, [r3]
    b170:	e50b3010 	str	r3, [fp, #-16]
    b174:	ea000001 	b	b180 <jetiCheckForKeyChange+0x44>
	}else
		return 0;
    b178:	e3a03000 	mov	r3, #0	; 0x0
    b17c:	e50b3010 	str	r3, [fp, #-16]
    b180:	e51b3010 	ldr	r3, [fp, #-16]
}
    b184:	e1a00003 	mov	r0, r3
    b188:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b18c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b190:	e12fff1e 	bx	lr
    b194:	40001283 	andmi	r1, r0, r3, lsl #5
    b198:	40001284 	andmi	r1, r0, r4, lsl #5

0000b19c <jetiSetAlarm>:
unsigned char jetiSetAlarm(unsigned char alarm, unsigned alarmType)
{
    b19c:	e1a0c00d 	mov	ip, sp
    b1a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b1a4:	e24cb004 	sub	fp, ip, #4	; 0x4
    b1a8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b1ac:	e1a03000 	mov	r3, r0
    b1b0:	e50b1014 	str	r1, [fp, #-20]
    b1b4:	e54b3010 	strb	r3, [fp, #-16]
	if (((alarm<'A')||(alarm>'Z')) && (alarm))
    b1b8:	e55b3010 	ldrb	r3, [fp, #-16]
    b1bc:	e3530040 	cmp	r3, #64	; 0x40
    b1c0:	9a000002 	bls	b1d0 <jetiSetAlarm+0x34>
    b1c4:	e55b3010 	ldrb	r3, [fp, #-16]
    b1c8:	e353005a 	cmp	r3, #90	; 0x5a
    b1cc:	9a000005 	bls	b1e8 <jetiSetAlarm+0x4c>
    b1d0:	e55b3010 	ldrb	r3, [fp, #-16]
    b1d4:	e3530000 	cmp	r3, #0	; 0x0
    b1d8:	0a000002 	beq	b1e8 <jetiSetAlarm+0x4c>
		return JETI_ERROR_ALARM_RANGE;
    b1dc:	e3a03050 	mov	r3, #80	; 0x50
    b1e0:	e50b3018 	str	r3, [fp, #-24]
    b1e4:	ea00000e 	b	b224 <jetiSetAlarm+0x88>
	if (alarmType>1)
    b1e8:	e51b3014 	ldr	r3, [fp, #-20]
    b1ec:	e3530001 	cmp	r3, #1	; 0x1
    b1f0:	9a000002 	bls	b200 <jetiSetAlarm+0x64>
		return JETI_ERROR_ALARM_TYPE;
    b1f4:	e3a03051 	mov	r3, #81	; 0x51
    b1f8:	e50b3018 	str	r3, [fp, #-24]
    b1fc:	ea000008 	b	b224 <jetiSetAlarm+0x88>
	jetiAlarm=alarm;
    b200:	e59f2030 	ldr	r2, [pc, #48]	; b238 <.text+0xb238>
    b204:	e55b3010 	ldrb	r3, [fp, #-16]
    b208:	e5c23000 	strb	r3, [r2]
	jetiAlarmType=alarmType;
    b20c:	e51b3014 	ldr	r3, [fp, #-20]
    b210:	e20330ff 	and	r3, r3, #255	; 0xff
    b214:	e59f2020 	ldr	r2, [pc, #32]	; b23c <.text+0xb23c>
    b218:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b21c:	e3a03000 	mov	r3, #0	; 0x0
    b220:	e50b3018 	str	r3, [fp, #-24]
    b224:	e51b3018 	ldr	r3, [fp, #-24]

}
    b228:	e1a00003 	mov	r0, r3
    b22c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b230:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b234:	e12fff1e 	bx	lr
    b238:	40001280 	andmi	r1, r0, r0, lsl #5
    b23c:	40001281 	andmi	r1, r0, r1, lsl #5

0000b240 <jetiSetDeviceName>:

unsigned char jetiSetDeviceName(char * name)
{
    b240:	e1a0c00d 	mov	ip, sp
    b244:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b248:	e24cb004 	sub	fp, ip, #4	; 0x4
    b24c:	e24dd010 	sub	sp, sp, #16	; 0x10
    b250:	e50b001c 	str	r0, [fp, #-28]
	unsigned char nameLength=0;
    b254:	e3a03000 	mov	r3, #0	; 0x0
    b258:	e54b3015 	strb	r3, [fp, #-21]
	int i;
	unsigned char error=JETI_NO_ERROR;
    b25c:	e3a03000 	mov	r3, #0	; 0x0
    b260:	e54b300d 	strb	r3, [fp, #-13]

	for (i=0;i<11;i++)
    b264:	e3a03000 	mov	r3, #0	; 0x0
    b268:	e50b3014 	str	r3, [fp, #-20]
    b26c:	ea000009 	b	b298 <jetiSetDeviceName+0x58>
		if (name[i]==0)
    b270:	e51b3014 	ldr	r3, [fp, #-20]
    b274:	e1a02003 	mov	r2, r3
    b278:	e51b301c 	ldr	r3, [fp, #-28]
    b27c:	e0823003 	add	r3, r2, r3
    b280:	e5d33000 	ldrb	r3, [r3]
    b284:	e3530000 	cmp	r3, #0	; 0x0
    b288:	0a000005 	beq	b2a4 <jetiSetDeviceName+0x64>
    b28c:	e51b3014 	ldr	r3, [fp, #-20]
    b290:	e2833001 	add	r3, r3, #1	; 0x1
    b294:	e50b3014 	str	r3, [fp, #-20]
    b298:	e51b3014 	ldr	r3, [fp, #-20]
    b29c:	e353000a 	cmp	r3, #10	; 0xa
    b2a0:	dafffff2 	ble	b270 <jetiSetDeviceName+0x30>
			break;
	if (i==10)
    b2a4:	e51b3014 	ldr	r3, [fp, #-20]
    b2a8:	e353000a 	cmp	r3, #10	; 0xa
    b2ac:	1a000001 	bne	b2b8 <jetiSetDeviceName+0x78>
		error=JETI_ERROR_STRING_NAME;
    b2b0:	e3a03013 	mov	r3, #19	; 0x13
    b2b4:	e54b300d 	strb	r3, [fp, #-13]

	nameLength=i;
    b2b8:	e51b3014 	ldr	r3, [fp, #-20]
    b2bc:	e54b3015 	strb	r3, [fp, #-21]

	memcpy(&jetiName[0],name,nameLength);
    b2c0:	e55b1015 	ldrb	r1, [fp, #-21]
    b2c4:	e59f3028 	ldr	r3, [pc, #40]	; b2f4 <.text+0xb2f4>
    b2c8:	e51b201c 	ldr	r2, [fp, #-28]
    b2cc:	e1a0c001 	mov	ip, r1
    b2d0:	e1a00003 	mov	r0, r3
    b2d4:	e1a01002 	mov	r1, r2
    b2d8:	e1a0200c 	mov	r2, ip
    b2dc:	eb00363d 	bl	18bd8 <__memcpy_from_arm>

	return error;
    b2e0:	e55b300d 	ldrb	r3, [fp, #-13]
}
    b2e4:	e1a00003 	mov	r0, r3
    b2e8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b2ec:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b2f0:	e12fff1e 	bx	lr
    b2f4:	4000530e 	andmi	r5, r0, lr, lsl #6

0000b2f8 <jetiActivateValue>:

unsigned char jetiActivateValue(unsigned char id)
{
    b2f8:	e1a0c00d 	mov	ip, sp
    b2fc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b300:	e24cb004 	sub	fp, ip, #4	; 0x4
    b304:	e24dd008 	sub	sp, sp, #8	; 0x8
    b308:	e1a03000 	mov	r3, r0
    b30c:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b310:	e55b3010 	ldrb	r3, [fp, #-16]
    b314:	e353000e 	cmp	r3, #14	; 0xe
    b318:	9a000002 	bls	b328 <jetiActivateValue+0x30>
		return JETI_ERROR_ID_RANGE;
    b31c:	e3a03001 	mov	r3, #1	; 0x1
    b320:	e50b3014 	str	r3, [fp, #-20]
    b324:	ea00000f 	b	b368 <jetiActivateValue+0x70>
	jetiValues[id].active=id+1;
    b328:	e55b2010 	ldrb	r2, [fp, #-16]
    b32c:	e55b3010 	ldrb	r3, [fp, #-16]
    b330:	e2833001 	add	r3, r3, #1	; 0x1
    b334:	e20310ff 	and	r1, r3, #255	; 0xff
    b338:	e59f003c 	ldr	r0, [pc, #60]	; b37c <.text+0xb37c>
    b33c:	e1a03002 	mov	r3, r2
    b340:	e1a03103 	mov	r3, r3, lsl #2
    b344:	e0833002 	add	r3, r3, r2
    b348:	e1a03083 	mov	r3, r3, lsl #1
    b34c:	e0833002 	add	r3, r3, r2
    b350:	e1a03083 	mov	r3, r3, lsl #1
    b354:	e0832000 	add	r2, r3, r0
    b358:	e1a03001 	mov	r3, r1
    b35c:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b360:	e3a03000 	mov	r3, #0	; 0x0
    b364:	e50b3014 	str	r3, [fp, #-20]
    b368:	e51b3014 	ldr	r3, [fp, #-20]
}
    b36c:	e1a00003 	mov	r0, r3
    b370:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b374:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b378:	e12fff1e 	bx	lr
    b37c:	400051c4 	andmi	r5, r0, r4, asr #3

0000b380 <jetiDeactivateValue>:

unsigned char jetiDeactivateValue(unsigned char id)
{
    b380:	e1a0c00d 	mov	ip, sp
    b384:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b388:	e24cb004 	sub	fp, ip, #4	; 0x4
    b38c:	e24dd008 	sub	sp, sp, #8	; 0x8
    b390:	e1a03000 	mov	r3, r0
    b394:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b398:	e55b3010 	ldrb	r3, [fp, #-16]
    b39c:	e353000e 	cmp	r3, #14	; 0xe
    b3a0:	9a000002 	bls	b3b0 <jetiDeactivateValue+0x30>
		return JETI_ERROR_ID_RANGE;
    b3a4:	e3a03001 	mov	r3, #1	; 0x1
    b3a8:	e50b3014 	str	r3, [fp, #-20]
    b3ac:	ea00000c 	b	b3e4 <jetiDeactivateValue+0x64>
	jetiValues[id].active=0;
    b3b0:	e55b2010 	ldrb	r2, [fp, #-16]
    b3b4:	e59f103c 	ldr	r1, [pc, #60]	; b3f8 <.text+0xb3f8>
    b3b8:	e1a03002 	mov	r3, r2
    b3bc:	e1a03103 	mov	r3, r3, lsl #2
    b3c0:	e0833002 	add	r3, r3, r2
    b3c4:	e1a03083 	mov	r3, r3, lsl #1
    b3c8:	e0833002 	add	r3, r3, r2
    b3cc:	e1a03083 	mov	r3, r3, lsl #1
    b3d0:	e0832001 	add	r2, r3, r1
    b3d4:	e3a03000 	mov	r3, #0	; 0x0
    b3d8:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b3dc:	e3a03000 	mov	r3, #0	; 0x0
    b3e0:	e50b3014 	str	r3, [fp, #-20]
    b3e4:	e51b3014 	ldr	r3, [fp, #-20]
}
    b3e8:	e1a00003 	mov	r0, r3
    b3ec:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b3f0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b3f4:	e12fff1e 	bx	lr
    b3f8:	400051c4 	andmi	r5, r0, r4, asr #3

0000b3fc <jetiSetDecimalPoint>:

unsigned char jetiSetDecimalPoint(unsigned char id, unsigned char decimalPoint)
{
    b3fc:	e1a0c00d 	mov	ip, sp
    b400:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b404:	e24cb004 	sub	fp, ip, #4	; 0x4
    b408:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b40c:	e1a03000 	mov	r3, r0
    b410:	e1a02001 	mov	r2, r1
    b414:	e54b3010 	strb	r3, [fp, #-16]
    b418:	e1a03002 	mov	r3, r2
    b41c:	e54b3014 	strb	r3, [fp, #-20]
	if (id>14)
    b420:	e55b3010 	ldrb	r3, [fp, #-16]
    b424:	e353000e 	cmp	r3, #14	; 0xe
    b428:	9a000002 	bls	b438 <jetiSetDecimalPoint+0x3c>
		return JETI_ERROR_ID_RANGE;
    b42c:	e3a03001 	mov	r3, #1	; 0x1
    b430:	e50b3018 	str	r3, [fp, #-24]
    b434:	ea000014 	b	b48c <jetiSetDecimalPoint+0x90>
	if (decimalPoint>3)
    b438:	e55b3014 	ldrb	r3, [fp, #-20]
    b43c:	e3530003 	cmp	r3, #3	; 0x3
    b440:	9a000002 	bls	b450 <jetiSetDecimalPoint+0x54>
		return JETI_ERROR_DECPOINT_RANGE;
    b444:	e3a03030 	mov	r3, #48	; 0x30
    b448:	e50b3018 	str	r3, [fp, #-24]
    b44c:	ea00000e 	b	b48c <jetiSetDecimalPoint+0x90>
	jetiValues[id].decPoint=decimalPoint;
    b450:	e55b2010 	ldrb	r2, [fp, #-16]
    b454:	e59f1044 	ldr	r1, [pc, #68]	; b4a0 <.text+0xb4a0>
    b458:	e3a00011 	mov	r0, #17	; 0x11
    b45c:	e1a03002 	mov	r3, r2
    b460:	e1a03103 	mov	r3, r3, lsl #2
    b464:	e0833002 	add	r3, r3, r2
    b468:	e1a03083 	mov	r3, r3, lsl #1
    b46c:	e0833002 	add	r3, r3, r2
    b470:	e1a03083 	mov	r3, r3, lsl #1
    b474:	e0833001 	add	r3, r3, r1
    b478:	e0832000 	add	r2, r3, r0
    b47c:	e55b3014 	ldrb	r3, [fp, #-20]
    b480:	e5c23000 	strb	r3, [r2]
	return JETI_NO_ERROR;
    b484:	e3a03000 	mov	r3, #0	; 0x0
    b488:	e50b3018 	str	r3, [fp, #-24]
    b48c:	e51b3018 	ldr	r3, [fp, #-24]
}
    b490:	e1a00003 	mov	r0, r3
    b494:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b498:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b49c:	e12fff1e 	bx	lr
    b4a0:	400051c4 	andmi	r5, r0, r4, asr #3

0000b4a4 <jetiSetValue30B>:

unsigned char jetiSetValue30B(unsigned char id, int value)
{
    b4a4:	e1a0c00d 	mov	ip, sp
    b4a8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b4ac:	e24cb004 	sub	fp, ip, #4	; 0x4
    b4b0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b4b4:	e1a03000 	mov	r3, r0
    b4b8:	e50b1014 	str	r1, [fp, #-20]
    b4bc:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b4c0:	e55b3010 	ldrb	r3, [fp, #-16]
    b4c4:	e353000e 	cmp	r3, #14	; 0xe
    b4c8:	9a000002 	bls	b4d8 <jetiSetValue30B+0x34>
		return JETI_ERROR_ID_RANGE;
    b4cc:	e3a03001 	mov	r3, #1	; 0x1
    b4d0:	e50b3018 	str	r3, [fp, #-24]
    b4d4:	ea000048 	b	b5fc <jetiSetValue30B+0x158>

	if ((value>=(1<<30)) || (value<=-(1<<30)))
    b4d8:	e51b3014 	ldr	r3, [fp, #-20]
    b4dc:	e3730107 	cmn	r3, #-1073741823	; 0xc0000001
    b4e0:	ca000002 	bgt	b4f0 <jetiSetValue30B+0x4c>
    b4e4:	e51b3014 	ldr	r3, [fp, #-20]
    b4e8:	e3530103 	cmp	r3, #-1073741824	; 0xc0000000
    b4ec:	ca000002 	bgt	b4fc <jetiSetValue30B+0x58>
		return JETI_ERROR_VALUE_RANGE;
    b4f0:	e3a03020 	mov	r3, #32	; 0x20
    b4f4:	e50b3018 	str	r3, [fp, #-24]
    b4f8:	ea00003f 	b	b5fc <jetiSetValue30B+0x158>

	jetiValues[id].value=value;
    b4fc:	e55b2010 	ldrb	r2, [fp, #-16]
    b500:	e59f1108 	ldr	r1, [pc, #264]	; b610 <.text+0xb610>
    b504:	e3a00010 	mov	r0, #16	; 0x10
    b508:	e1a03002 	mov	r3, r2
    b50c:	e1a03103 	mov	r3, r3, lsl #2
    b510:	e0833002 	add	r3, r3, r2
    b514:	e1a03083 	mov	r3, r3, lsl #1
    b518:	e0833002 	add	r3, r3, r2
    b51c:	e1a03083 	mov	r3, r3, lsl #1
    b520:	e0833001 	add	r3, r3, r1
    b524:	e0830000 	add	r0, r3, r0
    b528:	e55b1014 	ldrb	r1, [fp, #-20]
    b52c:	e3a03000 	mov	r3, #0	; 0x0
    b530:	e1a02003 	mov	r2, r3
    b534:	e1a03001 	mov	r3, r1
    b538:	e1823003 	orr	r3, r2, r3
    b53c:	e5c03002 	strb	r3, [r0, #2]
    b540:	e55b1013 	ldrb	r1, [fp, #-19]
    b544:	e3a03000 	mov	r3, #0	; 0x0
    b548:	e1a02003 	mov	r2, r3
    b54c:	e1a03001 	mov	r3, r1
    b550:	e1823003 	orr	r3, r2, r3
    b554:	e5c03003 	strb	r3, [r0, #3]
    b558:	e55b1012 	ldrb	r1, [fp, #-18]
    b55c:	e3a03000 	mov	r3, #0	; 0x0
    b560:	e1a02003 	mov	r2, r3
    b564:	e1a03001 	mov	r3, r1
    b568:	e1823003 	orr	r3, r2, r3
    b56c:	e5c03004 	strb	r3, [r0, #4]
    b570:	e55b1011 	ldrb	r1, [fp, #-17]
    b574:	e3a03000 	mov	r3, #0	; 0x0
    b578:	e1a02003 	mov	r2, r3
    b57c:	e1a03001 	mov	r3, r1
    b580:	e1823003 	orr	r3, r2, r3
    b584:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_30B)
    b588:	e55b2010 	ldrb	r2, [fp, #-16]
    b58c:	e59f107c 	ldr	r1, [pc, #124]	; b610 <.text+0xb610>
    b590:	e3a00010 	mov	r0, #16	; 0x10
    b594:	e1a03002 	mov	r3, r2
    b598:	e1a03103 	mov	r3, r3, lsl #2
    b59c:	e0833002 	add	r3, r3, r2
    b5a0:	e1a03083 	mov	r3, r3, lsl #1
    b5a4:	e0833002 	add	r3, r3, r2
    b5a8:	e1a03083 	mov	r3, r3, lsl #1
    b5ac:	e0833001 	add	r3, r3, r1
    b5b0:	e0833000 	add	r3, r3, r0
    b5b4:	e5d33000 	ldrb	r3, [r3]
    b5b8:	e3530048 	cmp	r3, #72	; 0x48
    b5bc:	0a00000c 	beq	b5f4 <jetiSetValue30B+0x150>
	{
		jetiValues[id].varType=JETI_VART_30B;
    b5c0:	e55b2010 	ldrb	r2, [fp, #-16]
    b5c4:	e59f1044 	ldr	r1, [pc, #68]	; b610 <.text+0xb610>
    b5c8:	e3a00010 	mov	r0, #16	; 0x10
    b5cc:	e1a03002 	mov	r3, r2
    b5d0:	e1a03103 	mov	r3, r3, lsl #2
    b5d4:	e0833002 	add	r3, r3, r2
    b5d8:	e1a03083 	mov	r3, r3, lsl #1
    b5dc:	e0833002 	add	r3, r3, r2
    b5e0:	e1a03083 	mov	r3, r3, lsl #1
    b5e4:	e0833001 	add	r3, r3, r1
    b5e8:	e0832000 	add	r2, r3, r0
    b5ec:	e3a03048 	mov	r3, #72	; 0x48
    b5f0:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    b5f4:	e3a03000 	mov	r3, #0	; 0x0
    b5f8:	e50b3018 	str	r3, [fp, #-24]
    b5fc:	e51b3018 	ldr	r3, [fp, #-24]

}
    b600:	e1a00003 	mov	r0, r3
    b604:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b608:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b60c:	e12fff1e 	bx	lr
    b610:	400051c4 	andmi	r5, r0, r4, asr #3

0000b614 <jetiSetValue22B>:

unsigned char jetiSetValue22B(unsigned char id, int value)
{
    b614:	e1a0c00d 	mov	ip, sp
    b618:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b61c:	e24cb004 	sub	fp, ip, #4	; 0x4
    b620:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b624:	e1a03000 	mov	r3, r0
    b628:	e50b1014 	str	r1, [fp, #-20]
    b62c:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b630:	e55b3010 	ldrb	r3, [fp, #-16]
    b634:	e353000e 	cmp	r3, #14	; 0xe
    b638:	9a000002 	bls	b648 <jetiSetValue22B+0x34>
		return JETI_ERROR_ID_RANGE;
    b63c:	e3a03001 	mov	r3, #1	; 0x1
    b640:	e50b3018 	str	r3, [fp, #-24]
    b644:	ea00004a 	b	b774 <jetiSetValue22B+0x160>
	if ((value>=(1<<23)) || (value<=-(1<<23)))
    b648:	e51b2014 	ldr	r2, [fp, #-20]
    b64c:	e3a03502 	mov	r3, #8388608	; 0x800000
    b650:	e2433001 	sub	r3, r3, #1	; 0x1
    b654:	e1520003 	cmp	r2, r3
    b658:	ca000002 	bgt	b668 <jetiSetValue22B+0x54>
    b65c:	e51b3014 	ldr	r3, [fp, #-20]
    b660:	e3730502 	cmn	r3, #8388608	; 0x800000
    b664:	ca000002 	bgt	b674 <jetiSetValue22B+0x60>
		return JETI_ERROR_VALUE_RANGE;
    b668:	e3a03020 	mov	r3, #32	; 0x20
    b66c:	e50b3018 	str	r3, [fp, #-24]
    b670:	ea00003f 	b	b774 <jetiSetValue22B+0x160>

	jetiValues[id].value=value;
    b674:	e55b2010 	ldrb	r2, [fp, #-16]
    b678:	e59f1108 	ldr	r1, [pc, #264]	; b788 <.text+0xb788>
    b67c:	e3a00010 	mov	r0, #16	; 0x10
    b680:	e1a03002 	mov	r3, r2
    b684:	e1a03103 	mov	r3, r3, lsl #2
    b688:	e0833002 	add	r3, r3, r2
    b68c:	e1a03083 	mov	r3, r3, lsl #1
    b690:	e0833002 	add	r3, r3, r2
    b694:	e1a03083 	mov	r3, r3, lsl #1
    b698:	e0833001 	add	r3, r3, r1
    b69c:	e0830000 	add	r0, r3, r0
    b6a0:	e55b1014 	ldrb	r1, [fp, #-20]
    b6a4:	e3a03000 	mov	r3, #0	; 0x0
    b6a8:	e1a02003 	mov	r2, r3
    b6ac:	e1a03001 	mov	r3, r1
    b6b0:	e1823003 	orr	r3, r2, r3
    b6b4:	e5c03002 	strb	r3, [r0, #2]
    b6b8:	e55b1013 	ldrb	r1, [fp, #-19]
    b6bc:	e3a03000 	mov	r3, #0	; 0x0
    b6c0:	e1a02003 	mov	r2, r3
    b6c4:	e1a03001 	mov	r3, r1
    b6c8:	e1823003 	orr	r3, r2, r3
    b6cc:	e5c03003 	strb	r3, [r0, #3]
    b6d0:	e55b1012 	ldrb	r1, [fp, #-18]
    b6d4:	e3a03000 	mov	r3, #0	; 0x0
    b6d8:	e1a02003 	mov	r2, r3
    b6dc:	e1a03001 	mov	r3, r1
    b6e0:	e1823003 	orr	r3, r2, r3
    b6e4:	e5c03004 	strb	r3, [r0, #4]
    b6e8:	e55b1011 	ldrb	r1, [fp, #-17]
    b6ec:	e3a03000 	mov	r3, #0	; 0x0
    b6f0:	e1a02003 	mov	r2, r3
    b6f4:	e1a03001 	mov	r3, r1
    b6f8:	e1823003 	orr	r3, r2, r3
    b6fc:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_22B)
    b700:	e55b2010 	ldrb	r2, [fp, #-16]
    b704:	e59f107c 	ldr	r1, [pc, #124]	; b788 <.text+0xb788>
    b708:	e3a00010 	mov	r0, #16	; 0x10
    b70c:	e1a03002 	mov	r3, r2
    b710:	e1a03103 	mov	r3, r3, lsl #2
    b714:	e0833002 	add	r3, r3, r2
    b718:	e1a03083 	mov	r3, r3, lsl #1
    b71c:	e0833002 	add	r3, r3, r2
    b720:	e1a03083 	mov	r3, r3, lsl #1
    b724:	e0833001 	add	r3, r3, r1
    b728:	e0833000 	add	r3, r3, r0
    b72c:	e5d33000 	ldrb	r3, [r3]
    b730:	e3530034 	cmp	r3, #52	; 0x34
    b734:	0a00000c 	beq	b76c <jetiSetValue22B+0x158>
	{
		jetiValues[id].varType=JETI_VART_22B;
    b738:	e55b2010 	ldrb	r2, [fp, #-16]
    b73c:	e59f1044 	ldr	r1, [pc, #68]	; b788 <.text+0xb788>
    b740:	e3a00010 	mov	r0, #16	; 0x10
    b744:	e1a03002 	mov	r3, r2
    b748:	e1a03103 	mov	r3, r3, lsl #2
    b74c:	e0833002 	add	r3, r3, r2
    b750:	e1a03083 	mov	r3, r3, lsl #1
    b754:	e0833002 	add	r3, r3, r2
    b758:	e1a03083 	mov	r3, r3, lsl #1
    b75c:	e0833001 	add	r3, r3, r1
    b760:	e0832000 	add	r2, r3, r0
    b764:	e3a03034 	mov	r3, #52	; 0x34
    b768:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    b76c:	e3a03000 	mov	r3, #0	; 0x0
    b770:	e50b3018 	str	r3, [fp, #-24]
    b774:	e51b3018 	ldr	r3, [fp, #-24]
}
    b778:	e1a00003 	mov	r0, r3
    b77c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b780:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b784:	e12fff1e 	bx	lr
    b788:	400051c4 	andmi	r5, r0, r4, asr #3

0000b78c <jetiSetValue6B>:

unsigned char jetiSetValue6B(unsigned char id, int value)
{
    b78c:	e1a0c00d 	mov	ip, sp
    b790:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b794:	e24cb004 	sub	fp, ip, #4	; 0x4
    b798:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b79c:	e1a03000 	mov	r3, r0
    b7a0:	e50b1014 	str	r1, [fp, #-20]
    b7a4:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b7a8:	e55b3010 	ldrb	r3, [fp, #-16]
    b7ac:	e353000e 	cmp	r3, #14	; 0xe
    b7b0:	9a000002 	bls	b7c0 <jetiSetValue6B+0x34>
		return JETI_ERROR_ID_RANGE;
    b7b4:	e3a03001 	mov	r3, #1	; 0x1
    b7b8:	e50b3018 	str	r3, [fp, #-24]
    b7bc:	ea000048 	b	b8e4 <jetiSetValue6B+0x158>

	if ((value>=(1<<7)) || (value<=-(1<<7)))
    b7c0:	e51b3014 	ldr	r3, [fp, #-20]
    b7c4:	e353007f 	cmp	r3, #127	; 0x7f
    b7c8:	ca000002 	bgt	b7d8 <jetiSetValue6B+0x4c>
    b7cc:	e51b3014 	ldr	r3, [fp, #-20]
    b7d0:	e3730080 	cmn	r3, #128	; 0x80
    b7d4:	ca000002 	bgt	b7e4 <jetiSetValue6B+0x58>
		return JETI_ERROR_VALUE_RANGE;
    b7d8:	e3a03020 	mov	r3, #32	; 0x20
    b7dc:	e50b3018 	str	r3, [fp, #-24]
    b7e0:	ea00003f 	b	b8e4 <jetiSetValue6B+0x158>

	jetiValues[id].value=value;
    b7e4:	e55b2010 	ldrb	r2, [fp, #-16]
    b7e8:	e59f1108 	ldr	r1, [pc, #264]	; b8f8 <.text+0xb8f8>
    b7ec:	e3a00010 	mov	r0, #16	; 0x10
    b7f0:	e1a03002 	mov	r3, r2
    b7f4:	e1a03103 	mov	r3, r3, lsl #2
    b7f8:	e0833002 	add	r3, r3, r2
    b7fc:	e1a03083 	mov	r3, r3, lsl #1
    b800:	e0833002 	add	r3, r3, r2
    b804:	e1a03083 	mov	r3, r3, lsl #1
    b808:	e0833001 	add	r3, r3, r1
    b80c:	e0830000 	add	r0, r3, r0
    b810:	e55b1014 	ldrb	r1, [fp, #-20]
    b814:	e3a03000 	mov	r3, #0	; 0x0
    b818:	e1a02003 	mov	r2, r3
    b81c:	e1a03001 	mov	r3, r1
    b820:	e1823003 	orr	r3, r2, r3
    b824:	e5c03002 	strb	r3, [r0, #2]
    b828:	e55b1013 	ldrb	r1, [fp, #-19]
    b82c:	e3a03000 	mov	r3, #0	; 0x0
    b830:	e1a02003 	mov	r2, r3
    b834:	e1a03001 	mov	r3, r1
    b838:	e1823003 	orr	r3, r2, r3
    b83c:	e5c03003 	strb	r3, [r0, #3]
    b840:	e55b1012 	ldrb	r1, [fp, #-18]
    b844:	e3a03000 	mov	r3, #0	; 0x0
    b848:	e1a02003 	mov	r2, r3
    b84c:	e1a03001 	mov	r3, r1
    b850:	e1823003 	orr	r3, r2, r3
    b854:	e5c03004 	strb	r3, [r0, #4]
    b858:	e55b1011 	ldrb	r1, [fp, #-17]
    b85c:	e3a03000 	mov	r3, #0	; 0x0
    b860:	e1a02003 	mov	r2, r3
    b864:	e1a03001 	mov	r3, r1
    b868:	e1823003 	orr	r3, r2, r3
    b86c:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_6B)
    b870:	e55b2010 	ldrb	r2, [fp, #-16]
    b874:	e59f107c 	ldr	r1, [pc, #124]	; b8f8 <.text+0xb8f8>
    b878:	e3a00010 	mov	r0, #16	; 0x10
    b87c:	e1a03002 	mov	r3, r2
    b880:	e1a03103 	mov	r3, r3, lsl #2
    b884:	e0833002 	add	r3, r3, r2
    b888:	e1a03083 	mov	r3, r3, lsl #1
    b88c:	e0833002 	add	r3, r3, r2
    b890:	e1a03083 	mov	r3, r3, lsl #1
    b894:	e0833001 	add	r3, r3, r1
    b898:	e0833000 	add	r3, r3, r0
    b89c:	e5d33000 	ldrb	r3, [r3]
    b8a0:	e3530010 	cmp	r3, #16	; 0x10
    b8a4:	0a00000c 	beq	b8dc <jetiSetValue6B+0x150>
	{
		jetiValues[id].varType=JETI_VART_6B;
    b8a8:	e55b2010 	ldrb	r2, [fp, #-16]
    b8ac:	e59f1044 	ldr	r1, [pc, #68]	; b8f8 <.text+0xb8f8>
    b8b0:	e3a00010 	mov	r0, #16	; 0x10
    b8b4:	e1a03002 	mov	r3, r2
    b8b8:	e1a03103 	mov	r3, r3, lsl #2
    b8bc:	e0833002 	add	r3, r3, r2
    b8c0:	e1a03083 	mov	r3, r3, lsl #1
    b8c4:	e0833002 	add	r3, r3, r2
    b8c8:	e1a03083 	mov	r3, r3, lsl #1
    b8cc:	e0833001 	add	r3, r3, r1
    b8d0:	e0832000 	add	r2, r3, r0
    b8d4:	e3a03010 	mov	r3, #16	; 0x10
    b8d8:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    b8dc:	e3a03000 	mov	r3, #0	; 0x0
    b8e0:	e50b3018 	str	r3, [fp, #-24]
    b8e4:	e51b3018 	ldr	r3, [fp, #-24]
}
    b8e8:	e1a00003 	mov	r0, r3
    b8ec:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b8f0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b8f4:	e12fff1e 	bx	lr
    b8f8:	400051c4 	andmi	r5, r0, r4, asr #3

0000b8fc <jetiSetValue14B>:

unsigned char jetiSetValue14B(unsigned char id, int value)
{
    b8fc:	e1a0c00d 	mov	ip, sp
    b900:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b904:	e24cb004 	sub	fp, ip, #4	; 0x4
    b908:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b90c:	e1a03000 	mov	r3, r0
    b910:	e50b1014 	str	r1, [fp, #-20]
    b914:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b918:	e55b3010 	ldrb	r3, [fp, #-16]
    b91c:	e353000e 	cmp	r3, #14	; 0xe
    b920:	9a000002 	bls	b930 <jetiSetValue14B+0x34>
		return JETI_ERROR_ID_RANGE;
    b924:	e3a03001 	mov	r3, #1	; 0x1
    b928:	e50b3018 	str	r3, [fp, #-24]
    b92c:	ea00004a 	b	ba5c <jetiSetValue14B+0x160>

	if ((value>=(1<<15)) || (value<=-(1<<15)))
    b930:	e51b2014 	ldr	r2, [fp, #-20]
    b934:	e3a03c7f 	mov	r3, #32512	; 0x7f00
    b938:	e28330ff 	add	r3, r3, #255	; 0xff
    b93c:	e1520003 	cmp	r2, r3
    b940:	ca000002 	bgt	b950 <jetiSetValue14B+0x54>
    b944:	e51b3014 	ldr	r3, [fp, #-20]
    b948:	e3730902 	cmn	r3, #32768	; 0x8000
    b94c:	ca000002 	bgt	b95c <jetiSetValue14B+0x60>
		return JETI_ERROR_VALUE_RANGE;
    b950:	e3a03020 	mov	r3, #32	; 0x20
    b954:	e50b3018 	str	r3, [fp, #-24]
    b958:	ea00003f 	b	ba5c <jetiSetValue14B+0x160>

	jetiValues[id].value=value;
    b95c:	e55b2010 	ldrb	r2, [fp, #-16]
    b960:	e59f1108 	ldr	r1, [pc, #264]	; ba70 <.text+0xba70>
    b964:	e3a00010 	mov	r0, #16	; 0x10
    b968:	e1a03002 	mov	r3, r2
    b96c:	e1a03103 	mov	r3, r3, lsl #2
    b970:	e0833002 	add	r3, r3, r2
    b974:	e1a03083 	mov	r3, r3, lsl #1
    b978:	e0833002 	add	r3, r3, r2
    b97c:	e1a03083 	mov	r3, r3, lsl #1
    b980:	e0833001 	add	r3, r3, r1
    b984:	e0830000 	add	r0, r3, r0
    b988:	e55b1014 	ldrb	r1, [fp, #-20]
    b98c:	e3a03000 	mov	r3, #0	; 0x0
    b990:	e1a02003 	mov	r2, r3
    b994:	e1a03001 	mov	r3, r1
    b998:	e1823003 	orr	r3, r2, r3
    b99c:	e5c03002 	strb	r3, [r0, #2]
    b9a0:	e55b1013 	ldrb	r1, [fp, #-19]
    b9a4:	e3a03000 	mov	r3, #0	; 0x0
    b9a8:	e1a02003 	mov	r2, r3
    b9ac:	e1a03001 	mov	r3, r1
    b9b0:	e1823003 	orr	r3, r2, r3
    b9b4:	e5c03003 	strb	r3, [r0, #3]
    b9b8:	e55b1012 	ldrb	r1, [fp, #-18]
    b9bc:	e3a03000 	mov	r3, #0	; 0x0
    b9c0:	e1a02003 	mov	r2, r3
    b9c4:	e1a03001 	mov	r3, r1
    b9c8:	e1823003 	orr	r3, r2, r3
    b9cc:	e5c03004 	strb	r3, [r0, #4]
    b9d0:	e55b1011 	ldrb	r1, [fp, #-17]
    b9d4:	e3a03000 	mov	r3, #0	; 0x0
    b9d8:	e1a02003 	mov	r2, r3
    b9dc:	e1a03001 	mov	r3, r1
    b9e0:	e1823003 	orr	r3, r2, r3
    b9e4:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_14B)
    b9e8:	e55b2010 	ldrb	r2, [fp, #-16]
    b9ec:	e59f107c 	ldr	r1, [pc, #124]	; ba70 <.text+0xba70>
    b9f0:	e3a00010 	mov	r0, #16	; 0x10
    b9f4:	e1a03002 	mov	r3, r2
    b9f8:	e1a03103 	mov	r3, r3, lsl #2
    b9fc:	e0833002 	add	r3, r3, r2
    ba00:	e1a03083 	mov	r3, r3, lsl #1
    ba04:	e0833002 	add	r3, r3, r2
    ba08:	e1a03083 	mov	r3, r3, lsl #1
    ba0c:	e0833001 	add	r3, r3, r1
    ba10:	e0833000 	add	r3, r3, r0
    ba14:	e5d33000 	ldrb	r3, [r3]
    ba18:	e3530021 	cmp	r3, #33	; 0x21
    ba1c:	0a00000c 	beq	ba54 <jetiSetValue14B+0x158>
	{
		jetiValues[id].varType=JETI_VART_14B;
    ba20:	e55b2010 	ldrb	r2, [fp, #-16]
    ba24:	e59f1044 	ldr	r1, [pc, #68]	; ba70 <.text+0xba70>
    ba28:	e3a00010 	mov	r0, #16	; 0x10
    ba2c:	e1a03002 	mov	r3, r2
    ba30:	e1a03103 	mov	r3, r3, lsl #2
    ba34:	e0833002 	add	r3, r3, r2
    ba38:	e1a03083 	mov	r3, r3, lsl #1
    ba3c:	e0833002 	add	r3, r3, r2
    ba40:	e1a03083 	mov	r3, r3, lsl #1
    ba44:	e0833001 	add	r3, r3, r1
    ba48:	e0832000 	add	r2, r3, r0
    ba4c:	e3a03021 	mov	r3, #33	; 0x21
    ba50:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    ba54:	e3a03000 	mov	r3, #0	; 0x0
    ba58:	e50b3018 	str	r3, [fp, #-24]
    ba5c:	e51b3018 	ldr	r3, [fp, #-24]

}
    ba60:	e1a00003 	mov	r0, r3
    ba64:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ba68:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ba6c:	e12fff1e 	bx	lr
    ba70:	400051c4 	andmi	r5, r0, r4, asr #3

0000ba74 <jetiSetValueTime>:

unsigned char jetiSetValueTime(unsigned char id, unsigned char hours, unsigned char minutes, unsigned char seconds)
{
    ba74:	e1a0c00d 	mov	ip, sp
    ba78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ba7c:	e24cb004 	sub	fp, ip, #4	; 0x4
    ba80:	e24dd018 	sub	sp, sp, #24	; 0x18
    ba84:	e1a0c003 	mov	ip, r3
    ba88:	e1a03000 	mov	r3, r0
    ba8c:	e54b3014 	strb	r3, [fp, #-20]
    ba90:	e1a03001 	mov	r3, r1
    ba94:	e54b3018 	strb	r3, [fp, #-24]
    ba98:	e1a03002 	mov	r3, r2
    ba9c:	e54b301c 	strb	r3, [fp, #-28]
    baa0:	e1a0300c 	mov	r3, ip
    baa4:	e54b3020 	strb	r3, [fp, #-32]
	unsigned int value;
	if (id>14)
    baa8:	e55b3014 	ldrb	r3, [fp, #-20]
    baac:	e353000e 	cmp	r3, #14	; 0xe
    bab0:	9a000002 	bls	bac0 <jetiSetValueTime+0x4c>
		return JETI_ERROR_ID_RANGE;
    bab4:	e3a03001 	mov	r3, #1	; 0x1
    bab8:	e50b3024 	str	r3, [fp, #-36]
    babc:	ea000058 	b	bc24 <jetiSetValueTime+0x1b0>
	if (seconds>59)
    bac0:	e55b3020 	ldrb	r3, [fp, #-32]
    bac4:	e353003b 	cmp	r3, #59	; 0x3b
    bac8:	9a000002 	bls	bad8 <jetiSetValueTime+0x64>
		return JETI_ERROR_SECOND;
    bacc:	e3a03046 	mov	r3, #70	; 0x46
    bad0:	e50b3024 	str	r3, [fp, #-36]
    bad4:	ea000052 	b	bc24 <jetiSetValueTime+0x1b0>
	if (minutes>59)
    bad8:	e55b301c 	ldrb	r3, [fp, #-28]
    badc:	e353003b 	cmp	r3, #59	; 0x3b
    bae0:	9a000002 	bls	baf0 <jetiSetValueTime+0x7c>
		return JETI_ERROR_MINUTE;
    bae4:	e3a03045 	mov	r3, #69	; 0x45
    bae8:	e50b3024 	str	r3, [fp, #-36]
    baec:	ea00004c 	b	bc24 <jetiSetValueTime+0x1b0>
	if (hours>23)
    baf0:	e55b3018 	ldrb	r3, [fp, #-24]
    baf4:	e3530017 	cmp	r3, #23	; 0x17
    baf8:	9a000002 	bls	bb08 <jetiSetValueTime+0x94>
		return JETI_ERROR_HOUR;
    bafc:	e3a03044 	mov	r3, #68	; 0x44
    bb00:	e50b3024 	str	r3, [fp, #-36]
    bb04:	ea000046 	b	bc24 <jetiSetValueTime+0x1b0>

	value=seconds;
    bb08:	e55b3020 	ldrb	r3, [fp, #-32]
    bb0c:	e50b3010 	str	r3, [fp, #-16]
	value|=minutes<<8;
    bb10:	e55b301c 	ldrb	r3, [fp, #-28]
    bb14:	e1a03403 	mov	r3, r3, lsl #8
    bb18:	e1a02003 	mov	r2, r3
    bb1c:	e51b3010 	ldr	r3, [fp, #-16]
    bb20:	e1833002 	orr	r3, r3, r2
    bb24:	e50b3010 	str	r3, [fp, #-16]
	value|=hours<<16;
    bb28:	e55b3018 	ldrb	r3, [fp, #-24]
    bb2c:	e1a03803 	mov	r3, r3, lsl #16
    bb30:	e1a02003 	mov	r2, r3
    bb34:	e51b3010 	ldr	r3, [fp, #-16]
    bb38:	e1833002 	orr	r3, r3, r2
    bb3c:	e50b3010 	str	r3, [fp, #-16]

	jetiValues[id].value=value;
    bb40:	e55b2014 	ldrb	r2, [fp, #-20]
    bb44:	e51b0010 	ldr	r0, [fp, #-16]
    bb48:	e59f10e8 	ldr	r1, [pc, #232]	; bc38 <.text+0xbc38>
    bb4c:	e3a0c010 	mov	ip, #16	; 0x10
    bb50:	e1a03002 	mov	r3, r2
    bb54:	e1a03103 	mov	r3, r3, lsl #2
    bb58:	e0833002 	add	r3, r3, r2
    bb5c:	e1a03083 	mov	r3, r3, lsl #1
    bb60:	e0833002 	add	r3, r3, r2
    bb64:	e1a03083 	mov	r3, r3, lsl #1
    bb68:	e0833001 	add	r3, r3, r1
    bb6c:	e083c00c 	add	ip, r3, ip
    bb70:	e20010ff 	and	r1, r0, #255	; 0xff
    bb74:	e3a03000 	mov	r3, #0	; 0x0
    bb78:	e1a02003 	mov	r2, r3
    bb7c:	e1a03001 	mov	r3, r1
    bb80:	e1823003 	orr	r3, r2, r3
    bb84:	e5cc3002 	strb	r3, [ip, #2]
    bb88:	e1a03420 	mov	r3, r0, lsr #8
    bb8c:	e20310ff 	and	r1, r3, #255	; 0xff
    bb90:	e3a03000 	mov	r3, #0	; 0x0
    bb94:	e1a02003 	mov	r2, r3
    bb98:	e1a03001 	mov	r3, r1
    bb9c:	e1823003 	orr	r3, r2, r3
    bba0:	e5cc3003 	strb	r3, [ip, #3]
    bba4:	e1a03820 	mov	r3, r0, lsr #16
    bba8:	e20310ff 	and	r1, r3, #255	; 0xff
    bbac:	e3a03000 	mov	r3, #0	; 0x0
    bbb0:	e1a02003 	mov	r2, r3
    bbb4:	e1a03001 	mov	r3, r1
    bbb8:	e1823003 	orr	r3, r2, r3
    bbbc:	e5cc3004 	strb	r3, [ip, #4]
    bbc0:	e1a01c20 	mov	r1, r0, lsr #24
    bbc4:	e3a03000 	mov	r3, #0	; 0x0
    bbc8:	e1a02003 	mov	r2, r3
    bbcc:	e1a03001 	mov	r3, r1
    bbd0:	e1823003 	orr	r3, r2, r3
    bbd4:	e5cc3005 	strb	r3, [ip, #5]
	jetiSetDecimalPoint(id,0); //time
    bbd8:	e55b3014 	ldrb	r3, [fp, #-20]
    bbdc:	e1a00003 	mov	r0, r3
    bbe0:	e3a01000 	mov	r1, #0	; 0x0
    bbe4:	ebfffe04 	bl	b3fc <jetiSetDecimalPoint>
	jetiValues[id].varType=JETI_VART_DATETIME;
    bbe8:	e55b2014 	ldrb	r2, [fp, #-20]
    bbec:	e59f1044 	ldr	r1, [pc, #68]	; bc38 <.text+0xbc38>
    bbf0:	e3a00010 	mov	r0, #16	; 0x10
    bbf4:	e1a03002 	mov	r3, r2
    bbf8:	e1a03103 	mov	r3, r3, lsl #2
    bbfc:	e0833002 	add	r3, r3, r2
    bc00:	e1a03083 	mov	r3, r3, lsl #1
    bc04:	e0833002 	add	r3, r3, r2
    bc08:	e1a03083 	mov	r3, r3, lsl #1
    bc0c:	e0833001 	add	r3, r3, r1
    bc10:	e0832000 	add	r2, r3, r0
    bc14:	e3a03035 	mov	r3, #53	; 0x35
    bc18:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    bc1c:	e3a03000 	mov	r3, #0	; 0x0
    bc20:	e50b3024 	str	r3, [fp, #-36]
    bc24:	e51b3024 	ldr	r3, [fp, #-36]
}
    bc28:	e1a00003 	mov	r0, r3
    bc2c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bc30:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bc34:	e12fff1e 	bx	lr
    bc38:	400051c4 	andmi	r5, r0, r4, asr #3

0000bc3c <jetiSetValueDate>:

unsigned char jetiSetValueDate(unsigned char id, unsigned char day, unsigned char month, unsigned short year)
{
    bc3c:	e1a0c00d 	mov	ip, sp
    bc40:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bc44:	e24cb004 	sub	fp, ip, #4	; 0x4
    bc48:	e24dd018 	sub	sp, sp, #24	; 0x18
    bc4c:	e1a0c003 	mov	ip, r3
    bc50:	e1a03000 	mov	r3, r0
    bc54:	e54b3014 	strb	r3, [fp, #-20]
    bc58:	e1a03001 	mov	r3, r1
    bc5c:	e54b3018 	strb	r3, [fp, #-24]
    bc60:	e1a03002 	mov	r3, r2
    bc64:	e54b301c 	strb	r3, [fp, #-28]
    bc68:	e14bc2b0 	strh	ip, [fp, #-32]
	unsigned int value;
	if (id>14)
    bc6c:	e55b3014 	ldrb	r3, [fp, #-20]
    bc70:	e353000e 	cmp	r3, #14	; 0xe
    bc74:	9a000002 	bls	bc84 <jetiSetValueDate+0x48>
		return JETI_ERROR_ID_RANGE;
    bc78:	e3a03001 	mov	r3, #1	; 0x1
    bc7c:	e50b3024 	str	r3, [fp, #-36]
    bc80:	ea000064 	b	be18 <jetiSetValueDate+0x1dc>

	if (year>2000)
    bc84:	e15b32b0 	ldrh	r3, [fp, #-32]
    bc88:	e3530e7d 	cmp	r3, #2000	; 0x7d0
    bc8c:	9a000002 	bls	bc9c <jetiSetValueDate+0x60>
		year-=2000;
    bc90:	e15b32b0 	ldrh	r3, [fp, #-32]
    bc94:	e2433e7d 	sub	r3, r3, #2000	; 0x7d0
    bc98:	e14b32b0 	strh	r3, [fp, #-32]
	if (year>100)
    bc9c:	e15b32b0 	ldrh	r3, [fp, #-32]
    bca0:	e3530064 	cmp	r3, #100	; 0x64
    bca4:	9a000002 	bls	bcb4 <jetiSetValueDate+0x78>
		return JETI_ERROR_YEAR;
    bca8:	e3a03041 	mov	r3, #65	; 0x41
    bcac:	e50b3024 	str	r3, [fp, #-36]
    bcb0:	ea000058 	b	be18 <jetiSetValueDate+0x1dc>
	if ((month<1)||(month>12))
    bcb4:	e55b301c 	ldrb	r3, [fp, #-28]
    bcb8:	e3530000 	cmp	r3, #0	; 0x0
    bcbc:	0a000002 	beq	bccc <jetiSetValueDate+0x90>
    bcc0:	e55b301c 	ldrb	r3, [fp, #-28]
    bcc4:	e353000c 	cmp	r3, #12	; 0xc
    bcc8:	9a000002 	bls	bcd8 <jetiSetValueDate+0x9c>
		return JETI_ERROR_MONTH;
    bccc:	e3a03042 	mov	r3, #66	; 0x42
    bcd0:	e50b3024 	str	r3, [fp, #-36]
    bcd4:	ea00004f 	b	be18 <jetiSetValueDate+0x1dc>
	if ((day<1)||(day>31))
    bcd8:	e55b3018 	ldrb	r3, [fp, #-24]
    bcdc:	e3530000 	cmp	r3, #0	; 0x0
    bce0:	0a000002 	beq	bcf0 <jetiSetValueDate+0xb4>
    bce4:	e55b3018 	ldrb	r3, [fp, #-24]
    bce8:	e353001f 	cmp	r3, #31	; 0x1f
    bcec:	9a000002 	bls	bcfc <jetiSetValueDate+0xc0>
		return JETI_ERROR_DAY;
    bcf0:	e3a03043 	mov	r3, #67	; 0x43
    bcf4:	e50b3024 	str	r3, [fp, #-36]
    bcf8:	ea000046 	b	be18 <jetiSetValueDate+0x1dc>

	value=year;
    bcfc:	e15b32b0 	ldrh	r3, [fp, #-32]
    bd00:	e50b3010 	str	r3, [fp, #-16]
	value|=month<<8;
    bd04:	e55b301c 	ldrb	r3, [fp, #-28]
    bd08:	e1a03403 	mov	r3, r3, lsl #8
    bd0c:	e1a02003 	mov	r2, r3
    bd10:	e51b3010 	ldr	r3, [fp, #-16]
    bd14:	e1833002 	orr	r3, r3, r2
    bd18:	e50b3010 	str	r3, [fp, #-16]
	value|=day<<16;
    bd1c:	e55b3018 	ldrb	r3, [fp, #-24]
    bd20:	e1a03803 	mov	r3, r3, lsl #16
    bd24:	e1a02003 	mov	r2, r3
    bd28:	e51b3010 	ldr	r3, [fp, #-16]
    bd2c:	e1833002 	orr	r3, r3, r2
    bd30:	e50b3010 	str	r3, [fp, #-16]

	jetiValues[id].value=value;
    bd34:	e55b2014 	ldrb	r2, [fp, #-20]
    bd38:	e51b0010 	ldr	r0, [fp, #-16]
    bd3c:	e59f10e8 	ldr	r1, [pc, #232]	; be2c <.text+0xbe2c>
    bd40:	e3a0c010 	mov	ip, #16	; 0x10
    bd44:	e1a03002 	mov	r3, r2
    bd48:	e1a03103 	mov	r3, r3, lsl #2
    bd4c:	e0833002 	add	r3, r3, r2
    bd50:	e1a03083 	mov	r3, r3, lsl #1
    bd54:	e0833002 	add	r3, r3, r2
    bd58:	e1a03083 	mov	r3, r3, lsl #1
    bd5c:	e0833001 	add	r3, r3, r1
    bd60:	e083c00c 	add	ip, r3, ip
    bd64:	e20010ff 	and	r1, r0, #255	; 0xff
    bd68:	e3a03000 	mov	r3, #0	; 0x0
    bd6c:	e1a02003 	mov	r2, r3
    bd70:	e1a03001 	mov	r3, r1
    bd74:	e1823003 	orr	r3, r2, r3
    bd78:	e5cc3002 	strb	r3, [ip, #2]
    bd7c:	e1a03420 	mov	r3, r0, lsr #8
    bd80:	e20310ff 	and	r1, r3, #255	; 0xff
    bd84:	e3a03000 	mov	r3, #0	; 0x0
    bd88:	e1a02003 	mov	r2, r3
    bd8c:	e1a03001 	mov	r3, r1
    bd90:	e1823003 	orr	r3, r2, r3
    bd94:	e5cc3003 	strb	r3, [ip, #3]
    bd98:	e1a03820 	mov	r3, r0, lsr #16
    bd9c:	e20310ff 	and	r1, r3, #255	; 0xff
    bda0:	e3a03000 	mov	r3, #0	; 0x0
    bda4:	e1a02003 	mov	r2, r3
    bda8:	e1a03001 	mov	r3, r1
    bdac:	e1823003 	orr	r3, r2, r3
    bdb0:	e5cc3004 	strb	r3, [ip, #4]
    bdb4:	e1a01c20 	mov	r1, r0, lsr #24
    bdb8:	e3a03000 	mov	r3, #0	; 0x0
    bdbc:	e1a02003 	mov	r2, r3
    bdc0:	e1a03001 	mov	r3, r1
    bdc4:	e1823003 	orr	r3, r2, r3
    bdc8:	e5cc3005 	strb	r3, [ip, #5]
	jetiSetDecimalPoint(id,1); //time
    bdcc:	e55b3014 	ldrb	r3, [fp, #-20]
    bdd0:	e1a00003 	mov	r0, r3
    bdd4:	e3a01001 	mov	r1, #1	; 0x1
    bdd8:	ebfffd87 	bl	b3fc <jetiSetDecimalPoint>
	jetiValues[id].varType=JETI_VART_DATETIME;
    bddc:	e55b2014 	ldrb	r2, [fp, #-20]
    bde0:	e59f1044 	ldr	r1, [pc, #68]	; be2c <.text+0xbe2c>
    bde4:	e3a00010 	mov	r0, #16	; 0x10
    bde8:	e1a03002 	mov	r3, r2
    bdec:	e1a03103 	mov	r3, r3, lsl #2
    bdf0:	e0833002 	add	r3, r3, r2
    bdf4:	e1a03083 	mov	r3, r3, lsl #1
    bdf8:	e0833002 	add	r3, r3, r2
    bdfc:	e1a03083 	mov	r3, r3, lsl #1
    be00:	e0833001 	add	r3, r3, r1
    be04:	e0832000 	add	r2, r3, r0
    be08:	e3a03035 	mov	r3, #53	; 0x35
    be0c:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    be10:	e3a03000 	mov	r3, #0	; 0x0
    be14:	e50b3024 	str	r3, [fp, #-36]
    be18:	e51b3024 	ldr	r3, [fp, #-36]
}
    be1c:	e1a00003 	mov	r0, r3
    be20:	e24bd00c 	sub	sp, fp, #12	; 0xc
    be24:	e89d6800 	ldmia	sp, {fp, sp, lr}
    be28:	e12fff1e 	bx	lr
    be2c:	400051c4 	andmi	r5, r0, r4, asr #3

0000be30 <jetiSetTextDisplay>:

unsigned char jetiSetTextDisplay(char * text)
{
    be30:	e1a0c00d 	mov	ip, sp
    be34:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    be38:	e24cb004 	sub	fp, ip, #4	; 0x4
    be3c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    be40:	e50b0018 	str	r0, [fp, #-24]
	unsigned char textLength=0;
    be44:	e3a03000 	mov	r3, #0	; 0x0
    be48:	e54b3013 	strb	r3, [fp, #-19]
	unsigned char error=JETI_NO_ERROR;
    be4c:	e3a03000 	mov	r3, #0	; 0x0
    be50:	e54b3012 	strb	r3, [fp, #-18]
	unsigned char textChanged=0;
    be54:	e3a03000 	mov	r3, #0	; 0x0
    be58:	e54b3011 	strb	r3, [fp, #-17]
	int i;

	for (i=0;i<33;i++)
    be5c:	e3a03000 	mov	r3, #0	; 0x0
    be60:	e50b3010 	str	r3, [fp, #-16]
    be64:	ea000015 	b	bec0 <jetiSetTextDisplay+0x90>
	{
		if (text[i]!=jetiDisplayText[i])
    be68:	e51b3010 	ldr	r3, [fp, #-16]
    be6c:	e1a02003 	mov	r2, r3
    be70:	e51b3018 	ldr	r3, [fp, #-24]
    be74:	e0823003 	add	r3, r2, r3
    be78:	e5d31000 	ldrb	r1, [r3]
    be7c:	e51b2010 	ldr	r2, [fp, #-16]
    be80:	e59f30ec 	ldr	r3, [pc, #236]	; bf74 <.text+0xbf74>
    be84:	e7d33002 	ldrb	r3, [r3, r2]
    be88:	e1510003 	cmp	r1, r3
    be8c:	0a000001 	beq	be98 <jetiSetTextDisplay+0x68>
			textChanged=1;
    be90:	e3a03001 	mov	r3, #1	; 0x1
    be94:	e54b3011 	strb	r3, [fp, #-17]
		if (text[i]==0)
    be98:	e51b3010 	ldr	r3, [fp, #-16]
    be9c:	e1a02003 	mov	r2, r3
    bea0:	e51b3018 	ldr	r3, [fp, #-24]
    bea4:	e0823003 	add	r3, r2, r3
    bea8:	e5d33000 	ldrb	r3, [r3]
    beac:	e3530000 	cmp	r3, #0	; 0x0
    beb0:	0a000005 	beq	becc <jetiSetTextDisplay+0x9c>
    beb4:	e51b3010 	ldr	r3, [fp, #-16]
    beb8:	e2833001 	add	r3, r3, #1	; 0x1
    bebc:	e50b3010 	str	r3, [fp, #-16]
    bec0:	e51b3010 	ldr	r3, [fp, #-16]
    bec4:	e3530020 	cmp	r3, #32	; 0x20
    bec8:	daffffe6 	ble	be68 <jetiSetTextDisplay+0x38>
			break;
	}
	if (i==32)
    becc:	e51b3010 	ldr	r3, [fp, #-16]
    bed0:	e3530020 	cmp	r3, #32	; 0x20
    bed4:	1a000001 	bne	bee0 <jetiSetTextDisplay+0xb0>
		error=JETI_ERROR_STRING_TEXT;
    bed8:	e3a03016 	mov	r3, #22	; 0x16
    bedc:	e54b3012 	strb	r3, [fp, #-18]

	textLength=i;
    bee0:	e51b3010 	ldr	r3, [fp, #-16]
    bee4:	e54b3013 	strb	r3, [fp, #-19]
	memcpy(&jetiDisplayText[0],text,textLength);
    bee8:	e55b1013 	ldrb	r1, [fp, #-19]
    beec:	e59f3080 	ldr	r3, [pc, #128]	; bf74 <.text+0xbf74>
    bef0:	e51b2018 	ldr	r2, [fp, #-24]
    bef4:	e1a0c001 	mov	ip, r1
    bef8:	e1a00003 	mov	r0, r3
    befc:	e1a01002 	mov	r1, r2
    bf00:	e1a0200c 	mov	r2, ip
    bf04:	eb003333 	bl	18bd8 <__memcpy_from_arm>
	if (textLength<32)
    bf08:	e55b3013 	ldrb	r3, [fp, #-19]
    bf0c:	e353001f 	cmp	r3, #31	; 0x1f
    bf10:	8a00000c 	bhi	bf48 <jetiSetTextDisplay+0x118>
		for (i=textLength;i<32;i++)
    bf14:	e55b3013 	ldrb	r3, [fp, #-19]
    bf18:	e50b3010 	str	r3, [fp, #-16]
    bf1c:	ea000006 	b	bf3c <jetiSetTextDisplay+0x10c>
			jetiDisplayText[i]=0;
    bf20:	e51b1010 	ldr	r1, [fp, #-16]
    bf24:	e59f2048 	ldr	r2, [pc, #72]	; bf74 <.text+0xbf74>
    bf28:	e3a03000 	mov	r3, #0	; 0x0
    bf2c:	e7c23001 	strb	r3, [r2, r1]
    bf30:	e51b3010 	ldr	r3, [fp, #-16]
    bf34:	e2833001 	add	r3, r3, #1	; 0x1
    bf38:	e50b3010 	str	r3, [fp, #-16]
    bf3c:	e51b3010 	ldr	r3, [fp, #-16]
    bf40:	e353001f 	cmp	r3, #31	; 0x1f
    bf44:	dafffff5 	ble	bf20 <jetiSetTextDisplay+0xf0>

	if (textChanged)
    bf48:	e55b3011 	ldrb	r3, [fp, #-17]
    bf4c:	e3530000 	cmp	r3, #0	; 0x0
    bf50:	0a000002 	beq	bf60 <jetiSetTextDisplay+0x130>
		jetiTriggerTextSync=1;
    bf54:	e59f301c 	ldr	r3, [pc, #28]	; bf78 <.text+0xbf78>
    bf58:	e3a02001 	mov	r2, #1	; 0x1
    bf5c:	e5c32000 	strb	r2, [r3]
	return error;
    bf60:	e55b3012 	ldrb	r3, [fp, #-18]
}
    bf64:	e1a00003 	mov	r0, r3
    bf68:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bf6c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bf70:	e12fff1e 	bx	lr
    bf74:	400051a4 	andmi	r5, r0, r4, lsr #3
    bf78:	40001282 	andmi	r1, r0, r2, lsl #5

0000bf7c <jetiInitValue>:

unsigned char jetiInitValue(unsigned char id, char * description, char * unit)
{
    bf7c:	e1a0c00d 	mov	ip, sp
    bf80:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bf84:	e24cb004 	sub	fp, ip, #4	; 0x4
    bf88:	e24dd018 	sub	sp, sp, #24	; 0x18
    bf8c:	e1a03000 	mov	r3, r0
    bf90:	e50b101c 	str	r1, [fp, #-28]
    bf94:	e50b2020 	str	r2, [fp, #-32]
    bf98:	e54b3018 	strb	r3, [fp, #-24]
	unsigned char descLength=0;
    bf9c:	e3a03000 	mov	r3, #0	; 0x0
    bfa0:	e54b3013 	strb	r3, [fp, #-19]
	unsigned char unitLength=0;
    bfa4:	e3a03000 	mov	r3, #0	; 0x0
    bfa8:	e54b3012 	strb	r3, [fp, #-18]
	unsigned char error=JETI_NO_ERROR;
    bfac:	e3a03000 	mov	r3, #0	; 0x0
    bfb0:	e54b3011 	strb	r3, [fp, #-17]

	int i;

	if (id>14)
    bfb4:	e55b3018 	ldrb	r3, [fp, #-24]
    bfb8:	e353000e 	cmp	r3, #14	; 0xe
    bfbc:	9a000002 	bls	bfcc <jetiInitValue+0x50>
		return JETI_ERROR_ID_RANGE;
    bfc0:	e3a03001 	mov	r3, #1	; 0x1
    bfc4:	e50b3024 	str	r3, [fp, #-36]
    bfc8:	ea000068 	b	c170 <jetiInitValue+0x1f4>

	for (i=0;i<11;i++)
    bfcc:	e3a03000 	mov	r3, #0	; 0x0
    bfd0:	e50b3010 	str	r3, [fp, #-16]
    bfd4:	ea000009 	b	c000 <jetiInitValue+0x84>
		if (description[i]==0)
    bfd8:	e51b3010 	ldr	r3, [fp, #-16]
    bfdc:	e1a02003 	mov	r2, r3
    bfe0:	e51b301c 	ldr	r3, [fp, #-28]
    bfe4:	e0823003 	add	r3, r2, r3
    bfe8:	e5d33000 	ldrb	r3, [r3]
    bfec:	e3530000 	cmp	r3, #0	; 0x0
    bff0:	0a000005 	beq	c00c <jetiInitValue+0x90>
    bff4:	e51b3010 	ldr	r3, [fp, #-16]
    bff8:	e2833001 	add	r3, r3, #1	; 0x1
    bffc:	e50b3010 	str	r3, [fp, #-16]
    c000:	e51b3010 	ldr	r3, [fp, #-16]
    c004:	e353000a 	cmp	r3, #10	; 0xa
    c008:	dafffff2 	ble	bfd8 <jetiInitValue+0x5c>
			break;
	if (i==10)
    c00c:	e51b3010 	ldr	r3, [fp, #-16]
    c010:	e353000a 	cmp	r3, #10	; 0xa
    c014:	1a000001 	bne	c020 <jetiInitValue+0xa4>
		error=JETI_ERROR_STRING_DESC;
    c018:	e3a03014 	mov	r3, #20	; 0x14
    c01c:	e54b3011 	strb	r3, [fp, #-17]
	descLength=i;
    c020:	e51b3010 	ldr	r3, [fp, #-16]
    c024:	e54b3013 	strb	r3, [fp, #-19]

	for (i=0;i<6;i++)
    c028:	e3a03000 	mov	r3, #0	; 0x0
    c02c:	e50b3010 	str	r3, [fp, #-16]
    c030:	ea000009 	b	c05c <jetiInitValue+0xe0>
			if (unit[i]==0)
    c034:	e51b3010 	ldr	r3, [fp, #-16]
    c038:	e1a02003 	mov	r2, r3
    c03c:	e51b3020 	ldr	r3, [fp, #-32]
    c040:	e0823003 	add	r3, r2, r3
    c044:	e5d33000 	ldrb	r3, [r3]
    c048:	e3530000 	cmp	r3, #0	; 0x0
    c04c:	0a000005 	beq	c068 <jetiInitValue+0xec>
    c050:	e51b3010 	ldr	r3, [fp, #-16]
    c054:	e2833001 	add	r3, r3, #1	; 0x1
    c058:	e50b3010 	str	r3, [fp, #-16]
    c05c:	e51b3010 	ldr	r3, [fp, #-16]
    c060:	e3530005 	cmp	r3, #5	; 0x5
    c064:	dafffff2 	ble	c034 <jetiInitValue+0xb8>
				break;
	if (i==5)
    c068:	e51b3010 	ldr	r3, [fp, #-16]
    c06c:	e3530005 	cmp	r3, #5	; 0x5
    c070:	1a000001 	bne	c07c <jetiInitValue+0x100>
			error=JETI_ERROR_STRING_UNIT;
    c074:	e3a03015 	mov	r3, #21	; 0x15
    c078:	e54b3011 	strb	r3, [fp, #-17]

	unitLength=i;
    c07c:	e51b3010 	ldr	r3, [fp, #-16]
    c080:	e54b3012 	strb	r3, [fp, #-18]

	jetiValues[id].active=id+1;
    c084:	e55b2018 	ldrb	r2, [fp, #-24]
    c088:	e55b3018 	ldrb	r3, [fp, #-24]
    c08c:	e2833001 	add	r3, r3, #1	; 0x1
    c090:	e20310ff 	and	r1, r3, #255	; 0xff
    c094:	e59f00e8 	ldr	r0, [pc, #232]	; c184 <.text+0xc184>
    c098:	e1a03002 	mov	r3, r2
    c09c:	e1a03103 	mov	r3, r3, lsl #2
    c0a0:	e0833002 	add	r3, r3, r2
    c0a4:	e1a03083 	mov	r3, r3, lsl #1
    c0a8:	e0833002 	add	r3, r3, r2
    c0ac:	e1a03083 	mov	r3, r3, lsl #1
    c0b0:	e0832000 	add	r2, r3, r0
    c0b4:	e1a03001 	mov	r3, r1
    c0b8:	e5c23000 	strb	r3, [r2]
	memcpy(&jetiValues[id].name[0],description,descLength);
    c0bc:	e55b2018 	ldrb	r2, [fp, #-24]
    c0c0:	e1a03002 	mov	r3, r2
    c0c4:	e1a03103 	mov	r3, r3, lsl #2
    c0c8:	e0833002 	add	r3, r3, r2
    c0cc:	e1a03083 	mov	r3, r3, lsl #1
    c0d0:	e0833002 	add	r3, r3, r2
    c0d4:	e1a02083 	mov	r2, r3, lsl #1
    c0d8:	e59f30a4 	ldr	r3, [pc, #164]	; c184 <.text+0xc184>
    c0dc:	e0823003 	add	r3, r2, r3
    c0e0:	e2832001 	add	r2, r3, #1	; 0x1
    c0e4:	e55b1013 	ldrb	r1, [fp, #-19]
    c0e8:	e51b301c 	ldr	r3, [fp, #-28]
    c0ec:	e1a0c001 	mov	ip, r1
    c0f0:	e1a00002 	mov	r0, r2
    c0f4:	e1a01003 	mov	r1, r3
    c0f8:	e1a0200c 	mov	r2, ip
    c0fc:	eb0032b5 	bl	18bd8 <__memcpy_from_arm>
	memcpy(&jetiValues[id].unit[0],unit,unitLength);
    c100:	e55b2018 	ldrb	r2, [fp, #-24]
    c104:	e1a03002 	mov	r3, r2
    c108:	e1a03103 	mov	r3, r3, lsl #2
    c10c:	e0833002 	add	r3, r3, r2
    c110:	e1a03083 	mov	r3, r3, lsl #1
    c114:	e0833002 	add	r3, r3, r2
    c118:	e1a03083 	mov	r3, r3, lsl #1
    c11c:	e2832008 	add	r2, r3, #8	; 0x8
    c120:	e59f305c 	ldr	r3, [pc, #92]	; c184 <.text+0xc184>
    c124:	e0823003 	add	r3, r2, r3
    c128:	e2832003 	add	r2, r3, #3	; 0x3
    c12c:	e55b1012 	ldrb	r1, [fp, #-18]
    c130:	e51b3020 	ldr	r3, [fp, #-32]
    c134:	e1a0c001 	mov	ip, r1
    c138:	e1a00002 	mov	r0, r2
    c13c:	e1a01003 	mov	r1, r3
    c140:	e1a0200c 	mov	r2, ip
    c144:	eb0032a3 	bl	18bd8 <__memcpy_from_arm>
	jetiSetValue6B(id,0);
    c148:	e55b3018 	ldrb	r3, [fp, #-24]
    c14c:	e1a00003 	mov	r0, r3
    c150:	e3a01000 	mov	r1, #0	; 0x0
    c154:	ebfffd8c 	bl	b78c <jetiSetValue6B>
	jetiSetDecimalPoint(id,0);
    c158:	e55b3018 	ldrb	r3, [fp, #-24]
    c15c:	e1a00003 	mov	r0, r3
    c160:	e3a01000 	mov	r1, #0	; 0x0
    c164:	ebfffca4 	bl	b3fc <jetiSetDecimalPoint>

	return error;
    c168:	e55b3011 	ldrb	r3, [fp, #-17]
    c16c:	e50b3024 	str	r3, [fp, #-36]
    c170:	e51b3024 	ldr	r3, [fp, #-36]

}
    c174:	e1a00003 	mov	r0, r3
    c178:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c17c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c180:	e12fff1e 	bx	lr
    c184:	400051c4 	andmi	r5, r0, r4, asr #3

0000c188 <ee_erase>:
/* revision history:                                                   	*/
/* - Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
void ee_erase(unsigned int command_ee,unsigned int result_ee[]){
    c188:	e1a0c00d 	mov	ip, sp
    c18c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c190:	e24cb004 	sub	fp, ip, #4	; 0x4
    c194:	e24dd02c 	sub	sp, sp, #44	; 0x2c
    c198:	e50b0034 	str	r0, [fp, #-52]
    c19c:	e50b1038 	str	r1, [fp, #-56]
	unsigned int command_iap[5];
	unsigned int result_iap[3];
	unsigned long int enabled_interrupts;

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    c1a0:	e3a03000 	mov	r3, #0	; 0x0
    c1a4:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c1a8:	e5933000 	ldr	r3, [r3]
    c1ac:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    c1b0:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    c1b4:	e243300b 	sub	r3, r3, #11	; 0xb
    c1b8:	e51b2010 	ldr	r2, [fp, #-16]
    c1bc:	e5832000 	str	r2, [r3]

	command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    c1c0:	e3a03032 	mov	r3, #50	; 0x32
    c1c4:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    c1c8:	e3a0300e 	mov	r3, #14	; 0xe
    c1cc:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    c1d0:	e3a0300e 	mov	r3, #14	; 0xe
    c1d4:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    c1d8:	e59f20e0 	ldr	r2, [pc, #224]	; c2c0 <.text+0xc2c0>
    c1dc:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c1e0:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c1e4:	e59f30d4 	ldr	r3, [pc, #212]	; c2c0 <.text+0xc2c0>
    c1e8:	e593c000 	ldr	ip, [r3]
    c1ec:	e24b3024 	sub	r3, fp, #36	; 0x24
    c1f0:	e24b2030 	sub	r2, fp, #48	; 0x30
    c1f4:	e1a00003 	mov	r0, r3
    c1f8:	e1a01002 	mov	r1, r2
    c1fc:	e1a0e00f 	mov	lr, pc
    c200:	e12fff1c 	bx	ip

	command_iap[0]=52;					//erase sectors from EE_SEC_L to EE_SEC_H
    c204:	e3a03034 	mov	r3, #52	; 0x34
    c208:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    c20c:	e3a0300e 	mov	r3, #14	; 0xe
    c210:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    c214:	e3a0300e 	mov	r3, #14	; 0xe
    c218:	e50b301c 	str	r3, [fp, #-28]
	command_iap[3]=EE_CCLK;
    c21c:	e3a03cea 	mov	r3, #59904	; 0xea00
    c220:	e2833060 	add	r3, r3, #96	; 0x60
    c224:	e50b3018 	str	r3, [fp, #-24]
	iap_entry=(IAP) IAP_LOCATION;
    c228:	e59f2090 	ldr	r2, [pc, #144]	; c2c0 <.text+0xc2c0>
    c22c:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c230:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c234:	e59f3084 	ldr	r3, [pc, #132]	; c2c0 <.text+0xc2c0>
    c238:	e593c000 	ldr	ip, [r3]
    c23c:	e24b3024 	sub	r3, fp, #36	; 0x24
    c240:	e24b2030 	sub	r2, fp, #48	; 0x30
    c244:	e1a00003 	mov	r0, r3
    c248:	e1a01002 	mov	r1, r2
    c24c:	e1a0e00f 	mov	lr, pc
    c250:	e12fff1c 	bx	ip

	command_iap[0]=53;					//blankcheck sectors from EE_SEC_L to EE_SEC_H
    c254:	e3a03035 	mov	r3, #53	; 0x35
    c258:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    c25c:	e3a0300e 	mov	r3, #14	; 0xe
    c260:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    c264:	e3a0300e 	mov	r3, #14	; 0xe
    c268:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    c26c:	e59f204c 	ldr	r2, [pc, #76]	; c2c0 <.text+0xc2c0>
    c270:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c274:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c278:	e59f3040 	ldr	r3, [pc, #64]	; c2c0 <.text+0xc2c0>
    c27c:	e593c000 	ldr	ip, [r3]
    c280:	e24b3024 	sub	r3, fp, #36	; 0x24
    c284:	e24b2030 	sub	r2, fp, #48	; 0x30
    c288:	e1a00003 	mov	r0, r3
    c28c:	e1a01002 	mov	r1, r2
    c290:	e1a0e00f 	mov	lr, pc
    c294:	e12fff1c 	bx	ip

	VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    c298:	e3a03000 	mov	r3, #0	; 0x0
    c29c:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c2a0:	e51b2010 	ldr	r2, [fp, #-16]
    c2a4:	e5832000 	str	r2, [r3]

	result_ee[0]=result_iap[0];
    c2a8:	e51b2030 	ldr	r2, [fp, #-48]
    c2ac:	e51b3038 	ldr	r3, [fp, #-56]
    c2b0:	e5832000 	str	r2, [r3]
	return;
}
    c2b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c2b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c2bc:	e12fff1e 	bx	lr
    c2c0:	40005318 	andmi	r5, r0, r8, lsl r3

0000c2c4 <ee_write>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_write(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An address of a content of ee_data type that has		*/
/*                 to be programmed into EEPROM.                       	*/
/*  result_ee[0] - Returns a response to the last IAP command used.		*/
/*                 0 - data successfully programmed in EEPROM.			*/
/*               501 - no space in EEPROM to program data.             	*/
/*                 For all other response values, see microcontroller 	*/
/*				   User Manual, IAP Commands and Status Codes Summary.	*/
/*  result_ee[1] - Not used.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_BUFFER_SIZE 	   - IAP buffer size; must be 256 or 512 			*/
/*  NO_SPACE_IN_EEPROM - EEPROM is full and no data can be programmed	*/
/*  EE_BUFFER_MASK	   - parameter used for interfacing with IAP		*/
/*  EE_REC_SIZE   	   - ee_data structure size in bytes        		*/
/*  EE_SEC_L 	 	   - micro's Flash sector where EEPROM begins		*/
/*  EE_SEC_H 	 	   - micro's Flash sector where EEPROM ends			*/
/*  EE_CCLK		 	   - micro's system clock (cclk)                	*/
/*                                                                     	*/
/* description:															*/
/*  This function writes a single structure of ee_data type into the	*/
/*  EEPROM using an In Application	Programming (IAP) routines (see 	*/
/*  User Manual for more details). command_ee contains an address of	*/
/*  this structure. EEPROM is scanned for the last (if any) record 		*/
/*  identifier (EE_REC_ID), and a new record is added next to it.      	*/
/*  Also, this function disables all interrupts while erasing the       */
/*  EEPROM. If this is not needed, three lines of the ee_write          */
/*  subroutine can simply be commented-out without affecting the        */
/*  routine performance at all.                                         */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to verifying a content written into	*/
/*   the EEPROM. 1.0 was reporting missmatch even when there were no	*/
/*   problems at all.													*/
/*   Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
void ee_write(unsigned int command_ee,unsigned int result_ee[]){
    c2c4:	e1a0c00d 	mov	ip, sp
    c2c8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c2cc:	e24cb004 	sub	fp, ip, #4	; 0x4
    c2d0:	e24ddf4f 	sub	sp, sp, #316	; 0x13c
    c2d4:	e50b0144 	str	r0, [fp, #-324]
    c2d8:	e50b1148 	str	r1, [fp, #-328]
	int location;
	unsigned int *source, *destination, i;
	unsigned char ee_buffer[EE_BUFFER_SIZE];
	unsigned int command_iap[5], result_iap[3];
	unsigned long int enabled_interrupts;

	location = ee_locate();
    c2dc:	eb0000dc 	bl	c654 <ee_locate>
    c2e0:	e1a03000 	mov	r3, r0
    c2e4:	e50b3020 	str	r3, [fp, #-32]
	if (location == -1){
    c2e8:	e51b3020 	ldr	r3, [fp, #-32]
    c2ec:	e3730001 	cmn	r3, #1	; 0x1
    c2f0:	1a000004 	bne	c308 <ee_write+0x44>
		result_ee[0]=NO_SPACE_IN_EEPROM;
    c2f4:	e51b2148 	ldr	r2, [fp, #-328]
    c2f8:	e3a03f7d 	mov	r3, #500	; 0x1f4
    c2fc:	e2833001 	add	r3, r3, #1	; 0x1
    c300:	e5823000 	str	r3, [r2]
    c304:	ea000073 	b	c4d8 <ee_write+0x214>
	}
	else{
		for (i=0;i<EE_BUFFER_SIZE;i++) ee_buffer[i]=0xFF;
    c308:	e3a03000 	mov	r3, #0	; 0x0
    c30c:	e50b3014 	str	r3, [fp, #-20]
    c310:	ea00000a 	b	c340 <ee_write+0x7c>
    c314:	e51b2014 	ldr	r2, [fp, #-20]
    c318:	e3a034bb 	mov	r3, #-1157627904	; 0xbb000000
    c31c:	e1a03b43 	mov	r3, r3, asr #22
    c320:	e24b100c 	sub	r1, fp, #12	; 0xc
    c324:	e0812002 	add	r2, r1, r2
    c328:	e0822003 	add	r2, r2, r3
    c32c:	e3e03000 	mvn	r3, #0	; 0x0
    c330:	e5c23000 	strb	r3, [r2]
    c334:	e51b3014 	ldr	r3, [fp, #-20]
    c338:	e2833001 	add	r3, r3, #1	; 0x1
    c33c:	e50b3014 	str	r3, [fp, #-20]
    c340:	e51b3014 	ldr	r3, [fp, #-20]
    c344:	e35300ff 	cmp	r3, #255	; 0xff
    c348:	9afffff1 	bls	c314 <ee_write+0x50>

		destination = (unsigned int *) ((&ee_buffer[0])+((unsigned int)location & EE_BUFFER_MASK));
    c34c:	e24b3e12 	sub	r3, fp, #288	; 0x120
    c350:	e50b3018 	str	r3, [fp, #-24]
		source = (unsigned int *) command_ee;
    c354:	e51b3144 	ldr	r3, [fp, #-324]
    c358:	e50b301c 	str	r3, [fp, #-28]
		for(i=0;i!=EE_REC_SIZE/4;i++) *(destination+i) = *(source+i);
    c35c:	e3a03000 	mov	r3, #0	; 0x0
    c360:	e50b3014 	str	r3, [fp, #-20]
    c364:	ea00000e 	b	c3a4 <ee_write+0xe0>
    c368:	e51b3014 	ldr	r3, [fp, #-20]
    c36c:	e1a03103 	mov	r3, r3, lsl #2
    c370:	e1a02003 	mov	r2, r3
    c374:	e51b3018 	ldr	r3, [fp, #-24]
    c378:	e0821003 	add	r1, r2, r3
    c37c:	e51b3014 	ldr	r3, [fp, #-20]
    c380:	e1a03103 	mov	r3, r3, lsl #2
    c384:	e1a02003 	mov	r2, r3
    c388:	e51b301c 	ldr	r3, [fp, #-28]
    c38c:	e0823003 	add	r3, r2, r3
    c390:	e5933000 	ldr	r3, [r3]
    c394:	e5813000 	str	r3, [r1]
    c398:	e51b3014 	ldr	r3, [fp, #-20]
    c39c:	e2833001 	add	r3, r3, #1	; 0x1
    c3a0:	e50b3014 	str	r3, [fp, #-20]
    c3a4:	e51b3014 	ldr	r3, [fp, #-20]
    c3a8:	e3530040 	cmp	r3, #64	; 0x40
    c3ac:	1affffed 	bne	c368 <ee_write+0xa4>

		enabled_interrupts = VICIntEnable;  //disable all interrupts
    c3b0:	e3a03000 	mov	r3, #0	; 0x0
    c3b4:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c3b8:	e5933000 	ldr	r3, [r3]
    c3bc:	e50b3010 	str	r3, [fp, #-16]
		VICIntEnClr        = enabled_interrupts;
    c3c0:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    c3c4:	e243300b 	sub	r3, r3, #11	; 0xb
    c3c8:	e51b2010 	ldr	r2, [fp, #-16]
    c3cc:	e5832000 	str	r2, [r3]

		command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    c3d0:	e3a03032 	mov	r3, #50	; 0x32
    c3d4:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=EE_SEC_L;
    c3d8:	e3a0300e 	mov	r3, #14	; 0xe
    c3dc:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=EE_SEC_H;
    c3e0:	e3a0300e 	mov	r3, #14	; 0xe
    c3e4:	e50b312c 	str	r3, [fp, #-300]
		iap_entry=(IAP) IAP_LOCATION;
    c3e8:	e59f20f4 	ldr	r2, [pc, #244]	; c4e4 <.text+0xc4e4>
    c3ec:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c3f0:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    c3f4:	e59f30e8 	ldr	r3, [pc, #232]	; c4e4 <.text+0xc4e4>
    c3f8:	e593c000 	ldr	ip, [r3]
    c3fc:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    c400:	e24b2d05 	sub	r2, fp, #320	; 0x140
    c404:	e1a00003 	mov	r0, r3
    c408:	e1a01002 	mov	r1, r2
    c40c:	e1a0e00f 	mov	lr, pc
    c410:	e12fff1c 	bx	ip

		command_iap[0]=51;					//copy RAM to flash/eeprom
    c414:	e3a03033 	mov	r3, #51	; 0x33
    c418:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=(unsigned int) (location & EE_START_MASK);
    c41c:	e51b3020 	ldr	r3, [fp, #-32]
    c420:	e3c330ff 	bic	r3, r3, #255	; 0xff
    c424:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=(unsigned int) (&ee_buffer[0]);
    c428:	e24b3e12 	sub	r3, fp, #288	; 0x120
    c42c:	e50b312c 	str	r3, [fp, #-300]
		command_iap[3]=EE_BUFFER_SIZE;
    c430:	e3a03c01 	mov	r3, #256	; 0x100
    c434:	e50b3128 	str	r3, [fp, #-296]
		command_iap[4]=EE_CCLK;
    c438:	e3a03cea 	mov	r3, #59904	; 0xea00
    c43c:	e2833060 	add	r3, r3, #96	; 0x60
    c440:	e50b3124 	str	r3, [fp, #-292]
		iap_entry=(IAP) IAP_LOCATION;
    c444:	e59f2098 	ldr	r2, [pc, #152]	; c4e4 <.text+0xc4e4>
    c448:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c44c:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    c450:	e59f308c 	ldr	r3, [pc, #140]	; c4e4 <.text+0xc4e4>
    c454:	e593c000 	ldr	ip, [r3]
    c458:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    c45c:	e24b2d05 	sub	r2, fp, #320	; 0x140
    c460:	e1a00003 	mov	r0, r3
    c464:	e1a01002 	mov	r1, r2
    c468:	e1a0e00f 	mov	lr, pc
    c46c:	e12fff1c 	bx	ip

		command_iap[0]=56;					//compare RAM and flash/eeprom
    c470:	e3a03038 	mov	r3, #56	; 0x38
    c474:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=(unsigned int) source;
    c478:	e51b301c 	ldr	r3, [fp, #-28]
    c47c:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=(unsigned int) location;
    c480:	e51b3020 	ldr	r3, [fp, #-32]
    c484:	e50b312c 	str	r3, [fp, #-300]
		command_iap[3]=EE_REC_SIZE;
    c488:	e3a03c01 	mov	r3, #256	; 0x100
    c48c:	e50b3128 	str	r3, [fp, #-296]
		iap_entry=(IAP) IAP_LOCATION;
    c490:	e59f204c 	ldr	r2, [pc, #76]	; c4e4 <.text+0xc4e4>
    c494:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c498:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    c49c:	e59f3040 	ldr	r3, [pc, #64]	; c4e4 <.text+0xc4e4>
    c4a0:	e593c000 	ldr	ip, [r3]
    c4a4:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    c4a8:	e24b2d05 	sub	r2, fp, #320	; 0x140
    c4ac:	e1a00003 	mov	r0, r3
    c4b0:	e1a01002 	mov	r1, r2
    c4b4:	e1a0e00f 	mov	lr, pc
    c4b8:	e12fff1c 	bx	ip

		VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    c4bc:	e3a03000 	mov	r3, #0	; 0x0
    c4c0:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c4c4:	e51b2010 	ldr	r2, [fp, #-16]
    c4c8:	e5832000 	str	r2, [r3]

		result_ee[0]=result_iap[0];
    c4cc:	e51b2140 	ldr	r2, [fp, #-320]
    c4d0:	e51b3148 	ldr	r3, [fp, #-328]
    c4d4:	e5832000 	str	r2, [r3]
	}
	return;
}
    c4d8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c4dc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c4e0:	e12fff1e 	bx	lr
    c4e4:	40005318 	andmi	r5, r0, r8, lsl r3

0000c4e8 <ee_read>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_read(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               500 - no data/records available in EEPROM.				*/
/*  result_ee[1] - an address of the last record of ee_data type		*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  NO_RECORDS_AVAILABLE - EEPROM is empty/no records identifiable		*/
/*						   with a record identifier (EE_REC_ID) found	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function scans an EEPROM content looking for the last record 	*/
/*  that can be identified with a record identifier (EE_REC_ID). When 	*/
/*  such data is found, its address is passed as result_ee[1].			*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.0 had problems with accessing the last record in a fully	*/
/*   occupied EEPROM. Rev. 1.1 fixes this.								*/
/*                                                                     	*/
/************************************************************************/
void ee_read(unsigned int command_ee,unsigned int result_ee[]){
    c4e8:	e1a0c00d 	mov	ip, sp
    c4ec:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c4f0:	e24cb004 	sub	fp, ip, #4	; 0x4
    c4f4:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c4f8:	e50b0014 	str	r0, [fp, #-20]
    c4fc:	e50b1018 	str	r1, [fp, #-24]
	int location;

	location = ee_locate();
    c500:	eb000053 	bl	c654 <ee_locate>
    c504:	e1a03000 	mov	r3, r0
    c508:	e50b3010 	str	r3, [fp, #-16]
	if (location == EE_ADDR_L){
    c50c:	e51b3010 	ldr	r3, [fp, #-16]
    c510:	e353090e 	cmp	r3, #229376	; 0x38000
    c514:	1a000003 	bne	c528 <ee_read+0x40>
		result_ee[0]=NO_RECORDS_AVAILABLE;
    c518:	e51b2018 	ldr	r2, [fp, #-24]
    c51c:	e3a03f7d 	mov	r3, #500	; 0x1f4
    c520:	e5823000 	str	r3, [r2]
    c524:	ea000010 	b	c56c <ee_read+0x84>
	}
	else{
		result_ee[0]=0;
    c528:	e51b3018 	ldr	r3, [fp, #-24]
    c52c:	e3a02000 	mov	r2, #0	; 0x0
    c530:	e5832000 	str	r2, [r3]
		if (location == -1)
    c534:	e51b3010 	ldr	r3, [fp, #-16]
    c538:	e3730001 	cmn	r3, #1	; 0x1
    c53c:	1a000005 	bne	c558 <ee_read+0x70>
			result_ee[1]=(unsigned int)(EE_ADDR_H+1 - EE_REC_SIZE);
    c540:	e51b3018 	ldr	r3, [fp, #-24]
    c544:	e2832004 	add	r2, r3, #4	; 0x4
    c548:	e3a03bff 	mov	r3, #261120	; 0x3fc00
    c54c:	e2833c03 	add	r3, r3, #768	; 0x300
    c550:	e5823000 	str	r3, [r2]
    c554:	ea000004 	b	c56c <ee_read+0x84>
		else
			result_ee[1]=(unsigned int)(location - EE_REC_SIZE);
    c558:	e51b3018 	ldr	r3, [fp, #-24]
    c55c:	e2832004 	add	r2, r3, #4	; 0x4
    c560:	e51b3010 	ldr	r3, [fp, #-16]
    c564:	e2433c01 	sub	r3, r3, #256	; 0x100
    c568:	e5823000 	str	r3, [r2]
	}
	return;
}
    c56c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c570:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c574:	e12fff1e 	bx	lr

0000c578 <ee_readn>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_readn(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An index of a record in EEPROM that should be read.	*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               502 - requested index of record in EEPROM is out of 	*/
/*                     EEPROM's memory.                                	*/
/*  result_ee[1] - an address of the specified record of ee_data type	*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.0 (initial release 05/13/2005)                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  INDEX_OUT_OF_RANGE - index of a record in EEPROM specified by 		*/
/*						 command_ee is out of EEPROM's range			*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_ADR_H 	 	   - micro's Flash address where EEPROM ends		*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns in result_ee[1] an address of an EEPROM 		*/
/*  record index specified in command_ee. Index can not be less than 0.	*/
/*                                                                     	*/
/************************************************************************/
void ee_readn(unsigned int command_ee,unsigned int result_ee[]){
    c578:	e1a0c00d 	mov	ip, sp
    c57c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c580:	e24cb004 	sub	fp, ip, #4	; 0x4
    c584:	e24dd008 	sub	sp, sp, #8	; 0x8
    c588:	e50b0010 	str	r0, [fp, #-16]
    c58c:	e50b1014 	str	r1, [fp, #-20]
	if(command_ee>((EE_ADDR_H+1-EE_ADDR_L)/EE_REC_SIZE)){
    c590:	e51b3010 	ldr	r3, [fp, #-16]
    c594:	e3530080 	cmp	r3, #128	; 0x80
    c598:	9a000004 	bls	c5b0 <ee_readn+0x38>
		result_ee[0]=INDEX_OUT_OF_RANGE;}
    c59c:	e51b2014 	ldr	r2, [fp, #-20]
    c5a0:	e3a03f7d 	mov	r3, #500	; 0x1f4
    c5a4:	e2833002 	add	r3, r3, #2	; 0x2
    c5a8:	e5823000 	str	r3, [r2]
    c5ac:	ea000008 	b	c5d4 <ee_readn+0x5c>
	else{
		result_ee[0]=0;
    c5b0:	e51b2014 	ldr	r2, [fp, #-20]
    c5b4:	e3a03000 	mov	r3, #0	; 0x0
    c5b8:	e5823000 	str	r3, [r2]
		result_ee[1]=(unsigned int)(EE_ADDR_L+EE_REC_SIZE*command_ee);
    c5bc:	e51b3014 	ldr	r3, [fp, #-20]
    c5c0:	e2832004 	add	r2, r3, #4	; 0x4
    c5c4:	e51b3010 	ldr	r3, [fp, #-16]
    c5c8:	e1a03403 	mov	r3, r3, lsl #8
    c5cc:	e283390e 	add	r3, r3, #229376	; 0x38000
    c5d0:	e5823000 	str	r3, [r2]
	}
	return;
}
    c5d4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c5d8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c5dc:	e12fff1e 	bx	lr

0000c5e0 <ee_count>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_count(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response. Always 0.						*/
/*  result_ee[1] - number of records of ee_data type in EEPROM.			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns number of records of ee_data type in EEPROM.	*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Initial release (1.0) was not supplying the right feedback in case */
/*   of counting records in a full EEPROM. Rev. 1.1 fixes this.         */
/*                                                                     	*/
/************************************************************************/
void ee_count(unsigned int command_ee,unsigned int result_ee[]){
    c5e0:	e1a0c00d 	mov	ip, sp
    c5e4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c5e8:	e24cb004 	sub	fp, ip, #4	; 0x4
    c5ec:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c5f0:	e50b0014 	str	r0, [fp, #-20]
    c5f4:	e50b1018 	str	r1, [fp, #-24]
	int location;
	result_ee[0]=0;
    c5f8:	e51b2018 	ldr	r2, [fp, #-24]
    c5fc:	e3a03000 	mov	r3, #0	; 0x0
    c600:	e5823000 	str	r3, [r2]
	location = ee_locate();
    c604:	eb000012 	bl	c654 <ee_locate>
    c608:	e1a03000 	mov	r3, r0
    c60c:	e50b3010 	str	r3, [fp, #-16]
	if (location == -1) location = EE_ADDR_H+1;
    c610:	e51b3010 	ldr	r3, [fp, #-16]
    c614:	e3730001 	cmn	r3, #1	; 0x1
    c618:	1a000001 	bne	c624 <ee_count+0x44>
    c61c:	e3a03701 	mov	r3, #262144	; 0x40000
    c620:	e50b3010 	str	r3, [fp, #-16]
	result_ee[1]=(unsigned int)((location-EE_ADDR_L)/EE_REC_SIZE);
    c624:	e51b3018 	ldr	r3, [fp, #-24]
    c628:	e2831004 	add	r1, r3, #4	; 0x4
    c62c:	e51b3010 	ldr	r3, [fp, #-16]
    c630:	e243390e 	sub	r3, r3, #229376	; 0x38000
    c634:	e28320ff 	add	r2, r3, #255	; 0xff
    c638:	e3530000 	cmp	r3, #0	; 0x0
    c63c:	b1a03002 	movlt	r3, r2
    c640:	e1a03443 	mov	r3, r3, asr #8
    c644:	e5813000 	str	r3, [r1]
	return;
}
    c648:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c64c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c650:	e12fff1e 	bx	lr

0000c654 <ee_locate>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_locate()													*/
/*                                                                     	*/
/* type: int                                                          	*/
/*                                                                     	*/
/* parameters: none														*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_ADR_H 	 	   - micro's Flash address where EEPROM ends		*/
/*  EE_REC_ID 	 	   - a record indicator used to identify valid data	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns an address as of which new record can be 		*/
/*	added into Flash/EEPROM. In case of EEPROM being full, function     */
/*  returns -1. Searching is based on divide by two method that         */
/*  provides the fastest processing time.                               */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to identifying an unused byte of 		*/
/*   EEPROM in an EEPROM with size not equal to EE_REC_SIZE * 2^k (k>=0)*/
/*                                                                     	*/
/************************************************************************/
int ee_locate(void){
    c654:	e1a0c00d 	mov	ip, sp
    c658:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c65c:	e24cb004 	sub	fp, ip, #4	; 0x4
    c660:	e24dd018 	sub	sp, sp, #24	; 0x18
	unsigned int addr_l, addr_m, addr_r, size, slice_limit;
	addr_l = EE_ADDR_L;
    c664:	e3a0390e 	mov	r3, #229376	; 0x38000
    c668:	e50b3020 	str	r3, [fp, #-32]
	if ((*((unsigned char *)addr_l))==0xFF) return(addr_l);
    c66c:	e51b3020 	ldr	r3, [fp, #-32]
    c670:	e5d33000 	ldrb	r3, [r3]
    c674:	e35300ff 	cmp	r3, #255	; 0xff
    c678:	1a000002 	bne	c688 <ee_locate+0x34>
    c67c:	e51b3020 	ldr	r3, [fp, #-32]
    c680:	e50b3024 	str	r3, [fp, #-36]
    c684:	ea00003f 	b	c788 <ee_locate+0x134>
	addr_r = EE_ADDR_H+1;
    c688:	e3a03701 	mov	r3, #262144	; 0x40000
    c68c:	e50b3018 	str	r3, [fp, #-24]
	if ((*((unsigned char *)(addr_r-EE_REC_SIZE)))==EE_REC_ID) return(-1);
    c690:	e51b3018 	ldr	r3, [fp, #-24]
    c694:	e2433c01 	sub	r3, r3, #256	; 0x100
    c698:	e5d33000 	ldrb	r3, [r3]
    c69c:	e35300aa 	cmp	r3, #170	; 0xaa
    c6a0:	1a000002 	bne	c6b0 <ee_locate+0x5c>
    c6a4:	e3e03000 	mvn	r3, #0	; 0x0
    c6a8:	e50b3024 	str	r3, [fp, #-36]
    c6ac:	ea000035 	b	c788 <ee_locate+0x134>
	size = addr_r - addr_l;
    c6b0:	e51b2018 	ldr	r2, [fp, #-24]
    c6b4:	e51b3020 	ldr	r3, [fp, #-32]
    c6b8:	e0633002 	rsb	r3, r3, r2
    c6bc:	e50b3014 	str	r3, [fp, #-20]
	slice_limit = EE_REC_SIZE - 1;
    c6c0:	e3a030ff 	mov	r3, #255	; 0xff
    c6c4:	e50b3010 	str	r3, [fp, #-16]
	while(size != EE_REC_SIZE){
    c6c8:	ea000029 	b	c774 <ee_locate+0x120>
		addr_m = (addr_r+addr_l)/2;
    c6cc:	e51b2018 	ldr	r2, [fp, #-24]
    c6d0:	e51b3020 	ldr	r3, [fp, #-32]
    c6d4:	e0823003 	add	r3, r2, r3
    c6d8:	e1a030a3 	mov	r3, r3, lsr #1
    c6dc:	e50b301c 	str	r3, [fp, #-28]
		if ((addr_m & slice_limit)!=0x00000000){
    c6e0:	e51b201c 	ldr	r2, [fp, #-28]
    c6e4:	e51b3010 	ldr	r3, [fp, #-16]
    c6e8:	e0023003 	and	r3, r2, r3
    c6ec:	e3530000 	cmp	r3, #0	; 0x0
    c6f0:	0a000013 	beq	c744 <ee_locate+0xf0>
			if ((*((unsigned char *)(addr_r - EE_REC_SIZE)))==0xFF) 
    c6f4:	e51b3018 	ldr	r3, [fp, #-24]
    c6f8:	e2433c01 	sub	r3, r3, #256	; 0x100
    c6fc:	e5d33000 	ldrb	r3, [r3]
    c700:	e35300ff 	cmp	r3, #255	; 0xff
    c704:	1a000003 	bne	c718 <ee_locate+0xc4>
				addr_r = addr_r - EE_REC_SIZE;
    c708:	e51b3018 	ldr	r3, [fp, #-24]
    c70c:	e2433c01 	sub	r3, r3, #256	; 0x100
    c710:	e50b3018 	str	r3, [fp, #-24]
    c714:	ea000002 	b	c724 <ee_locate+0xd0>
			else
				addr_l = addr_l + EE_REC_SIZE;
    c718:	e51b3020 	ldr	r3, [fp, #-32]
    c71c:	e2833c01 	add	r3, r3, #256	; 0x100
    c720:	e50b3020 	str	r3, [fp, #-32]
			addr_m = (addr_r+addr_l)/2;
    c724:	e51b2018 	ldr	r2, [fp, #-24]
    c728:	e51b3020 	ldr	r3, [fp, #-32]
    c72c:	e0823003 	add	r3, r2, r3
    c730:	e1a030a3 	mov	r3, r3, lsr #1
    c734:	e50b301c 	str	r3, [fp, #-28]
			size = size - EE_REC_SIZE;
    c738:	e51b3014 	ldr	r3, [fp, #-20]
    c73c:	e2433c01 	sub	r3, r3, #256	; 0x100
    c740:	e50b3014 	str	r3, [fp, #-20]
		}
		if ((*((unsigned char *)addr_m))==0xFF)
    c744:	e51b301c 	ldr	r3, [fp, #-28]
    c748:	e5d33000 	ldrb	r3, [r3]
    c74c:	e35300ff 	cmp	r3, #255	; 0xff
    c750:	1a000002 	bne	c760 <ee_locate+0x10c>
			addr_r = addr_m;
    c754:	e51b301c 	ldr	r3, [fp, #-28]
    c758:	e50b3018 	str	r3, [fp, #-24]
    c75c:	ea000001 	b	c768 <ee_locate+0x114>
		else
			addr_l = addr_m;
    c760:	e51b301c 	ldr	r3, [fp, #-28]
    c764:	e50b3020 	str	r3, [fp, #-32]
		size = size/2;
    c768:	e51b3014 	ldr	r3, [fp, #-20]
    c76c:	e1a030a3 	mov	r3, r3, lsr #1
    c770:	e50b3014 	str	r3, [fp, #-20]
    c774:	e51b3014 	ldr	r3, [fp, #-20]
    c778:	e3530c01 	cmp	r3, #256	; 0x100
    c77c:	1affffd2 	bne	c6cc <ee_locate+0x78>
	}
	return(addr_r);
    c780:	e51b3018 	ldr	r3, [fp, #-24]
    c784:	e50b3024 	str	r3, [fp, #-36]
    c788:	e51b3024 	ldr	r3, [fp, #-36]
}
    c78c:	e1a00003 	mov	r0, r3
    c790:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c794:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c798:	e12fff1e 	bx	lr

0000c79c <enter_isp>:

void enter_isp()
{
    c79c:	e1a0c00d 	mov	ip, sp
    c7a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c7a4:	e24cb004 	sub	fp, ip, #4	; 0x4
    c7a8:	e24dd024 	sub	sp, sp, #36	; 0x24
	unsigned int command_iap[5], result_iap[3];
	unsigned long enabled_interrupts;

	//this functions enters the ISP mode by software
	//disable PLL

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    c7ac:	e3a03000 	mov	r3, #0	; 0x0
    c7b0:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c7b4:	e5933000 	ldr	r3, [r3]
    c7b8:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    c7bc:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    c7c0:	e243300b 	sub	r3, r3, #11	; 0xb
    c7c4:	e51b2010 	ldr	r2, [fp, #-16]
    c7c8:	e5832000 	str	r2, [r3]


	PLLCON=0; //PLL disabled
    c7cc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    c7d0:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    c7d4:	e2833080 	add	r3, r3, #128	; 0x80
    c7d8:	e3a02000 	mov	r2, #0	; 0x0
    c7dc:	e5832000 	str	r2, [r3]

	command_iap[0]=57;
    c7e0:	e3a03039 	mov	r3, #57	; 0x39
    c7e4:	e50b3024 	str	r3, [fp, #-36]
	iap_entry=(IAP) IAP_LOCATION;
    c7e8:	e59f2030 	ldr	r2, [pc, #48]	; c820 <.text+0xc820>
    c7ec:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c7f0:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c7f4:	e59f3024 	ldr	r3, [pc, #36]	; c820 <.text+0xc820>
    c7f8:	e593c000 	ldr	ip, [r3]
    c7fc:	e24b3024 	sub	r3, fp, #36	; 0x24
    c800:	e24b2030 	sub	r2, fp, #48	; 0x30
    c804:	e1a00003 	mov	r0, r3
    c808:	e1a01002 	mov	r1, r2
    c80c:	e1a0e00f 	mov	lr, pc
    c810:	e12fff1c 	bx	ip

}
    c814:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c818:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c81c:	e12fff1e 	bx	lr
    c820:	40005318 	andmi	r5, r0, r8, lsl r3

0000c824 <lab>:

#include "lab.h"

void lab(void)
{
    c824:	e1a0c00d 	mov	ip, sp
    c828:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c82c:	e24cb004 	sub	fp, ip, #4	; 0x4


}
    c830:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c834:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c838:	e12fff1e 	bx	lr

0000c83c <memcpy>:
    c83c:	b510      	push	{r4, lr}
    c83e:	1c04      	adds	r4, r0, #0
    c840:	1c10      	adds	r0, r2, #0
    c842:	1c22      	adds	r2, r4, #0
    c844:	e003      	b.n	c84e <memcpy+0x12>
    c846:	780b      	ldrb	r3, [r1, #0]
    c848:	3101      	adds	r1, #1
    c84a:	7013      	strb	r3, [r2, #0]
    c84c:	3201      	adds	r2, #1
    c84e:	3801      	subs	r0, #1
    c850:	d2f9      	bcs.n	c846 <memcpy+0xa>
    c852:	1c20      	adds	r0, r4, #0
    c854:	bc10      	pop	{r4}
    c856:	bc02      	pop	{r1}
    c858:	4708      	bx	r1
    c85a:	46c0      	nop			(mov r8, r8)

0000c85c <sprintf>:
    c85c:	b40e      	push	{r1, r2, r3}
    c85e:	b510      	push	{r4, lr}
    c860:	b098      	sub	sp, #96
    c862:	9000      	str	r0, [sp, #0]
    c864:	9004      	str	r0, [sp, #16]
    c866:	480c      	ldr	r0, [pc, #48]	(c898 <.text+0xc898>)
    c868:	9002      	str	r0, [sp, #8]
    c86a:	9005      	str	r0, [sp, #20]
    c86c:	2001      	movs	r0, #1
    c86e:	4669      	mov	r1, sp
    c870:	4240      	negs	r0, r0
    c872:	ab1a      	add	r3, sp, #104
    c874:	81c8      	strh	r0, [r1, #14]
    c876:	2482      	movs	r4, #130
    c878:	4808      	ldr	r0, [pc, #32]	(c89c <.text+0xc89c>)
    c87a:	cb04      	ldmia	r3!, {r2}
    c87c:	00a4      	lsls	r4, r4, #2
    c87e:	818c      	strh	r4, [r1, #12]
    c880:	6800      	ldr	r0, [r0, #0]
    c882:	9317      	str	r3, [sp, #92]
    c884:	f000 f84c 	bl	c920 <_vfprintf_r>
    c888:	9a00      	ldr	r2, [sp, #0]
    c88a:	2300      	movs	r3, #0
    c88c:	b018      	add	sp, #96
    c88e:	7013      	strb	r3, [r2, #0]
    c890:	bc10      	pop	{r4}
    c892:	bc08      	pop	{r3}
    c894:	b003      	add	sp, #12
    c896:	4718      	bx	r3
    c898:	ffff 7fff 	undefined
    c89c:	003c      	lsls	r4, r7, #0
    c89e:	4000      	ands	r0, r0

0000c8a0 <_sprintf_r>:
    c8a0:	b40c      	push	{r2, r3}
    c8a2:	b530      	push	{r4, r5, lr}
    c8a4:	b098      	sub	sp, #96
    c8a6:	9100      	str	r1, [sp, #0]
    c8a8:	9104      	str	r1, [sp, #16]
    c8aa:	490c      	ldr	r1, [pc, #48]	(c8dc <.text+0xc8dc>)
    c8ac:	ab1b      	add	r3, sp, #108
    c8ae:	9102      	str	r1, [sp, #8]
    c8b0:	9105      	str	r1, [sp, #20]
    c8b2:	2101      	movs	r1, #1
    c8b4:	466d      	mov	r5, sp
    c8b6:	cb04      	ldmia	r3!, {r2}
    c8b8:	4249      	negs	r1, r1
    c8ba:	2482      	movs	r4, #130
    c8bc:	81e9      	strh	r1, [r5, #14]
    c8be:	00a4      	lsls	r4, r4, #2
    c8c0:	4669      	mov	r1, sp
    c8c2:	81ac      	strh	r4, [r5, #12]
    c8c4:	9317      	str	r3, [sp, #92]
    c8c6:	f000 f82b 	bl	c920 <_vfprintf_r>
    c8ca:	9a00      	ldr	r2, [sp, #0]
    c8cc:	2300      	movs	r3, #0
    c8ce:	b018      	add	sp, #96
    c8d0:	7013      	strb	r3, [r2, #0]
    c8d2:	bc30      	pop	{r4, r5}
    c8d4:	bc08      	pop	{r3}
    c8d6:	b002      	add	sp, #8
    c8d8:	4718      	bx	r3
    c8da:	0000      	lsls	r0, r0, #0
    c8dc:	ffff 7fff 	undefined

0000c8e0 <strcpy>:
    c8e0:	1c02      	adds	r2, r0, #0
    c8e2:	780b      	ldrb	r3, [r1, #0]
    c8e4:	3101      	adds	r1, #1
    c8e6:	7013      	strb	r3, [r2, #0]
    c8e8:	3201      	adds	r2, #1
    c8ea:	2b00      	cmp	r3, #0
    c8ec:	d1f9      	bne.n	c8e2 <strcpy+0x2>
    c8ee:	4770      	bx	lr

0000c8f0 <strlen>:
    c8f0:	1c02      	adds	r2, r0, #0
    c8f2:	e000      	b.n	c8f6 <strlen+0x6>
    c8f4:	3001      	adds	r0, #1
    c8f6:	7803      	ldrb	r3, [r0, #0]
    c8f8:	2b00      	cmp	r3, #0
    c8fa:	d1fb      	bne.n	c8f4 <strlen+0x4>
    c8fc:	1a80      	subs	r0, r0, r2
    c8fe:	4770      	bx	lr

0000c900 <__sprint>:
    c900:	b510      	push	{r4, lr}
    c902:	688b      	ldr	r3, [r1, #8]
    c904:	1c0c      	adds	r4, r1, #0
    c906:	2b00      	cmp	r3, #0
    c908:	d102      	bne.n	c910 <__sprint+0x10>
    c90a:	2000      	movs	r0, #0
    c90c:	604b      	str	r3, [r1, #4]
    c90e:	e004      	b.n	c91a <__sprint+0x1a>
    c910:	f002 fd34 	bl	f37c <__sfvwrite>
    c914:	2300      	movs	r3, #0
    c916:	60a3      	str	r3, [r4, #8]
    c918:	6063      	str	r3, [r4, #4]
    c91a:	bc10      	pop	{r4}
    c91c:	bc02      	pop	{r1}
    c91e:	4708      	bx	r1

0000c920 <_vfprintf_r>:
    c920:	b5f0      	push	{r4, r5, r6, r7, lr}
    c922:	4cd2      	ldr	r4, [pc, #840]	(cc6c <.text+0xcc6c>)
    c924:	44a5      	add	sp, r4
    c926:	9005      	str	r0, [sp, #20]
    c928:	9104      	str	r1, [sp, #16]
    c92a:	1c16      	adds	r6, r2, #0
    c92c:	1c1d      	adds	r5, r3, #0
    c92e:	f002 fee5 	bl	f6fc <localeconv>
    c932:	6800      	ldr	r0, [r0, #0]
    c934:	900b      	str	r0, [sp, #44]
    c936:	9805      	ldr	r0, [sp, #20]
    c938:	2800      	cmp	r0, #0
    c93a:	d004      	beq.n	c946 <_vfprintf_r+0x26>
    c93c:	6b83      	ldr	r3, [r0, #56]
    c93e:	2b00      	cmp	r3, #0
    c940:	d101      	bne.n	c946 <_vfprintf_r+0x26>
    c942:	f002 fb3b 	bl	efbc <__sinit>
    c946:	9904      	ldr	r1, [sp, #16]
    c948:	898b      	ldrh	r3, [r1, #12]
    c94a:	071a      	lsls	r2, r3, #28
    c94c:	d502      	bpl.n	c954 <_vfprintf_r+0x34>
    c94e:	690b      	ldr	r3, [r1, #16]
    c950:	2b00      	cmp	r3, #0
    c952:	d106      	bne.n	c962 <_vfprintf_r+0x42>
    c954:	9804      	ldr	r0, [sp, #16]
    c956:	f001 fbef 	bl	e138 <__swsetup>
    c95a:	2800      	cmp	r0, #0
    c95c:	d001      	beq.n	c962 <_vfprintf_r+0x42>
    c95e:	f001 f9bd 	bl	dcdc <.text+0xdcdc>
    c962:	9b04      	ldr	r3, [sp, #16]
    c964:	899a      	ldrh	r2, [r3, #12]
    c966:	231a      	movs	r3, #26
    c968:	4013      	ands	r3, r2
    c96a:	2b0a      	cmp	r3, #10
    c96c:	d147      	bne.n	c9fe <_vfprintf_r+0xde>
    c96e:	9c04      	ldr	r4, [sp, #16]
    c970:	200e      	movs	r0, #14
    c972:	5e23      	ldrsh	r3, [r4, r0]
    c974:	2b00      	cmp	r3, #0
    c976:	db42      	blt.n	c9fe <_vfprintf_r+0xde>
    c978:	4cbd      	ldr	r4, [pc, #756]	(cc70 <.text+0xcc70>)
    c97a:	2302      	movs	r3, #2
    c97c:	446c      	add	r4, sp
    c97e:	439a      	bics	r2, r3
    c980:	9904      	ldr	r1, [sp, #16]
    c982:	81a2      	strh	r2, [r4, #12]
    c984:	89cb      	ldrh	r3, [r1, #14]
    c986:	22bd      	movs	r2, #189
    c988:	81e3      	strh	r3, [r4, #14]
    c98a:	00d2      	lsls	r2, r2, #3
    c98c:	69cb      	ldr	r3, [r1, #28]
    c98e:	446a      	add	r2, sp
    c990:	20be      	movs	r0, #190
    c992:	6013      	str	r3, [r2, #0]
    c994:	00c0      	lsls	r0, r0, #3
    c996:	6a4b      	ldr	r3, [r1, #36]
    c998:	4ab6      	ldr	r2, [pc, #728]	(cc74 <.text+0xcc74>)
    c99a:	4468      	add	r0, sp
    c99c:	6003      	str	r3, [r0, #0]
    c99e:	446a      	add	r2, sp
    c9a0:	ab1c      	add	r3, sp, #112
    c9a2:	48b5      	ldr	r0, [pc, #724]	(cc78 <.text+0xcc78>)
    c9a4:	21bc      	movs	r1, #188
    c9a6:	6013      	str	r3, [r2, #0]
    c9a8:	6023      	str	r3, [r4, #0]
    c9aa:	00c9      	lsls	r1, r1, #3
    c9ac:	2380      	movs	r3, #128
    c9ae:	4ab3      	ldr	r2, [pc, #716]	(cc7c <.text+0xcc7c>)
    c9b0:	00db      	lsls	r3, r3, #3
    c9b2:	4468      	add	r0, sp
    c9b4:	4469      	add	r1, sp
    c9b6:	6003      	str	r3, [r0, #0]
    c9b8:	600b      	str	r3, [r1, #0]
    c9ba:	446a      	add	r2, sp
    c9bc:	2300      	movs	r3, #0
    c9be:	6013      	str	r3, [r2, #0]
    c9c0:	9805      	ldr	r0, [sp, #20]
    c9c2:	1c21      	adds	r1, r4, #0
    c9c4:	1c32      	adds	r2, r6, #0
    c9c6:	1c2b      	adds	r3, r5, #0
    c9c8:	f7ff ffaa 	bl	c920 <_vfprintf_r>
    c9cc:	9008      	str	r0, [sp, #32]
    c9ce:	2800      	cmp	r0, #0
    c9d0:	db07      	blt.n	c9e2 <_vfprintf_r+0xc2>
    c9d2:	1c20      	adds	r0, r4, #0
    c9d4:	f002 fa92 	bl	eefc <fflush>
    c9d8:	2800      	cmp	r0, #0
    c9da:	d002      	beq.n	c9e2 <_vfprintf_r+0xc2>
    c9dc:	2301      	movs	r3, #1
    c9de:	425b      	negs	r3, r3
    c9e0:	9308      	str	r3, [sp, #32]
    c9e2:	4ba3      	ldr	r3, [pc, #652]	(cc70 <.text+0xcc70>)
    c9e4:	446b      	add	r3, sp
    c9e6:	899b      	ldrh	r3, [r3, #12]
    c9e8:	065c      	lsls	r4, r3, #25
    c9ea:	d401      	bmi.n	c9f0 <_vfprintf_r+0xd0>
    c9ec:	f001 f991 	bl	dd12 <.text+0xdd12>
    c9f0:	9804      	ldr	r0, [sp, #16]
    c9f2:	8983      	ldrh	r3, [r0, #12]
    c9f4:	2240      	movs	r2, #64
    c9f6:	4313      	orrs	r3, r2
    c9f8:	8183      	strh	r3, [r0, #12]
    c9fa:	f001 f98a 	bl	dd12 <.text+0xdd12>
    c9fe:	22c5      	movs	r2, #197
    ca00:	23d2      	movs	r3, #210
    ca02:	00d2      	lsls	r2, r2, #3
    ca04:	00db      	lsls	r3, r3, #3
    ca06:	24d3      	movs	r4, #211
    ca08:	489d      	ldr	r0, [pc, #628]	(cc80 <.text+0xcc80>)
    ca0a:	446a      	add	r2, sp
    ca0c:	446b      	add	r3, sp
    ca0e:	00e4      	lsls	r4, r4, #3
    ca10:	446c      	add	r4, sp
    ca12:	601a      	str	r2, [r3, #0]
    ca14:	4468      	add	r0, sp
    ca16:	2300      	movs	r3, #0
    ca18:	6023      	str	r3, [r4, #0]
    ca1a:	6003      	str	r3, [r0, #0]
    ca1c:	4b99      	ldr	r3, [pc, #612]	(cc84 <.text+0xcc84>)
    ca1e:	4c9a      	ldr	r4, [pc, #616]	(cc88 <.text+0xcc88>)
    ca20:	9314      	str	r3, [sp, #80]
    ca22:	9415      	str	r4, [sp, #84]
    ca24:	2400      	movs	r4, #0
    ca26:	961b      	str	r6, [sp, #108]
    ca28:	9411      	str	r4, [sp, #68]
    ca2a:	9412      	str	r4, [sp, #72]
    ca2c:	9207      	str	r2, [sp, #28]
    ca2e:	9408      	str	r4, [sp, #32]
    ca30:	940d      	str	r4, [sp, #52]
    ca32:	e001      	b.n	ca38 <_vfprintf_r+0x118>
    ca34:	9407      	str	r4, [sp, #28]
    ca36:	9d18      	ldr	r5, [sp, #96]
    ca38:	9e1b      	ldr	r6, [sp, #108]
    ca3a:	e000      	b.n	ca3e <_vfprintf_r+0x11e>
    ca3c:	3601      	adds	r6, #1
    ca3e:	7833      	ldrb	r3, [r6, #0]
    ca40:	2b00      	cmp	r3, #0
    ca42:	d001      	beq.n	ca48 <_vfprintf_r+0x128>
    ca44:	2b25      	cmp	r3, #37
    ca46:	d1f9      	bne.n	ca3c <_vfprintf_r+0x11c>
    ca48:	981b      	ldr	r0, [sp, #108]
    ca4a:	1a34      	subs	r4, r6, r0
    ca4c:	2c00      	cmp	r4, #0
    ca4e:	d022      	beq.n	ca96 <_vfprintf_r+0x176>
    ca50:	22d3      	movs	r2, #211
    ca52:	9907      	ldr	r1, [sp, #28]
    ca54:	00d2      	lsls	r2, r2, #3
    ca56:	446a      	add	r2, sp
    ca58:	6813      	ldr	r3, [r2, #0]
    ca5a:	6008      	str	r0, [r1, #0]
    ca5c:	4888      	ldr	r0, [pc, #544]	(cc80 <.text+0xcc80>)
    ca5e:	191b      	adds	r3, r3, r4
    ca60:	4468      	add	r0, sp
    ca62:	6013      	str	r3, [r2, #0]
    ca64:	6803      	ldr	r3, [r0, #0]
    ca66:	3301      	adds	r3, #1
    ca68:	604c      	str	r4, [r1, #4]
    ca6a:	6003      	str	r3, [r0, #0]
    ca6c:	2b07      	cmp	r3, #7
    ca6e:	dc01      	bgt.n	ca74 <_vfprintf_r+0x154>
    ca70:	3108      	adds	r1, #8
    ca72:	e00c      	b.n	ca8e <_vfprintf_r+0x16e>
    ca74:	21d2      	movs	r1, #210
    ca76:	00c9      	lsls	r1, r1, #3
    ca78:	9804      	ldr	r0, [sp, #16]
    ca7a:	4469      	add	r1, sp
    ca7c:	f7ff ff40 	bl	c900 <__sprint>
    ca80:	2800      	cmp	r0, #0
    ca82:	d001      	beq.n	ca88 <_vfprintf_r+0x168>
    ca84:	f001 f926 	bl	dcd4 <.text+0xdcd4>
    ca88:	21c5      	movs	r1, #197
    ca8a:	00c9      	lsls	r1, r1, #3
    ca8c:	4469      	add	r1, sp
    ca8e:	9a08      	ldr	r2, [sp, #32]
    ca90:	1912      	adds	r2, r2, r4
    ca92:	9107      	str	r1, [sp, #28]
    ca94:	9208      	str	r2, [sp, #32]
    ca96:	7833      	ldrb	r3, [r6, #0]
    ca98:	2b00      	cmp	r3, #0
    ca9a:	d101      	bne.n	caa0 <_vfprintf_r+0x180>
    ca9c:	f001 f900 	bl	dca0 <.text+0xdca0>
    caa0:	4b7a      	ldr	r3, [pc, #488]	(cc8c <.text+0xcc8c>)
    caa2:	2200      	movs	r2, #0
    caa4:	446b      	add	r3, sp
    caa6:	3601      	adds	r6, #1
    caa8:	961b      	str	r6, [sp, #108]
    caaa:	701a      	strb	r2, [r3, #0]
    caac:	2301      	movs	r3, #1
    caae:	425b      	negs	r3, r3
    cab0:	9217      	str	r2, [sp, #92]
    cab2:	9209      	str	r2, [sp, #36]
    cab4:	9316      	str	r3, [sp, #88]
    cab6:	e003      	b.n	cac0 <_vfprintf_r+0x1a0>
    cab8:	2401      	movs	r4, #1
    caba:	4264      	negs	r4, r4
    cabc:	9416      	str	r4, [sp, #88]
    cabe:	1c1d      	adds	r5, r3, #0
    cac0:	981b      	ldr	r0, [sp, #108]
    cac2:	991b      	ldr	r1, [sp, #108]
    cac4:	7800      	ldrb	r0, [r0, #0]
    cac6:	3101      	adds	r1, #1
    cac8:	9019      	str	r0, [sp, #100]
    caca:	911b      	str	r1, [sp, #108]
    cacc:	e000      	b.n	cad0 <_vfprintf_r+0x1b0>
    cace:	9209      	str	r2, [sp, #36]
    cad0:	9b19      	ldr	r3, [sp, #100]
    cad2:	3b20      	subs	r3, #32
    cad4:	2b58      	cmp	r3, #88
    cad6:	d900      	bls.n	cada <_vfprintf_r+0x1ba>
    cad8:	e3e9      	b.n	d2ae <.text+0xd2ae>
    cada:	4a6d      	ldr	r2, [pc, #436]	(cc90 <.text+0xcc90>)
    cadc:	009b      	lsls	r3, r3, #2
    cade:	589b      	ldr	r3, [r3, r2]
    cae0:	469f      	mov	pc, r3
    cae2:	4a6c      	ldr	r2, [pc, #432]	(cc94 <.text+0xcc94>)
    cae4:	9211      	str	r2, [sp, #68]
    cae6:	e359      	b.n	d19c <.text+0xd19c>
    cae8:	4a68      	ldr	r2, [pc, #416]	(cc8c <.text+0xcc8c>)
    caea:	446a      	add	r2, sp
    caec:	7813      	ldrb	r3, [r2, #0]
    caee:	2b00      	cmp	r3, #0
    caf0:	d1e6      	bne.n	cac0 <_vfprintf_r+0x1a0>
    caf2:	2320      	movs	r3, #32
    caf4:	7013      	strb	r3, [r2, #0]
    caf6:	e7e3      	b.n	cac0 <_vfprintf_r+0x1a0>
    caf8:	2301      	movs	r3, #1
    cafa:	e03a      	b.n	cb72 <_vfprintf_r+0x252>
    cafc:	1d2b      	adds	r3, r5, #4
    cafe:	682d      	ldr	r5, [r5, #0]
    cb00:	9509      	str	r5, [sp, #36]
    cb02:	2d00      	cmp	r5, #0
    cb04:	da1a      	bge.n	cb3c <_vfprintf_r+0x21c>
    cb06:	4268      	negs	r0, r5
    cb08:	9009      	str	r0, [sp, #36]
    cb0a:	1c1d      	adds	r5, r3, #0
    cb0c:	9917      	ldr	r1, [sp, #92]
    cb0e:	2304      	movs	r3, #4
    cb10:	4319      	orrs	r1, r3
    cb12:	9117      	str	r1, [sp, #92]
    cb14:	e7d4      	b.n	cac0 <_vfprintf_r+0x1a0>
    cb16:	4b5d      	ldr	r3, [pc, #372]	(cc8c <.text+0xcc8c>)
    cb18:	222b      	movs	r2, #43
    cb1a:	446b      	add	r3, sp
    cb1c:	701a      	strb	r2, [r3, #0]
    cb1e:	e7cf      	b.n	cac0 <_vfprintf_r+0x1a0>
    cb20:	9a1b      	ldr	r2, [sp, #108]
    cb22:	7813      	ldrb	r3, [r2, #0]
    cb24:	3201      	adds	r2, #1
    cb26:	921b      	str	r2, [sp, #108]
    cb28:	2b2a      	cmp	r3, #42
    cb2a:	d002      	beq.n	cb32 <_vfprintf_r+0x212>
    cb2c:	2200      	movs	r2, #0
    cb2e:	9319      	str	r3, [sp, #100]
    cb30:	e013      	b.n	cb5a <_vfprintf_r+0x23a>
    cb32:	1d2b      	adds	r3, r5, #4
    cb34:	682d      	ldr	r5, [r5, #0]
    cb36:	9516      	str	r5, [sp, #88]
    cb38:	2d00      	cmp	r5, #0
    cb3a:	dbbd      	blt.n	cab8 <_vfprintf_r+0x198>
    cb3c:	1c1d      	adds	r5, r3, #0
    cb3e:	e7bf      	b.n	cac0 <_vfprintf_r+0x1a0>
    cb40:	0093      	lsls	r3, r2, #2
    cb42:	981b      	ldr	r0, [sp, #108]
    cb44:	189b      	adds	r3, r3, r2
    cb46:	9c19      	ldr	r4, [sp, #100]
    cb48:	991b      	ldr	r1, [sp, #108]
    cb4a:	7800      	ldrb	r0, [r0, #0]
    cb4c:	005b      	lsls	r3, r3, #1
    cb4e:	191b      	adds	r3, r3, r4
    cb50:	3101      	adds	r1, #1
    cb52:	1c1a      	adds	r2, r3, #0
    cb54:	9019      	str	r0, [sp, #100]
    cb56:	911b      	str	r1, [sp, #108]
    cb58:	3a30      	subs	r2, #48
    cb5a:	9b19      	ldr	r3, [sp, #100]
    cb5c:	3b30      	subs	r3, #48
    cb5e:	2b09      	cmp	r3, #9
    cb60:	d9ee      	bls.n	cb40 <_vfprintf_r+0x220>
    cb62:	2a00      	cmp	r2, #0
    cb64:	9216      	str	r2, [sp, #88]
    cb66:	dab3      	bge.n	cad0 <_vfprintf_r+0x1b0>
    cb68:	2201      	movs	r2, #1
    cb6a:	4252      	negs	r2, r2
    cb6c:	9216      	str	r2, [sp, #88]
    cb6e:	e7af      	b.n	cad0 <_vfprintf_r+0x1b0>
    cb70:	2380      	movs	r3, #128
    cb72:	9c17      	ldr	r4, [sp, #92]
    cb74:	431c      	orrs	r4, r3
    cb76:	9417      	str	r4, [sp, #92]
    cb78:	e7a2      	b.n	cac0 <_vfprintf_r+0x1a0>
    cb7a:	2200      	movs	r2, #0
    cb7c:	0093      	lsls	r3, r2, #2
    cb7e:	189b      	adds	r3, r3, r2
    cb80:	9819      	ldr	r0, [sp, #100]
    cb82:	005b      	lsls	r3, r3, #1
    cb84:	181b      	adds	r3, r3, r0
    cb86:	991b      	ldr	r1, [sp, #108]
    cb88:	1c1a      	adds	r2, r3, #0
    cb8a:	9b1b      	ldr	r3, [sp, #108]
    cb8c:	7809      	ldrb	r1, [r1, #0]
    cb8e:	3301      	adds	r3, #1
    cb90:	931b      	str	r3, [sp, #108]
    cb92:	1c0b      	adds	r3, r1, #0
    cb94:	3b30      	subs	r3, #48
    cb96:	3a30      	subs	r2, #48
    cb98:	9119      	str	r1, [sp, #100]
    cb9a:	2b09      	cmp	r3, #9
    cb9c:	d897      	bhi.n	cace <_vfprintf_r+0x1ae>
    cb9e:	e7ed      	b.n	cb7c <_vfprintf_r+0x25c>
    cba0:	2308      	movs	r3, #8
    cba2:	e7e6      	b.n	cb72 <_vfprintf_r+0x252>
    cba4:	2340      	movs	r3, #64
    cba6:	e00d      	b.n	cbc4 <_vfprintf_r+0x2a4>
    cba8:	991b      	ldr	r1, [sp, #108]
    cbaa:	780b      	ldrb	r3, [r1, #0]
    cbac:	2b6c      	cmp	r3, #108
    cbae:	d106      	bne.n	cbbe <_vfprintf_r+0x29e>
    cbb0:	9a17      	ldr	r2, [sp, #92]
    cbb2:	2310      	movs	r3, #16
    cbb4:	3101      	adds	r1, #1
    cbb6:	431a      	orrs	r2, r3
    cbb8:	911b      	str	r1, [sp, #108]
    cbba:	9217      	str	r2, [sp, #92]
    cbbc:	e780      	b.n	cac0 <_vfprintf_r+0x1a0>
    cbbe:	2310      	movs	r3, #16
    cbc0:	e7d7      	b.n	cb72 <_vfprintf_r+0x252>
    cbc2:	2310      	movs	r3, #16
    cbc4:	9817      	ldr	r0, [sp, #92]
    cbc6:	4318      	orrs	r0, r3
    cbc8:	9017      	str	r0, [sp, #92]
    cbca:	e779      	b.n	cac0 <_vfprintf_r+0x1a0>
    cbcc:	9919      	ldr	r1, [sp, #100]
    cbce:	2943      	cmp	r1, #67
    cbd0:	d002      	beq.n	cbd8 <_vfprintf_r+0x2b8>
    cbd2:	9a17      	ldr	r2, [sp, #92]
    cbd4:	06d2      	lsls	r2, r2, #27
    cbd6:	d517      	bpl.n	cc08 <_vfprintf_r+0x2e8>
    cbd8:	4c2f      	ldr	r4, [pc, #188]	(cc98 <.text+0xcc98>)
    cbda:	446c      	add	r4, sp
    cbdc:	2100      	movs	r1, #0
    cbde:	2208      	movs	r2, #8
    cbe0:	1c20      	adds	r0, r4, #0
    cbe2:	f003 f879 	bl	fcd8 <memset>
    cbe6:	218e      	movs	r1, #142
    cbe8:	00c9      	lsls	r1, r1, #3
    cbea:	682a      	ldr	r2, [r5, #0]
    cbec:	9805      	ldr	r0, [sp, #20]
    cbee:	4469      	add	r1, sp
    cbf0:	1c23      	adds	r3, r4, #0
    cbf2:	f001 f8b5 	bl	dd60 <_wcrtomb_r>
    cbf6:	1c06      	adds	r6, r0, #0
    cbf8:	1c43      	adds	r3, r0, #1
    cbfa:	d101      	bne.n	cc00 <_vfprintf_r+0x2e0>
    cbfc:	f001 f84a 	bl	dc94 <.text+0xdc94>
    cc00:	3504      	adds	r5, #4
    cc02:	9518      	str	r5, [sp, #96]
    cc04:	f001 f876 	bl	dcf4 <.text+0xdcf4>
    cc08:	238e      	movs	r3, #142
    cc0a:	682a      	ldr	r2, [r5, #0]
    cc0c:	00db      	lsls	r3, r3, #3
    cc0e:	1d29      	adds	r1, r5, #4
    cc10:	446b      	add	r3, sp
    cc12:	2601      	movs	r6, #1
    cc14:	9118      	str	r1, [sp, #96]
    cc16:	701a      	strb	r2, [r3, #0]
    cc18:	f001 f86c 	bl	dcf4 <.text+0xdcf4>
    cc1c:	9a17      	ldr	r2, [sp, #92]
    cc1e:	2310      	movs	r3, #16
    cc20:	431a      	orrs	r2, r3
    cc22:	9217      	str	r2, [sp, #92]
    cc24:	9b17      	ldr	r3, [sp, #92]
    cc26:	06db      	lsls	r3, r3, #27
    cc28:	d503      	bpl.n	cc32 <_vfprintf_r+0x312>
    cc2a:	1d2c      	adds	r4, r5, #4
    cc2c:	9418      	str	r4, [sp, #96]
    cc2e:	682c      	ldr	r4, [r5, #0]
    cc30:	e00a      	b.n	cc48 <_vfprintf_r+0x328>
    cc32:	9917      	ldr	r1, [sp, #92]
    cc34:	1d2b      	adds	r3, r5, #4
    cc36:	6828      	ldr	r0, [r5, #0]
    cc38:	0649      	lsls	r1, r1, #25
    cc3a:	d503      	bpl.n	cc44 <_vfprintf_r+0x324>
    cc3c:	9318      	str	r3, [sp, #96]
    cc3e:	0403      	lsls	r3, r0, #16
    cc40:	141c      	asrs	r4, r3, #16
    cc42:	e001      	b.n	cc48 <_vfprintf_r+0x328>
    cc44:	9318      	str	r3, [sp, #96]
    cc46:	1c04      	adds	r4, r0, #0
    cc48:	2c00      	cmp	r4, #0
    cc4a:	da04      	bge.n	cc56 <_vfprintf_r+0x336>
    cc4c:	4b0f      	ldr	r3, [pc, #60]	(cc8c <.text+0xcc8c>)
    cc4e:	222d      	movs	r2, #45
    cc50:	446b      	add	r3, sp
    cc52:	701a      	strb	r2, [r3, #0]
    cc54:	4264      	negs	r4, r4
    cc56:	2101      	movs	r1, #1
    cc58:	e2c0      	b.n	d1dc <.text+0xd1dc>
    cc5a:	9a19      	ldr	r2, [sp, #100]
    cc5c:	9b16      	ldr	r3, [sp, #88]
    cc5e:	921a      	str	r2, [sp, #104]
    cc60:	3301      	adds	r3, #1
    cc62:	d11b      	bne.n	cc9c <.text+0xcc9c>
    cc64:	2406      	movs	r4, #6
    cc66:	9416      	str	r4, [sp, #88]
    cc68:	e022      	b.n	ccb0 <.text+0xccb0>
    cc6a:	0000      	lsls	r0, r0, #0
    cc6c:	f938 ffff 	ldrsh.w	pc, [r8, #255]!
    cc70:	05cc      	lsls	r4, r1, #23
    cc72:	0000      	lsls	r0, r0, #0
    cc74:	05dc      	lsls	r4, r3, #23
    cc76:	0000      	lsls	r0, r0, #0
    cc78:	05d4      	lsls	r4, r2, #23
    cc7a:	0000      	lsls	r0, r0, #0
    cc7c:	05e4      	lsls	r4, r4, #23
    cc7e:	0000      	lsls	r0, r0, #0
    cc80:	0694      	lsls	r4, r2, #26
	...
    cc8a:	0000      	lsls	r0, r0, #0
    cc8c:	06c7      	lsls	r7, r0, #27
    cc8e:	0000      	lsls	r0, r0, #0
    cc90:	8edc      	ldrh	r4, [r3, #54]
    cc92:	0001      	lsls	r1, r0, #0
    cc94:	96e0      	str	r6, [sp, #896]
    cc96:	0001      	lsls	r1, r0, #0
    cc98:	06a4      	lsls	r4, r4, #26
    cc9a:	0000      	lsls	r0, r0, #0
    cc9c:	9819      	ldr	r0, [sp, #100]
    cc9e:	2867      	cmp	r0, #103
    cca0:	d001      	beq.n	cca6 <.text+0xcca6>
    cca2:	2847      	cmp	r0, #71
    cca4:	d104      	bne.n	ccb0 <.text+0xccb0>
    cca6:	9916      	ldr	r1, [sp, #88]
    cca8:	2900      	cmp	r1, #0
    ccaa:	d101      	bne.n	ccb0 <.text+0xccb0>
    ccac:	2201      	movs	r2, #1
    ccae:	9216      	str	r2, [sp, #88]
    ccb0:	9c17      	ldr	r4, [sp, #92]
    ccb2:	1c2b      	adds	r3, r5, #0
    ccb4:	3308      	adds	r3, #8
    ccb6:	0724      	lsls	r4, r4, #28
    ccb8:	d505      	bpl.n	ccc6 <.text+0xccc6>
    ccba:	6828      	ldr	r0, [r5, #0]
    ccbc:	6869      	ldr	r1, [r5, #4]
    ccbe:	9318      	str	r3, [sp, #96]
    ccc0:	9014      	str	r0, [sp, #80]
    ccc2:	9115      	str	r1, [sp, #84]
    ccc4:	e004      	b.n	ccd0 <.text+0xccd0>
    ccc6:	6829      	ldr	r1, [r5, #0]
    ccc8:	686a      	ldr	r2, [r5, #4]
    ccca:	9114      	str	r1, [sp, #80]
    cccc:	9215      	str	r2, [sp, #84]
    ccce:	9318      	str	r3, [sp, #96]
    ccd0:	9814      	ldr	r0, [sp, #80]
    ccd2:	9915      	ldr	r1, [sp, #84]
    ccd4:	f003 fdaa 	bl	1082c <isinf>
    ccd8:	2800      	cmp	r0, #0
    ccda:	d017      	beq.n	cd0c <.text+0xcd0c>
    ccdc:	9814      	ldr	r0, [sp, #80]
    ccde:	9915      	ldr	r1, [sp, #84]
    cce0:	4bc3      	ldr	r3, [pc, #780]	(cff0 <.text+0xcff0>)
    cce2:	4ac2      	ldr	r2, [pc, #776]	(cfec <.text+0xcfec>)
    cce4:	f00b ffb4 	bl	18c50 <____ltdf2_from_thumb>
    cce8:	2800      	cmp	r0, #0
    ccea:	da03      	bge.n	ccf4 <.text+0xccf4>
    ccec:	4bc1      	ldr	r3, [pc, #772]	(cff4 <.text+0xcff4>)
    ccee:	222d      	movs	r2, #45
    ccf0:	446b      	add	r3, sp
    ccf2:	701a      	strb	r2, [r3, #0]
    ccf4:	9b19      	ldr	r3, [sp, #100]
    ccf6:	3b45      	subs	r3, #69
    ccf8:	2b02      	cmp	r3, #2
    ccfa:	d904      	bls.n	cd06 <.text+0xcd06>
    ccfc:	4fbe      	ldr	r7, [pc, #760]	(cff8 <.text+0xcff8>)
    ccfe:	2200      	movs	r2, #0
    cd00:	2603      	movs	r6, #3
    cd02:	920f      	str	r2, [sp, #60]
    cd04:	e2ec      	b.n	d2e0 <.text+0xd2e0>
    cd06:	4fbd      	ldr	r7, [pc, #756]	(cffc <.text+0xcffc>)
    cd08:	2603      	movs	r6, #3
    cd0a:	e2e4      	b.n	d2d6 <.text+0xd2d6>
    cd0c:	9814      	ldr	r0, [sp, #80]
    cd0e:	9915      	ldr	r1, [sp, #84]
    cd10:	f003 fda2 	bl	10858 <isnan>
    cd14:	2800      	cmp	r0, #0
    cd16:	d009      	beq.n	cd2c <.text+0xcd2c>
    cd18:	9b19      	ldr	r3, [sp, #100]
    cd1a:	3b45      	subs	r3, #69
    cd1c:	2b02      	cmp	r3, #2
    cd1e:	d802      	bhi.n	cd26 <.text+0xcd26>
    cd20:	4fb7      	ldr	r7, [pc, #732]	(d000 <.text+0xd000>)
    cd22:	2603      	movs	r6, #3
    cd24:	e2da      	b.n	d2dc <.text+0xd2dc>
    cd26:	4fb7      	ldr	r7, [pc, #732]	(d004 <.text+0xd004>)
    cd28:	2603      	movs	r6, #3
    cd2a:	e21b      	b.n	d164 <.text+0xd164>
    cd2c:	9917      	ldr	r1, [sp, #92]
    cd2e:	2380      	movs	r3, #128
    cd30:	005b      	lsls	r3, r3, #1
    cd32:	9a19      	ldr	r2, [sp, #100]
    cd34:	4319      	orrs	r1, r3
    cd36:	9117      	str	r1, [sp, #92]
    cd38:	2a66      	cmp	r2, #102
    cd3a:	d103      	bne.n	cd44 <.text+0xcd44>
    cd3c:	9b16      	ldr	r3, [sp, #88]
    cd3e:	2603      	movs	r6, #3
    cd40:	930a      	str	r3, [sp, #40]
    cd42:	e00b      	b.n	cd5c <.text+0xcd5c>
    cd44:	9c19      	ldr	r4, [sp, #100]
    cd46:	2c65      	cmp	r4, #101
    cd48:	d004      	beq.n	cd54 <.text+0xcd54>
    cd4a:	2c45      	cmp	r4, #69
    cd4c:	d002      	beq.n	cd54 <.text+0xcd54>
    cd4e:	9816      	ldr	r0, [sp, #88]
    cd50:	900a      	str	r0, [sp, #40]
    cd52:	e002      	b.n	cd5a <.text+0xcd5a>
    cd54:	9916      	ldr	r1, [sp, #88]
    cd56:	3101      	adds	r1, #1
    cd58:	910a      	str	r1, [sp, #40]
    cd5a:	2602      	movs	r6, #2
    cd5c:	9b14      	ldr	r3, [sp, #80]
    cd5e:	9c15      	ldr	r4, [sp, #84]
    cd60:	2b00      	cmp	r3, #0
    cd62:	db03      	blt.n	cd6c <.text+0xcd6c>
    cd64:	1c25      	adds	r5, r4, #0
    cd66:	2200      	movs	r2, #0
    cd68:	1c1c      	adds	r4, r3, #0
    cd6a:	e006      	b.n	cd7a <.text+0xcd7a>
    cd6c:	9b15      	ldr	r3, [sp, #84]
    cd6e:	9814      	ldr	r0, [sp, #80]
    cd70:	2180      	movs	r1, #128
    cd72:	0609      	lsls	r1, r1, #24
    cd74:	1844      	adds	r4, r0, r1
    cd76:	1c1d      	adds	r5, r3, #0
    cd78:	222d      	movs	r2, #45
    cd7a:	9b0a      	ldr	r3, [sp, #40]
    cd7c:	9300      	str	r3, [sp, #0]
    cd7e:	4ba2      	ldr	r3, [pc, #648]	(d008 <.text+0xd008>)
    cd80:	446b      	add	r3, sp
    cd82:	9301      	str	r3, [sp, #4]
    cd84:	4ba1      	ldr	r3, [pc, #644]	(d00c <.text+0xd00c>)
    cd86:	446b      	add	r3, sp
    cd88:	9302      	str	r3, [sp, #8]
    cd8a:	23d8      	movs	r3, #216
    cd8c:	00db      	lsls	r3, r3, #3
    cd8e:	446b      	add	r3, sp
    cd90:	920c      	str	r2, [sp, #48]
    cd92:	9303      	str	r3, [sp, #12]
    cd94:	9805      	ldr	r0, [sp, #20]
    cd96:	1c21      	adds	r1, r4, #0
    cd98:	1c2a      	adds	r2, r5, #0
    cd9a:	1c33      	adds	r3, r6, #0
    cd9c:	f001 fab0 	bl	e300 <_dtoa_r>
    cda0:	1c07      	adds	r7, r0, #0
    cda2:	9819      	ldr	r0, [sp, #100]
    cda4:	2867      	cmp	r0, #103
    cda6:	d001      	beq.n	cdac <.text+0xcdac>
    cda8:	2847      	cmp	r0, #71
    cdaa:	d102      	bne.n	cdb2 <.text+0xcdb2>
    cdac:	9917      	ldr	r1, [sp, #92]
    cdae:	07c9      	lsls	r1, r1, #31
    cdb0:	d533      	bpl.n	ce1a <.text+0xce1a>
    cdb2:	9a0a      	ldr	r2, [sp, #40]
    cdb4:	9b19      	ldr	r3, [sp, #100]
    cdb6:	18be      	adds	r6, r7, r2
    cdb8:	2b66      	cmp	r3, #102
    cdba:	d114      	bne.n	cde6 <.text+0xcde6>
    cdbc:	783b      	ldrb	r3, [r7, #0]
    cdbe:	2b30      	cmp	r3, #48
    cdc0:	d10d      	bne.n	cdde <.text+0xcdde>
    cdc2:	1c20      	adds	r0, r4, #0
    cdc4:	1c29      	adds	r1, r5, #0
    cdc6:	4b8a      	ldr	r3, [pc, #552]	(cff0 <.text+0xcff0>)
    cdc8:	4a88      	ldr	r2, [pc, #544]	(cfec <.text+0xcfec>)
    cdca:	f00b ff45 	bl	18c58 <____nedf2_from_thumb>
    cdce:	2800      	cmp	r0, #0
    cdd0:	d005      	beq.n	cdde <.text+0xcdde>
    cdd2:	980a      	ldr	r0, [sp, #40]
    cdd4:	498c      	ldr	r1, [pc, #560]	(d008 <.text+0xd008>)
    cdd6:	2301      	movs	r3, #1
    cdd8:	1a1b      	subs	r3, r3, r0
    cdda:	4469      	add	r1, sp
    cddc:	600b      	str	r3, [r1, #0]
    cdde:	4a8a      	ldr	r2, [pc, #552]	(d008 <.text+0xd008>)
    cde0:	446a      	add	r2, sp
    cde2:	6813      	ldr	r3, [r2, #0]
    cde4:	18f6      	adds	r6, r6, r3
    cde6:	1c20      	adds	r0, r4, #0
    cde8:	1c29      	adds	r1, r5, #0
    cdea:	4b81      	ldr	r3, [pc, #516]	(cff0 <.text+0xcff0>)
    cdec:	4a7f      	ldr	r2, [pc, #508]	(cfec <.text+0xcfec>)
    cdee:	f00b ff37 	bl	18c60 <____eqdf2_from_thumb>
    cdf2:	2800      	cmp	r0, #0
    cdf4:	d10b      	bne.n	ce0e <.text+0xce0e>
    cdf6:	23d8      	movs	r3, #216
    cdf8:	00db      	lsls	r3, r3, #3
    cdfa:	446b      	add	r3, sp
    cdfc:	601e      	str	r6, [r3, #0]
    cdfe:	e006      	b.n	ce0e <.text+0xce0e>
    ce00:	24d8      	movs	r4, #216
    ce02:	2330      	movs	r3, #48
    ce04:	00e4      	lsls	r4, r4, #3
    ce06:	7013      	strb	r3, [r2, #0]
    ce08:	446c      	add	r4, sp
    ce0a:	1c53      	adds	r3, r2, #1
    ce0c:	6023      	str	r3, [r4, #0]
    ce0e:	20d8      	movs	r0, #216
    ce10:	00c0      	lsls	r0, r0, #3
    ce12:	4468      	add	r0, sp
    ce14:	6802      	ldr	r2, [r0, #0]
    ce16:	42b2      	cmp	r2, r6
    ce18:	d3f2      	bcc.n	ce00 <.text+0xce00>
    ce1a:	21d8      	movs	r1, #216
    ce1c:	00c9      	lsls	r1, r1, #3
    ce1e:	4469      	add	r1, sp
    ce20:	680b      	ldr	r3, [r1, #0]
    ce22:	9a19      	ldr	r2, [sp, #100]
    ce24:	1bdb      	subs	r3, r3, r7
    ce26:	9313      	str	r3, [sp, #76]
    ce28:	2a67      	cmp	r2, #103
    ce2a:	d001      	beq.n	ce30 <.text+0xce30>
    ce2c:	2a47      	cmp	r2, #71
    ce2e:	d112      	bne.n	ce56 <.text+0xce56>
    ce30:	4c75      	ldr	r4, [pc, #468]	(d008 <.text+0xd008>)
    ce32:	446c      	add	r4, sp
    ce34:	6823      	ldr	r3, [r4, #0]
    ce36:	1d18      	adds	r0, r3, #4
    ce38:	dd05      	ble.n	ce46 <.text+0xce46>
    ce3a:	9916      	ldr	r1, [sp, #88]
    ce3c:	428b      	cmp	r3, r1
    ce3e:	dc02      	bgt.n	ce46 <.text+0xce46>
    ce40:	2267      	movs	r2, #103
    ce42:	921a      	str	r2, [sp, #104]
    ce44:	e074      	b.n	cf30 <.text+0xcf30>
    ce46:	9b19      	ldr	r3, [sp, #100]
    ce48:	2b67      	cmp	r3, #103
    ce4a:	d001      	beq.n	ce50 <.text+0xce50>
    ce4c:	f000 ff4a 	bl	dce4 <.text+0xdce4>
    ce50:	2465      	movs	r4, #101
    ce52:	941a      	str	r4, [sp, #104]
    ce54:	e003      	b.n	ce5e <.text+0xce5e>
    ce56:	9819      	ldr	r0, [sp, #100]
    ce58:	2865      	cmp	r0, #101
    ce5a:	dc4a      	bgt.n	cef2 <.text+0xcef2>
    ce5c:	901a      	str	r0, [sp, #104]
    ce5e:	496a      	ldr	r1, [pc, #424]	(d008 <.text+0xd008>)
    ce60:	4469      	add	r1, sp
    ce62:	680b      	ldr	r3, [r1, #0]
    ce64:	4a6a      	ldr	r2, [pc, #424]	(d010 <.text+0xd010>)
    ce66:	1e5d      	subs	r5, r3, #1
    ce68:	ab1a      	add	r3, sp, #104
    ce6a:	781b      	ldrb	r3, [r3, #0]
    ce6c:	446a      	add	r2, sp
    ce6e:	600d      	str	r5, [r1, #0]
    ce70:	7013      	strb	r3, [r2, #0]
    ce72:	2d00      	cmp	r5, #0
    ce74:	da02      	bge.n	ce7c <.text+0xce7c>
    ce76:	426d      	negs	r5, r5
    ce78:	232d      	movs	r3, #45
    ce7a:	e000      	b.n	ce7e <.text+0xce7e>
    ce7c:	232b      	movs	r3, #43
    ce7e:	7053      	strb	r3, [r2, #1]
    ce80:	2d09      	cmp	r5, #9
    ce82:	dd21      	ble.n	cec8 <.text+0xcec8>
    ce84:	24d2      	movs	r4, #210
    ce86:	00e4      	lsls	r4, r4, #3
    ce88:	446c      	add	r4, sp
    ce8a:	1c28      	adds	r0, r5, #0
    ce8c:	210a      	movs	r1, #10
    ce8e:	f003 feef 	bl	10c70 <__modsi3>
    ce92:	3c01      	subs	r4, #1
    ce94:	3030      	adds	r0, #48
    ce96:	7020      	strb	r0, [r4, #0]
    ce98:	210a      	movs	r1, #10
    ce9a:	1c28      	adds	r0, r5, #0
    ce9c:	f003 fe32 	bl	10b04 <__aeabi_idiv>
    cea0:	1c05      	adds	r5, r0, #0
    cea2:	2809      	cmp	r0, #9
    cea4:	dcf1      	bgt.n	ce8a <.text+0xce8a>
    cea6:	4a5b      	ldr	r2, [pc, #364]	(d014 <.text+0xd014>)
    cea8:	1c03      	adds	r3, r0, #0
    ceaa:	1e61      	subs	r1, r4, #1
    ceac:	3330      	adds	r3, #48
    ceae:	446a      	add	r2, sp
    ceb0:	700b      	strb	r3, [r1, #0]
    ceb2:	e003      	b.n	cebc <.text+0xcebc>
    ceb4:	780b      	ldrb	r3, [r1, #0]
    ceb6:	3101      	adds	r1, #1
    ceb8:	7013      	strb	r3, [r2, #0]
    ceba:	3201      	adds	r2, #1
    cebc:	23d2      	movs	r3, #210
    cebe:	00db      	lsls	r3, r3, #3
    cec0:	446b      	add	r3, sp
    cec2:	4299      	cmp	r1, r3
    cec4:	d3f6      	bcc.n	ceb4 <.text+0xceb4>
    cec6:	e008      	b.n	ceda <.text+0xceda>
    cec8:	4b51      	ldr	r3, [pc, #324]	(d010 <.text+0xd010>)
    ceca:	2230      	movs	r2, #48
    cecc:	446b      	add	r3, sp
    cece:	709a      	strb	r2, [r3, #2]
    ced0:	1c2a      	adds	r2, r5, #0
    ced2:	3230      	adds	r2, #48
    ced4:	70da      	strb	r2, [r3, #3]
    ced6:	4a50      	ldr	r2, [pc, #320]	(d018 <.text+0xd018>)
    ced8:	446a      	add	r2, sp
    ceda:	4b4d      	ldr	r3, [pc, #308]	(d010 <.text+0xd010>)
    cedc:	9c13      	ldr	r4, [sp, #76]
    cede:	446b      	add	r3, sp
    cee0:	1ad2      	subs	r2, r2, r3
    cee2:	920d      	str	r2, [sp, #52]
    cee4:	1916      	adds	r6, r2, r4
    cee6:	2c01      	cmp	r4, #1
    cee8:	dc2b      	bgt.n	cf42 <.text+0xcf42>
    ceea:	9817      	ldr	r0, [sp, #92]
    ceec:	07c0      	lsls	r0, r0, #31
    ceee:	d532      	bpl.n	cf56 <.text+0xcf56>
    cef0:	e027      	b.n	cf42 <.text+0xcf42>
    cef2:	9919      	ldr	r1, [sp, #100]
    cef4:	2966      	cmp	r1, #102
    cef6:	d119      	bne.n	cf2c <.text+0xcf2c>
    cef8:	4a43      	ldr	r2, [pc, #268]	(d008 <.text+0xd008>)
    cefa:	446a      	add	r2, sp
    cefc:	6816      	ldr	r6, [r2, #0]
    cefe:	2e00      	cmp	r6, #0
    cf00:	dd09      	ble.n	cf16 <.text+0xcf16>
    cf02:	9b16      	ldr	r3, [sp, #88]
    cf04:	2b00      	cmp	r3, #0
    cf06:	d102      	bne.n	cf0e <.text+0xcf0e>
    cf08:	9c17      	ldr	r4, [sp, #92]
    cf0a:	07e4      	lsls	r4, r4, #31
    cf0c:	d523      	bpl.n	cf56 <.text+0xcf56>
    cf0e:	9816      	ldr	r0, [sp, #88]
    cf10:	1c73      	adds	r3, r6, #1
    cf12:	18c6      	adds	r6, r0, r3
    cf14:	e01f      	b.n	cf56 <.text+0xcf56>
    cf16:	9916      	ldr	r1, [sp, #88]
    cf18:	2900      	cmp	r1, #0
    cf1a:	d104      	bne.n	cf26 <.text+0xcf26>
    cf1c:	9a17      	ldr	r2, [sp, #92]
    cf1e:	07d2      	lsls	r2, r2, #31
    cf20:	d401      	bmi.n	cf26 <.text+0xcf26>
    cf22:	2601      	movs	r6, #1
    cf24:	e017      	b.n	cf56 <.text+0xcf56>
    cf26:	9e16      	ldr	r6, [sp, #88]
    cf28:	3602      	adds	r6, #2
    cf2a:	e014      	b.n	cf56 <.text+0xcf56>
    cf2c:	9b19      	ldr	r3, [sp, #100]
    cf2e:	931a      	str	r3, [sp, #104]
    cf30:	4c35      	ldr	r4, [pc, #212]	(d008 <.text+0xd008>)
    cf32:	446c      	add	r4, sp
    cf34:	6826      	ldr	r6, [r4, #0]
    cf36:	9813      	ldr	r0, [sp, #76]
    cf38:	4286      	cmp	r6, r0
    cf3a:	db04      	blt.n	cf46 <.text+0xcf46>
    cf3c:	9917      	ldr	r1, [sp, #92]
    cf3e:	07c9      	lsls	r1, r1, #31
    cf40:	d509      	bpl.n	cf56 <.text+0xcf56>
    cf42:	3601      	adds	r6, #1
    cf44:	e007      	b.n	cf56 <.text+0xcf56>
    cf46:	2e00      	cmp	r6, #0
    cf48:	dd01      	ble.n	cf4e <.text+0xcf4e>
    cf4a:	2001      	movs	r0, #1
    cf4c:	e001      	b.n	cf52 <.text+0xcf52>
    cf4e:	2302      	movs	r3, #2
    cf50:	1b98      	subs	r0, r3, r6
    cf52:	9a13      	ldr	r2, [sp, #76]
    cf54:	1816      	adds	r6, r2, r0
    cf56:	9b0c      	ldr	r3, [sp, #48]
    cf58:	2b00      	cmp	r3, #0
    cf5a:	d106      	bne.n	cf6a <.text+0xcf6a>
    cf5c:	9c1a      	ldr	r4, [sp, #104]
    cf5e:	9813      	ldr	r0, [sp, #76]
    cf60:	2100      	movs	r1, #0
    cf62:	9419      	str	r4, [sp, #100]
    cf64:	900e      	str	r0, [sp, #56]
    cf66:	910f      	str	r1, [sp, #60]
    cf68:	e1ba      	b.n	d2e0 <.text+0xd2e0>
    cf6a:	4b22      	ldr	r3, [pc, #136]	(cff4 <.text+0xcff4>)
    cf6c:	222d      	movs	r2, #45
    cf6e:	446b      	add	r3, sp
    cf70:	701a      	strb	r2, [r3, #0]
    cf72:	2e00      	cmp	r6, #0
    cf74:	9610      	str	r6, [sp, #64]
    cf76:	da01      	bge.n	cf7c <.text+0xcf7c>
    cf78:	2200      	movs	r2, #0
    cf7a:	9210      	str	r2, [sp, #64]
    cf7c:	9b1a      	ldr	r3, [sp, #104]
    cf7e:	9c13      	ldr	r4, [sp, #76]
    cf80:	2000      	movs	r0, #0
    cf82:	9319      	str	r3, [sp, #100]
    cf84:	940e      	str	r4, [sp, #56]
    cf86:	900f      	str	r0, [sp, #60]
    cf88:	e1b4      	b.n	d2f4 <.text+0xd2f4>
    cf8a:	9917      	ldr	r1, [sp, #92]
    cf8c:	06c9      	lsls	r1, r1, #27
    cf8e:	d505      	bpl.n	cf9c <.text+0xcf9c>
    cf90:	682b      	ldr	r3, [r5, #0]
    cf92:	9c08      	ldr	r4, [sp, #32]
    cf94:	1d2a      	adds	r2, r5, #4
    cf96:	9218      	str	r2, [sp, #96]
    cf98:	601c      	str	r4, [r3, #0]
    cf9a:	e54c      	b.n	ca36 <_vfprintf_r+0x116>
    cf9c:	9817      	ldr	r0, [sp, #92]
    cf9e:	1d2b      	adds	r3, r5, #4
    cfa0:	0640      	lsls	r0, r0, #25
    cfa2:	d505      	bpl.n	cfb0 <.text+0xcfb0>
    cfa4:	4669      	mov	r1, sp
    cfa6:	9318      	str	r3, [sp, #96]
    cfa8:	8c09      	ldrh	r1, [r1, #32]
    cfaa:	682b      	ldr	r3, [r5, #0]
    cfac:	8019      	strh	r1, [r3, #0]
    cfae:	e542      	b.n	ca36 <_vfprintf_r+0x116>
    cfb0:	9318      	str	r3, [sp, #96]
    cfb2:	9a08      	ldr	r2, [sp, #32]
    cfb4:	682b      	ldr	r3, [r5, #0]
    cfb6:	601a      	str	r2, [r3, #0]
    cfb8:	e53d      	b.n	ca36 <_vfprintf_r+0x116>
    cfba:	9c17      	ldr	r4, [sp, #92]
    cfbc:	2310      	movs	r3, #16
    cfbe:	431c      	orrs	r4, r3
    cfc0:	9417      	str	r4, [sp, #92]
    cfc2:	9817      	ldr	r0, [sp, #92]
    cfc4:	06c0      	lsls	r0, r0, #27
    cfc6:	d503      	bpl.n	cfd0 <.text+0xcfd0>
    cfc8:	682c      	ldr	r4, [r5, #0]
    cfca:	1d29      	adds	r1, r5, #4
    cfcc:	9118      	str	r1, [sp, #96]
    cfce:	e007      	b.n	cfe0 <.text+0xcfe0>
    cfd0:	9a17      	ldr	r2, [sp, #92]
    cfd2:	1d2b      	adds	r3, r5, #4
    cfd4:	6828      	ldr	r0, [r5, #0]
    cfd6:	0652      	lsls	r2, r2, #25
    cfd8:	d504      	bpl.n	cfe4 <.text+0xcfe4>
    cfda:	9318      	str	r3, [sp, #96]
    cfdc:	0403      	lsls	r3, r0, #16
    cfde:	0c1c      	lsrs	r4, r3, #16
    cfe0:	2100      	movs	r1, #0
    cfe2:	e0f7      	b.n	d1d4 <.text+0xd1d4>
    cfe4:	1c04      	adds	r4, r0, #0
    cfe6:	9318      	str	r3, [sp, #96]
    cfe8:	e7fa      	b.n	cfe0 <.text+0xcfe0>
	...
    cff2:	0000      	lsls	r0, r0, #0
    cff4:	06c7      	lsls	r7, r0, #27
    cff6:	0000      	lsls	r0, r0, #0
    cff8:	96f4      	str	r6, [sp, #976]
    cffa:	0001      	lsls	r1, r0, #0
    cffc:	96f8      	str	r6, [sp, #992]
    cffe:	0001      	lsls	r1, r0, #0
    d000:	96fc      	str	r6, [sp, #1008]
    d002:	0001      	lsls	r1, r0, #0
    d004:	9700      	str	r7, [sp, #0]
    d006:	0001      	lsls	r1, r0, #0
    d008:	06b4      	lsls	r4, r6, #26
    d00a:	0000      	lsls	r0, r0, #0
    d00c:	06bc      	lsls	r4, r7, #26
    d00e:	0000      	lsls	r0, r0, #0
    d010:	06ad      	lsls	r5, r5, #26
    d012:	0000      	lsls	r0, r0, #0
    d014:	06af      	lsls	r7, r5, #26
    d016:	0000      	lsls	r0, r0, #0
    d018:	06b1      	lsls	r1, r6, #26
    d01a:	0000      	lsls	r0, r0, #0
    d01c:	1d2b      	adds	r3, r5, #4
    d01e:	9817      	ldr	r0, [sp, #92]
    d020:	9318      	str	r3, [sp, #96]
    d022:	49c9      	ldr	r1, [pc, #804]	(d348 <.text+0xd348>)
    d024:	2302      	movs	r3, #2
    d026:	682c      	ldr	r4, [r5, #0]
    d028:	4318      	orrs	r0, r3
    d02a:	2278      	movs	r2, #120
    d02c:	9017      	str	r0, [sp, #92]
    d02e:	9111      	str	r1, [sp, #68]
    d030:	9219      	str	r2, [sp, #100]
    d032:	e0ce      	b.n	d1d2 <.text+0xd1d2>
    d034:	4bc5      	ldr	r3, [pc, #788]	(d34c <.text+0xd34c>)
    d036:	2200      	movs	r2, #0
    d038:	446b      	add	r3, sp
    d03a:	701a      	strb	r2, [r3, #0]
    d03c:	682f      	ldr	r7, [r5, #0]
    d03e:	1d2b      	adds	r3, r5, #4
    d040:	9318      	str	r3, [sp, #96]
    d042:	2f00      	cmp	r7, #0
    d044:	d101      	bne.n	d04a <.text+0xd04a>
    d046:	f000 fe51 	bl	dcec <.text+0xdcec>
    d04a:	9c19      	ldr	r4, [sp, #100]
    d04c:	2c53      	cmp	r4, #83
    d04e:	d002      	beq.n	d056 <.text+0xd056>
    d050:	9817      	ldr	r0, [sp, #92]
    d052:	06c0      	lsls	r0, r0, #27
    d054:	d571      	bpl.n	d13a <.text+0xd13a>
    d056:	21d7      	movs	r1, #215
    d058:	00c9      	lsls	r1, r1, #3
    d05a:	48bd      	ldr	r0, [pc, #756]	(d350 <.text+0xd350>)
    d05c:	4469      	add	r1, sp
    d05e:	600f      	str	r7, [r1, #0]
    d060:	2208      	movs	r2, #8
    d062:	4468      	add	r0, sp
    d064:	2100      	movs	r1, #0
    d066:	f002 fe37 	bl	fcd8 <memset>
    d06a:	9a16      	ldr	r2, [sp, #88]
    d06c:	2a00      	cmp	r2, #0
    d06e:	db1d      	blt.n	d0ac <.text+0xd0ac>
    d070:	2600      	movs	r6, #0
    d072:	2400      	movs	r4, #0
    d074:	20d7      	movs	r0, #215
    d076:	00c0      	lsls	r0, r0, #3
    d078:	4468      	add	r0, sp
    d07a:	6803      	ldr	r3, [r0, #0]
    d07c:	591a      	ldr	r2, [r3, r4]
    d07e:	2a00      	cmp	r2, #0
    d080:	d02a      	beq.n	d0d8 <.text+0xd0d8>
    d082:	218e      	movs	r1, #142
    d084:	4bb2      	ldr	r3, [pc, #712]	(d350 <.text+0xd350>)
    d086:	00c9      	lsls	r1, r1, #3
    d088:	4469      	add	r1, sp
    d08a:	9805      	ldr	r0, [sp, #20]
    d08c:	446b      	add	r3, sp
    d08e:	f000 fe67 	bl	dd60 <_wcrtomb_r>
    d092:	1c41      	adds	r1, r0, #1
    d094:	d101      	bne.n	d09a <.text+0xd09a>
    d096:	f000 fdfd 	bl	dc94 <.text+0xdc94>
    d09a:	9a16      	ldr	r2, [sp, #88]
    d09c:	1980      	adds	r0, r0, r6
    d09e:	4290      	cmp	r0, r2
    d0a0:	dc1a      	bgt.n	d0d8 <.text+0xd0d8>
    d0a2:	3404      	adds	r4, #4
    d0a4:	4290      	cmp	r0, r2
    d0a6:	d011      	beq.n	d0cc <.text+0xd0cc>
    d0a8:	1c06      	adds	r6, r0, #0
    d0aa:	e7e3      	b.n	d074 <.text+0xd074>
    d0ac:	4ba8      	ldr	r3, [pc, #672]	(d350 <.text+0xd350>)
    d0ae:	22d7      	movs	r2, #215
    d0b0:	446b      	add	r3, sp
    d0b2:	00d2      	lsls	r2, r2, #3
    d0b4:	9300      	str	r3, [sp, #0]
    d0b6:	9805      	ldr	r0, [sp, #20]
    d0b8:	2100      	movs	r1, #0
    d0ba:	446a      	add	r2, sp
    d0bc:	2300      	movs	r3, #0
    d0be:	f000 fe77 	bl	ddb0 <_wcsrtombs_r>
    d0c2:	1c06      	adds	r6, r0, #0
    d0c4:	1c43      	adds	r3, r0, #1
    d0c6:	d103      	bne.n	d0d0 <.text+0xd0d0>
    d0c8:	f000 fde4 	bl	dc94 <.text+0xdc94>
    d0cc:	9e16      	ldr	r6, [sp, #88]
    d0ce:	e003      	b.n	d0d8 <.text+0xd0d8>
    d0d0:	21d7      	movs	r1, #215
    d0d2:	00c9      	lsls	r1, r1, #3
    d0d4:	4469      	add	r1, sp
    d0d6:	600f      	str	r7, [r1, #0]
    d0d8:	2e00      	cmp	r6, #0
    d0da:	d100      	bne.n	d0de <.text+0xd0de>
    d0dc:	e0fb      	b.n	d2d6 <.text+0xd2d6>
    d0de:	1c71      	adds	r1, r6, #1
    d0e0:	9805      	ldr	r0, [sp, #20]
    d0e2:	f002 fb7b 	bl	f7dc <_malloc_r>
    d0e6:	2800      	cmp	r0, #0
    d0e8:	d107      	bne.n	d0fa <.text+0xd0fa>
    d0ea:	9a04      	ldr	r2, [sp, #16]
    d0ec:	8993      	ldrh	r3, [r2, #12]
    d0ee:	9c04      	ldr	r4, [sp, #16]
    d0f0:	2240      	movs	r2, #64
    d0f2:	4313      	orrs	r3, r2
    d0f4:	81a3      	strh	r3, [r4, #12]
    d0f6:	f000 fded 	bl	dcd4 <.text+0xdcd4>
    d0fa:	4c95      	ldr	r4, [pc, #596]	(d350 <.text+0xd350>)
    d0fc:	446c      	add	r4, sp
    d0fe:	9012      	str	r0, [sp, #72]
    d100:	2100      	movs	r1, #0
    d102:	2208      	movs	r2, #8
    d104:	1c20      	adds	r0, r4, #0
    d106:	f002 fde7 	bl	fcd8 <memset>
    d10a:	22d7      	movs	r2, #215
    d10c:	00d2      	lsls	r2, r2, #3
    d10e:	9805      	ldr	r0, [sp, #20]
    d110:	9912      	ldr	r1, [sp, #72]
    d112:	446a      	add	r2, sp
    d114:	1c33      	adds	r3, r6, #0
    d116:	9400      	str	r4, [sp, #0]
    d118:	f000 fe4a 	bl	ddb0 <_wcsrtombs_r>
    d11c:	42b0      	cmp	r0, r6
    d11e:	d006      	beq.n	d12e <.text+0xd12e>
    d120:	9804      	ldr	r0, [sp, #16]
    d122:	8983      	ldrh	r3, [r0, #12]
    d124:	2240      	movs	r2, #64
    d126:	4313      	orrs	r3, r2
    d128:	8183      	strh	r3, [r0, #12]
    d12a:	f000 fdcf 	bl	dccc <.text+0xdccc>
    d12e:	9a12      	ldr	r2, [sp, #72]
    d130:	2300      	movs	r3, #0
    d132:	5593      	strb	r3, [r2, r6]
    d134:	9f12      	ldr	r7, [sp, #72]
    d136:	930f      	str	r3, [sp, #60]
    d138:	e0d2      	b.n	d2e0 <.text+0xd2e0>
    d13a:	9b16      	ldr	r3, [sp, #88]
    d13c:	2b00      	cmp	r3, #0
    d13e:	db0d      	blt.n	d15c <.text+0xd15c>
    d140:	1c38      	adds	r0, r7, #0
    d142:	2100      	movs	r1, #0
    d144:	1c1a      	adds	r2, r3, #0
    d146:	f002 fd9f 	bl	fc88 <memchr>
    d14a:	2800      	cmp	r0, #0
    d14c:	d100      	bne.n	d150 <.text+0xd150>
    d14e:	e0c4      	b.n	d2da <.text+0xd2da>
    d150:	9c16      	ldr	r4, [sp, #88]
    d152:	1bc6      	subs	r6, r0, r7
    d154:	42a6      	cmp	r6, r4
    d156:	dd00      	ble.n	d15a <.text+0xd15a>
    d158:	e0bf      	b.n	d2da <.text+0xd2da>
    d15a:	e0bc      	b.n	d2d6 <.text+0xd2d6>
    d15c:	1c38      	adds	r0, r7, #0
    d15e:	f7ff fbc7 	bl	c8f0 <strlen>
    d162:	1c06      	adds	r6, r0, #0
    d164:	2000      	movs	r0, #0
    d166:	e0a0      	b.n	d2aa <.text+0xd2aa>
    d168:	9917      	ldr	r1, [sp, #92]
    d16a:	2310      	movs	r3, #16
    d16c:	4319      	orrs	r1, r3
    d16e:	9117      	str	r1, [sp, #92]
    d170:	9a17      	ldr	r2, [sp, #92]
    d172:	06d2      	lsls	r2, r2, #27
    d174:	d503      	bpl.n	d17e <.text+0xd17e>
    d176:	682c      	ldr	r4, [r5, #0]
    d178:	1d2b      	adds	r3, r5, #4
    d17a:	9318      	str	r3, [sp, #96]
    d17c:	e00a      	b.n	d194 <.text+0xd194>
    d17e:	9c17      	ldr	r4, [sp, #92]
    d180:	1d2b      	adds	r3, r5, #4
    d182:	6828      	ldr	r0, [r5, #0]
    d184:	0664      	lsls	r4, r4, #25
    d186:	d503      	bpl.n	d190 <.text+0xd190>
    d188:	9318      	str	r3, [sp, #96]
    d18a:	0403      	lsls	r3, r0, #16
    d18c:	0c1c      	lsrs	r4, r3, #16
    d18e:	e001      	b.n	d194 <.text+0xd194>
    d190:	9318      	str	r3, [sp, #96]
    d192:	1c04      	adds	r4, r0, #0
    d194:	2101      	movs	r1, #1
    d196:	e01d      	b.n	d1d4 <.text+0xd1d4>
    d198:	486e      	ldr	r0, [pc, #440]	(d354 <.text+0xd354>)
    d19a:	9011      	str	r0, [sp, #68]
    d19c:	9917      	ldr	r1, [sp, #92]
    d19e:	06c9      	lsls	r1, r1, #27
    d1a0:	d503      	bpl.n	d1aa <.text+0xd1aa>
    d1a2:	682c      	ldr	r4, [r5, #0]
    d1a4:	1d2a      	adds	r2, r5, #4
    d1a6:	9218      	str	r2, [sp, #96]
    d1a8:	e00a      	b.n	d1c0 <.text+0xd1c0>
    d1aa:	9c17      	ldr	r4, [sp, #92]
    d1ac:	1d2b      	adds	r3, r5, #4
    d1ae:	6828      	ldr	r0, [r5, #0]
    d1b0:	0664      	lsls	r4, r4, #25
    d1b2:	d503      	bpl.n	d1bc <.text+0xd1bc>
    d1b4:	9318      	str	r3, [sp, #96]
    d1b6:	0403      	lsls	r3, r0, #16
    d1b8:	0c1c      	lsrs	r4, r3, #16
    d1ba:	e001      	b.n	d1c0 <.text+0xd1c0>
    d1bc:	9318      	str	r3, [sp, #96]
    d1be:	1c04      	adds	r4, r0, #0
    d1c0:	9817      	ldr	r0, [sp, #92]
    d1c2:	07c0      	lsls	r0, r0, #31
    d1c4:	d505      	bpl.n	d1d2 <.text+0xd1d2>
    d1c6:	2c00      	cmp	r4, #0
    d1c8:	d003      	beq.n	d1d2 <.text+0xd1d2>
    d1ca:	9917      	ldr	r1, [sp, #92]
    d1cc:	2302      	movs	r3, #2
    d1ce:	4319      	orrs	r1, r3
    d1d0:	9117      	str	r1, [sp, #92]
    d1d2:	2102      	movs	r1, #2
    d1d4:	4b5d      	ldr	r3, [pc, #372]	(d34c <.text+0xd34c>)
    d1d6:	2200      	movs	r2, #0
    d1d8:	446b      	add	r3, sp
    d1da:	701a      	strb	r2, [r3, #0]
    d1dc:	9a16      	ldr	r2, [sp, #88]
    d1de:	2a00      	cmp	r2, #0
    d1e0:	db03      	blt.n	d1ea <.text+0xd1ea>
    d1e2:	9817      	ldr	r0, [sp, #92]
    d1e4:	2380      	movs	r3, #128
    d1e6:	4398      	bics	r0, r3
    d1e8:	9017      	str	r0, [sp, #92]
    d1ea:	2c00      	cmp	r4, #0
    d1ec:	d102      	bne.n	d1f4 <.text+0xd1f4>
    d1ee:	9a16      	ldr	r2, [sp, #88]
    d1f0:	2a00      	cmp	r2, #0
    d1f2:	d044      	beq.n	d27e <.text+0xd27e>
    d1f4:	2901      	cmp	r1, #1
    d1f6:	d004      	beq.n	d202 <.text+0xd202>
    d1f8:	2901      	cmp	r1, #1
    d1fa:	d305      	bcc.n	d208 <.text+0xd208>
    d1fc:	2902      	cmp	r1, #2
    d1fe:	d135      	bne.n	d26c <.text+0xd26c>
    d200:	e028      	b.n	d254 <.text+0xd254>
    d202:	4d55      	ldr	r5, [pc, #340]	(d358 <.text+0xd358>)
    d204:	446d      	add	r5, sp
    d206:	e01d      	b.n	d244 <.text+0xd244>
    d208:	4f53      	ldr	r7, [pc, #332]	(d358 <.text+0xd358>)
    d20a:	446f      	add	r7, sp
    d20c:	2307      	movs	r3, #7
    d20e:	4023      	ands	r3, r4
    d210:	3f01      	subs	r7, #1
    d212:	3330      	adds	r3, #48
    d214:	08e4      	lsrs	r4, r4, #3
    d216:	703b      	strb	r3, [r7, #0]
    d218:	2c00      	cmp	r4, #0
    d21a:	d1f7      	bne.n	d20c <.text+0xd20c>
    d21c:	9c17      	ldr	r4, [sp, #92]
    d21e:	07e4      	lsls	r4, r4, #31
    d220:	d53c      	bpl.n	d29c <.text+0xd29c>
    d222:	2b30      	cmp	r3, #48
    d224:	d03a      	beq.n	d29c <.text+0xd29c>
    d226:	3f01      	subs	r7, #1
    d228:	2330      	movs	r3, #48
    d22a:	e011      	b.n	d250 <.text+0xd250>
    d22c:	1c05      	adds	r5, r0, #0
    d22e:	210a      	movs	r1, #10
    d230:	1c20      	adds	r0, r4, #0
    d232:	f003 fcb9 	bl	10ba8 <__umodsi3>
    d236:	3030      	adds	r0, #48
    d238:	7028      	strb	r0, [r5, #0]
    d23a:	210a      	movs	r1, #10
    d23c:	1c20      	adds	r0, r4, #0
    d23e:	f003 fc1b 	bl	10a78 <__aeabi_uidiv>
    d242:	1c04      	adds	r4, r0, #0
    d244:	1e68      	subs	r0, r5, #1
    d246:	2c09      	cmp	r4, #9
    d248:	d8f0      	bhi.n	d22c <.text+0xd22c>
    d24a:	1c23      	adds	r3, r4, #0
    d24c:	1c07      	adds	r7, r0, #0
    d24e:	3330      	adds	r3, #48
    d250:	703b      	strb	r3, [r7, #0]
    d252:	e023      	b.n	d29c <.text+0xd29c>
    d254:	4f40      	ldr	r7, [pc, #256]	(d358 <.text+0xd358>)
    d256:	446f      	add	r7, sp
    d258:	9811      	ldr	r0, [sp, #68]
    d25a:	230f      	movs	r3, #15
    d25c:	4023      	ands	r3, r4
    d25e:	5cc3      	ldrb	r3, [r0, r3]
    d260:	3f01      	subs	r7, #1
    d262:	0924      	lsrs	r4, r4, #4
    d264:	703b      	strb	r3, [r7, #0]
    d266:	2c00      	cmp	r4, #0
    d268:	d018      	beq.n	d29c <.text+0xd29c>
    d26a:	e7f5      	b.n	d258 <.text+0xd258>
    d26c:	4c3b      	ldr	r4, [pc, #236]	(d35c <.text+0xd35c>)
    d26e:	1c20      	adds	r0, r4, #0
    d270:	f7ff fb3e 	bl	c8f0 <strlen>
    d274:	9916      	ldr	r1, [sp, #88]
    d276:	1c06      	adds	r6, r0, #0
    d278:	1c27      	adds	r7, r4, #0
    d27a:	910f      	str	r1, [sp, #60]
    d27c:	e030      	b.n	d2e0 <.text+0xd2e0>
    d27e:	2900      	cmp	r1, #0
    d280:	d102      	bne.n	d288 <.text+0xd288>
    d282:	9a17      	ldr	r2, [sp, #92]
    d284:	07d2      	lsls	r2, r2, #31
    d286:	d401      	bmi.n	d28c <.text+0xd28c>
    d288:	4f33      	ldr	r7, [pc, #204]	(d358 <.text+0xd358>)
    d28a:	e006      	b.n	d29a <.text+0xd29a>
    d28c:	228e      	movs	r2, #142
    d28e:	00d2      	lsls	r2, r2, #3
    d290:	4b33      	ldr	r3, [pc, #204]	(d360 <.text+0xd360>)
    d292:	2130      	movs	r1, #48
    d294:	446a      	add	r2, sp
    d296:	54d1      	strb	r1, [r2, r3]
    d298:	4f32      	ldr	r7, [pc, #200]	(d364 <.text+0xd364>)
    d29a:	446f      	add	r7, sp
    d29c:	24d9      	movs	r4, #217
    d29e:	00e4      	lsls	r4, r4, #3
    d2a0:	446c      	add	r4, sp
    d2a2:	1be3      	subs	r3, r4, r7
    d2a4:	1c1e      	adds	r6, r3, #0
    d2a6:	9816      	ldr	r0, [sp, #88]
    d2a8:	3efc      	subs	r6, #252
    d2aa:	900f      	str	r0, [sp, #60]
    d2ac:	e018      	b.n	d2e0 <.text+0xd2e0>
    d2ae:	9919      	ldr	r1, [sp, #100]
    d2b0:	2900      	cmp	r1, #0
    d2b2:	d101      	bne.n	d2b8 <.text+0xd2b8>
    d2b4:	f000 fcf4 	bl	dca0 <.text+0xdca0>
    d2b8:	218e      	movs	r1, #142
    d2ba:	aa19      	add	r2, sp, #100
    d2bc:	7812      	ldrb	r2, [r2, #0]
    d2be:	00c9      	lsls	r1, r1, #3
    d2c0:	4b22      	ldr	r3, [pc, #136]	(d34c <.text+0xd34c>)
    d2c2:	4469      	add	r1, sp
    d2c4:	700a      	strb	r2, [r1, #0]
    d2c6:	446b      	add	r3, sp
    d2c8:	2200      	movs	r2, #0
    d2ca:	2601      	movs	r6, #1
    d2cc:	1c0f      	adds	r7, r1, #0
    d2ce:	701a      	strb	r2, [r3, #0]
    d2d0:	9518      	str	r5, [sp, #96]
    d2d2:	f000 fd0d 	bl	dcf0 <.text+0xdcf0>
    d2d6:	2300      	movs	r3, #0
    d2d8:	e72d      	b.n	d136 <.text+0xd136>
    d2da:	9e16      	ldr	r6, [sp, #88]
    d2dc:	2400      	movs	r4, #0
    d2de:	940f      	str	r4, [sp, #60]
    d2e0:	980f      	ldr	r0, [sp, #60]
    d2e2:	9610      	str	r6, [sp, #64]
    d2e4:	4286      	cmp	r6, r0
    d2e6:	da00      	bge.n	d2ea <.text+0xd2ea>
    d2e8:	9010      	str	r0, [sp, #64]
    d2ea:	4b18      	ldr	r3, [pc, #96]	(d34c <.text+0xd34c>)
    d2ec:	446b      	add	r3, sp
    d2ee:	781b      	ldrb	r3, [r3, #0]
    d2f0:	2b00      	cmp	r3, #0
    d2f2:	d003      	beq.n	d2fc <.text+0xd2fc>
    d2f4:	9910      	ldr	r1, [sp, #64]
    d2f6:	3101      	adds	r1, #1
    d2f8:	9110      	str	r1, [sp, #64]
    d2fa:	e005      	b.n	d308 <.text+0xd308>
    d2fc:	9a17      	ldr	r2, [sp, #92]
    d2fe:	0792      	lsls	r2, r2, #30
    d300:	d502      	bpl.n	d308 <.text+0xd308>
    d302:	9b10      	ldr	r3, [sp, #64]
    d304:	3302      	adds	r3, #2
    d306:	9310      	str	r3, [sp, #64]
    d308:	9c17      	ldr	r4, [sp, #92]
    d30a:	2384      	movs	r3, #132
    d30c:	401c      	ands	r4, r3
    d30e:	9406      	str	r4, [sp, #24]
    d310:	d161      	bne.n	d3d6 <.text+0xd3d6>
    d312:	9809      	ldr	r0, [sp, #36]
    d314:	9910      	ldr	r1, [sp, #64]
    d316:	1a44      	subs	r4, r0, r1
    d318:	2c00      	cmp	r4, #0
    d31a:	dc33      	bgt.n	d384 <.text+0xd384>
    d31c:	e05b      	b.n	d3d6 <.text+0xd3d6>
    d31e:	9a07      	ldr	r2, [sp, #28]
    d320:	6013      	str	r3, [r2, #0]
    d322:	2310      	movs	r3, #16
    d324:	6053      	str	r3, [r2, #4]
    d326:	1c03      	adds	r3, r0, #0
    d328:	20d3      	movs	r0, #211
    d32a:	00c0      	lsls	r0, r0, #3
    d32c:	4a0e      	ldr	r2, [pc, #56]	(d368 <.text+0xd368>)
    d32e:	3310      	adds	r3, #16
    d330:	4468      	add	r0, sp
    d332:	6003      	str	r3, [r0, #0]
    d334:	446a      	add	r2, sp
    d336:	1c6b      	adds	r3, r5, #1
    d338:	6013      	str	r3, [r2, #0]
    d33a:	2b07      	cmp	r3, #7
    d33c:	dc16      	bgt.n	d36c <.text+0xd36c>
    d33e:	9b07      	ldr	r3, [sp, #28]
    d340:	3308      	adds	r3, #8
    d342:	9307      	str	r3, [sp, #28]
    d344:	e01d      	b.n	d382 <.text+0xd382>
    d346:	0000      	lsls	r0, r0, #0
    d348:	96e0      	str	r6, [sp, #896]
    d34a:	0001      	lsls	r1, r0, #0
    d34c:	06c7      	lsls	r7, r0, #27
    d34e:	0000      	lsls	r0, r0, #0
    d350:	069c      	lsls	r4, r3, #26
    d352:	0000      	lsls	r0, r0, #0
    d354:	9704      	str	r7, [sp, #16]
    d356:	0001      	lsls	r1, r0, #0
    d358:	05cc      	lsls	r4, r1, #23
    d35a:	0000      	lsls	r0, r0, #0
    d35c:	9718      	str	r7, [sp, #96]
    d35e:	0001      	lsls	r1, r0, #0
    d360:	015b      	lsls	r3, r3, #5
    d362:	0000      	lsls	r0, r0, #0
    d364:	05cb      	lsls	r3, r1, #23
    d366:	0000      	lsls	r0, r0, #0
    d368:	0694      	lsls	r4, r2, #26
    d36a:	0000      	lsls	r0, r0, #0
    d36c:	9804      	ldr	r0, [sp, #16]
    d36e:	f7ff fac7 	bl	c900 <__sprint>
    d372:	2800      	cmp	r0, #0
    d374:	d001      	beq.n	d37a <.text+0xd37a>
    d376:	f000 fca6 	bl	dcc6 <.text+0xdcc6>
    d37a:	20c5      	movs	r0, #197
    d37c:	00c0      	lsls	r0, r0, #3
    d37e:	4468      	add	r0, sp
    d380:	9007      	str	r0, [sp, #28]
    d382:	3c10      	subs	r4, #16
    d384:	22d3      	movs	r2, #211
    d386:	4bce      	ldr	r3, [pc, #824]	(d6c0 <.text+0xd6c0>)
    d388:	21d2      	movs	r1, #210
    d38a:	00d2      	lsls	r2, r2, #3
    d38c:	446b      	add	r3, sp
    d38e:	00c9      	lsls	r1, r1, #3
    d390:	446a      	add	r2, sp
    d392:	681d      	ldr	r5, [r3, #0]
    d394:	4469      	add	r1, sp
    d396:	6810      	ldr	r0, [r2, #0]
    d398:	4bca      	ldr	r3, [pc, #808]	(d6c4 <.text+0xd6c4>)
    d39a:	2c10      	cmp	r4, #16
    d39c:	dcbf      	bgt.n	d31e <.text+0xd31e>
    d39e:	9a07      	ldr	r2, [sp, #28]
    d3a0:	6013      	str	r3, [r2, #0]
    d3a2:	6054      	str	r4, [r2, #4]
    d3a4:	1903      	adds	r3, r0, r4
    d3a6:	24d3      	movs	r4, #211
    d3a8:	00e4      	lsls	r4, r4, #3
    d3aa:	48c5      	ldr	r0, [pc, #788]	(d6c0 <.text+0xd6c0>)
    d3ac:	446c      	add	r4, sp
    d3ae:	6023      	str	r3, [r4, #0]
    d3b0:	4468      	add	r0, sp
    d3b2:	1c6b      	adds	r3, r5, #1
    d3b4:	6003      	str	r3, [r0, #0]
    d3b6:	2b07      	cmp	r3, #7
    d3b8:	dc02      	bgt.n	d3c0 <.text+0xd3c0>
    d3ba:	3208      	adds	r2, #8
    d3bc:	9207      	str	r2, [sp, #28]
    d3be:	e00a      	b.n	d3d6 <.text+0xd3d6>
    d3c0:	9804      	ldr	r0, [sp, #16]
    d3c2:	f7ff fa9d 	bl	c900 <__sprint>
    d3c6:	2800      	cmp	r0, #0
    d3c8:	d001      	beq.n	d3ce <.text+0xd3ce>
    d3ca:	f000 fc7c 	bl	dcc6 <.text+0xdcc6>
    d3ce:	21c5      	movs	r1, #197
    d3d0:	00c9      	lsls	r1, r1, #3
    d3d2:	4469      	add	r1, sp
    d3d4:	9107      	str	r1, [sp, #28]
    d3d6:	4abc      	ldr	r2, [pc, #752]	(d6c8 <.text+0xd6c8>)
    d3d8:	446a      	add	r2, sp
    d3da:	7813      	ldrb	r3, [r2, #0]
    d3dc:	2b00      	cmp	r3, #0
    d3de:	d023      	beq.n	d428 <.text+0xd428>
    d3e0:	9b07      	ldr	r3, [sp, #28]
    d3e2:	20d3      	movs	r0, #211
    d3e4:	9c07      	ldr	r4, [sp, #28]
    d3e6:	00c0      	lsls	r0, r0, #3
    d3e8:	4468      	add	r0, sp
    d3ea:	601a      	str	r2, [r3, #0]
    d3ec:	2301      	movs	r3, #1
    d3ee:	6063      	str	r3, [r4, #4]
    d3f0:	49b3      	ldr	r1, [pc, #716]	(d6c0 <.text+0xd6c0>)
    d3f2:	6803      	ldr	r3, [r0, #0]
    d3f4:	4469      	add	r1, sp
    d3f6:	3301      	adds	r3, #1
    d3f8:	6003      	str	r3, [r0, #0]
    d3fa:	680b      	ldr	r3, [r1, #0]
    d3fc:	3301      	adds	r3, #1
    d3fe:	600b      	str	r3, [r1, #0]
    d400:	2b07      	cmp	r3, #7
    d402:	dc02      	bgt.n	d40a <.text+0xd40a>
    d404:	3408      	adds	r4, #8
    d406:	9407      	str	r4, [sp, #28]
    d408:	e03a      	b.n	d480 <.text+0xd480>
    d40a:	21d2      	movs	r1, #210
    d40c:	00c9      	lsls	r1, r1, #3
    d40e:	9804      	ldr	r0, [sp, #16]
    d410:	4469      	add	r1, sp
    d412:	f7ff fa75 	bl	c900 <__sprint>
    d416:	2800      	cmp	r0, #0
    d418:	d001      	beq.n	d41e <.text+0xd41e>
    d41a:	f000 fc54 	bl	dcc6 <.text+0xdcc6>
    d41e:	22c5      	movs	r2, #197
    d420:	00d2      	lsls	r2, r2, #3
    d422:	446a      	add	r2, sp
    d424:	9207      	str	r2, [sp, #28]
    d426:	e02b      	b.n	d480 <.text+0xd480>
    d428:	9b17      	ldr	r3, [sp, #92]
    d42a:	2102      	movs	r1, #2
    d42c:	420b      	tst	r3, r1
    d42e:	d027      	beq.n	d480 <.text+0xd480>
    d430:	4ba6      	ldr	r3, [pc, #664]	(d6cc <.text+0xd6cc>)
    d432:	2230      	movs	r2, #48
    d434:	446b      	add	r3, sp
    d436:	701a      	strb	r2, [r3, #0]
    d438:	ac19      	add	r4, sp, #100
    d43a:	7824      	ldrb	r4, [r4, #0]
    d43c:	705c      	strb	r4, [r3, #1]
    d43e:	9807      	ldr	r0, [sp, #28]
    d440:	6041      	str	r1, [r0, #4]
    d442:	21d3      	movs	r1, #211
    d444:	00c9      	lsls	r1, r1, #3
    d446:	4469      	add	r1, sp
    d448:	6003      	str	r3, [r0, #0]
    d44a:	4a9d      	ldr	r2, [pc, #628]	(d6c0 <.text+0xd6c0>)
    d44c:	680b      	ldr	r3, [r1, #0]
    d44e:	446a      	add	r2, sp
    d450:	3302      	adds	r3, #2
    d452:	600b      	str	r3, [r1, #0]
    d454:	6813      	ldr	r3, [r2, #0]
    d456:	3301      	adds	r3, #1
    d458:	6013      	str	r3, [r2, #0]
    d45a:	2b07      	cmp	r3, #7
    d45c:	dc02      	bgt.n	d464 <.text+0xd464>
    d45e:	3008      	adds	r0, #8
    d460:	9007      	str	r0, [sp, #28]
    d462:	e00d      	b.n	d480 <.text+0xd480>
    d464:	21d2      	movs	r1, #210
    d466:	00c9      	lsls	r1, r1, #3
    d468:	9804      	ldr	r0, [sp, #16]
    d46a:	4469      	add	r1, sp
    d46c:	f7ff fa48 	bl	c900 <__sprint>
    d470:	2800      	cmp	r0, #0
    d472:	d001      	beq.n	d478 <.text+0xd478>
    d474:	f000 fc27 	bl	dcc6 <.text+0xdcc6>
    d478:	23c5      	movs	r3, #197
    d47a:	00db      	lsls	r3, r3, #3
    d47c:	446b      	add	r3, sp
    d47e:	9307      	str	r3, [sp, #28]
    d480:	9c06      	ldr	r4, [sp, #24]
    d482:	2c80      	cmp	r4, #128
    d484:	d14d      	bne.n	d522 <.text+0xd522>
    d486:	9809      	ldr	r0, [sp, #36]
    d488:	9910      	ldr	r1, [sp, #64]
    d48a:	1a44      	subs	r4, r0, r1
    d48c:	2c00      	cmp	r4, #0
    d48e:	dc20      	bgt.n	d4d2 <.text+0xd4d2>
    d490:	e047      	b.n	d522 <.text+0xd522>
    d492:	9a07      	ldr	r2, [sp, #28]
    d494:	6013      	str	r3, [r2, #0]
    d496:	2310      	movs	r3, #16
    d498:	6053      	str	r3, [r2, #4]
    d49a:	1c03      	adds	r3, r0, #0
    d49c:	20d3      	movs	r0, #211
    d49e:	00c0      	lsls	r0, r0, #3
    d4a0:	4a87      	ldr	r2, [pc, #540]	(d6c0 <.text+0xd6c0>)
    d4a2:	3310      	adds	r3, #16
    d4a4:	4468      	add	r0, sp
    d4a6:	6003      	str	r3, [r0, #0]
    d4a8:	446a      	add	r2, sp
    d4aa:	1c6b      	adds	r3, r5, #1
    d4ac:	6013      	str	r3, [r2, #0]
    d4ae:	2b07      	cmp	r3, #7
    d4b0:	dc03      	bgt.n	d4ba <.text+0xd4ba>
    d4b2:	9b07      	ldr	r3, [sp, #28]
    d4b4:	3308      	adds	r3, #8
    d4b6:	9307      	str	r3, [sp, #28]
    d4b8:	e00a      	b.n	d4d0 <.text+0xd4d0>
    d4ba:	9804      	ldr	r0, [sp, #16]
    d4bc:	f7ff fa20 	bl	c900 <__sprint>
    d4c0:	2800      	cmp	r0, #0
    d4c2:	d001      	beq.n	d4c8 <.text+0xd4c8>
    d4c4:	f000 fbff 	bl	dcc6 <.text+0xdcc6>
    d4c8:	20c5      	movs	r0, #197
    d4ca:	00c0      	lsls	r0, r0, #3
    d4cc:	4468      	add	r0, sp
    d4ce:	9007      	str	r0, [sp, #28]
    d4d0:	3c10      	subs	r4, #16
    d4d2:	22d3      	movs	r2, #211
    d4d4:	4b7a      	ldr	r3, [pc, #488]	(d6c0 <.text+0xd6c0>)
    d4d6:	21d2      	movs	r1, #210
    d4d8:	00d2      	lsls	r2, r2, #3
    d4da:	446b      	add	r3, sp
    d4dc:	00c9      	lsls	r1, r1, #3
    d4de:	446a      	add	r2, sp
    d4e0:	681d      	ldr	r5, [r3, #0]
    d4e2:	4469      	add	r1, sp
    d4e4:	6810      	ldr	r0, [r2, #0]
    d4e6:	4b7a      	ldr	r3, [pc, #488]	(d6d0 <.text+0xd6d0>)
    d4e8:	2c10      	cmp	r4, #16
    d4ea:	dcd2      	bgt.n	d492 <.text+0xd492>
    d4ec:	9a07      	ldr	r2, [sp, #28]
    d4ee:	6013      	str	r3, [r2, #0]
    d4f0:	6054      	str	r4, [r2, #4]
    d4f2:	1903      	adds	r3, r0, r4
    d4f4:	24d3      	movs	r4, #211
    d4f6:	00e4      	lsls	r4, r4, #3
    d4f8:	4871      	ldr	r0, [pc, #452]	(d6c0 <.text+0xd6c0>)
    d4fa:	446c      	add	r4, sp
    d4fc:	6023      	str	r3, [r4, #0]
    d4fe:	4468      	add	r0, sp
    d500:	1c6b      	adds	r3, r5, #1
    d502:	6003      	str	r3, [r0, #0]
    d504:	2b07      	cmp	r3, #7
    d506:	dc02      	bgt.n	d50e <.text+0xd50e>
    d508:	3208      	adds	r2, #8
    d50a:	9207      	str	r2, [sp, #28]
    d50c:	e009      	b.n	d522 <.text+0xd522>
    d50e:	9804      	ldr	r0, [sp, #16]
    d510:	f7ff f9f6 	bl	c900 <__sprint>
    d514:	2800      	cmp	r0, #0
    d516:	d000      	beq.n	d51a <.text+0xd51a>
    d518:	e3d5      	b.n	dcc6 <.text+0xdcc6>
    d51a:	21c5      	movs	r1, #197
    d51c:	00c9      	lsls	r1, r1, #3
    d51e:	4469      	add	r1, sp
    d520:	9107      	str	r1, [sp, #28]
    d522:	9a0f      	ldr	r2, [sp, #60]
    d524:	1b94      	subs	r4, r2, r6
    d526:	2c00      	cmp	r4, #0
    d528:	dc1f      	bgt.n	d56a <.text+0xd56a>
    d52a:	e046      	b.n	d5ba <.text+0xd5ba>
    d52c:	9a07      	ldr	r2, [sp, #28]
    d52e:	6013      	str	r3, [r2, #0]
    d530:	2310      	movs	r3, #16
    d532:	6053      	str	r3, [r2, #4]
    d534:	1c03      	adds	r3, r0, #0
    d536:	20d3      	movs	r0, #211
    d538:	00c0      	lsls	r0, r0, #3
    d53a:	4a61      	ldr	r2, [pc, #388]	(d6c0 <.text+0xd6c0>)
    d53c:	3310      	adds	r3, #16
    d53e:	4468      	add	r0, sp
    d540:	6003      	str	r3, [r0, #0]
    d542:	446a      	add	r2, sp
    d544:	1c6b      	adds	r3, r5, #1
    d546:	6013      	str	r3, [r2, #0]
    d548:	2b07      	cmp	r3, #7
    d54a:	dc03      	bgt.n	d554 <.text+0xd554>
    d54c:	9b07      	ldr	r3, [sp, #28]
    d54e:	3308      	adds	r3, #8
    d550:	9307      	str	r3, [sp, #28]
    d552:	e009      	b.n	d568 <.text+0xd568>
    d554:	9804      	ldr	r0, [sp, #16]
    d556:	f7ff f9d3 	bl	c900 <__sprint>
    d55a:	2800      	cmp	r0, #0
    d55c:	d000      	beq.n	d560 <.text+0xd560>
    d55e:	e3b2      	b.n	dcc6 <.text+0xdcc6>
    d560:	20c5      	movs	r0, #197
    d562:	00c0      	lsls	r0, r0, #3
    d564:	4468      	add	r0, sp
    d566:	9007      	str	r0, [sp, #28]
    d568:	3c10      	subs	r4, #16
    d56a:	22d3      	movs	r2, #211
    d56c:	4b54      	ldr	r3, [pc, #336]	(d6c0 <.text+0xd6c0>)
    d56e:	21d2      	movs	r1, #210
    d570:	00d2      	lsls	r2, r2, #3
    d572:	446b      	add	r3, sp
    d574:	00c9      	lsls	r1, r1, #3
    d576:	446a      	add	r2, sp
    d578:	681d      	ldr	r5, [r3, #0]
    d57a:	4469      	add	r1, sp
    d57c:	6810      	ldr	r0, [r2, #0]
    d57e:	4b54      	ldr	r3, [pc, #336]	(d6d0 <.text+0xd6d0>)
    d580:	2c10      	cmp	r4, #16
    d582:	dcd3      	bgt.n	d52c <.text+0xd52c>
    d584:	9a07      	ldr	r2, [sp, #28]
    d586:	6013      	str	r3, [r2, #0]
    d588:	6054      	str	r4, [r2, #4]
    d58a:	1903      	adds	r3, r0, r4
    d58c:	24d3      	movs	r4, #211
    d58e:	00e4      	lsls	r4, r4, #3
    d590:	484b      	ldr	r0, [pc, #300]	(d6c0 <.text+0xd6c0>)
    d592:	446c      	add	r4, sp
    d594:	6023      	str	r3, [r4, #0]
    d596:	4468      	add	r0, sp
    d598:	1c6b      	adds	r3, r5, #1
    d59a:	6003      	str	r3, [r0, #0]
    d59c:	2b07      	cmp	r3, #7
    d59e:	dc02      	bgt.n	d5a6 <.text+0xd5a6>
    d5a0:	3208      	adds	r2, #8
    d5a2:	9207      	str	r2, [sp, #28]
    d5a4:	e009      	b.n	d5ba <.text+0xd5ba>
    d5a6:	9804      	ldr	r0, [sp, #16]
    d5a8:	f7ff f9aa 	bl	c900 <__sprint>
    d5ac:	2800      	cmp	r0, #0
    d5ae:	d000      	beq.n	d5b2 <.text+0xd5b2>
    d5b0:	e389      	b.n	dcc6 <.text+0xdcc6>
    d5b2:	21c5      	movs	r1, #197
    d5b4:	00c9      	lsls	r1, r1, #3
    d5b6:	4469      	add	r1, sp
    d5b8:	9107      	str	r1, [sp, #28]
    d5ba:	9a17      	ldr	r2, [sp, #92]
    d5bc:	05d2      	lsls	r2, r2, #23
    d5be:	d412      	bmi.n	d5e6 <.text+0xd5e6>
    d5c0:	24d3      	movs	r4, #211
    d5c2:	9b07      	ldr	r3, [sp, #28]
    d5c4:	00e4      	lsls	r4, r4, #3
    d5c6:	446c      	add	r4, sp
    d5c8:	601f      	str	r7, [r3, #0]
    d5ca:	605e      	str	r6, [r3, #4]
    d5cc:	483c      	ldr	r0, [pc, #240]	(d6c0 <.text+0xd6c0>)
    d5ce:	6823      	ldr	r3, [r4, #0]
    d5d0:	4468      	add	r0, sp
    d5d2:	199b      	adds	r3, r3, r6
    d5d4:	6023      	str	r3, [r4, #0]
    d5d6:	6803      	ldr	r3, [r0, #0]
    d5d8:	3301      	adds	r3, #1
    d5da:	6003      	str	r3, [r0, #0]
    d5dc:	2b07      	cmp	r3, #7
    d5de:	dd00      	ble.n	d5e2 <.text+0xd5e2>
    d5e0:	e2e5      	b.n	dbae <.text+0xdbae>
    d5e2:	9a07      	ldr	r2, [sp, #28]
    d5e4:	e2e1      	b.n	dbaa <.text+0xdbaa>
    d5e6:	9919      	ldr	r1, [sp, #100]
    d5e8:	2965      	cmp	r1, #101
    d5ea:	dc00      	bgt.n	d5ee <.text+0xd5ee>
    d5ec:	e21c      	b.n	da28 <.text+0xda28>
    d5ee:	9814      	ldr	r0, [sp, #80]
    d5f0:	9915      	ldr	r1, [sp, #84]
    d5f2:	4a38      	ldr	r2, [pc, #224]	(d6d4 <.text+0xd6d4>)
    d5f4:	4b38      	ldr	r3, [pc, #224]	(d6d8 <.text+0xd6d8>)
    d5f6:	f00b fb33 	bl	18c60 <____eqdf2_from_thumb>
    d5fa:	2800      	cmp	r0, #0
    d5fc:	d000      	beq.n	d600 <.text+0xd600>
    d5fe:	e09d      	b.n	d73c <.text+0xd73c>
    d600:	4b36      	ldr	r3, [pc, #216]	(d6dc <.text+0xd6dc>)
    d602:	9a07      	ldr	r2, [sp, #28]
    d604:	24d3      	movs	r4, #211
    d606:	00e4      	lsls	r4, r4, #3
    d608:	446c      	add	r4, sp
    d60a:	6013      	str	r3, [r2, #0]
    d60c:	2301      	movs	r3, #1
    d60e:	6053      	str	r3, [r2, #4]
    d610:	482b      	ldr	r0, [pc, #172]	(d6c0 <.text+0xd6c0>)
    d612:	6823      	ldr	r3, [r4, #0]
    d614:	4468      	add	r0, sp
    d616:	3301      	adds	r3, #1
    d618:	6023      	str	r3, [r4, #0]
    d61a:	6803      	ldr	r3, [r0, #0]
    d61c:	3301      	adds	r3, #1
    d61e:	6003      	str	r3, [r0, #0]
    d620:	2b07      	cmp	r3, #7
    d622:	dc01      	bgt.n	d628 <.text+0xd628>
    d624:	3208      	adds	r2, #8
    d626:	e00b      	b.n	d640 <.text+0xd640>
    d628:	21d2      	movs	r1, #210
    d62a:	00c9      	lsls	r1, r1, #3
    d62c:	9804      	ldr	r0, [sp, #16]
    d62e:	4469      	add	r1, sp
    d630:	f7ff f966 	bl	c900 <__sprint>
    d634:	2800      	cmp	r0, #0
    d636:	d000      	beq.n	d63a <.text+0xd63a>
    d638:	e345      	b.n	dcc6 <.text+0xdcc6>
    d63a:	22c5      	movs	r2, #197
    d63c:	00d2      	lsls	r2, r2, #3
    d63e:	446a      	add	r2, sp
    d640:	4927      	ldr	r1, [pc, #156]	(d6e0 <.text+0xd6e0>)
    d642:	4469      	add	r1, sp
    d644:	680b      	ldr	r3, [r1, #0]
    d646:	9c0e      	ldr	r4, [sp, #56]
    d648:	42a3      	cmp	r3, r4
    d64a:	db03      	blt.n	d654 <.text+0xd654>
    d64c:	9817      	ldr	r0, [sp, #92]
    d64e:	07c0      	lsls	r0, r0, #31
    d650:	d400      	bmi.n	d654 <.text+0xd654>
    d652:	e2b4      	b.n	dbbe <.text+0xdbbe>
    d654:	24d3      	movs	r4, #211
    d656:	00e4      	lsls	r4, r4, #3
    d658:	2301      	movs	r3, #1
    d65a:	446c      	add	r4, sp
    d65c:	6053      	str	r3, [r2, #4]
    d65e:	4818      	ldr	r0, [pc, #96]	(d6c0 <.text+0xd6c0>)
    d660:	6823      	ldr	r3, [r4, #0]
    d662:	4468      	add	r0, sp
    d664:	3301      	adds	r3, #1
    d666:	6023      	str	r3, [r4, #0]
    d668:	6803      	ldr	r3, [r0, #0]
    d66a:	990b      	ldr	r1, [sp, #44]
    d66c:	3301      	adds	r3, #1
    d66e:	6011      	str	r1, [r2, #0]
    d670:	6003      	str	r3, [r0, #0]
    d672:	2b07      	cmp	r3, #7
    d674:	dc01      	bgt.n	d67a <.text+0xd67a>
    d676:	3208      	adds	r2, #8
    d678:	e00b      	b.n	d692 <.text+0xd692>
    d67a:	21d2      	movs	r1, #210
    d67c:	00c9      	lsls	r1, r1, #3
    d67e:	9804      	ldr	r0, [sp, #16]
    d680:	4469      	add	r1, sp
    d682:	f7ff f93d 	bl	c900 <__sprint>
    d686:	2800      	cmp	r0, #0
    d688:	d000      	beq.n	d68c <.text+0xd68c>
    d68a:	e31c      	b.n	dcc6 <.text+0xdcc6>
    d68c:	22c5      	movs	r2, #197
    d68e:	00d2      	lsls	r2, r2, #3
    d690:	446a      	add	r2, sp
    d692:	9c0e      	ldr	r4, [sp, #56]
    d694:	3c01      	subs	r4, #1
    d696:	2c00      	cmp	r4, #0
    d698:	dc2e      	bgt.n	d6f8 <.text+0xd6f8>
    d69a:	e290      	b.n	dbbe <.text+0xdbbe>
    d69c:	6013      	str	r3, [r2, #0]
    d69e:	2310      	movs	r3, #16
    d6a0:	6053      	str	r3, [r2, #4]
    d6a2:	1c03      	adds	r3, r0, #0
    d6a4:	20d3      	movs	r0, #211
    d6a6:	00c0      	lsls	r0, r0, #3
    d6a8:	3310      	adds	r3, #16
    d6aa:	4468      	add	r0, sp
    d6ac:	6003      	str	r3, [r0, #0]
    d6ae:	4804      	ldr	r0, [pc, #16]	(d6c0 <.text+0xd6c0>)
    d6b0:	1c6b      	adds	r3, r5, #1
    d6b2:	4468      	add	r0, sp
    d6b4:	6003      	str	r3, [r0, #0]
    d6b6:	2b07      	cmp	r3, #7
    d6b8:	dc14      	bgt.n	d6e4 <.text+0xd6e4>
    d6ba:	3208      	adds	r2, #8
    d6bc:	e01b      	b.n	d6f6 <.text+0xd6f6>
    d6be:	0000      	lsls	r0, r0, #0
    d6c0:	0694      	lsls	r4, r2, #26
    d6c2:	0000      	lsls	r0, r0, #0
    d6c4:	9050      	str	r0, [sp, #320]
    d6c6:	0001      	lsls	r1, r0, #0
    d6c8:	06c7      	lsls	r7, r0, #27
    d6ca:	0000      	lsls	r0, r0, #0
    d6cc:	06c5      	lsls	r5, r0, #27
    d6ce:	0000      	lsls	r0, r0, #0
    d6d0:	9040      	str	r0, [sp, #256]
    d6d2:	0001      	lsls	r1, r0, #0
	...
    d6dc:	9734      	str	r7, [sp, #208]
    d6de:	0001      	lsls	r1, r0, #0
    d6e0:	06b4      	lsls	r4, r6, #26
    d6e2:	0000      	lsls	r0, r0, #0
    d6e4:	9804      	ldr	r0, [sp, #16]
    d6e6:	f7ff f90b 	bl	c900 <__sprint>
    d6ea:	2800      	cmp	r0, #0
    d6ec:	d000      	beq.n	d6f0 <.text+0xd6f0>
    d6ee:	e2ea      	b.n	dcc6 <.text+0xdcc6>
    d6f0:	22c5      	movs	r2, #197
    d6f2:	00d2      	lsls	r2, r2, #3
    d6f4:	446a      	add	r2, sp
    d6f6:	3c10      	subs	r4, #16
    d6f8:	23d3      	movs	r3, #211
    d6fa:	00db      	lsls	r3, r3, #3
    d6fc:	446b      	add	r3, sp
    d6fe:	6818      	ldr	r0, [r3, #0]
    d700:	4bda      	ldr	r3, [pc, #872]	(da6c <.text+0xda6c>)
    d702:	21d2      	movs	r1, #210
    d704:	446b      	add	r3, sp
    d706:	00c9      	lsls	r1, r1, #3
    d708:	681d      	ldr	r5, [r3, #0]
    d70a:	4469      	add	r1, sp
    d70c:	4bd8      	ldr	r3, [pc, #864]	(da70 <.text+0xda70>)
    d70e:	2c10      	cmp	r4, #16
    d710:	dcc4      	bgt.n	d69c <.text+0xd69c>
    d712:	6013      	str	r3, [r2, #0]
    d714:	6054      	str	r4, [r2, #4]
    d716:	1903      	adds	r3, r0, r4
    d718:	24d3      	movs	r4, #211
    d71a:	00e4      	lsls	r4, r4, #3
    d71c:	48d3      	ldr	r0, [pc, #844]	(da6c <.text+0xda6c>)
    d71e:	446c      	add	r4, sp
    d720:	6023      	str	r3, [r4, #0]
    d722:	4468      	add	r0, sp
    d724:	1c6b      	adds	r3, r5, #1
    d726:	6003      	str	r3, [r0, #0]
    d728:	2b07      	cmp	r3, #7
    d72a:	dc00      	bgt.n	d72e <.text+0xd72e>
    d72c:	e23d      	b.n	dbaa <.text+0xdbaa>
    d72e:	9804      	ldr	r0, [sp, #16]
    d730:	f7ff f8e6 	bl	c900 <__sprint>
    d734:	2800      	cmp	r0, #0
    d736:	d000      	beq.n	d73a <.text+0xd73a>
    d738:	e2c5      	b.n	dcc6 <.text+0xdcc6>
    d73a:	e23d      	b.n	dbb8 <.text+0xdbb8>
    d73c:	49cd      	ldr	r1, [pc, #820]	(da74 <.text+0xda74>)
    d73e:	4469      	add	r1, sp
    d740:	680b      	ldr	r3, [r1, #0]
    d742:	2b00      	cmp	r3, #0
    d744:	dd00      	ble.n	d748 <.text+0xd748>
    d746:	e095      	b.n	d874 <.text+0xd874>
    d748:	4bcb      	ldr	r3, [pc, #812]	(da78 <.text+0xda78>)
    d74a:	9a07      	ldr	r2, [sp, #28]
    d74c:	24d3      	movs	r4, #211
    d74e:	00e4      	lsls	r4, r4, #3
    d750:	446c      	add	r4, sp
    d752:	6013      	str	r3, [r2, #0]
    d754:	2301      	movs	r3, #1
    d756:	6053      	str	r3, [r2, #4]
    d758:	48c4      	ldr	r0, [pc, #784]	(da6c <.text+0xda6c>)
    d75a:	6823      	ldr	r3, [r4, #0]
    d75c:	4468      	add	r0, sp
    d75e:	3301      	adds	r3, #1
    d760:	6023      	str	r3, [r4, #0]
    d762:	6803      	ldr	r3, [r0, #0]
    d764:	3301      	adds	r3, #1
    d766:	6003      	str	r3, [r0, #0]
    d768:	2b07      	cmp	r3, #7
    d76a:	dc01      	bgt.n	d770 <.text+0xd770>
    d76c:	3208      	adds	r2, #8
    d76e:	e00b      	b.n	d788 <.text+0xd788>
    d770:	21d2      	movs	r1, #210
    d772:	00c9      	lsls	r1, r1, #3
    d774:	9804      	ldr	r0, [sp, #16]
    d776:	4469      	add	r1, sp
    d778:	f7ff f8c2 	bl	c900 <__sprint>
    d77c:	2800      	cmp	r0, #0
    d77e:	d000      	beq.n	d782 <.text+0xd782>
    d780:	e2a1      	b.n	dcc6 <.text+0xdcc6>
    d782:	22c5      	movs	r2, #197
    d784:	00d2      	lsls	r2, r2, #3
    d786:	446a      	add	r2, sp
    d788:	49ba      	ldr	r1, [pc, #744]	(da74 <.text+0xda74>)
    d78a:	4469      	add	r1, sp
    d78c:	680b      	ldr	r3, [r1, #0]
    d78e:	2b00      	cmp	r3, #0
    d790:	d103      	bne.n	d79a <.text+0xd79a>
    d792:	9b0e      	ldr	r3, [sp, #56]
    d794:	2b00      	cmp	r3, #0
    d796:	d100      	bne.n	d79a <.text+0xd79a>
    d798:	e211      	b.n	dbbe <.text+0xdbbe>
    d79a:	20d3      	movs	r0, #211
    d79c:	00c0      	lsls	r0, r0, #3
    d79e:	2301      	movs	r3, #1
    d7a0:	4468      	add	r0, sp
    d7a2:	6053      	str	r3, [r2, #4]
    d7a4:	49b1      	ldr	r1, [pc, #708]	(da6c <.text+0xda6c>)
    d7a6:	6803      	ldr	r3, [r0, #0]
    d7a8:	4469      	add	r1, sp
    d7aa:	3301      	adds	r3, #1
    d7ac:	6003      	str	r3, [r0, #0]
    d7ae:	680b      	ldr	r3, [r1, #0]
    d7b0:	9c0b      	ldr	r4, [sp, #44]
    d7b2:	3301      	adds	r3, #1
    d7b4:	6014      	str	r4, [r2, #0]
    d7b6:	600b      	str	r3, [r1, #0]
    d7b8:	2b07      	cmp	r3, #7
    d7ba:	dc01      	bgt.n	d7c0 <.text+0xd7c0>
    d7bc:	3208      	adds	r2, #8
    d7be:	e00b      	b.n	d7d8 <.text+0xd7d8>
    d7c0:	21d2      	movs	r1, #210
    d7c2:	00c9      	lsls	r1, r1, #3
    d7c4:	9804      	ldr	r0, [sp, #16]
    d7c6:	4469      	add	r1, sp
    d7c8:	f7ff f89a 	bl	c900 <__sprint>
    d7cc:	2800      	cmp	r0, #0
    d7ce:	d000      	beq.n	d7d2 <.text+0xd7d2>
    d7d0:	e279      	b.n	dcc6 <.text+0xdcc6>
    d7d2:	22c5      	movs	r2, #197
    d7d4:	00d2      	lsls	r2, r2, #3
    d7d6:	446a      	add	r2, sp
    d7d8:	4ca6      	ldr	r4, [pc, #664]	(da74 <.text+0xda74>)
    d7da:	446c      	add	r4, sp
    d7dc:	6823      	ldr	r3, [r4, #0]
    d7de:	425e      	negs	r6, r3
    d7e0:	2e00      	cmp	r6, #0
    d7e2:	dc1b      	bgt.n	d81c <.text+0xd81c>
    d7e4:	e03d      	b.n	d862 <.text+0xd862>
    d7e6:	6013      	str	r3, [r2, #0]
    d7e8:	2310      	movs	r3, #16
    d7ea:	6053      	str	r3, [r2, #4]
    d7ec:	1c03      	adds	r3, r0, #0
    d7ee:	20d3      	movs	r0, #211
    d7f0:	00c0      	lsls	r0, r0, #3
    d7f2:	4c9e      	ldr	r4, [pc, #632]	(da6c <.text+0xda6c>)
    d7f4:	3310      	adds	r3, #16
    d7f6:	4468      	add	r0, sp
    d7f8:	6003      	str	r3, [r0, #0]
    d7fa:	446c      	add	r4, sp
    d7fc:	1c6b      	adds	r3, r5, #1
    d7fe:	6023      	str	r3, [r4, #0]
    d800:	2b07      	cmp	r3, #7
    d802:	dc01      	bgt.n	d808 <.text+0xd808>
    d804:	3208      	adds	r2, #8
    d806:	e008      	b.n	d81a <.text+0xd81a>
    d808:	9804      	ldr	r0, [sp, #16]
    d80a:	f7ff f879 	bl	c900 <__sprint>
    d80e:	2800      	cmp	r0, #0
    d810:	d000      	beq.n	d814 <.text+0xd814>
    d812:	e258      	b.n	dcc6 <.text+0xdcc6>
    d814:	22c5      	movs	r2, #197
    d816:	00d2      	lsls	r2, r2, #3
    d818:	446a      	add	r2, sp
    d81a:	3e10      	subs	r6, #16
    d81c:	23d3      	movs	r3, #211
    d81e:	4c93      	ldr	r4, [pc, #588]	(da6c <.text+0xda6c>)
    d820:	21d2      	movs	r1, #210
    d822:	00db      	lsls	r3, r3, #3
    d824:	446b      	add	r3, sp
    d826:	00c9      	lsls	r1, r1, #3
    d828:	446c      	add	r4, sp
    d82a:	6818      	ldr	r0, [r3, #0]
    d82c:	4469      	add	r1, sp
    d82e:	6825      	ldr	r5, [r4, #0]
    d830:	4b8f      	ldr	r3, [pc, #572]	(da70 <.text+0xda70>)
    d832:	2e10      	cmp	r6, #16
    d834:	dcd7      	bgt.n	d7e6 <.text+0xd7e6>
    d836:	6013      	str	r3, [r2, #0]
    d838:	1983      	adds	r3, r0, r6
    d83a:	20d3      	movs	r0, #211
    d83c:	00c0      	lsls	r0, r0, #3
    d83e:	4468      	add	r0, sp
    d840:	6003      	str	r3, [r0, #0]
    d842:	1c6b      	adds	r3, r5, #1
    d844:	6056      	str	r6, [r2, #4]
    d846:	6023      	str	r3, [r4, #0]
    d848:	2b07      	cmp	r3, #7
    d84a:	dc01      	bgt.n	d850 <.text+0xd850>
    d84c:	3208      	adds	r2, #8
    d84e:	e008      	b.n	d862 <.text+0xd862>
    d850:	9804      	ldr	r0, [sp, #16]
    d852:	f7ff f855 	bl	c900 <__sprint>
    d856:	2800      	cmp	r0, #0
    d858:	d000      	beq.n	d85c <.text+0xd85c>
    d85a:	e234      	b.n	dcc6 <.text+0xdcc6>
    d85c:	22c5      	movs	r2, #197
    d85e:	00d2      	lsls	r2, r2, #3
    d860:	446a      	add	r2, sp
    d862:	24d3      	movs	r4, #211
    d864:	00e4      	lsls	r4, r4, #3
    d866:	446c      	add	r4, sp
    d868:	990e      	ldr	r1, [sp, #56]
    d86a:	6823      	ldr	r3, [r4, #0]
    d86c:	185b      	adds	r3, r3, r1
    d86e:	6017      	str	r7, [r2, #0]
    d870:	6051      	str	r1, [r2, #4]
    d872:	e07b      	b.n	d96c <.text+0xd96c>
    d874:	22d3      	movs	r2, #211
    d876:	00d2      	lsls	r2, r2, #3
    d878:	446a      	add	r2, sp
    d87a:	4c7c      	ldr	r4, [pc, #496]	(da6c <.text+0xda6c>)
    d87c:	21d2      	movs	r1, #210
    d87e:	6810      	ldr	r0, [r2, #0]
    d880:	9a0e      	ldr	r2, [sp, #56]
    d882:	00c9      	lsls	r1, r1, #3
    d884:	446c      	add	r4, sp
    d886:	4469      	add	r1, sp
    d888:	6825      	ldr	r5, [r4, #0]
    d88a:	4293      	cmp	r3, r2
    d88c:	db78      	blt.n	d980 <.text+0xd980>
    d88e:	9b07      	ldr	r3, [sp, #28]
    d890:	24d3      	movs	r4, #211
    d892:	601f      	str	r7, [r3, #0]
    d894:	605a      	str	r2, [r3, #4]
    d896:	00e4      	lsls	r4, r4, #3
    d898:	1883      	adds	r3, r0, r2
    d89a:	4874      	ldr	r0, [pc, #464]	(da6c <.text+0xda6c>)
    d89c:	446c      	add	r4, sp
    d89e:	6023      	str	r3, [r4, #0]
    d8a0:	4468      	add	r0, sp
    d8a2:	1c6b      	adds	r3, r5, #1
    d8a4:	6003      	str	r3, [r0, #0]
    d8a6:	2b07      	cmp	r3, #7
    d8a8:	dc02      	bgt.n	d8b0 <.text+0xd8b0>
    d8aa:	9a07      	ldr	r2, [sp, #28]
    d8ac:	3208      	adds	r2, #8
    d8ae:	e008      	b.n	d8c2 <.text+0xd8c2>
    d8b0:	9804      	ldr	r0, [sp, #16]
    d8b2:	f7ff f825 	bl	c900 <__sprint>
    d8b6:	2800      	cmp	r0, #0
    d8b8:	d000      	beq.n	d8bc <.text+0xd8bc>
    d8ba:	e204      	b.n	dcc6 <.text+0xdcc6>
    d8bc:	22c5      	movs	r2, #197
    d8be:	00d2      	lsls	r2, r2, #3
    d8c0:	446a      	add	r2, sp
    d8c2:	496c      	ldr	r1, [pc, #432]	(da74 <.text+0xda74>)
    d8c4:	4469      	add	r1, sp
    d8c6:	680b      	ldr	r3, [r1, #0]
    d8c8:	980e      	ldr	r0, [sp, #56]
    d8ca:	1a1c      	subs	r4, r3, r0
    d8cc:	2c00      	cmp	r4, #0
    d8ce:	dc1b      	bgt.n	d908 <.text+0xd908>
    d8d0:	e03f      	b.n	d952 <.text+0xd952>
    d8d2:	6013      	str	r3, [r2, #0]
    d8d4:	2310      	movs	r3, #16
    d8d6:	6053      	str	r3, [r2, #4]
    d8d8:	1c03      	adds	r3, r0, #0
    d8da:	20d3      	movs	r0, #211
    d8dc:	00c0      	lsls	r0, r0, #3
    d8de:	3310      	adds	r3, #16
    d8e0:	4468      	add	r0, sp
    d8e2:	6003      	str	r3, [r0, #0]
    d8e4:	4861      	ldr	r0, [pc, #388]	(da6c <.text+0xda6c>)
    d8e6:	1c6b      	adds	r3, r5, #1
    d8e8:	4468      	add	r0, sp
    d8ea:	6003      	str	r3, [r0, #0]
    d8ec:	2b07      	cmp	r3, #7
    d8ee:	dc01      	bgt.n	d8f4 <.text+0xd8f4>
    d8f0:	3208      	adds	r2, #8
    d8f2:	e008      	b.n	d906 <.text+0xd906>
    d8f4:	9804      	ldr	r0, [sp, #16]
    d8f6:	f7ff f803 	bl	c900 <__sprint>
    d8fa:	2800      	cmp	r0, #0
    d8fc:	d000      	beq.n	d900 <.text+0xd900>
    d8fe:	e1e2      	b.n	dcc6 <.text+0xdcc6>
    d900:	22c5      	movs	r2, #197
    d902:	00d2      	lsls	r2, r2, #3
    d904:	446a      	add	r2, sp
    d906:	3c10      	subs	r4, #16
    d908:	23d3      	movs	r3, #211
    d90a:	00db      	lsls	r3, r3, #3
    d90c:	446b      	add	r3, sp
    d90e:	6818      	ldr	r0, [r3, #0]
    d910:	4b56      	ldr	r3, [pc, #344]	(da6c <.text+0xda6c>)
    d912:	21d2      	movs	r1, #210
    d914:	446b      	add	r3, sp
    d916:	00c9      	lsls	r1, r1, #3
    d918:	681d      	ldr	r5, [r3, #0]
    d91a:	4469      	add	r1, sp
    d91c:	4b54      	ldr	r3, [pc, #336]	(da70 <.text+0xda70>)
    d91e:	2c10      	cmp	r4, #16
    d920:	dcd7      	bgt.n	d8d2 <.text+0xd8d2>
    d922:	6013      	str	r3, [r2, #0]
    d924:	6054      	str	r4, [r2, #4]
    d926:	1903      	adds	r3, r0, r4
    d928:	24d3      	movs	r4, #211
    d92a:	00e4      	lsls	r4, r4, #3
    d92c:	484f      	ldr	r0, [pc, #316]	(da6c <.text+0xda6c>)
    d92e:	446c      	add	r4, sp
    d930:	6023      	str	r3, [r4, #0]
    d932:	4468      	add	r0, sp
    d934:	1c6b      	adds	r3, r5, #1
    d936:	6003      	str	r3, [r0, #0]
    d938:	2b07      	cmp	r3, #7
    d93a:	dc01      	bgt.n	d940 <.text+0xd940>
    d93c:	3208      	adds	r2, #8
    d93e:	e008      	b.n	d952 <.text+0xd952>
    d940:	9804      	ldr	r0, [sp, #16]
    d942:	f7fe ffdd 	bl	c900 <__sprint>
    d946:	2800      	cmp	r0, #0
    d948:	d000      	beq.n	d94c <.text+0xd94c>
    d94a:	e1bc      	b.n	dcc6 <.text+0xdcc6>
    d94c:	22c5      	movs	r2, #197
    d94e:	00d2      	lsls	r2, r2, #3
    d950:	446a      	add	r2, sp
    d952:	9b17      	ldr	r3, [sp, #92]
    d954:	2101      	movs	r1, #1
    d956:	420b      	tst	r3, r1
    d958:	d100      	bne.n	d95c <.text+0xd95c>
    d95a:	e130      	b.n	dbbe <.text+0xdbbe>
    d95c:	24d3      	movs	r4, #211
    d95e:	4b47      	ldr	r3, [pc, #284]	(da7c <.text+0xda7c>)
    d960:	00e4      	lsls	r4, r4, #3
    d962:	446c      	add	r4, sp
    d964:	6013      	str	r3, [r2, #0]
    d966:	6823      	ldr	r3, [r4, #0]
    d968:	6051      	str	r1, [r2, #4]
    d96a:	3301      	adds	r3, #1
    d96c:	483f      	ldr	r0, [pc, #252]	(da6c <.text+0xda6c>)
    d96e:	4468      	add	r0, sp
    d970:	6023      	str	r3, [r4, #0]
    d972:	6803      	ldr	r3, [r0, #0]
    d974:	3301      	adds	r3, #1
    d976:	6003      	str	r3, [r0, #0]
    d978:	2b07      	cmp	r3, #7
    d97a:	dc00      	bgt.n	d97e <.text+0xd97e>
    d97c:	e115      	b.n	dbaa <.text+0xdbaa>
    d97e:	e116      	b.n	dbae <.text+0xdbae>
    d980:	9a07      	ldr	r2, [sp, #28]
    d982:	24d3      	movs	r4, #211
    d984:	6053      	str	r3, [r2, #4]
    d986:	00e4      	lsls	r4, r4, #3
    d988:	18c3      	adds	r3, r0, r3
    d98a:	4838      	ldr	r0, [pc, #224]	(da6c <.text+0xda6c>)
    d98c:	446c      	add	r4, sp
    d98e:	6023      	str	r3, [r4, #0]
    d990:	4468      	add	r0, sp
    d992:	1c6b      	adds	r3, r5, #1
    d994:	6017      	str	r7, [r2, #0]
    d996:	6003      	str	r3, [r0, #0]
    d998:	2b07      	cmp	r3, #7
    d99a:	dc01      	bgt.n	d9a0 <.text+0xd9a0>
    d99c:	3208      	adds	r2, #8
    d99e:	e008      	b.n	d9b2 <.text+0xd9b2>
    d9a0:	9804      	ldr	r0, [sp, #16]
    d9a2:	f7fe ffad 	bl	c900 <__sprint>
    d9a6:	2800      	cmp	r0, #0
    d9a8:	d000      	beq.n	d9ac <.text+0xd9ac>
    d9aa:	e18c      	b.n	dcc6 <.text+0xdcc6>
    d9ac:	22c5      	movs	r2, #197
    d9ae:	00d2      	lsls	r2, r2, #3
    d9b0:	446a      	add	r2, sp
    d9b2:	4b32      	ldr	r3, [pc, #200]	(da7c <.text+0xda7c>)
    d9b4:	492f      	ldr	r1, [pc, #188]	(da74 <.text+0xda74>)
    d9b6:	20d3      	movs	r0, #211
    d9b8:	00c0      	lsls	r0, r0, #3
    d9ba:	4469      	add	r1, sp
    d9bc:	4468      	add	r0, sp
    d9be:	6013      	str	r3, [r2, #0]
    d9c0:	2301      	movs	r3, #1
    d9c2:	680c      	ldr	r4, [r1, #0]
    d9c4:	6053      	str	r3, [r2, #4]
    d9c6:	4929      	ldr	r1, [pc, #164]	(da6c <.text+0xda6c>)
    d9c8:	6803      	ldr	r3, [r0, #0]
    d9ca:	4469      	add	r1, sp
    d9cc:	3301      	adds	r3, #1
    d9ce:	6003      	str	r3, [r0, #0]
    d9d0:	680b      	ldr	r3, [r1, #0]
    d9d2:	3301      	adds	r3, #1
    d9d4:	600b      	str	r3, [r1, #0]
    d9d6:	2b07      	cmp	r3, #7
    d9d8:	dc02      	bgt.n	d9e0 <.text+0xd9e0>
    d9da:	1c11      	adds	r1, r2, #0
    d9dc:	3108      	adds	r1, #8
    d9de:	e00b      	b.n	d9f8 <.text+0xd9f8>
    d9e0:	21d2      	movs	r1, #210
    d9e2:	00c9      	lsls	r1, r1, #3
    d9e4:	9804      	ldr	r0, [sp, #16]
    d9e6:	4469      	add	r1, sp
    d9e8:	f7fe ff8a 	bl	c900 <__sprint>
    d9ec:	2800      	cmp	r0, #0
    d9ee:	d000      	beq.n	d9f2 <.text+0xd9f2>
    d9f0:	e169      	b.n	dcc6 <.text+0xdcc6>
    d9f2:	21c5      	movs	r1, #197
    d9f4:	00c9      	lsls	r1, r1, #3
    d9f6:	4469      	add	r1, sp
    d9f8:	193b      	adds	r3, r7, r4
    d9fa:	600b      	str	r3, [r1, #0]
    d9fc:	4b1d      	ldr	r3, [pc, #116]	(da74 <.text+0xda74>)
    d9fe:	20d3      	movs	r0, #211
    da00:	446b      	add	r3, sp
    da02:	00c0      	lsls	r0, r0, #3
    da04:	681a      	ldr	r2, [r3, #0]
    da06:	4468      	add	r0, sp
    da08:	9c0e      	ldr	r4, [sp, #56]
    da0a:	6803      	ldr	r3, [r0, #0]
    da0c:	1aa2      	subs	r2, r4, r2
    da0e:	189b      	adds	r3, r3, r2
    da10:	604a      	str	r2, [r1, #4]
    da12:	4a16      	ldr	r2, [pc, #88]	(da6c <.text+0xda6c>)
    da14:	446a      	add	r2, sp
    da16:	6003      	str	r3, [r0, #0]
    da18:	6813      	ldr	r3, [r2, #0]
    da1a:	3301      	adds	r3, #1
    da1c:	6013      	str	r3, [r2, #0]
    da1e:	2b07      	cmp	r3, #7
    da20:	dd00      	ble.n	da24 <.text+0xda24>
    da22:	e0c4      	b.n	dbae <.text+0xdbae>
    da24:	1c0a      	adds	r2, r1, #0
    da26:	e0c0      	b.n	dbaa <.text+0xdbaa>
    da28:	9b0e      	ldr	r3, [sp, #56]
    da2a:	2b01      	cmp	r3, #1
    da2c:	dc04      	bgt.n	da38 <.text+0xda38>
    da2e:	9c17      	ldr	r4, [sp, #92]
    da30:	2301      	movs	r3, #1
    da32:	421c      	tst	r4, r3
    da34:	d100      	bne.n	da38 <.text+0xda38>
    da36:	e086      	b.n	db46 <.text+0xdb46>
    da38:	4a11      	ldr	r2, [pc, #68]	(da80 <.text+0xda80>)
    da3a:	783b      	ldrb	r3, [r7, #0]
    da3c:	446a      	add	r2, sp
    da3e:	7013      	strb	r3, [r2, #0]
    da40:	232e      	movs	r3, #46
    da42:	7053      	strb	r3, [r2, #1]
    da44:	21d3      	movs	r1, #211
    da46:	9807      	ldr	r0, [sp, #28]
    da48:	00c9      	lsls	r1, r1, #3
    da4a:	2302      	movs	r3, #2
    da4c:	4469      	add	r1, sp
    da4e:	6002      	str	r2, [r0, #0]
    da50:	6043      	str	r3, [r0, #4]
    da52:	4a06      	ldr	r2, [pc, #24]	(da6c <.text+0xda6c>)
    da54:	680b      	ldr	r3, [r1, #0]
    da56:	446a      	add	r2, sp
    da58:	3302      	adds	r3, #2
    da5a:	600b      	str	r3, [r1, #0]
    da5c:	6813      	ldr	r3, [r2, #0]
    da5e:	3301      	adds	r3, #1
    da60:	6013      	str	r3, [r2, #0]
    da62:	2b07      	cmp	r3, #7
    da64:	dc0e      	bgt.n	da84 <.text+0xda84>
    da66:	1c04      	adds	r4, r0, #0
    da68:	3408      	adds	r4, #8
    da6a:	e017      	b.n	da9c <.text+0xda9c>
    da6c:	0694      	lsls	r4, r2, #26
    da6e:	0000      	lsls	r0, r0, #0
    da70:	9040      	str	r0, [sp, #256]
    da72:	0001      	lsls	r1, r0, #0
    da74:	06b4      	lsls	r4, r6, #26
    da76:	0000      	lsls	r0, r0, #0
    da78:	9734      	str	r7, [sp, #208]
    da7a:	0001      	lsls	r1, r0, #0
    da7c:	9738      	str	r7, [sp, #224]
    da7e:	0001      	lsls	r1, r0, #0
    da80:	06c5      	lsls	r5, r0, #27
    da82:	0000      	lsls	r0, r0, #0
    da84:	21d2      	movs	r1, #210
    da86:	00c9      	lsls	r1, r1, #3
    da88:	9804      	ldr	r0, [sp, #16]
    da8a:	4469      	add	r1, sp
    da8c:	f7fe ff38 	bl	c900 <__sprint>
    da90:	2800      	cmp	r0, #0
    da92:	d000      	beq.n	da96 <.text+0xda96>
    da94:	e117      	b.n	dcc6 <.text+0xdcc6>
    da96:	24c5      	movs	r4, #197
    da98:	00e4      	lsls	r4, r4, #3
    da9a:	446c      	add	r4, sp
    da9c:	9814      	ldr	r0, [sp, #80]
    da9e:	9915      	ldr	r1, [sp, #84]
    daa0:	4ba0      	ldr	r3, [pc, #640]	(dd24 <.text+0xdd24>)
    daa2:	4a9f      	ldr	r2, [pc, #636]	(dd20 <.text+0xdd20>)
    daa4:	f00b f8d8 	bl	18c58 <____nedf2_from_thumb>
    daa8:	9d0e      	ldr	r5, [sp, #56]
    daaa:	3d01      	subs	r5, #1
    daac:	2800      	cmp	r0, #0
    daae:	d012      	beq.n	dad6 <.text+0xdad6>
    dab0:	20d3      	movs	r0, #211
    dab2:	00c0      	lsls	r0, r0, #3
    dab4:	1c7b      	adds	r3, r7, #1
    dab6:	4468      	add	r0, sp
    dab8:	6023      	str	r3, [r4, #0]
    daba:	990e      	ldr	r1, [sp, #56]
    dabc:	6803      	ldr	r3, [r0, #0]
    dabe:	4a9a      	ldr	r2, [pc, #616]	(dd28 <.text+0xdd28>)
    dac0:	18cb      	adds	r3, r1, r3
    dac2:	3b01      	subs	r3, #1
    dac4:	446a      	add	r2, sp
    dac6:	6003      	str	r3, [r0, #0]
    dac8:	6813      	ldr	r3, [r2, #0]
    daca:	3301      	adds	r3, #1
    dacc:	6065      	str	r5, [r4, #4]
    dace:	6013      	str	r3, [r2, #0]
    dad0:	2b07      	cmp	r3, #7
    dad2:	dd49      	ble.n	db68 <.text+0xdb68>
    dad4:	e04a      	b.n	db6c <.text+0xdb6c>
    dad6:	1e2e      	subs	r6, r5, #0
    dad8:	dc1b      	bgt.n	db12 <.text+0xdb12>
    dada:	e053      	b.n	db84 <.text+0xdb84>
    dadc:	6023      	str	r3, [r4, #0]
    dade:	2310      	movs	r3, #16
    dae0:	6063      	str	r3, [r4, #4]
    dae2:	1c03      	adds	r3, r0, #0
    dae4:	20d3      	movs	r0, #211
    dae6:	00c0      	lsls	r0, r0, #3
    dae8:	4a8f      	ldr	r2, [pc, #572]	(dd28 <.text+0xdd28>)
    daea:	3310      	adds	r3, #16
    daec:	4468      	add	r0, sp
    daee:	6003      	str	r3, [r0, #0]
    daf0:	446a      	add	r2, sp
    daf2:	1c6b      	adds	r3, r5, #1
    daf4:	6013      	str	r3, [r2, #0]
    daf6:	2b07      	cmp	r3, #7
    daf8:	dc01      	bgt.n	dafe <.text+0xdafe>
    dafa:	3408      	adds	r4, #8
    dafc:	e008      	b.n	db10 <.text+0xdb10>
    dafe:	9804      	ldr	r0, [sp, #16]
    db00:	f7fe fefe 	bl	c900 <__sprint>
    db04:	2800      	cmp	r0, #0
    db06:	d000      	beq.n	db0a <.text+0xdb0a>
    db08:	e0dd      	b.n	dcc6 <.text+0xdcc6>
    db0a:	24c5      	movs	r4, #197
    db0c:	00e4      	lsls	r4, r4, #3
    db0e:	446c      	add	r4, sp
    db10:	3e10      	subs	r6, #16
    db12:	23d3      	movs	r3, #211
    db14:	4a84      	ldr	r2, [pc, #528]	(dd28 <.text+0xdd28>)
    db16:	21d2      	movs	r1, #210
    db18:	00db      	lsls	r3, r3, #3
    db1a:	446b      	add	r3, sp
    db1c:	00c9      	lsls	r1, r1, #3
    db1e:	446a      	add	r2, sp
    db20:	6818      	ldr	r0, [r3, #0]
    db22:	4469      	add	r1, sp
    db24:	6815      	ldr	r5, [r2, #0]
    db26:	4b81      	ldr	r3, [pc, #516]	(dd2c <.text+0xdd2c>)
    db28:	2e10      	cmp	r6, #16
    db2a:	dcd7      	bgt.n	dadc <.text+0xdadc>
    db2c:	6023      	str	r3, [r4, #0]
    db2e:	1983      	adds	r3, r0, r6
    db30:	20d3      	movs	r0, #211
    db32:	00c0      	lsls	r0, r0, #3
    db34:	4468      	add	r0, sp
    db36:	6003      	str	r3, [r0, #0]
    db38:	1c6b      	adds	r3, r5, #1
    db3a:	6066      	str	r6, [r4, #4]
    db3c:	6013      	str	r3, [r2, #0]
    db3e:	2b07      	cmp	r3, #7
    db40:	dd12      	ble.n	db68 <.text+0xdb68>
    db42:	9804      	ldr	r0, [sp, #16]
    db44:	e016      	b.n	db74 <.text+0xdb74>
    db46:	22d3      	movs	r2, #211
    db48:	9907      	ldr	r1, [sp, #28]
    db4a:	00d2      	lsls	r2, r2, #3
    db4c:	446a      	add	r2, sp
    db4e:	604b      	str	r3, [r1, #4]
    db50:	4c75      	ldr	r4, [pc, #468]	(dd28 <.text+0xdd28>)
    db52:	6813      	ldr	r3, [r2, #0]
    db54:	446c      	add	r4, sp
    db56:	3301      	adds	r3, #1
    db58:	6013      	str	r3, [r2, #0]
    db5a:	6823      	ldr	r3, [r4, #0]
    db5c:	3301      	adds	r3, #1
    db5e:	600f      	str	r7, [r1, #0]
    db60:	6023      	str	r3, [r4, #0]
    db62:	2b07      	cmp	r3, #7
    db64:	dc02      	bgt.n	db6c <.text+0xdb6c>
    db66:	1c0c      	adds	r4, r1, #0
    db68:	3408      	adds	r4, #8
    db6a:	e00b      	b.n	db84 <.text+0xdb84>
    db6c:	21d2      	movs	r1, #210
    db6e:	00c9      	lsls	r1, r1, #3
    db70:	9804      	ldr	r0, [sp, #16]
    db72:	4469      	add	r1, sp
    db74:	f7fe fec4 	bl	c900 <__sprint>
    db78:	2800      	cmp	r0, #0
    db7a:	d000      	beq.n	db7e <.text+0xdb7e>
    db7c:	e0a3      	b.n	dcc6 <.text+0xdcc6>
    db7e:	24c5      	movs	r4, #197
    db80:	00e4      	lsls	r4, r4, #3
    db82:	446c      	add	r4, sp
    db84:	4b6a      	ldr	r3, [pc, #424]	(dd30 <.text+0xdd30>)
    db86:	21d3      	movs	r1, #211
    db88:	00c9      	lsls	r1, r1, #3
    db8a:	446b      	add	r3, sp
    db8c:	4469      	add	r1, sp
    db8e:	980d      	ldr	r0, [sp, #52]
    db90:	6023      	str	r3, [r4, #0]
    db92:	4a65      	ldr	r2, [pc, #404]	(dd28 <.text+0xdd28>)
    db94:	680b      	ldr	r3, [r1, #0]
    db96:	446a      	add	r2, sp
    db98:	181b      	adds	r3, r3, r0
    db9a:	600b      	str	r3, [r1, #0]
    db9c:	6813      	ldr	r3, [r2, #0]
    db9e:	3301      	adds	r3, #1
    dba0:	6060      	str	r0, [r4, #4]
    dba2:	6013      	str	r3, [r2, #0]
    dba4:	2b07      	cmp	r3, #7
    dba6:	dc02      	bgt.n	dbae <.text+0xdbae>
    dba8:	1c22      	adds	r2, r4, #0
    dbaa:	3208      	adds	r2, #8
    dbac:	e007      	b.n	dbbe <.text+0xdbbe>
    dbae:	21d2      	movs	r1, #210
    dbb0:	00c9      	lsls	r1, r1, #3
    dbb2:	9804      	ldr	r0, [sp, #16]
    dbb4:	4469      	add	r1, sp
    dbb6:	e5bb      	b.n	d730 <.text+0xd730>
    dbb8:	22c5      	movs	r2, #197
    dbba:	00d2      	lsls	r2, r2, #3
    dbbc:	446a      	add	r2, sp
    dbbe:	9b17      	ldr	r3, [sp, #92]
    dbc0:	075b      	lsls	r3, r3, #29
    dbc2:	d53e      	bpl.n	dc42 <.text+0xdc42>
    dbc4:	9809      	ldr	r0, [sp, #36]
    dbc6:	9910      	ldr	r1, [sp, #64]
    dbc8:	1a44      	subs	r4, r0, r1
    dbca:	2c00      	cmp	r4, #0
    dbcc:	dc1a      	bgt.n	dc04 <.text+0xdc04>
    dbce:	e038      	b.n	dc42 <.text+0xdc42>
    dbd0:	6013      	str	r3, [r2, #0]
    dbd2:	2310      	movs	r3, #16
    dbd4:	6053      	str	r3, [r2, #4]
    dbd6:	1c03      	adds	r3, r0, #0
    dbd8:	20d3      	movs	r0, #211
    dbda:	00c0      	lsls	r0, r0, #3
    dbdc:	3310      	adds	r3, #16
    dbde:	4468      	add	r0, sp
    dbe0:	6003      	str	r3, [r0, #0]
    dbe2:	4851      	ldr	r0, [pc, #324]	(dd28 <.text+0xdd28>)
    dbe4:	1c6b      	adds	r3, r5, #1
    dbe6:	4468      	add	r0, sp
    dbe8:	6003      	str	r3, [r0, #0]
    dbea:	2b07      	cmp	r3, #7
    dbec:	dc01      	bgt.n	dbf2 <.text+0xdbf2>
    dbee:	3208      	adds	r2, #8
    dbf0:	e007      	b.n	dc02 <.text+0xdc02>
    dbf2:	9804      	ldr	r0, [sp, #16]
    dbf4:	f7fe fe84 	bl	c900 <__sprint>
    dbf8:	2800      	cmp	r0, #0
    dbfa:	d164      	bne.n	dcc6 <.text+0xdcc6>
    dbfc:	22c5      	movs	r2, #197
    dbfe:	00d2      	lsls	r2, r2, #3
    dc00:	446a      	add	r2, sp
    dc02:	3c10      	subs	r4, #16
    dc04:	23d3      	movs	r3, #211
    dc06:	00db      	lsls	r3, r3, #3
    dc08:	446b      	add	r3, sp
    dc0a:	6818      	ldr	r0, [r3, #0]
    dc0c:	4b46      	ldr	r3, [pc, #280]	(dd28 <.text+0xdd28>)
    dc0e:	21d2      	movs	r1, #210
    dc10:	446b      	add	r3, sp
    dc12:	00c9      	lsls	r1, r1, #3
    dc14:	681d      	ldr	r5, [r3, #0]
    dc16:	4469      	add	r1, sp
    dc18:	4b46      	ldr	r3, [pc, #280]	(dd34 <.text+0xdd34>)
    dc1a:	2c10      	cmp	r4, #16
    dc1c:	dcd8      	bgt.n	dbd0 <.text+0xdbd0>
    dc1e:	6013      	str	r3, [r2, #0]
    dc20:	6054      	str	r4, [r2, #4]
    dc22:	1903      	adds	r3, r0, r4
    dc24:	24d3      	movs	r4, #211
    dc26:	00e4      	lsls	r4, r4, #3
    dc28:	483f      	ldr	r0, [pc, #252]	(dd28 <.text+0xdd28>)
    dc2a:	446c      	add	r4, sp
    dc2c:	6023      	str	r3, [r4, #0]
    dc2e:	4468      	add	r0, sp
    dc30:	1c6b      	adds	r3, r5, #1
    dc32:	6003      	str	r3, [r0, #0]
    dc34:	2b07      	cmp	r3, #7
    dc36:	dd04      	ble.n	dc42 <.text+0xdc42>
    dc38:	9804      	ldr	r0, [sp, #16]
    dc3a:	f7fe fe61 	bl	c900 <__sprint>
    dc3e:	2800      	cmp	r0, #0
    dc40:	d141      	bne.n	dcc6 <.text+0xdcc6>
    dc42:	9b10      	ldr	r3, [sp, #64]
    dc44:	9909      	ldr	r1, [sp, #36]
    dc46:	428b      	cmp	r3, r1
    dc48:	da00      	bge.n	dc4c <.text+0xdc4c>
    dc4a:	1c0b      	adds	r3, r1, #0
    dc4c:	24d3      	movs	r4, #211
    dc4e:	9a08      	ldr	r2, [sp, #32]
    dc50:	00e4      	lsls	r4, r4, #3
    dc52:	446c      	add	r4, sp
    dc54:	18d2      	adds	r2, r2, r3
    dc56:	6823      	ldr	r3, [r4, #0]
    dc58:	9208      	str	r2, [sp, #32]
    dc5a:	2b00      	cmp	r3, #0
    dc5c:	d007      	beq.n	dc6e <.text+0xdc6e>
    dc5e:	21d2      	movs	r1, #210
    dc60:	00c9      	lsls	r1, r1, #3
    dc62:	9804      	ldr	r0, [sp, #16]
    dc64:	4469      	add	r1, sp
    dc66:	f7fe fe4b 	bl	c900 <__sprint>
    dc6a:	2800      	cmp	r0, #0
    dc6c:	d12b      	bne.n	dcc6 <.text+0xdcc6>
    dc6e:	482e      	ldr	r0, [pc, #184]	(dd28 <.text+0xdd28>)
    dc70:	24c5      	movs	r4, #197
    dc72:	9912      	ldr	r1, [sp, #72]
    dc74:	2300      	movs	r3, #0
    dc76:	4468      	add	r0, sp
    dc78:	00e4      	lsls	r4, r4, #3
    dc7a:	6003      	str	r3, [r0, #0]
    dc7c:	446c      	add	r4, sp
    dc7e:	2900      	cmp	r1, #0
    dc80:	d101      	bne.n	dc86 <.text+0xdc86>
    dc82:	f7fe fed7 	bl	ca34 <_vfprintf_r+0x114>
    dc86:	9805      	ldr	r0, [sp, #20]
    dc88:	f001 faa4 	bl	f1d4 <_free_r>
    dc8c:	2200      	movs	r2, #0
    dc8e:	9212      	str	r2, [sp, #72]
    dc90:	f7fe fed0 	bl	ca34 <_vfprintf_r+0x114>
    dc94:	9c04      	ldr	r4, [sp, #16]
    dc96:	89a3      	ldrh	r3, [r4, #12]
    dc98:	2240      	movs	r2, #64
    dc9a:	4313      	orrs	r3, r2
    dc9c:	81a3      	strh	r3, [r4, #12]
    dc9e:	e019      	b.n	dcd4 <.text+0xdcd4>
    dca0:	21d3      	movs	r1, #211
    dca2:	00c9      	lsls	r1, r1, #3
    dca4:	4469      	add	r1, sp
    dca6:	680b      	ldr	r3, [r1, #0]
    dca8:	2b00      	cmp	r3, #0
    dcaa:	d007      	beq.n	dcbc <.text+0xdcbc>
    dcac:	21d2      	movs	r1, #210
    dcae:	00c9      	lsls	r1, r1, #3
    dcb0:	9804      	ldr	r0, [sp, #16]
    dcb2:	4469      	add	r1, sp
    dcb4:	f7fe fe24 	bl	c900 <__sprint>
    dcb8:	2800      	cmp	r0, #0
    dcba:	d10b      	bne.n	dcd4 <.text+0xdcd4>
    dcbc:	4a1a      	ldr	r2, [pc, #104]	(dd28 <.text+0xdd28>)
    dcbe:	2300      	movs	r3, #0
    dcc0:	446a      	add	r2, sp
    dcc2:	6013      	str	r3, [r2, #0]
    dcc4:	e006      	b.n	dcd4 <.text+0xdcd4>
    dcc6:	9b12      	ldr	r3, [sp, #72]
    dcc8:	2b00      	cmp	r3, #0
    dcca:	d003      	beq.n	dcd4 <.text+0xdcd4>
    dccc:	9805      	ldr	r0, [sp, #20]
    dcce:	9912      	ldr	r1, [sp, #72]
    dcd0:	f001 fa80 	bl	f1d4 <_free_r>
    dcd4:	9c04      	ldr	r4, [sp, #16]
    dcd6:	89a3      	ldrh	r3, [r4, #12]
    dcd8:	0658      	lsls	r0, r3, #25
    dcda:	d51a      	bpl.n	dd12 <.text+0xdd12>
    dcdc:	2101      	movs	r1, #1
    dcde:	4249      	negs	r1, r1
    dce0:	9108      	str	r1, [sp, #32]
    dce2:	e016      	b.n	dd12 <.text+0xdd12>
    dce4:	2245      	movs	r2, #69
    dce6:	921a      	str	r2, [sp, #104]
    dce8:	f7ff f8b9 	bl	ce5e <.text+0xce5e>
    dcec:	4f12      	ldr	r7, [pc, #72]	(dd38 <.text+0xdd38>)
    dcee:	2606      	movs	r6, #6
    dcf0:	9610      	str	r6, [sp, #64]
    dcf2:	e00a      	b.n	dd0a <.text+0xdd0a>
    dcf4:	4b11      	ldr	r3, [pc, #68]	(dd3c <.text+0xdd3c>)
    dcf6:	278e      	movs	r7, #142
    dcf8:	2200      	movs	r2, #0
    dcfa:	446b      	add	r3, sp
    dcfc:	00ff      	lsls	r7, r7, #3
    dcfe:	701a      	strb	r2, [r3, #0]
    dd00:	446f      	add	r7, sp
    dd02:	2e00      	cmp	r6, #0
    dd04:	9610      	str	r6, [sp, #64]
    dd06:	da00      	bge.n	dd0a <.text+0xdd0a>
    dd08:	9210      	str	r2, [sp, #64]
    dd0a:	2300      	movs	r3, #0
    dd0c:	930f      	str	r3, [sp, #60]
    dd0e:	f7ff faf5 	bl	d2fc <.text+0xd2fc>
    dd12:	23d9      	movs	r3, #217
    dd14:	9808      	ldr	r0, [sp, #32]
    dd16:	00db      	lsls	r3, r3, #3
    dd18:	449d      	add	sp, r3
    dd1a:	bcf0      	pop	{r4, r5, r6, r7}
    dd1c:	bc02      	pop	{r1}
    dd1e:	4708      	bx	r1
	...
    dd28:	0694      	lsls	r4, r2, #26
    dd2a:	0000      	lsls	r0, r0, #0
    dd2c:	9040      	str	r0, [sp, #256]
    dd2e:	0001      	lsls	r1, r0, #0
    dd30:	06ad      	lsls	r5, r5, #26
    dd32:	0000      	lsls	r0, r0, #0
    dd34:	9050      	str	r0, [sp, #320]
    dd36:	0001      	lsls	r1, r0, #0
    dd38:	973c      	str	r7, [sp, #240]
    dd3a:	0001      	lsls	r1, r0, #0
    dd3c:	06c7      	lsls	r7, r0, #27
	...

0000dd40 <vfprintf>:
    dd40:	b530      	push	{r4, r5, lr}
    dd42:	1c13      	adds	r3, r2, #0
    dd44:	4a05      	ldr	r2, [pc, #20]	(dd5c <.text+0xdd5c>)
    dd46:	1c0d      	adds	r5, r1, #0
    dd48:	1c04      	adds	r4, r0, #0
    dd4a:	1c21      	adds	r1, r4, #0
    dd4c:	6810      	ldr	r0, [r2, #0]
    dd4e:	1c2a      	adds	r2, r5, #0
    dd50:	f7fe fde6 	bl	c920 <_vfprintf_r>
    dd54:	bc30      	pop	{r4, r5}
    dd56:	bc02      	pop	{r1}
    dd58:	4708      	bx	r1
    dd5a:	0000      	lsls	r0, r0, #0
    dd5c:	003c      	lsls	r4, r7, #0
    dd5e:	4000      	ands	r0, r0

0000dd60 <_wcrtomb_r>:
    dd60:	b530      	push	{r4, r5, lr}
    dd62:	b083      	sub	sp, #12
    dd64:	1c05      	adds	r5, r0, #0
    dd66:	1c1c      	adds	r4, r3, #0
    dd68:	2900      	cmp	r1, #0
    dd6a:	d102      	bne.n	dd72 <_wcrtomb_r+0x12>
    dd6c:	4669      	mov	r1, sp
    dd6e:	3102      	adds	r1, #2
    dd70:	2200      	movs	r2, #0
    dd72:	1c23      	adds	r3, r4, #0
    dd74:	f000 f888 	bl	de88 <_wctomb_r>
    dd78:	1c43      	adds	r3, r0, #1
    dd7a:	d105      	bne.n	dd88 <_wcrtomb_r+0x28>
    dd7c:	2300      	movs	r3, #0
    dd7e:	6023      	str	r3, [r4, #0]
    dd80:	238a      	movs	r3, #138
    dd82:	2001      	movs	r0, #1
    dd84:	602b      	str	r3, [r5, #0]
    dd86:	4240      	negs	r0, r0
    dd88:	b003      	add	sp, #12
    dd8a:	bc30      	pop	{r4, r5}
    dd8c:	bc02      	pop	{r1}
    dd8e:	4708      	bx	r1

0000dd90 <wcrtomb>:
    dd90:	b530      	push	{r4, r5, lr}
    dd92:	1c13      	adds	r3, r2, #0
    dd94:	4a05      	ldr	r2, [pc, #20]	(ddac <.text+0xddac>)
    dd96:	1c0d      	adds	r5, r1, #0
    dd98:	1c04      	adds	r4, r0, #0
    dd9a:	1c21      	adds	r1, r4, #0
    dd9c:	6810      	ldr	r0, [r2, #0]
    dd9e:	1c2a      	adds	r2, r5, #0
    dda0:	f7ff ffde 	bl	dd60 <_wcrtomb_r>
    dda4:	bc30      	pop	{r4, r5}
    dda6:	bc02      	pop	{r1}
    dda8:	4708      	bx	r1
    ddaa:	0000      	lsls	r0, r0, #0
    ddac:	003c      	lsls	r4, r7, #0
    ddae:	4000      	ands	r0, r0

0000ddb0 <_wcsrtombs_r>:
    ddb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    ddb2:	b089      	sub	sp, #36
    ddb4:	9002      	str	r0, [sp, #8]
    ddb6:	9101      	str	r1, [sp, #4]
    ddb8:	9200      	str	r2, [sp, #0]
    ddba:	1c1d      	adds	r5, r3, #0
    ddbc:	9f0e      	ldr	r7, [sp, #56]
    ddbe:	2900      	cmp	r1, #0
    ddc0:	d101      	bne.n	ddc6 <_wcsrtombs_r+0x16>
    ddc2:	2501      	movs	r5, #1
    ddc4:	426d      	negs	r5, r5
    ddc6:	9900      	ldr	r1, [sp, #0]
    ddc8:	9a01      	ldr	r2, [sp, #4]
    ddca:	680e      	ldr	r6, [r1, #0]
    ddcc:	2400      	movs	r4, #0
    ddce:	9203      	str	r2, [sp, #12]
    ddd0:	e03f      	b.n	de52 <_wcsrtombs_r+0xa2>
    ddd2:	683b      	ldr	r3, [r7, #0]
    ddd4:	9304      	str	r3, [sp, #16]
    ddd6:	6879      	ldr	r1, [r7, #4]
    ddd8:	9105      	str	r1, [sp, #20]
    ddda:	4669      	mov	r1, sp
    dddc:	6832      	ldr	r2, [r6, #0]
    ddde:	9802      	ldr	r0, [sp, #8]
    dde0:	311a      	adds	r1, #26
    dde2:	1c3b      	adds	r3, r7, #0
    dde4:	f7ff ffbc 	bl	dd60 <_wcrtomb_r>
    dde8:	1c42      	adds	r2, r0, #1
    ddea:	d107      	bne.n	ddfc <_wcsrtombs_r+0x4c>
    ddec:	9902      	ldr	r1, [sp, #8]
    ddee:	238a      	movs	r3, #138
    ddf0:	2401      	movs	r4, #1
    ddf2:	600b      	str	r3, [r1, #0]
    ddf4:	4264      	negs	r4, r4
    ddf6:	2300      	movs	r3, #0
    ddf8:	603b      	str	r3, [r7, #0]
    ddfa:	e02c      	b.n	de56 <_wcsrtombs_r+0xa6>
    ddfc:	1a2b      	subs	r3, r5, r0
    ddfe:	429c      	cmp	r4, r3
    de00:	d822      	bhi.n	de48 <_wcsrtombs_r+0x98>
    de02:	42a8      	cmp	r0, r5
    de04:	d220      	bcs.n	de48 <_wcsrtombs_r+0x98>
    de06:	9a01      	ldr	r2, [sp, #4]
    de08:	1824      	adds	r4, r4, r0
    de0a:	2a00      	cmp	r2, #0
    de0c:	d00f      	beq.n	de2e <_wcsrtombs_r+0x7e>
    de0e:	2200      	movs	r2, #0
    de10:	e007      	b.n	de22 <_wcsrtombs_r+0x72>
    de12:	466b      	mov	r3, sp
    de14:	331a      	adds	r3, #26
    de16:	5cd3      	ldrb	r3, [r2, r3]
    de18:	9903      	ldr	r1, [sp, #12]
    de1a:	700b      	strb	r3, [r1, #0]
    de1c:	3101      	adds	r1, #1
    de1e:	9103      	str	r1, [sp, #12]
    de20:	3201      	adds	r2, #1
    de22:	4282      	cmp	r2, r0
    de24:	dbf5      	blt.n	de12 <_wcsrtombs_r+0x62>
    de26:	9a00      	ldr	r2, [sp, #0]
    de28:	6813      	ldr	r3, [r2, #0]
    de2a:	3304      	adds	r3, #4
    de2c:	6013      	str	r3, [r2, #0]
    de2e:	6833      	ldr	r3, [r6, #0]
    de30:	2b00      	cmp	r3, #0
    de32:	d001      	beq.n	de38 <_wcsrtombs_r+0x88>
    de34:	3604      	adds	r6, #4
    de36:	e00c      	b.n	de52 <_wcsrtombs_r+0xa2>
    de38:	9901      	ldr	r1, [sp, #4]
    de3a:	2900      	cmp	r1, #0
    de3c:	d001      	beq.n	de42 <_wcsrtombs_r+0x92>
    de3e:	9a00      	ldr	r2, [sp, #0]
    de40:	6013      	str	r3, [r2, #0]
    de42:	3c01      	subs	r4, #1
    de44:	603b      	str	r3, [r7, #0]
    de46:	e006      	b.n	de56 <_wcsrtombs_r+0xa6>
    de48:	9b04      	ldr	r3, [sp, #16]
    de4a:	9905      	ldr	r1, [sp, #20]
    de4c:	603b      	str	r3, [r7, #0]
    de4e:	6079      	str	r1, [r7, #4]
    de50:	e001      	b.n	de56 <_wcsrtombs_r+0xa6>
    de52:	42ac      	cmp	r4, r5
    de54:	d3bd      	bcc.n	ddd2 <_wcsrtombs_r+0x22>
    de56:	1c20      	adds	r0, r4, #0
    de58:	b009      	add	sp, #36
    de5a:	bcf0      	pop	{r4, r5, r6, r7}
    de5c:	bc02      	pop	{r1}
    de5e:	4708      	bx	r1

0000de60 <wcsrtombs>:
    de60:	b570      	push	{r4, r5, r6, lr}
    de62:	1c16      	adds	r6, r2, #0
    de64:	4a07      	ldr	r2, [pc, #28]	(de84 <.text+0xde84>)
    de66:	1c0d      	adds	r5, r1, #0
    de68:	b081      	sub	sp, #4
    de6a:	1c04      	adds	r4, r0, #0
    de6c:	1c21      	adds	r1, r4, #0
    de6e:	6810      	ldr	r0, [r2, #0]
    de70:	9300      	str	r3, [sp, #0]
    de72:	1c2a      	adds	r2, r5, #0
    de74:	1c33      	adds	r3, r6, #0
    de76:	f7ff ff9b 	bl	ddb0 <_wcsrtombs_r>
    de7a:	b001      	add	sp, #4
    de7c:	bc70      	pop	{r4, r5, r6}
    de7e:	bc02      	pop	{r1}
    de80:	4708      	bx	r1
    de82:	0000      	lsls	r0, r0, #0
    de84:	003c      	lsls	r4, r7, #0
    de86:	4000      	ands	r0, r0

0000de88 <_wctomb_r>:
    de88:	b5f0      	push	{r4, r5, r6, r7, lr}
    de8a:	4e9c      	ldr	r6, [pc, #624]	(e0fc <.text+0xe0fc>)
    de8c:	1c30      	adds	r0, r6, #0
    de8e:	1c0d      	adds	r5, r1, #0
    de90:	1c14      	adds	r4, r2, #0
    de92:	1c1f      	adds	r7, r3, #0
    de94:	f7fe fd2c 	bl	c8f0 <strlen>
    de98:	2801      	cmp	r0, #1
    de9a:	d800      	bhi.n	de9e <_wctomb_r+0x16>
    de9c:	e121      	b.n	e0e2 <_wctomb_r+0x25a>
    de9e:	4998      	ldr	r1, [pc, #608]	(e100 <.text+0xe100>)
    dea0:	1c30      	adds	r0, r6, #0
    dea2:	f002 fd53 	bl	1094c <strcmp>
    dea6:	2800      	cmp	r0, #0
    dea8:	d000      	beq.n	deac <_wctomb_r+0x24>
    deaa:	e097      	b.n	dfdc <_wctomb_r+0x154>
    deac:	2d00      	cmp	r5, #0
    deae:	d100      	bne.n	deb2 <_wctomb_r+0x2a>
    deb0:	e11c      	b.n	e0ec <_wctomb_r+0x264>
    deb2:	2c7f      	cmp	r4, #127
    deb4:	dc00      	bgt.n	deb8 <_wctomb_r+0x30>
    deb6:	e116      	b.n	e0e6 <_wctomb_r+0x25e>
    deb8:	1c22      	adds	r2, r4, #0
    deba:	4b92      	ldr	r3, [pc, #584]	(e104 <.text+0xe104>)
    debc:	3a80      	subs	r2, #128
    debe:	429a      	cmp	r2, r3
    dec0:	d80d      	bhi.n	dede <_wctomb_r+0x56>
    dec2:	0562      	lsls	r2, r4, #21
    dec4:	2340      	movs	r3, #64
    dec6:	425b      	negs	r3, r3
    dec8:	0ed2      	lsrs	r2, r2, #27
    deca:	431a      	orrs	r2, r3
    decc:	702a      	strb	r2, [r5, #0]
    dece:	233f      	movs	r3, #63
    ded0:	1c22      	adds	r2, r4, #0
    ded2:	401a      	ands	r2, r3
    ded4:	2380      	movs	r3, #128
    ded6:	425b      	negs	r3, r3
    ded8:	431a      	orrs	r2, r3
    deda:	706a      	strb	r2, [r5, #1]
    dedc:	e0a4      	b.n	e028 <_wctomb_r+0x1a0>
    dede:	488a      	ldr	r0, [pc, #552]	(e108 <.text+0xe108>)
    dee0:	4b8a      	ldr	r3, [pc, #552]	(e10c <.text+0xe10c>)
    dee2:	1822      	adds	r2, r4, r0
    dee4:	429a      	cmp	r2, r3
    dee6:	d817      	bhi.n	df18 <_wctomb_r+0x90>
    dee8:	4b89      	ldr	r3, [pc, #548]	(e110 <.text+0xe110>)
    deea:	18e2      	adds	r2, r4, r3
    deec:	4b89      	ldr	r3, [pc, #548]	(e114 <.text+0xe114>)
    deee:	429a      	cmp	r2, r3
    def0:	d800      	bhi.n	def4 <_wctomb_r+0x6c>
    def2:	e0fd      	b.n	e0f0 <_wctomb_r+0x268>
    def4:	0422      	lsls	r2, r4, #16
    def6:	2320      	movs	r3, #32
    def8:	425b      	negs	r3, r3
    defa:	0f12      	lsrs	r2, r2, #28
    defc:	431a      	orrs	r2, r3
    defe:	702a      	strb	r2, [r5, #0]
    df00:	0523      	lsls	r3, r4, #20
    df02:	2280      	movs	r2, #128
    df04:	4252      	negs	r2, r2
    df06:	0e9b      	lsrs	r3, r3, #26
    df08:	4313      	orrs	r3, r2
    df0a:	706b      	strb	r3, [r5, #1]
    df0c:	233f      	movs	r3, #63
    df0e:	4023      	ands	r3, r4
    df10:	4313      	orrs	r3, r2
    df12:	2003      	movs	r0, #3
    df14:	70ab      	strb	r3, [r5, #2]
    df16:	e0ed      	b.n	e0f4 <_wctomb_r+0x26c>
    df18:	487f      	ldr	r0, [pc, #508]	(e118 <.text+0xe118>)
    df1a:	4b80      	ldr	r3, [pc, #512]	(e11c <.text+0xe11c>)
    df1c:	1822      	adds	r2, r4, r0
    df1e:	429a      	cmp	r2, r3
    df20:	d816      	bhi.n	df50 <_wctomb_r+0xc8>
    df22:	02e2      	lsls	r2, r4, #11
    df24:	2310      	movs	r3, #16
    df26:	425b      	negs	r3, r3
    df28:	0f52      	lsrs	r2, r2, #29
    df2a:	431a      	orrs	r2, r3
    df2c:	702a      	strb	r2, [r5, #0]
    df2e:	03a3      	lsls	r3, r4, #14
    df30:	2280      	movs	r2, #128
    df32:	4252      	negs	r2, r2
    df34:	0e9b      	lsrs	r3, r3, #26
    df36:	4313      	orrs	r3, r2
    df38:	706b      	strb	r3, [r5, #1]
    df3a:	0523      	lsls	r3, r4, #20
    df3c:	0e9b      	lsrs	r3, r3, #26
    df3e:	1c69      	adds	r1, r5, #1
    df40:	4313      	orrs	r3, r2
    df42:	704b      	strb	r3, [r1, #1]
    df44:	233f      	movs	r3, #63
    df46:	4023      	ands	r3, r4
    df48:	4313      	orrs	r3, r2
    df4a:	2004      	movs	r0, #4
    df4c:	708b      	strb	r3, [r1, #2]
    df4e:	e0d1      	b.n	e0f4 <_wctomb_r+0x26c>
    df50:	4b73      	ldr	r3, [pc, #460]	(e120 <.text+0xe120>)
    df52:	18e2      	adds	r2, r4, r3
    df54:	4b73      	ldr	r3, [pc, #460]	(e124 <.text+0xe124>)
    df56:	429a      	cmp	r2, r3
    df58:	d81b      	bhi.n	df92 <_wctomb_r+0x10a>
    df5a:	01a2      	lsls	r2, r4, #6
    df5c:	2308      	movs	r3, #8
    df5e:	425b      	negs	r3, r3
    df60:	0f92      	lsrs	r2, r2, #30
    df62:	431a      	orrs	r2, r3
    df64:	702a      	strb	r2, [r5, #0]
    df66:	0223      	lsls	r3, r4, #8
    df68:	2280      	movs	r2, #128
    df6a:	4252      	negs	r2, r2
    df6c:	0e9b      	lsrs	r3, r3, #26
    df6e:	4313      	orrs	r3, r2
    df70:	706b      	strb	r3, [r5, #1]
    df72:	03a3      	lsls	r3, r4, #14
    df74:	0e9b      	lsrs	r3, r3, #26
    df76:	1c69      	adds	r1, r5, #1
    df78:	4313      	orrs	r3, r2
    df7a:	704b      	strb	r3, [r1, #1]
    df7c:	0523      	lsls	r3, r4, #20
    df7e:	0e9b      	lsrs	r3, r3, #26
    df80:	1c48      	adds	r0, r1, #1
    df82:	4313      	orrs	r3, r2
    df84:	7043      	strb	r3, [r0, #1]
    df86:	233f      	movs	r3, #63
    df88:	4023      	ands	r3, r4
    df8a:	4313      	orrs	r3, r2
    df8c:	7083      	strb	r3, [r0, #2]
    df8e:	2005      	movs	r0, #5
    df90:	e0b0      	b.n	e0f4 <_wctomb_r+0x26c>
    df92:	4b65      	ldr	r3, [pc, #404]	(e128 <.text+0xe128>)
    df94:	429c      	cmp	r4, r3
    df96:	dc00      	bgt.n	df9a <_wctomb_r+0x112>
    df98:	e0aa      	b.n	e0f0 <_wctomb_r+0x268>
    df9a:	0062      	lsls	r2, r4, #1
    df9c:	2304      	movs	r3, #4
    df9e:	425b      	negs	r3, r3
    dfa0:	0fd2      	lsrs	r2, r2, #31
    dfa2:	431a      	orrs	r2, r3
    dfa4:	702a      	strb	r2, [r5, #0]
    dfa6:	00a3      	lsls	r3, r4, #2
    dfa8:	2280      	movs	r2, #128
    dfaa:	4252      	negs	r2, r2
    dfac:	0e9b      	lsrs	r3, r3, #26
    dfae:	4313      	orrs	r3, r2
    dfb0:	706b      	strb	r3, [r5, #1]
    dfb2:	0223      	lsls	r3, r4, #8
    dfb4:	0e9b      	lsrs	r3, r3, #26
    dfb6:	1c68      	adds	r0, r5, #1
    dfb8:	4313      	orrs	r3, r2
    dfba:	7043      	strb	r3, [r0, #1]
    dfbc:	03a3      	lsls	r3, r4, #14
    dfbe:	0e9b      	lsrs	r3, r3, #26
    dfc0:	1c41      	adds	r1, r0, #1
    dfc2:	4313      	orrs	r3, r2
    dfc4:	704b      	strb	r3, [r1, #1]
    dfc6:	0523      	lsls	r3, r4, #20
    dfc8:	0e9b      	lsrs	r3, r3, #26
    dfca:	1c48      	adds	r0, r1, #1
    dfcc:	4313      	orrs	r3, r2
    dfce:	7043      	strb	r3, [r0, #1]
    dfd0:	233f      	movs	r3, #63
    dfd2:	4023      	ands	r3, r4
    dfd4:	4313      	orrs	r3, r2
    dfd6:	7083      	strb	r3, [r0, #2]
    dfd8:	2006      	movs	r0, #6
    dfda:	e08b      	b.n	e0f4 <_wctomb_r+0x26c>
    dfdc:	4953      	ldr	r1, [pc, #332]	(e12c <.text+0xe12c>)
    dfde:	1c30      	adds	r0, r6, #0
    dfe0:	f002 fcb4 	bl	1094c <strcmp>
    dfe4:	2800      	cmp	r0, #0
    dfe6:	d121      	bne.n	e02c <_wctomb_r+0x1a4>
    dfe8:	2d00      	cmp	r5, #0
    dfea:	d07f      	beq.n	e0ec <_wctomb_r+0x264>
    dfec:	0423      	lsls	r3, r4, #16
    dfee:	0e1a      	lsrs	r2, r3, #24
    dff0:	2a00      	cmp	r2, #0
    dff2:	d078      	beq.n	e0e6 <_wctomb_r+0x25e>
    dff4:	1c13      	adds	r3, r2, #0
    dff6:	337f      	adds	r3, #127
    dff8:	061b      	lsls	r3, r3, #24
    dffa:	0e1b      	lsrs	r3, r3, #24
    dffc:	2b1e      	cmp	r3, #30
    dffe:	d905      	bls.n	e00c <_wctomb_r+0x184>
    e000:	1c13      	adds	r3, r2, #0
    e002:	3320      	adds	r3, #32
    e004:	061b      	lsls	r3, r3, #24
    e006:	0e1b      	lsrs	r3, r3, #24
    e008:	2b0f      	cmp	r3, #15
    e00a:	d871      	bhi.n	e0f0 <_wctomb_r+0x268>
    e00c:	20c0      	movs	r0, #192
    e00e:	0623      	lsls	r3, r4, #24
    e010:	0600      	lsls	r0, r0, #24
    e012:	0e19      	lsrs	r1, r3, #24
    e014:	181b      	adds	r3, r3, r0
    e016:	0e1b      	lsrs	r3, r3, #24
    e018:	2b3e      	cmp	r3, #62
    e01a:	d903      	bls.n	e024 <_wctomb_r+0x19c>
    e01c:	2380      	movs	r3, #128
    e01e:	404b      	eors	r3, r1
    e020:	2b7c      	cmp	r3, #124
    e022:	d865      	bhi.n	e0f0 <_wctomb_r+0x268>
    e024:	702a      	strb	r2, [r5, #0]
    e026:	7069      	strb	r1, [r5, #1]
    e028:	2002      	movs	r0, #2
    e02a:	e063      	b.n	e0f4 <_wctomb_r+0x26c>
    e02c:	4940      	ldr	r1, [pc, #256]	(e130 <.text+0xe130>)
    e02e:	1c30      	adds	r0, r6, #0
    e030:	f002 fc8c 	bl	1094c <strcmp>
    e034:	2800      	cmp	r0, #0
    e036:	d114      	bne.n	e062 <_wctomb_r+0x1da>
    e038:	2d00      	cmp	r5, #0
    e03a:	d057      	beq.n	e0ec <_wctomb_r+0x264>
    e03c:	0423      	lsls	r3, r4, #16
    e03e:	0e1a      	lsrs	r2, r3, #24
    e040:	2a00      	cmp	r2, #0
    e042:	d050      	beq.n	e0e6 <_wctomb_r+0x25e>
    e044:	1c13      	adds	r3, r2, #0
    e046:	335f      	adds	r3, #95
    e048:	061b      	lsls	r3, r3, #24
    e04a:	0e1b      	lsrs	r3, r3, #24
    e04c:	2b5d      	cmp	r3, #93
    e04e:	d84f      	bhi.n	e0f0 <_wctomb_r+0x268>
    e050:	20be      	movs	r0, #190
    e052:	0623      	lsls	r3, r4, #24
    e054:	05c0      	lsls	r0, r0, #23
    e056:	0e19      	lsrs	r1, r3, #24
    e058:	181b      	adds	r3, r3, r0
    e05a:	0e1b      	lsrs	r3, r3, #24
    e05c:	2b5d      	cmp	r3, #93
    e05e:	d847      	bhi.n	e0f0 <_wctomb_r+0x268>
    e060:	e7e0      	b.n	e024 <_wctomb_r+0x19c>
    e062:	4934      	ldr	r1, [pc, #208]	(e134 <.text+0xe134>)
    e064:	1c30      	adds	r0, r6, #0
    e066:	f002 fc71 	bl	1094c <strcmp>
    e06a:	2800      	cmp	r0, #0
    e06c:	d139      	bne.n	e0e2 <_wctomb_r+0x25a>
    e06e:	2d00      	cmp	r5, #0
    e070:	d03a      	beq.n	e0e8 <_wctomb_r+0x260>
    e072:	0623      	lsls	r3, r4, #24
    e074:	0e1e      	lsrs	r6, r3, #24
    e076:	0423      	lsls	r3, r4, #16
    e078:	0e19      	lsrs	r1, r3, #24
    e07a:	2900      	cmp	r1, #0
    e07c:	d01f      	beq.n	e0be <_wctomb_r+0x236>
    e07e:	1c0b      	adds	r3, r1, #0
    e080:	3b21      	subs	r3, #33
    e082:	061b      	lsls	r3, r3, #24
    e084:	0e1b      	lsrs	r3, r3, #24
    e086:	2b5d      	cmp	r3, #93
    e088:	d832      	bhi.n	e0f0 <_wctomb_r+0x268>
    e08a:	1c33      	adds	r3, r6, #0
    e08c:	3b21      	subs	r3, #33
    e08e:	061b      	lsls	r3, r3, #24
    e090:	0e1b      	lsrs	r3, r3, #24
    e092:	2b5d      	cmp	r3, #93
    e094:	d82c      	bhi.n	e0f0 <_wctomb_r+0x268>
    e096:	683b      	ldr	r3, [r7, #0]
    e098:	2b00      	cmp	r3, #0
    e09a:	d001      	beq.n	e0a0 <_wctomb_r+0x218>
    e09c:	2000      	movs	r0, #0
    e09e:	e00a      	b.n	e0b6 <_wctomb_r+0x22e>
    e0a0:	2301      	movs	r3, #1
    e0a2:	603b      	str	r3, [r7, #0]
    e0a4:	231b      	movs	r3, #27
    e0a6:	702b      	strb	r3, [r5, #0]
    e0a8:	2324      	movs	r3, #36
    e0aa:	706b      	strb	r3, [r5, #1]
    e0ac:	1c6a      	adds	r2, r5, #1
    e0ae:	2342      	movs	r3, #66
    e0b0:	7053      	strb	r3, [r2, #1]
    e0b2:	1c95      	adds	r5, r2, #2
    e0b4:	2003      	movs	r0, #3
    e0b6:	3002      	adds	r0, #2
    e0b8:	7029      	strb	r1, [r5, #0]
    e0ba:	706e      	strb	r6, [r5, #1]
    e0bc:	e01a      	b.n	e0f4 <_wctomb_r+0x26c>
    e0be:	683b      	ldr	r3, [r7, #0]
    e0c0:	2b00      	cmp	r3, #0
    e0c2:	d101      	bne.n	e0c8 <_wctomb_r+0x240>
    e0c4:	2000      	movs	r0, #0
    e0c6:	e009      	b.n	e0dc <_wctomb_r+0x254>
    e0c8:	231b      	movs	r3, #27
    e0ca:	6039      	str	r1, [r7, #0]
    e0cc:	702b      	strb	r3, [r5, #0]
    e0ce:	2328      	movs	r3, #40
    e0d0:	706b      	strb	r3, [r5, #1]
    e0d2:	1c6a      	adds	r2, r5, #1
    e0d4:	2342      	movs	r3, #66
    e0d6:	7053      	strb	r3, [r2, #1]
    e0d8:	1c95      	adds	r5, r2, #2
    e0da:	2003      	movs	r0, #3
    e0dc:	3001      	adds	r0, #1
    e0de:	702e      	strb	r6, [r5, #0]
    e0e0:	e008      	b.n	e0f4 <_wctomb_r+0x26c>
    e0e2:	2d00      	cmp	r5, #0
    e0e4:	d002      	beq.n	e0ec <_wctomb_r+0x264>
    e0e6:	702c      	strb	r4, [r5, #0]
    e0e8:	2001      	movs	r0, #1
    e0ea:	e003      	b.n	e0f4 <_wctomb_r+0x26c>
    e0ec:	2000      	movs	r0, #0
    e0ee:	e001      	b.n	e0f4 <_wctomb_r+0x26c>
    e0f0:	2001      	movs	r0, #1
    e0f2:	4240      	negs	r0, r0
    e0f4:	bcf0      	pop	{r4, r5, r6, r7}
    e0f6:	bc02      	pop	{r1}
    e0f8:	4708      	bx	r1
    e0fa:	0000      	lsls	r0, r0, #0
    e0fc:	0444      	lsls	r4, r0, #17
    e0fe:	4000      	ands	r0, r0
    e100:	9744      	str	r7, [sp, #272]
    e102:	0001      	lsls	r1, r0, #0
    e104:	077f      	lsls	r7, r7, #29
    e106:	0000      	lsls	r0, r0, #0
    e108:	f800 ffff 	strb.w	pc, [r0, #255]!
    e10c:	f7ff 0000 	undefined
    e110:	2800      	cmp	r0, #0
    e112:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
    e116:	0000      	lsls	r0, r0, #0
    e118:	0000      	lsls	r0, r0, #0
    e11a:	ffff ffff 	undefined
    e11e:	001e      	lsls	r6, r3, #0
    e120:	0000      	lsls	r0, r0, #0
    e122:	ffe0 ffff 	undefined
    e126:	03df      	lsls	r7, r3, #15
    e128:	ffff 03ff 	vrsra.u64	q8, <illegal reg q15.5>, #1
    e12c:	974c      	str	r7, [sp, #304]
    e12e:	0001      	lsls	r1, r0, #0
    e130:	9754      	str	r7, [sp, #336]
    e132:	0001      	lsls	r1, r0, #0
    e134:	975c      	str	r7, [sp, #368]
    e136:	0001      	lsls	r1, r0, #0

0000e138 <__swsetup>:
    e138:	b530      	push	{r4, r5, lr}
    e13a:	4b23      	ldr	r3, [pc, #140]	(e1c8 <.text+0xe1c8>)
    e13c:	1c04      	adds	r4, r0, #0
    e13e:	6818      	ldr	r0, [r3, #0]
    e140:	2800      	cmp	r0, #0
    e142:	d004      	beq.n	e14e <__swsetup+0x16>
    e144:	6b83      	ldr	r3, [r0, #56]
    e146:	2b00      	cmp	r3, #0
    e148:	d101      	bne.n	e14e <__swsetup+0x16>
    e14a:	f000 ff37 	bl	efbc <__sinit>
    e14e:	89a2      	ldrh	r2, [r4, #12]
    e150:	2308      	movs	r3, #8
    e152:	1c15      	adds	r5, r2, #0
    e154:	401d      	ands	r5, r3
    e156:	d11e      	bne.n	e196 <__swsetup+0x5e>
    e158:	06d3      	lsls	r3, r2, #27
    e15a:	d402      	bmi.n	e162 <__swsetup+0x2a>
    e15c:	2001      	movs	r0, #1
    e15e:	4240      	negs	r0, r0
    e160:	e02f      	b.n	e1c2 <__swsetup+0x8a>
    e162:	0753      	lsls	r3, r2, #29
    e164:	d513      	bpl.n	e18e <__swsetup+0x56>
    e166:	6b21      	ldr	r1, [r4, #48]
    e168:	2900      	cmp	r1, #0
    e16a:	d008      	beq.n	e17e <__swsetup+0x46>
    e16c:	1c23      	adds	r3, r4, #0
    e16e:	3340      	adds	r3, #64
    e170:	4299      	cmp	r1, r3
    e172:	d003      	beq.n	e17c <__swsetup+0x44>
    e174:	4b14      	ldr	r3, [pc, #80]	(e1c8 <.text+0xe1c8>)
    e176:	6818      	ldr	r0, [r3, #0]
    e178:	f001 f82c 	bl	f1d4 <_free_r>
    e17c:	6325      	str	r5, [r4, #48]
    e17e:	89a3      	ldrh	r3, [r4, #12]
    e180:	2224      	movs	r2, #36
    e182:	4393      	bics	r3, r2
    e184:	81a3      	strh	r3, [r4, #12]
    e186:	2300      	movs	r3, #0
    e188:	6063      	str	r3, [r4, #4]
    e18a:	6923      	ldr	r3, [r4, #16]
    e18c:	6023      	str	r3, [r4, #0]
    e18e:	89a3      	ldrh	r3, [r4, #12]
    e190:	2208      	movs	r2, #8
    e192:	4313      	orrs	r3, r2
    e194:	81a3      	strh	r3, [r4, #12]
    e196:	6923      	ldr	r3, [r4, #16]
    e198:	2b00      	cmp	r3, #0
    e19a:	d102      	bne.n	e1a2 <__swsetup+0x6a>
    e19c:	1c20      	adds	r0, r4, #0
    e19e:	f001 fab1 	bl	f704 <__smakebuf>
    e1a2:	89a3      	ldrh	r3, [r4, #12]
    e1a4:	07da      	lsls	r2, r3, #31
    e1a6:	d505      	bpl.n	e1b4 <__swsetup+0x7c>
    e1a8:	2300      	movs	r3, #0
    e1aa:	60a3      	str	r3, [r4, #8]
    e1ac:	6963      	ldr	r3, [r4, #20]
    e1ae:	425b      	negs	r3, r3
    e1b0:	61a3      	str	r3, [r4, #24]
    e1b2:	e005      	b.n	e1c0 <__swsetup+0x88>
    e1b4:	079a      	lsls	r2, r3, #30
    e1b6:	d501      	bpl.n	e1bc <__swsetup+0x84>
    e1b8:	2300      	movs	r3, #0
    e1ba:	e000      	b.n	e1be <__swsetup+0x86>
    e1bc:	6963      	ldr	r3, [r4, #20]
    e1be:	60a3      	str	r3, [r4, #8]
    e1c0:	2000      	movs	r0, #0
    e1c2:	bc30      	pop	{r4, r5}
    e1c4:	bc02      	pop	{r1}
    e1c6:	4708      	bx	r1
    e1c8:	003c      	lsls	r4, r7, #0
    e1ca:	4000      	ands	r0, r0

0000e1cc <quorem>:
    e1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    e1ce:	690a      	ldr	r2, [r1, #16]
    e1d0:	6903      	ldr	r3, [r0, #16]
    e1d2:	b089      	sub	sp, #36
    e1d4:	9001      	str	r0, [sp, #4]
    e1d6:	9100      	str	r1, [sp, #0]
    e1d8:	4293      	cmp	r3, r2
    e1da:	da01      	bge.n	e1e0 <quorem+0x14>
    e1dc:	2000      	movs	r0, #0
    e1de:	e089      	b.n	e2f4 <quorem+0x128>
    e1e0:	1e56      	subs	r6, r2, #1
    e1e2:	9800      	ldr	r0, [sp, #0]
    e1e4:	9a01      	ldr	r2, [sp, #4]
    e1e6:	3014      	adds	r0, #20
    e1e8:	3214      	adds	r2, #20
    e1ea:	00b3      	lsls	r3, r6, #2
    e1ec:	18c1      	adds	r1, r0, r3
    e1ee:	18d3      	adds	r3, r2, r3
    e1f0:	9106      	str	r1, [sp, #24]
    e1f2:	9305      	str	r3, [sp, #20]
    e1f4:	6809      	ldr	r1, [r1, #0]
    e1f6:	681b      	ldr	r3, [r3, #0]
    e1f8:	9008      	str	r0, [sp, #32]
    e1fa:	3101      	adds	r1, #1
    e1fc:	1c18      	adds	r0, r3, #0
    e1fe:	9207      	str	r2, [sp, #28]
    e200:	9302      	str	r3, [sp, #8]
    e202:	f002 fc39 	bl	10a78 <__aeabi_uidiv>
    e206:	9004      	str	r0, [sp, #16]
    e208:	2800      	cmp	r0, #0
    e20a:	d036      	beq.n	e27a <quorem+0xae>
    e20c:	2000      	movs	r0, #0
    e20e:	9d07      	ldr	r5, [sp, #28]
    e210:	9f08      	ldr	r7, [sp, #32]
    e212:	9003      	str	r0, [sp, #12]
    e214:	4684      	mov	ip, r0
    e216:	cf04      	ldmia	r7!, {r2}
    e218:	4c38      	ldr	r4, [pc, #224]	(e2fc <.text+0xe2fc>)
    e21a:	9804      	ldr	r0, [sp, #16]
    e21c:	1c13      	adds	r3, r2, #0
    e21e:	4023      	ands	r3, r4
    e220:	1c01      	adds	r1, r0, #0
    e222:	4359      	muls	r1, r3
    e224:	0c12      	lsrs	r2, r2, #16
    e226:	4342      	muls	r2, r0
    e228:	4461      	add	r1, ip
    e22a:	0c0b      	lsrs	r3, r1, #16
    e22c:	18d2      	adds	r2, r2, r3
    e22e:	0c13      	lsrs	r3, r2, #16
    e230:	469c      	mov	ip, r3
    e232:	682b      	ldr	r3, [r5, #0]
    e234:	1c18      	adds	r0, r3, #0
    e236:	4021      	ands	r1, r4
    e238:	4020      	ands	r0, r4
    e23a:	1a40      	subs	r0, r0, r1
    e23c:	9903      	ldr	r1, [sp, #12]
    e23e:	4022      	ands	r2, r4
    e240:	1840      	adds	r0, r0, r1
    e242:	0c1b      	lsrs	r3, r3, #16
    e244:	1a9b      	subs	r3, r3, r2
    e246:	1402      	asrs	r2, r0, #16
    e248:	189b      	adds	r3, r3, r2
    e24a:	141a      	asrs	r2, r3, #16
    e24c:	806b      	strh	r3, [r5, #2]
    e24e:	9b06      	ldr	r3, [sp, #24]
    e250:	8028      	strh	r0, [r5, #0]
    e252:	9203      	str	r2, [sp, #12]
    e254:	3504      	adds	r5, #4
    e256:	429f      	cmp	r7, r3
    e258:	d9dd      	bls.n	e216 <quorem+0x4a>
    e25a:	9802      	ldr	r0, [sp, #8]
    e25c:	2800      	cmp	r0, #0
    e25e:	d001      	beq.n	e264 <quorem+0x98>
    e260:	e00b      	b.n	e27a <quorem+0xae>
    e262:	3e01      	subs	r6, #1
    e264:	9905      	ldr	r1, [sp, #20]
    e266:	9a07      	ldr	r2, [sp, #28]
    e268:	3904      	subs	r1, #4
    e26a:	9105      	str	r1, [sp, #20]
    e26c:	4291      	cmp	r1, r2
    e26e:	d902      	bls.n	e276 <quorem+0xaa>
    e270:	680b      	ldr	r3, [r1, #0]
    e272:	2b00      	cmp	r3, #0
    e274:	d0f5      	beq.n	e262 <quorem+0x96>
    e276:	9b01      	ldr	r3, [sp, #4]
    e278:	611e      	str	r6, [r3, #16]
    e27a:	9801      	ldr	r0, [sp, #4]
    e27c:	9900      	ldr	r1, [sp, #0]
    e27e:	f001 fd9d 	bl	fdbc <__mcmp>
    e282:	2800      	cmp	r0, #0
    e284:	db35      	blt.n	e2f2 <quorem+0x126>
    e286:	9804      	ldr	r0, [sp, #16]
    e288:	3001      	adds	r0, #1
    e28a:	2700      	movs	r7, #0
    e28c:	9004      	str	r0, [sp, #16]
    e28e:	9d07      	ldr	r5, [sp, #28]
    e290:	46bc      	mov	ip, r7
    e292:	9908      	ldr	r1, [sp, #32]
    e294:	c904      	ldmia	r1!, {r2}
    e296:	4c19      	ldr	r4, [pc, #100]	(e2fc <.text+0xe2fc>)
    e298:	9108      	str	r1, [sp, #32]
    e29a:	1c11      	adds	r1, r2, #0
    e29c:	4021      	ands	r1, r4
    e29e:	4461      	add	r1, ip
    e2a0:	0c0b      	lsrs	r3, r1, #16
    e2a2:	0c12      	lsrs	r2, r2, #16
    e2a4:	18d2      	adds	r2, r2, r3
    e2a6:	0c13      	lsrs	r3, r2, #16
    e2a8:	469c      	mov	ip, r3
    e2aa:	682b      	ldr	r3, [r5, #0]
    e2ac:	1c18      	adds	r0, r3, #0
    e2ae:	4021      	ands	r1, r4
    e2b0:	4020      	ands	r0, r4
    e2b2:	1a40      	subs	r0, r0, r1
    e2b4:	19c0      	adds	r0, r0, r7
    e2b6:	4022      	ands	r2, r4
    e2b8:	0c1b      	lsrs	r3, r3, #16
    e2ba:	1a9b      	subs	r3, r3, r2
    e2bc:	8028      	strh	r0, [r5, #0]
    e2be:	1402      	asrs	r2, r0, #16
    e2c0:	9906      	ldr	r1, [sp, #24]
    e2c2:	9808      	ldr	r0, [sp, #32]
    e2c4:	189b      	adds	r3, r3, r2
    e2c6:	806b      	strh	r3, [r5, #2]
    e2c8:	141f      	asrs	r7, r3, #16
    e2ca:	3504      	adds	r5, #4
    e2cc:	4288      	cmp	r0, r1
    e2ce:	d9e0      	bls.n	e292 <quorem+0xc6>
    e2d0:	9807      	ldr	r0, [sp, #28]
    e2d2:	00b3      	lsls	r3, r6, #2
    e2d4:	18c2      	adds	r2, r0, r3
    e2d6:	6813      	ldr	r3, [r2, #0]
    e2d8:	2b00      	cmp	r3, #0
    e2da:	d001      	beq.n	e2e0 <quorem+0x114>
    e2dc:	e009      	b.n	e2f2 <quorem+0x126>
    e2de:	3e01      	subs	r6, #1
    e2e0:	9907      	ldr	r1, [sp, #28]
    e2e2:	3a04      	subs	r2, #4
    e2e4:	428a      	cmp	r2, r1
    e2e6:	d902      	bls.n	e2ee <quorem+0x122>
    e2e8:	6813      	ldr	r3, [r2, #0]
    e2ea:	2b00      	cmp	r3, #0
    e2ec:	d0f7      	beq.n	e2de <quorem+0x112>
    e2ee:	9a01      	ldr	r2, [sp, #4]
    e2f0:	6116      	str	r6, [r2, #16]
    e2f2:	9804      	ldr	r0, [sp, #16]
    e2f4:	b009      	add	sp, #36
    e2f6:	bcf0      	pop	{r4, r5, r6, r7}
    e2f8:	bc02      	pop	{r1}
    e2fa:	4708      	bx	r1
    e2fc:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

0000e300 <_dtoa_r>:
    e300:	b5f0      	push	{r4, r5, r6, r7, lr}
    e302:	b0a4      	sub	sp, #144
    e304:	9103      	str	r1, [sp, #12]
    e306:	9204      	str	r2, [sp, #16]
    e308:	6c01      	ldr	r1, [r0, #64]
    e30a:	9002      	str	r0, [sp, #8]
    e30c:	9301      	str	r3, [sp, #4]
    e30e:	9c2b      	ldr	r4, [sp, #172]
    e310:	2900      	cmp	r1, #0
    e312:	d00a      	beq.n	e32a <_dtoa_r+0x2a>
    e314:	6c43      	ldr	r3, [r0, #68]
    e316:	604b      	str	r3, [r1, #4]
    e318:	6c42      	ldr	r2, [r0, #68]
    e31a:	2301      	movs	r3, #1
    e31c:	4093      	lsls	r3, r2
    e31e:	608b      	str	r3, [r1, #8]
    e320:	f001 fce6 	bl	fcf0 <_Bfree>
    e324:	9802      	ldr	r0, [sp, #8]
    e326:	2300      	movs	r3, #0
    e328:	6403      	str	r3, [r0, #64]
    e32a:	9a03      	ldr	r2, [sp, #12]
    e32c:	2a00      	cmp	r2, #0
    e32e:	da05      	bge.n	e33c <_dtoa_r+0x3c>
    e330:	2301      	movs	r3, #1
    e332:	6023      	str	r3, [r4, #0]
    e334:	4bcd      	ldr	r3, [pc, #820]	(e66c <.text+0xe66c>)
    e336:	401a      	ands	r2, r3
    e338:	9203      	str	r2, [sp, #12]
    e33a:	e001      	b.n	e340 <_dtoa_r+0x40>
    e33c:	2300      	movs	r3, #0
    e33e:	6023      	str	r3, [r4, #0]
    e340:	9e03      	ldr	r6, [sp, #12]
    e342:	4acb      	ldr	r2, [pc, #812]	(e670 <.text+0xe670>)
    e344:	1c33      	adds	r3, r6, #0
    e346:	4013      	ands	r3, r2
    e348:	4293      	cmp	r3, r2
    e34a:	d119      	bne.n	e380 <_dtoa_r+0x80>
    e34c:	4bc9      	ldr	r3, [pc, #804]	(e674 <.text+0xe674>)
    e34e:	992a      	ldr	r1, [sp, #168]
    e350:	9a04      	ldr	r2, [sp, #16]
    e352:	600b      	str	r3, [r1, #0]
    e354:	2a00      	cmp	r2, #0
    e356:	d104      	bne.n	e362 <_dtoa_r+0x62>
    e358:	4bc7      	ldr	r3, [pc, #796]	(e678 <.text+0xe678>)
    e35a:	421e      	tst	r6, r3
    e35c:	d101      	bne.n	e362 <_dtoa_r+0x62>
    e35e:	48c7      	ldr	r0, [pc, #796]	(e67c <.text+0xe67c>)
    e360:	e000      	b.n	e364 <_dtoa_r+0x64>
    e362:	48c7      	ldr	r0, [pc, #796]	(e680 <.text+0xe680>)
    e364:	9b2c      	ldr	r3, [sp, #176]
    e366:	2b00      	cmp	r3, #0
    e368:	d101      	bne.n	e36e <_dtoa_r+0x6e>
    e36a:	f000 fdc3 	bl	eef4 <.text+0xeef4>
    e36e:	78c3      	ldrb	r3, [r0, #3]
    e370:	1cc2      	adds	r2, r0, #3
    e372:	2b00      	cmp	r3, #0
    e374:	d000      	beq.n	e378 <_dtoa_r+0x78>
    e376:	3205      	adds	r2, #5
    e378:	9c2c      	ldr	r4, [sp, #176]
    e37a:	6022      	str	r2, [r4, #0]
    e37c:	f000 fdba 	bl	eef4 <.text+0xeef4>
    e380:	9803      	ldr	r0, [sp, #12]
    e382:	9904      	ldr	r1, [sp, #16]
    e384:	4abf      	ldr	r2, [pc, #764]	(e684 <.text+0xe684>)
    e386:	4bc0      	ldr	r3, [pc, #768]	(e688 <.text+0xe688>)
    e388:	9005      	str	r0, [sp, #20]
    e38a:	9106      	str	r1, [sp, #24]
    e38c:	f00a fc64 	bl	18c58 <____nedf2_from_thumb>
    e390:	2800      	cmp	r0, #0
    e392:	d10e      	bne.n	e3b2 <_dtoa_r+0xb2>
    e394:	992a      	ldr	r1, [sp, #168]
    e396:	9a2c      	ldr	r2, [sp, #176]
    e398:	2301      	movs	r3, #1
    e39a:	600b      	str	r3, [r1, #0]
    e39c:	2a00      	cmp	r2, #0
    e39e:	d102      	bne.n	e3a6 <_dtoa_r+0xa6>
    e3a0:	48ba      	ldr	r0, [pc, #744]	(e68c <.text+0xe68c>)
    e3a2:	f000 fda7 	bl	eef4 <.text+0xeef4>
    e3a6:	4bba      	ldr	r3, [pc, #744]	(e690 <.text+0xe690>)
    e3a8:	9c2c      	ldr	r4, [sp, #176]
    e3aa:	1e58      	subs	r0, r3, #1
    e3ac:	6023      	str	r3, [r4, #0]
    e3ae:	f000 fda1 	bl	eef4 <.text+0xeef4>
    e3b2:	ab22      	add	r3, sp, #136
    e3b4:	9300      	str	r3, [sp, #0]
    e3b6:	9802      	ldr	r0, [sp, #8]
    e3b8:	ab23      	add	r3, sp, #140
    e3ba:	9905      	ldr	r1, [sp, #20]
    e3bc:	9a06      	ldr	r2, [sp, #24]
    e3be:	f001 fe1f 	bl	10000 <_d2b>
    e3c2:	0073      	lsls	r3, r6, #1
    e3c4:	0d5c      	lsrs	r4, r3, #21
    e3c6:	9014      	str	r0, [sp, #80]
    e3c8:	2c00      	cmp	r4, #0
    e3ca:	d00b      	beq.n	e3e4 <_dtoa_r+0xe4>
    e3cc:	9805      	ldr	r0, [sp, #20]
    e3ce:	9906      	ldr	r1, [sp, #24]
    e3d0:	4ba9      	ldr	r3, [pc, #676]	(e678 <.text+0xe678>)
    e3d2:	4ab0      	ldr	r2, [pc, #704]	(e694 <.text+0xe694>)
    e3d4:	4003      	ands	r3, r0
    e3d6:	1c18      	adds	r0, r3, #0
    e3d8:	4310      	orrs	r0, r2
    e3da:	4aaf      	ldr	r2, [pc, #700]	(e698 <.text+0xe698>)
    e3dc:	2300      	movs	r3, #0
    e3de:	18a6      	adds	r6, r4, r2
    e3e0:	9313      	str	r3, [sp, #76]
    e3e2:	e023      	b.n	e42c <_dtoa_r+0x12c>
    e3e4:	9b22      	ldr	r3, [sp, #136]
    e3e6:	4cad      	ldr	r4, [pc, #692]	(e69c <.text+0xe69c>)
    e3e8:	9a23      	ldr	r2, [sp, #140]
    e3ea:	191b      	adds	r3, r3, r4
    e3ec:	189d      	adds	r5, r3, r2
    e3ee:	2d20      	cmp	r5, #32
    e3f0:	dd09      	ble.n	e406 <_dtoa_r+0x106>
    e3f2:	2240      	movs	r2, #64
    e3f4:	1b52      	subs	r2, r2, r5
    e3f6:	1c2b      	adds	r3, r5, #0
    e3f8:	9804      	ldr	r0, [sp, #16]
    e3fa:	4096      	lsls	r6, r2
    e3fc:	3b20      	subs	r3, #32
    e3fe:	40d8      	lsrs	r0, r3
    e400:	1c34      	adds	r4, r6, #0
    e402:	4304      	orrs	r4, r0
    e404:	e003      	b.n	e40e <_dtoa_r+0x10e>
    e406:	2320      	movs	r3, #32
    e408:	9c04      	ldr	r4, [sp, #16]
    e40a:	1b5b      	subs	r3, r3, r5
    e40c:	409c      	lsls	r4, r3
    e40e:	1c20      	adds	r0, r4, #0
    e410:	f00a fc2a 	bl	18c68 <____floatsidf_from_thumb>
    e414:	2c00      	cmp	r4, #0
    e416:	da03      	bge.n	e420 <_dtoa_r+0x120>
    e418:	4aa1      	ldr	r2, [pc, #644]	(e6a0 <.text+0xe6a0>)
    e41a:	4ba2      	ldr	r3, [pc, #648]	(e6a4 <.text+0xe6a4>)
    e41c:	f00a fc28 	bl	18c70 <____adddf3_from_thumb>
    e420:	4aa1      	ldr	r2, [pc, #644]	(e6a8 <.text+0xe6a8>)
    e422:	4ba2      	ldr	r3, [pc, #648]	(e6ac <.text+0xe6ac>)
    e424:	2401      	movs	r4, #1
    e426:	9413      	str	r4, [sp, #76]
    e428:	1880      	adds	r0, r0, r2
    e42a:	18ee      	adds	r6, r5, r3
    e42c:	4aa0      	ldr	r2, [pc, #640]	(e6b0 <.text+0xe6b0>)
    e42e:	4ba1      	ldr	r3, [pc, #644]	(e6b4 <.text+0xe6b4>)
    e430:	f00a fc22 	bl	18c78 <____subdf3_from_thumb>
    e434:	4aa0      	ldr	r2, [pc, #640]	(e6b8 <.text+0xe6b8>)
    e436:	4ba1      	ldr	r3, [pc, #644]	(e6bc <.text+0xe6bc>)
    e438:	f00a fc22 	bl	18c80 <____muldf3_from_thumb>
    e43c:	4aa0      	ldr	r2, [pc, #640]	(e6c0 <.text+0xe6c0>)
    e43e:	4ba1      	ldr	r3, [pc, #644]	(e6c4 <.text+0xe6c4>)
    e440:	f00a fc16 	bl	18c70 <____adddf3_from_thumb>
    e444:	1c04      	adds	r4, r0, #0
    e446:	1c30      	adds	r0, r6, #0
    e448:	1c0d      	adds	r5, r1, #0
    e44a:	f00a fc0d 	bl	18c68 <____floatsidf_from_thumb>
    e44e:	4a9e      	ldr	r2, [pc, #632]	(e6c8 <.text+0xe6c8>)
    e450:	4b9e      	ldr	r3, [pc, #632]	(e6cc <.text+0xe6cc>)
    e452:	f00a fc15 	bl	18c80 <____muldf3_from_thumb>
    e456:	1c02      	adds	r2, r0, #0
    e458:	1c0b      	adds	r3, r1, #0
    e45a:	1c20      	adds	r0, r4, #0
    e45c:	1c29      	adds	r1, r5, #0
    e45e:	f00a fc07 	bl	18c70 <____adddf3_from_thumb>
    e462:	1c04      	adds	r4, r0, #0
    e464:	1c0d      	adds	r5, r1, #0
    e466:	f00a fc0f 	bl	18c88 <____fixdfsi_from_thumb>
    e46a:	1c29      	adds	r1, r5, #0
    e46c:	900e      	str	r0, [sp, #56]
    e46e:	4a85      	ldr	r2, [pc, #532]	(e684 <.text+0xe684>)
    e470:	4b85      	ldr	r3, [pc, #532]	(e688 <.text+0xe688>)
    e472:	1c20      	adds	r0, r4, #0
    e474:	f00a fbec 	bl	18c50 <____ltdf2_from_thumb>
    e478:	2800      	cmp	r0, #0
    e47a:	da0d      	bge.n	e498 <_dtoa_r+0x198>
    e47c:	980e      	ldr	r0, [sp, #56]
    e47e:	f00a fbf3 	bl	18c68 <____floatsidf_from_thumb>
    e482:	1c02      	adds	r2, r0, #0
    e484:	1c0b      	adds	r3, r1, #0
    e486:	1c20      	adds	r0, r4, #0
    e488:	1c29      	adds	r1, r5, #0
    e48a:	f00a fbe5 	bl	18c58 <____nedf2_from_thumb>
    e48e:	2800      	cmp	r0, #0
    e490:	d002      	beq.n	e498 <_dtoa_r+0x198>
    e492:	980e      	ldr	r0, [sp, #56]
    e494:	3801      	subs	r0, #1
    e496:	900e      	str	r0, [sp, #56]
    e498:	990e      	ldr	r1, [sp, #56]
    e49a:	2916      	cmp	r1, #22
    e49c:	d901      	bls.n	e4a2 <_dtoa_r+0x1a2>
    e49e:	2201      	movs	r2, #1
    e4a0:	e012      	b.n	e4c8 <_dtoa_r+0x1c8>
    e4a2:	9c0e      	ldr	r4, [sp, #56]
    e4a4:	4b8a      	ldr	r3, [pc, #552]	(e6d0 <.text+0xe6d0>)
    e4a6:	00e2      	lsls	r2, r4, #3
    e4a8:	18d2      	adds	r2, r2, r3
    e4aa:	9805      	ldr	r0, [sp, #20]
    e4ac:	9906      	ldr	r1, [sp, #24]
    e4ae:	6853      	ldr	r3, [r2, #4]
    e4b0:	6812      	ldr	r2, [r2, #0]
    e4b2:	f00a fbcd 	bl	18c50 <____ltdf2_from_thumb>
    e4b6:	2800      	cmp	r0, #0
    e4b8:	db02      	blt.n	e4c0 <_dtoa_r+0x1c0>
    e4ba:	2000      	movs	r0, #0
    e4bc:	900f      	str	r0, [sp, #60]
    e4be:	e004      	b.n	e4ca <_dtoa_r+0x1ca>
    e4c0:	990e      	ldr	r1, [sp, #56]
    e4c2:	3901      	subs	r1, #1
    e4c4:	910e      	str	r1, [sp, #56]
    e4c6:	2200      	movs	r2, #0
    e4c8:	920f      	str	r2, [sp, #60]
    e4ca:	9b22      	ldr	r3, [sp, #136]
    e4cc:	1b9b      	subs	r3, r3, r6
    e4ce:	1e5a      	subs	r2, r3, #1
    e4d0:	d403      	bmi.n	e4da <_dtoa_r+0x1da>
    e4d2:	2300      	movs	r3, #0
    e4d4:	9211      	str	r2, [sp, #68]
    e4d6:	9309      	str	r3, [sp, #36]
    e4d8:	e003      	b.n	e4e2 <_dtoa_r+0x1e2>
    e4da:	4252      	negs	r2, r2
    e4dc:	2400      	movs	r4, #0
    e4de:	9209      	str	r2, [sp, #36]
    e4e0:	9411      	str	r4, [sp, #68]
    e4e2:	980e      	ldr	r0, [sp, #56]
    e4e4:	2800      	cmp	r0, #0
    e4e6:	db06      	blt.n	e4f6 <_dtoa_r+0x1f6>
    e4e8:	9911      	ldr	r1, [sp, #68]
    e4ea:	2200      	movs	r2, #0
    e4ec:	1809      	adds	r1, r1, r0
    e4ee:	9111      	str	r1, [sp, #68]
    e4f0:	9012      	str	r0, [sp, #72]
    e4f2:	920a      	str	r2, [sp, #40]
    e4f4:	e007      	b.n	e506 <_dtoa_r+0x206>
    e4f6:	9b09      	ldr	r3, [sp, #36]
    e4f8:	9c0e      	ldr	r4, [sp, #56]
    e4fa:	2100      	movs	r1, #0
    e4fc:	1b1b      	subs	r3, r3, r4
    e4fe:	4260      	negs	r0, r4
    e500:	9309      	str	r3, [sp, #36]
    e502:	900a      	str	r0, [sp, #40]
    e504:	9112      	str	r1, [sp, #72]
    e506:	9a01      	ldr	r2, [sp, #4]
    e508:	2a09      	cmp	r2, #9
    e50a:	d81b      	bhi.n	e544 <_dtoa_r+0x244>
    e50c:	2a05      	cmp	r2, #5
    e50e:	dc01      	bgt.n	e514 <_dtoa_r+0x214>
    e510:	2401      	movs	r4, #1
    e512:	e003      	b.n	e51c <_dtoa_r+0x21c>
    e514:	9b01      	ldr	r3, [sp, #4]
    e516:	3b04      	subs	r3, #4
    e518:	9301      	str	r3, [sp, #4]
    e51a:	2400      	movs	r4, #0
    e51c:	9801      	ldr	r0, [sp, #4]
    e51e:	2805      	cmp	r0, #5
    e520:	d803      	bhi.n	e52a <_dtoa_r+0x22a>
    e522:	4a6c      	ldr	r2, [pc, #432]	(e6d4 <.text+0xe6d4>)
    e524:	0083      	lsls	r3, r0, #2
    e526:	589b      	ldr	r3, [r3, r2]
    e528:	469f      	mov	pc, r3
    e52a:	2101      	movs	r1, #1
    e52c:	4249      	negs	r1, r1
    e52e:	2201      	movs	r2, #1
    e530:	910c      	str	r1, [sp, #48]
    e532:	910d      	str	r1, [sp, #52]
    e534:	9210      	str	r2, [sp, #64]
    e536:	e02f      	b.n	e598 <_dtoa_r+0x298>
    e538:	2301      	movs	r3, #1
    e53a:	9310      	str	r3, [sp, #64]
    e53c:	e020      	b.n	e580 <_dtoa_r+0x280>
    e53e:	2001      	movs	r0, #1
    e540:	9010      	str	r0, [sp, #64]
    e542:	e00e      	b.n	e562 <_dtoa_r+0x262>
    e544:	2100      	movs	r1, #0
    e546:	9101      	str	r1, [sp, #4]
    e548:	2401      	movs	r4, #1
    e54a:	2301      	movs	r3, #1
    e54c:	425b      	negs	r3, r3
    e54e:	2200      	movs	r2, #0
    e550:	2001      	movs	r0, #1
    e552:	2612      	movs	r6, #18
    e554:	9229      	str	r2, [sp, #164]
    e556:	930c      	str	r3, [sp, #48]
    e558:	930d      	str	r3, [sp, #52]
    e55a:	9010      	str	r0, [sp, #64]
    e55c:	e01c      	b.n	e598 <_dtoa_r+0x298>
    e55e:	2100      	movs	r1, #0
    e560:	9110      	str	r1, [sp, #64]
    e562:	9a29      	ldr	r2, [sp, #164]
    e564:	2a00      	cmp	r2, #0
    e566:	dd03      	ble.n	e570 <_dtoa_r+0x270>
    e568:	1c16      	adds	r6, r2, #0
    e56a:	920c      	str	r2, [sp, #48]
    e56c:	920d      	str	r2, [sp, #52]
    e56e:	e013      	b.n	e598 <_dtoa_r+0x298>
    e570:	2601      	movs	r6, #1
    e572:	2301      	movs	r3, #1
    e574:	9329      	str	r3, [sp, #164]
    e576:	960c      	str	r6, [sp, #48]
    e578:	960d      	str	r6, [sp, #52]
    e57a:	e00d      	b.n	e598 <_dtoa_r+0x298>
    e57c:	2000      	movs	r0, #0
    e57e:	9010      	str	r0, [sp, #64]
    e580:	9b29      	ldr	r3, [sp, #164]
    e582:	990e      	ldr	r1, [sp, #56]
    e584:	3301      	adds	r3, #1
    e586:	18ce      	adds	r6, r1, r3
    e588:	1e72      	subs	r2, r6, #1
    e58a:	920d      	str	r2, [sp, #52]
    e58c:	2e00      	cmp	r6, #0
    e58e:	dc02      	bgt.n	e596 <_dtoa_r+0x296>
    e590:	960c      	str	r6, [sp, #48]
    e592:	2601      	movs	r6, #1
    e594:	e000      	b.n	e598 <_dtoa_r+0x298>
    e596:	960c      	str	r6, [sp, #48]
    e598:	9802      	ldr	r0, [sp, #8]
    e59a:	2300      	movs	r3, #0
    e59c:	2204      	movs	r2, #4
    e59e:	6443      	str	r3, [r0, #68]
    e5a0:	e003      	b.n	e5aa <_dtoa_r+0x2aa>
    e5a2:	1c4b      	adds	r3, r1, #1
    e5a4:	9902      	ldr	r1, [sp, #8]
    e5a6:	644b      	str	r3, [r1, #68]
    e5a8:	0052      	lsls	r2, r2, #1
    e5aa:	1c13      	adds	r3, r2, #0
    e5ac:	9802      	ldr	r0, [sp, #8]
    e5ae:	3314      	adds	r3, #20
    e5b0:	6c41      	ldr	r1, [r0, #68]
    e5b2:	42b3      	cmp	r3, r6
    e5b4:	d9f5      	bls.n	e5a2 <_dtoa_r+0x2a2>
    e5b6:	f001 fcf5 	bl	ffa4 <_Balloc>
    e5ba:	9902      	ldr	r1, [sp, #8]
    e5bc:	9a0c      	ldr	r2, [sp, #48]
    e5be:	901a      	str	r0, [sp, #104]
    e5c0:	6408      	str	r0, [r1, #64]
    e5c2:	2a0e      	cmp	r2, #14
    e5c4:	d900      	bls.n	e5c8 <_dtoa_r+0x2c8>
    e5c6:	e1a5      	b.n	e914 <.text+0xe914>
    e5c8:	2c00      	cmp	r4, #0
    e5ca:	d100      	bne.n	e5ce <_dtoa_r+0x2ce>
    e5cc:	e1a2      	b.n	e914 <.text+0xe914>
    e5ce:	9b0e      	ldr	r3, [sp, #56]
    e5d0:	2b00      	cmp	r3, #0
    e5d2:	dd33      	ble.n	e63c <_dtoa_r+0x33c>
    e5d4:	210f      	movs	r1, #15
    e5d6:	4a3e      	ldr	r2, [pc, #248]	(e6d0 <.text+0xe6d0>)
    e5d8:	400b      	ands	r3, r1
    e5da:	980e      	ldr	r0, [sp, #56]
    e5dc:	00db      	lsls	r3, r3, #3
    e5de:	189b      	adds	r3, r3, r2
    e5e0:	1104      	asrs	r4, r0, #4
    e5e2:	681e      	ldr	r6, [r3, #0]
    e5e4:	685f      	ldr	r7, [r3, #4]
    e5e6:	06e2      	lsls	r2, r4, #27
    e5e8:	d402      	bmi.n	e5f0 <_dtoa_r+0x2f0>
    e5ea:	2302      	movs	r3, #2
    e5ec:	930b      	str	r3, [sp, #44]
    e5ee:	e00b      	b.n	e608 <_dtoa_r+0x308>
    e5f0:	4b39      	ldr	r3, [pc, #228]	(e6d8 <.text+0xe6d8>)
    e5f2:	400c      	ands	r4, r1
    e5f4:	6a1a      	ldr	r2, [r3, #32]
    e5f6:	6a5b      	ldr	r3, [r3, #36]
    e5f8:	9805      	ldr	r0, [sp, #20]
    e5fa:	9906      	ldr	r1, [sp, #24]
    e5fc:	f00a fb48 	bl	18c90 <____divdf3_from_thumb>
    e600:	9003      	str	r0, [sp, #12]
    e602:	9104      	str	r1, [sp, #16]
    e604:	2003      	movs	r0, #3
    e606:	900b      	str	r0, [sp, #44]
    e608:	4d33      	ldr	r5, [pc, #204]	(e6d8 <.text+0xe6d8>)
    e60a:	e00e      	b.n	e62a <_dtoa_r+0x32a>
    e60c:	07e1      	lsls	r1, r4, #31
    e60e:	d50a      	bpl.n	e626 <_dtoa_r+0x326>
    e610:	9a0b      	ldr	r2, [sp, #44]
    e612:	3201      	adds	r2, #1
    e614:	920b      	str	r2, [sp, #44]
    e616:	1c30      	adds	r0, r6, #0
    e618:	1c39      	adds	r1, r7, #0
    e61a:	682a      	ldr	r2, [r5, #0]
    e61c:	686b      	ldr	r3, [r5, #4]
    e61e:	f00a fb2f 	bl	18c80 <____muldf3_from_thumb>
    e622:	1c06      	adds	r6, r0, #0
    e624:	1c0f      	adds	r7, r1, #0
    e626:	1064      	asrs	r4, r4, #1
    e628:	3508      	adds	r5, #8
    e62a:	2c00      	cmp	r4, #0
    e62c:	d1ee      	bne.n	e60c <_dtoa_r+0x30c>
    e62e:	9803      	ldr	r0, [sp, #12]
    e630:	9904      	ldr	r1, [sp, #16]
    e632:	1c32      	adds	r2, r6, #0
    e634:	1c3b      	adds	r3, r7, #0
    e636:	f00a fb2b 	bl	18c90 <____divdf3_from_thumb>
    e63a:	e05c      	b.n	e6f6 <.text+0xe6f6>
    e63c:	9b0e      	ldr	r3, [sp, #56]
    e63e:	425c      	negs	r4, r3
    e640:	2c00      	cmp	r4, #0
    e642:	d102      	bne.n	e64a <_dtoa_r+0x34a>
    e644:	2402      	movs	r4, #2
    e646:	940b      	str	r4, [sp, #44]
    e648:	e057      	b.n	e6fa <.text+0xe6fa>
    e64a:	230f      	movs	r3, #15
    e64c:	4a20      	ldr	r2, [pc, #128]	(e6d0 <.text+0xe6d0>)
    e64e:	4023      	ands	r3, r4
    e650:	00db      	lsls	r3, r3, #3
    e652:	189b      	adds	r3, r3, r2
    e654:	681a      	ldr	r2, [r3, #0]
    e656:	685b      	ldr	r3, [r3, #4]
    e658:	9805      	ldr	r0, [sp, #20]
    e65a:	9906      	ldr	r1, [sp, #24]
    e65c:	f00a fb10 	bl	18c80 <____muldf3_from_thumb>
    e660:	4d1d      	ldr	r5, [pc, #116]	(e6d8 <.text+0xe6d8>)
    e662:	2202      	movs	r2, #2
    e664:	1124      	asrs	r4, r4, #4
    e666:	920b      	str	r2, [sp, #44]
    e668:	e043      	b.n	e6f2 <.text+0xe6f2>
    e66a:	0000      	lsls	r0, r0, #0
    e66c:	ffff 7fff 	undefined
    e670:	0000      	lsls	r0, r0, #0
    e672:	7ff0      	ldrb	r0, [r6, #31]
    e674:	270f      	movs	r7, #15
    e676:	0000      	lsls	r0, r0, #0
    e678:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    e67c:	9764      	str	r7, [sp, #400]
    e67e:	0001      	lsls	r1, r0, #0
    e680:	9770      	str	r7, [sp, #448]
    e682:	0001      	lsls	r1, r0, #0
	...
    e68c:	9734      	str	r7, [sp, #208]
    e68e:	0001      	lsls	r1, r0, #0
    e690:	9735      	str	r7, [sp, #212]
    e692:	0001      	lsls	r1, r0, #0
    e694:	0000      	lsls	r0, r0, #0
    e696:	3ff0      	subs	r7, #240
    e698:	fc01 ffff 	stc2	15, cr15, [r1], {255}
    e69c:	0432      	lsls	r2, r6, #16
    e69e:	0000      	lsls	r0, r0, #0
    e6a0:	0000      	lsls	r0, r0, #0
    e6a2:	41f0      	rors	r0, r6
    e6a4:	0000      	lsls	r0, r0, #0
    e6a6:	0000      	lsls	r0, r0, #0
    e6a8:	0000      	lsls	r0, r0, #0
    e6aa:	fe10 fbcd 	cdp2	11, 1, cr15, cr0, cr13, {6}
    e6ae:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0
    e6b2:	3ff8      	subs	r7, #248
    e6b4:	0000      	lsls	r0, r0, #0
    e6b6:	0000      	lsls	r0, r0, #0
    e6b8:	87a7      	strh	r7, [r4, #60]
    e6ba:	3fd2      	subs	r7, #210
    e6bc:	4361      	muls	r1, r4
    e6be:	636f      	str	r7, [r5, #52]
    e6c0:	8a28      	ldrh	r0, [r5, #16]
    e6c2:	3fc6      	subs	r7, #198
    e6c4:	c8b3      	ldmia	r0!, {r0, r1, r4, r5, r7}
    e6c6:	8b60      	ldrh	r0, [r4, #26]
    e6c8:	4413      	add	r3, r2
    e6ca:	3fd3      	subs	r7, #211
    e6cc:	79fb      	ldrb	r3, [r7, #7]
    e6ce:	509f      	str	r7, [r3, r2]
    e6d0:	90b0      	str	r0, [sp, #704]
    e6d2:	0001      	lsls	r1, r0, #0
    e6d4:	9060      	str	r0, [sp, #384]
    e6d6:	0001      	lsls	r1, r0, #0
    e6d8:	9178      	str	r1, [sp, #480]
    e6da:	0001      	lsls	r1, r0, #0
    e6dc:	07e3      	lsls	r3, r4, #31
    e6de:	d506      	bpl.n	e6ee <.text+0xe6ee>
    e6e0:	9a0b      	ldr	r2, [sp, #44]
    e6e2:	3201      	adds	r2, #1
    e6e4:	920b      	str	r2, [sp, #44]
    e6e6:	682a      	ldr	r2, [r5, #0]
    e6e8:	686b      	ldr	r3, [r5, #4]
    e6ea:	f00a fac9 	bl	18c80 <____muldf3_from_thumb>
    e6ee:	1064      	asrs	r4, r4, #1
    e6f0:	3508      	adds	r5, #8
    e6f2:	2c00      	cmp	r4, #0
    e6f4:	d1f2      	bne.n	e6dc <.text+0xe6dc>
    e6f6:	9003      	str	r0, [sp, #12]
    e6f8:	9104      	str	r1, [sp, #16]
    e6fa:	9b0f      	ldr	r3, [sp, #60]
    e6fc:	2b00      	cmp	r3, #0
    e6fe:	d02f      	beq.n	e760 <.text+0xe760>
    e700:	9c03      	ldr	r4, [sp, #12]
    e702:	9d04      	ldr	r5, [sp, #16]
    e704:	4bce      	ldr	r3, [pc, #824]	(ea40 <.text+0xea40>)
    e706:	4acd      	ldr	r2, [pc, #820]	(ea3c <.text+0xea3c>)
    e708:	1c20      	adds	r0, r4, #0
    e70a:	1c29      	adds	r1, r5, #0
    e70c:	f00a faa0 	bl	18c50 <____ltdf2_from_thumb>
    e710:	2800      	cmp	r0, #0
    e712:	da25      	bge.n	e760 <.text+0xe760>
    e714:	980c      	ldr	r0, [sp, #48]
    e716:	2800      	cmp	r0, #0
    e718:	dd22      	ble.n	e760 <.text+0xe760>
    e71a:	990d      	ldr	r1, [sp, #52]
    e71c:	2900      	cmp	r1, #0
    e71e:	dc00      	bgt.n	e722 <.text+0xe722>
    e720:	e0f4      	b.n	e90c <.text+0xe90c>
    e722:	9a0e      	ldr	r2, [sp, #56]
    e724:	3a01      	subs	r2, #1
    e726:	9220      	str	r2, [sp, #128]
    e728:	1c20      	adds	r0, r4, #0
    e72a:	4ac6      	ldr	r2, [pc, #792]	(ea44 <.text+0xea44>)
    e72c:	4bc6      	ldr	r3, [pc, #792]	(ea48 <.text+0xea48>)
    e72e:	1c29      	adds	r1, r5, #0
    e730:	f00a faa6 	bl	18c80 <____muldf3_from_thumb>
    e734:	1c04      	adds	r4, r0, #0
    e736:	980b      	ldr	r0, [sp, #44]
    e738:	1c0d      	adds	r5, r1, #0
    e73a:	3001      	adds	r0, #1
    e73c:	9403      	str	r4, [sp, #12]
    e73e:	9504      	str	r5, [sp, #16]
    e740:	f00a fa92 	bl	18c68 <____floatsidf_from_thumb>
    e744:	1c22      	adds	r2, r4, #0
    e746:	1c2b      	adds	r3, r5, #0
    e748:	f00a fa9a 	bl	18c80 <____muldf3_from_thumb>
    e74c:	4abf      	ldr	r2, [pc, #764]	(ea4c <.text+0xea4c>)
    e74e:	4bc0      	ldr	r3, [pc, #768]	(ea50 <.text+0xea50>)
    e750:	f00a fa8e 	bl	18c70 <____adddf3_from_thumb>
    e754:	4bbf      	ldr	r3, [pc, #764]	(ea54 <.text+0xea54>)
    e756:	18c4      	adds	r4, r0, r3
    e758:	980d      	ldr	r0, [sp, #52]
    e75a:	1c0d      	adds	r5, r1, #0
    e75c:	9021      	str	r0, [sp, #132]
    e75e:	e032      	b.n	e7c6 <.text+0xe7c6>
    e760:	9e03      	ldr	r6, [sp, #12]
    e762:	9f04      	ldr	r7, [sp, #16]
    e764:	980b      	ldr	r0, [sp, #44]
    e766:	f00a fa7f 	bl	18c68 <____floatsidf_from_thumb>
    e76a:	1c32      	adds	r2, r6, #0
    e76c:	1c3b      	adds	r3, r7, #0
    e76e:	f00a fa87 	bl	18c80 <____muldf3_from_thumb>
    e772:	4ab6      	ldr	r2, [pc, #728]	(ea4c <.text+0xea4c>)
    e774:	4bb6      	ldr	r3, [pc, #728]	(ea50 <.text+0xea50>)
    e776:	f00a fa7b 	bl	18c70 <____adddf3_from_thumb>
    e77a:	9a0c      	ldr	r2, [sp, #48]
    e77c:	1c0d      	adds	r5, r1, #0
    e77e:	49b5      	ldr	r1, [pc, #724]	(ea54 <.text+0xea54>)
    e780:	1c04      	adds	r4, r0, #0
    e782:	1864      	adds	r4, r4, r1
    e784:	2a00      	cmp	r2, #0
    e786:	d11a      	bne.n	e7be <.text+0xe7be>
    e788:	4ab3      	ldr	r2, [pc, #716]	(ea58 <.text+0xea58>)
    e78a:	4bb4      	ldr	r3, [pc, #720]	(ea5c <.text+0xea5c>)
    e78c:	1c30      	adds	r0, r6, #0
    e78e:	1c39      	adds	r1, r7, #0
    e790:	f00a fa72 	bl	18c78 <____subdf3_from_thumb>
    e794:	1c22      	adds	r2, r4, #0
    e796:	1c2b      	adds	r3, r5, #0
    e798:	1c06      	adds	r6, r0, #0
    e79a:	1c0f      	adds	r7, r1, #0
    e79c:	f00a fa7c 	bl	18c98 <____gtdf2_from_thumb>
    e7a0:	2800      	cmp	r0, #0
    e7a2:	dd00      	ble.n	e7a6 <.text+0xe7a6>
    e7a4:	e26f      	b.n	ec86 <.text+0xec86>
    e7a6:	2080      	movs	r0, #128
    e7a8:	0600      	lsls	r0, r0, #24
    e7aa:	1822      	adds	r2, r4, r0
    e7ac:	1c2b      	adds	r3, r5, #0
    e7ae:	1c30      	adds	r0, r6, #0
    e7b0:	1c39      	adds	r1, r7, #0
    e7b2:	f00a fa4d 	bl	18c50 <____ltdf2_from_thumb>
    e7b6:	2800      	cmp	r0, #0
    e7b8:	da00      	bge.n	e7bc <.text+0xe7bc>
    e7ba:	e25a      	b.n	ec72 <.text+0xec72>
    e7bc:	e0a6      	b.n	e90c <.text+0xe90c>
    e7be:	990c      	ldr	r1, [sp, #48]
    e7c0:	9a0e      	ldr	r2, [sp, #56]
    e7c2:	9121      	str	r1, [sp, #132]
    e7c4:	9220      	str	r2, [sp, #128]
    e7c6:	9821      	ldr	r0, [sp, #132]
    e7c8:	9910      	ldr	r1, [sp, #64]
    e7ca:	4aa5      	ldr	r2, [pc, #660]	(ea60 <.text+0xea60>)
    e7cc:	00c3      	lsls	r3, r0, #3
    e7ce:	2900      	cmp	r1, #0
    e7d0:	d04c      	beq.n	e86c <.text+0xe86c>
    e7d2:	189b      	adds	r3, r3, r2
    e7d4:	3b08      	subs	r3, #8
    e7d6:	681a      	ldr	r2, [r3, #0]
    e7d8:	685b      	ldr	r3, [r3, #4]
    e7da:	48a2      	ldr	r0, [pc, #648]	(ea64 <.text+0xea64>)
    e7dc:	49a2      	ldr	r1, [pc, #648]	(ea68 <.text+0xea68>)
    e7de:	f00a fa57 	bl	18c90 <____divdf3_from_thumb>
    e7e2:	1c2b      	adds	r3, r5, #0
    e7e4:	1c22      	adds	r2, r4, #0
    e7e6:	f00a fa47 	bl	18c78 <____subdf3_from_thumb>
    e7ea:	9018      	str	r0, [sp, #96]
    e7ec:	9119      	str	r1, [sp, #100]
    e7ee:	9d03      	ldr	r5, [sp, #12]
    e7f0:	9e04      	ldr	r6, [sp, #16]
    e7f2:	9f1a      	ldr	r7, [sp, #104]
    e7f4:	1c31      	adds	r1, r6, #0
    e7f6:	1c28      	adds	r0, r5, #0
    e7f8:	f00a fa46 	bl	18c88 <____fixdfsi_from_thumb>
    e7fc:	1c04      	adds	r4, r0, #0
    e7fe:	f00a fa33 	bl	18c68 <____floatsidf_from_thumb>
    e802:	1c02      	adds	r2, r0, #0
    e804:	1c0b      	adds	r3, r1, #0
    e806:	1c28      	adds	r0, r5, #0
    e808:	1c31      	adds	r1, r6, #0
    e80a:	f00a fa35 	bl	18c78 <____subdf3_from_thumb>
    e80e:	3430      	adds	r4, #48
    e810:	703c      	strb	r4, [r7, #0]
    e812:	9a18      	ldr	r2, [sp, #96]
    e814:	9b19      	ldr	r3, [sp, #100]
    e816:	1c05      	adds	r5, r0, #0
    e818:	1c0e      	adds	r6, r1, #0
    e81a:	3701      	adds	r7, #1
    e81c:	f00a fa18 	bl	18c50 <____ltdf2_from_thumb>
    e820:	2800      	cmp	r0, #0
    e822:	da00      	bge.n	e826 <.text+0xe826>
    e824:	e334      	b.n	ee90 <.text+0xee90>
    e826:	1c2a      	adds	r2, r5, #0
    e828:	1c33      	adds	r3, r6, #0
    e82a:	4985      	ldr	r1, [pc, #532]	(ea40 <.text+0xea40>)
    e82c:	4883      	ldr	r0, [pc, #524]	(ea3c <.text+0xea3c>)
    e82e:	f00a fa23 	bl	18c78 <____subdf3_from_thumb>
    e832:	9a18      	ldr	r2, [sp, #96]
    e834:	9b19      	ldr	r3, [sp, #100]
    e836:	f00a fa0b 	bl	18c50 <____ltdf2_from_thumb>
    e83a:	2800      	cmp	r0, #0
    e83c:	da00      	bge.n	e840 <.text+0xe840>
    e83e:	e0da      	b.n	e9f6 <.text+0xe9f6>
    e840:	9a1a      	ldr	r2, [sp, #104]
    e842:	9c21      	ldr	r4, [sp, #132]
    e844:	1abb      	subs	r3, r7, r2
    e846:	42a3      	cmp	r3, r4
    e848:	da60      	bge.n	e90c <.text+0xe90c>
    e84a:	9818      	ldr	r0, [sp, #96]
    e84c:	9919      	ldr	r1, [sp, #100]
    e84e:	4a7d      	ldr	r2, [pc, #500]	(ea44 <.text+0xea44>)
    e850:	4b7d      	ldr	r3, [pc, #500]	(ea48 <.text+0xea48>)
    e852:	f00a fa15 	bl	18c80 <____muldf3_from_thumb>
    e856:	4a7b      	ldr	r2, [pc, #492]	(ea44 <.text+0xea44>)
    e858:	4b7b      	ldr	r3, [pc, #492]	(ea48 <.text+0xea48>)
    e85a:	9018      	str	r0, [sp, #96]
    e85c:	9119      	str	r1, [sp, #100]
    e85e:	1c28      	adds	r0, r5, #0
    e860:	1c31      	adds	r1, r6, #0
    e862:	f00a fa0d 	bl	18c80 <____muldf3_from_thumb>
    e866:	1c05      	adds	r5, r0, #0
    e868:	1c0e      	adds	r6, r1, #0
    e86a:	e7c3      	b.n	e7f4 <.text+0xe7f4>
    e86c:	189b      	adds	r3, r3, r2
    e86e:	3b08      	subs	r3, #8
    e870:	1c29      	adds	r1, r5, #0
    e872:	1c20      	adds	r0, r4, #0
    e874:	681a      	ldr	r2, [r3, #0]
    e876:	685b      	ldr	r3, [r3, #4]
    e878:	f00a fa02 	bl	18c80 <____muldf3_from_thumb>
    e87c:	901b      	str	r0, [sp, #108]
    e87e:	911c      	str	r1, [sp, #112]
    e880:	9d03      	ldr	r5, [sp, #12]
    e882:	9e04      	ldr	r6, [sp, #16]
    e884:	2700      	movs	r7, #0
    e886:	1c31      	adds	r1, r6, #0
    e888:	1c28      	adds	r0, r5, #0
    e88a:	f00a f9fd 	bl	18c88 <____fixdfsi_from_thumb>
    e88e:	1c04      	adds	r4, r0, #0
    e890:	f00a f9ea 	bl	18c68 <____floatsidf_from_thumb>
    e894:	1c02      	adds	r2, r0, #0
    e896:	1c0b      	adds	r3, r1, #0
    e898:	1c28      	adds	r0, r5, #0
    e89a:	1c31      	adds	r1, r6, #0
    e89c:	f00a f9ec 	bl	18c78 <____subdf3_from_thumb>
    e8a0:	1c05      	adds	r5, r0, #0
    e8a2:	981a      	ldr	r0, [sp, #104]
    e8a4:	3430      	adds	r4, #48
    e8a6:	543c      	strb	r4, [r7, r0]
    e8a8:	1c0e      	adds	r6, r1, #0
    e8aa:	9921      	ldr	r1, [sp, #132]
    e8ac:	3701      	adds	r7, #1
    e8ae:	428f      	cmp	r7, r1
    e8b0:	d123      	bne.n	e8fa <.text+0xe8fa>
    e8b2:	4a6c      	ldr	r2, [pc, #432]	(ea64 <.text+0xea64>)
    e8b4:	4b6c      	ldr	r3, [pc, #432]	(ea68 <.text+0xea68>)
    e8b6:	19c7      	adds	r7, r0, r7
    e8b8:	981b      	ldr	r0, [sp, #108]
    e8ba:	991c      	ldr	r1, [sp, #112]
    e8bc:	f00a f9d8 	bl	18c70 <____adddf3_from_thumb>
    e8c0:	1c02      	adds	r2, r0, #0
    e8c2:	1c0b      	adds	r3, r1, #0
    e8c4:	1c28      	adds	r0, r5, #0
    e8c6:	1c31      	adds	r1, r6, #0
    e8c8:	f00a f9e6 	bl	18c98 <____gtdf2_from_thumb>
    e8cc:	2800      	cmp	r0, #0
    e8ce:	dd00      	ble.n	e8d2 <.text+0xe8d2>
    e8d0:	e091      	b.n	e9f6 <.text+0xe9f6>
    e8d2:	9a1b      	ldr	r2, [sp, #108]
    e8d4:	9b1c      	ldr	r3, [sp, #112]
    e8d6:	4863      	ldr	r0, [pc, #396]	(ea64 <.text+0xea64>)
    e8d8:	4963      	ldr	r1, [pc, #396]	(ea68 <.text+0xea68>)
    e8da:	f00a f9cd 	bl	18c78 <____subdf3_from_thumb>
    e8de:	1c02      	adds	r2, r0, #0
    e8e0:	1c0b      	adds	r3, r1, #0
    e8e2:	1c28      	adds	r0, r5, #0
    e8e4:	1c31      	adds	r1, r6, #0
    e8e6:	f00a f9b3 	bl	18c50 <____ltdf2_from_thumb>
    e8ea:	2800      	cmp	r0, #0
    e8ec:	da0e      	bge.n	e90c <.text+0xe90c>
    e8ee:	3f01      	subs	r7, #1
    e8f0:	783b      	ldrb	r3, [r7, #0]
    e8f2:	2b30      	cmp	r3, #48
    e8f4:	d0fb      	beq.n	e8ee <.text+0xe8ee>
    e8f6:	3701      	adds	r7, #1
    e8f8:	e086      	b.n	ea08 <.text+0xea08>
    e8fa:	1c28      	adds	r0, r5, #0
    e8fc:	1c31      	adds	r1, r6, #0
    e8fe:	4a51      	ldr	r2, [pc, #324]	(ea44 <.text+0xea44>)
    e900:	4b51      	ldr	r3, [pc, #324]	(ea48 <.text+0xea48>)
    e902:	f00a f9bd 	bl	18c80 <____muldf3_from_thumb>
    e906:	1c05      	adds	r5, r0, #0
    e908:	1c0e      	adds	r6, r1, #0
    e90a:	e7bc      	b.n	e886 <.text+0xe886>
    e90c:	9b05      	ldr	r3, [sp, #20]
    e90e:	9c06      	ldr	r4, [sp, #24]
    e910:	9303      	str	r3, [sp, #12]
    e912:	9404      	str	r4, [sp, #16]
    e914:	9b23      	ldr	r3, [sp, #140]
    e916:	2b00      	cmp	r3, #0
    e918:	da00      	bge.n	e91c <.text+0xe91c>
    e91a:	e088      	b.n	ea2e <.text+0xea2e>
    e91c:	9c0e      	ldr	r4, [sp, #56]
    e91e:	2c0e      	cmp	r4, #14
    e920:	dd00      	ble.n	e924 <.text+0xe924>
    e922:	e084      	b.n	ea2e <.text+0xea2e>
    e924:	4a4e      	ldr	r2, [pc, #312]	(ea60 <.text+0xea60>)
    e926:	00e3      	lsls	r3, r4, #3
    e928:	189b      	adds	r3, r3, r2
    e92a:	6818      	ldr	r0, [r3, #0]
    e92c:	6859      	ldr	r1, [r3, #4]
    e92e:	901d      	str	r0, [sp, #116]
    e930:	911e      	str	r1, [sp, #120]
    e932:	9929      	ldr	r1, [sp, #164]
    e934:	2900      	cmp	r1, #0
    e936:	da02      	bge.n	e93e <.text+0xe93e>
    e938:	9a0c      	ldr	r2, [sp, #48]
    e93a:	2a00      	cmp	r2, #0
    e93c:	dd03      	ble.n	e946 <.text+0xe946>
    e93e:	9c03      	ldr	r4, [sp, #12]
    e940:	9d04      	ldr	r5, [sp, #16]
    e942:	9f1a      	ldr	r7, [sp, #104]
    e944:	e011      	b.n	e96a <.text+0xe96a>
    e946:	9b0c      	ldr	r3, [sp, #48]
    e948:	2b00      	cmp	r3, #0
    e94a:	d000      	beq.n	e94e <.text+0xe94e>
    e94c:	e191      	b.n	ec72 <.text+0xec72>
    e94e:	4a42      	ldr	r2, [pc, #264]	(ea58 <.text+0xea58>)
    e950:	4b42      	ldr	r3, [pc, #264]	(ea5c <.text+0xea5c>)
    e952:	981d      	ldr	r0, [sp, #116]
    e954:	991e      	ldr	r1, [sp, #120]
    e956:	f00a f993 	bl	18c80 <____muldf3_from_thumb>
    e95a:	9a03      	ldr	r2, [sp, #12]
    e95c:	9b04      	ldr	r3, [sp, #16]
    e95e:	f00a f99f 	bl	18ca0 <____gedf2_from_thumb>
    e962:	2800      	cmp	r0, #0
    e964:	db00      	blt.n	e968 <.text+0xe968>
    e966:	e184      	b.n	ec72 <.text+0xec72>
    e968:	e18d      	b.n	ec86 <.text+0xec86>
    e96a:	9a1d      	ldr	r2, [sp, #116]
    e96c:	9b1e      	ldr	r3, [sp, #120]
    e96e:	1c20      	adds	r0, r4, #0
    e970:	1c29      	adds	r1, r5, #0
    e972:	f00a f98d 	bl	18c90 <____divdf3_from_thumb>
    e976:	f00a f987 	bl	18c88 <____fixdfsi_from_thumb>
    e97a:	1c06      	adds	r6, r0, #0
    e97c:	f00a f974 	bl	18c68 <____floatsidf_from_thumb>
    e980:	9a1d      	ldr	r2, [sp, #116]
    e982:	9b1e      	ldr	r3, [sp, #120]
    e984:	f00a f97c 	bl	18c80 <____muldf3_from_thumb>
    e988:	1c0b      	adds	r3, r1, #0
    e98a:	1c02      	adds	r2, r0, #0
    e98c:	1c29      	adds	r1, r5, #0
    e98e:	1c20      	adds	r0, r4, #0
    e990:	f00a f972 	bl	18c78 <____subdf3_from_thumb>
    e994:	1c33      	adds	r3, r6, #0
    e996:	3330      	adds	r3, #48
    e998:	703b      	strb	r3, [r7, #0]
    e99a:	1c04      	adds	r4, r0, #0
    e99c:	1c0d      	adds	r5, r1, #0
    e99e:	981a      	ldr	r0, [sp, #104]
    e9a0:	990c      	ldr	r1, [sp, #48]
    e9a2:	3701      	adds	r7, #1
    e9a4:	1843      	adds	r3, r0, r1
    e9a6:	429f      	cmp	r7, r3
    e9a8:	d131      	bne.n	ea0e <.text+0xea0e>
    e9aa:	1c22      	adds	r2, r4, #0
    e9ac:	1c2b      	adds	r3, r5, #0
    e9ae:	1c20      	adds	r0, r4, #0
    e9b0:	1c29      	adds	r1, r5, #0
    e9b2:	f00a f95d 	bl	18c70 <____adddf3_from_thumb>
    e9b6:	9a1d      	ldr	r2, [sp, #116]
    e9b8:	9b1e      	ldr	r3, [sp, #120]
    e9ba:	1c04      	adds	r4, r0, #0
    e9bc:	1c0d      	adds	r5, r1, #0
    e9be:	f00a f96b 	bl	18c98 <____gtdf2_from_thumb>
    e9c2:	2800      	cmp	r0, #0
    e9c4:	dc15      	bgt.n	e9f2 <.text+0xe9f2>
    e9c6:	1c20      	adds	r0, r4, #0
    e9c8:	1c29      	adds	r1, r5, #0
    e9ca:	9a1d      	ldr	r2, [sp, #116]
    e9cc:	9b1e      	ldr	r3, [sp, #120]
    e9ce:	f00a f947 	bl	18c60 <____eqdf2_from_thumb>
    e9d2:	2800      	cmp	r0, #0
    e9d4:	d000      	beq.n	e9d8 <.text+0xe9d8>
    e9d6:	e277      	b.n	eec8 <.text+0xeec8>
    e9d8:	07f2      	lsls	r2, r6, #31
    e9da:	d40a      	bmi.n	e9f2 <.text+0xe9f2>
    e9dc:	e274      	b.n	eec8 <.text+0xeec8>
    e9de:	9b1a      	ldr	r3, [sp, #104]
    e9e0:	429a      	cmp	r2, r3
    e9e2:	d109      	bne.n	e9f8 <.text+0xe9f8>
    e9e4:	9c20      	ldr	r4, [sp, #128]
    e9e6:	981a      	ldr	r0, [sp, #104]
    e9e8:	3401      	adds	r4, #1
    e9ea:	2330      	movs	r3, #48
    e9ec:	9420      	str	r4, [sp, #128]
    e9ee:	7003      	strb	r3, [r0, #0]
    e9f0:	e006      	b.n	ea00 <.text+0xea00>
    e9f2:	990e      	ldr	r1, [sp, #56]
    e9f4:	9120      	str	r1, [sp, #128]
    e9f6:	1c3a      	adds	r2, r7, #0
    e9f8:	3a01      	subs	r2, #1
    e9fa:	7813      	ldrb	r3, [r2, #0]
    e9fc:	2b39      	cmp	r3, #57
    e9fe:	d0ee      	beq.n	e9de <.text+0xe9de>
    ea00:	7813      	ldrb	r3, [r2, #0]
    ea02:	3301      	adds	r3, #1
    ea04:	7013      	strb	r3, [r2, #0]
    ea06:	1c57      	adds	r7, r2, #1
    ea08:	9a20      	ldr	r2, [sp, #128]
    ea0a:	920e      	str	r2, [sp, #56]
    ea0c:	e25c      	b.n	eec8 <.text+0xeec8>
    ea0e:	1c20      	adds	r0, r4, #0
    ea10:	1c29      	adds	r1, r5, #0
    ea12:	4a0c      	ldr	r2, [pc, #48]	(ea44 <.text+0xea44>)
    ea14:	4b0c      	ldr	r3, [pc, #48]	(ea48 <.text+0xea48>)
    ea16:	f00a f933 	bl	18c80 <____muldf3_from_thumb>
    ea1a:	4a14      	ldr	r2, [pc, #80]	(ea6c <.text+0xea6c>)
    ea1c:	4b14      	ldr	r3, [pc, #80]	(ea70 <.text+0xea70>)
    ea1e:	1c04      	adds	r4, r0, #0
    ea20:	1c0d      	adds	r5, r1, #0
    ea22:	f00a f919 	bl	18c58 <____nedf2_from_thumb>
    ea26:	2800      	cmp	r0, #0
    ea28:	d100      	bne.n	ea2c <.text+0xea2c>
    ea2a:	e24d      	b.n	eec8 <.text+0xeec8>
    ea2c:	e79d      	b.n	e96a <.text+0xe96a>
    ea2e:	9c10      	ldr	r4, [sp, #64]
    ea30:	2c00      	cmp	r4, #0
    ea32:	d11f      	bne.n	ea74 <.text+0xea74>
    ea34:	9e09      	ldr	r6, [sp, #36]
    ea36:	9d0a      	ldr	r5, [sp, #40]
    ea38:	2000      	movs	r0, #0
    ea3a:	e04c      	b.n	ead6 <.text+0xead6>
    ea3c:	0000      	lsls	r0, r0, #0
    ea3e:	3ff0      	subs	r7, #240
    ea40:	0000      	lsls	r0, r0, #0
    ea42:	0000      	lsls	r0, r0, #0
    ea44:	0000      	lsls	r0, r0, #0
    ea46:	4024      	ands	r4, r4
    ea48:	0000      	lsls	r0, r0, #0
    ea4a:	0000      	lsls	r0, r0, #0
    ea4c:	0000      	lsls	r0, r0, #0
    ea4e:	401c      	ands	r4, r3
    ea50:	0000      	lsls	r0, r0, #0
    ea52:	0000      	lsls	r0, r0, #0
    ea54:	0000      	lsls	r0, r0, #0
    ea56:	fcc0 0000 	stc2l	0, cr0, [r0], {0}
    ea5a:	4014      	ands	r4, r2
    ea5c:	0000      	lsls	r0, r0, #0
    ea5e:	0000      	lsls	r0, r0, #0
    ea60:	90b0      	str	r0, [sp, #704]
    ea62:	0001      	lsls	r1, r0, #0
    ea64:	0000      	lsls	r0, r0, #0
    ea66:	3fe0      	subs	r7, #224
	...
    ea74:	9901      	ldr	r1, [sp, #4]
    ea76:	2901      	cmp	r1, #1
    ea78:	dc0b      	bgt.n	ea92 <.text+0xea92>
    ea7a:	9a13      	ldr	r2, [sp, #76]
    ea7c:	2a00      	cmp	r2, #0
    ea7e:	d002      	beq.n	ea86 <.text+0xea86>
    ea80:	4cc6      	ldr	r4, [pc, #792]	(ed9c <.text+0xed9c>)
    ea82:	191b      	adds	r3, r3, r4
    ea84:	e002      	b.n	ea8c <.text+0xea8c>
    ea86:	9a22      	ldr	r2, [sp, #136]
    ea88:	2336      	movs	r3, #54
    ea8a:	1a9b      	subs	r3, r3, r2
    ea8c:	9e09      	ldr	r6, [sp, #36]
    ea8e:	9d0a      	ldr	r5, [sp, #40]
    ea90:	e017      	b.n	eac2 <.text+0xeac2>
    ea92:	9a0c      	ldr	r2, [sp, #48]
    ea94:	980a      	ldr	r0, [sp, #40]
    ea96:	3a01      	subs	r2, #1
    ea98:	4290      	cmp	r0, r2
    ea9a:	db01      	blt.n	eaa0 <.text+0xeaa0>
    ea9c:	1a85      	subs	r5, r0, r2
    ea9e:	e007      	b.n	eab0 <.text+0xeab0>
    eaa0:	990a      	ldr	r1, [sp, #40]
    eaa2:	1a53      	subs	r3, r2, r1
    eaa4:	9a12      	ldr	r2, [sp, #72]
    eaa6:	18c9      	adds	r1, r1, r3
    eaa8:	18d2      	adds	r2, r2, r3
    eaaa:	9212      	str	r2, [sp, #72]
    eaac:	910a      	str	r1, [sp, #40]
    eaae:	2500      	movs	r5, #0
    eab0:	9b0c      	ldr	r3, [sp, #48]
    eab2:	2b00      	cmp	r3, #0
    eab4:	db01      	blt.n	eaba <.text+0xeaba>
    eab6:	9e09      	ldr	r6, [sp, #36]
    eab8:	e003      	b.n	eac2 <.text+0xeac2>
    eaba:	9c09      	ldr	r4, [sp, #36]
    eabc:	980c      	ldr	r0, [sp, #48]
    eabe:	2300      	movs	r3, #0
    eac0:	1a26      	subs	r6, r4, r0
    eac2:	9909      	ldr	r1, [sp, #36]
    eac4:	9a11      	ldr	r2, [sp, #68]
    eac6:	18c9      	adds	r1, r1, r3
    eac8:	9109      	str	r1, [sp, #36]
    eaca:	18d2      	adds	r2, r2, r3
    eacc:	9802      	ldr	r0, [sp, #8]
    eace:	2101      	movs	r1, #1
    ead0:	9211      	str	r2, [sp, #68]
    ead2:	f001 fc4d 	bl	10370 <_i2b>
    ead6:	9016      	str	r0, [sp, #88]
    ead8:	2e00      	cmp	r6, #0
    eada:	dd0c      	ble.n	eaf6 <.text+0xeaf6>
    eadc:	9b11      	ldr	r3, [sp, #68]
    eade:	2b00      	cmp	r3, #0
    eae0:	dd09      	ble.n	eaf6 <.text+0xeaf6>
    eae2:	42b3      	cmp	r3, r6
    eae4:	dd00      	ble.n	eae8 <.text+0xeae8>
    eae6:	1c33      	adds	r3, r6, #0
    eae8:	9c09      	ldr	r4, [sp, #36]
    eaea:	9811      	ldr	r0, [sp, #68]
    eaec:	1ae4      	subs	r4, r4, r3
    eaee:	1ac0      	subs	r0, r0, r3
    eaf0:	9409      	str	r4, [sp, #36]
    eaf2:	9011      	str	r0, [sp, #68]
    eaf4:	1af6      	subs	r6, r6, r3
    eaf6:	990a      	ldr	r1, [sp, #40]
    eaf8:	2900      	cmp	r1, #0
    eafa:	dd22      	ble.n	eb42 <.text+0xeb42>
    eafc:	9a10      	ldr	r2, [sp, #64]
    eafe:	2a00      	cmp	r2, #0
    eb00:	d019      	beq.n	eb36 <.text+0xeb36>
    eb02:	2d00      	cmp	r5, #0
    eb04:	dd10      	ble.n	eb28 <.text+0xeb28>
    eb06:	9916      	ldr	r1, [sp, #88]
    eb08:	1c2a      	adds	r2, r5, #0
    eb0a:	9802      	ldr	r0, [sp, #8]
    eb0c:	f001 fc82 	bl	10414 <_pow5mult>
    eb10:	9016      	str	r0, [sp, #88]
    eb12:	9916      	ldr	r1, [sp, #88]
    eb14:	9a14      	ldr	r2, [sp, #80]
    eb16:	9802      	ldr	r0, [sp, #8]
    eb18:	f001 fb94 	bl	10244 <_multiply>
    eb1c:	9914      	ldr	r1, [sp, #80]
    eb1e:	1c04      	adds	r4, r0, #0
    eb20:	9802      	ldr	r0, [sp, #8]
    eb22:	f001 f8e5 	bl	fcf0 <_Bfree>
    eb26:	9414      	str	r4, [sp, #80]
    eb28:	9b0a      	ldr	r3, [sp, #40]
    eb2a:	1b5a      	subs	r2, r3, r5
    eb2c:	2a00      	cmp	r2, #0
    eb2e:	d008      	beq.n	eb42 <.text+0xeb42>
    eb30:	9802      	ldr	r0, [sp, #8]
    eb32:	9914      	ldr	r1, [sp, #80]
    eb34:	e002      	b.n	eb3c <.text+0xeb3c>
    eb36:	9802      	ldr	r0, [sp, #8]
    eb38:	9914      	ldr	r1, [sp, #80]
    eb3a:	9a0a      	ldr	r2, [sp, #40]
    eb3c:	f001 fc6a 	bl	10414 <_pow5mult>
    eb40:	9014      	str	r0, [sp, #80]
    eb42:	9802      	ldr	r0, [sp, #8]
    eb44:	2101      	movs	r1, #1
    eb46:	f001 fc13 	bl	10370 <_i2b>
    eb4a:	9c12      	ldr	r4, [sp, #72]
    eb4c:	9017      	str	r0, [sp, #92]
    eb4e:	2c00      	cmp	r4, #0
    eb50:	dd05      	ble.n	eb5e <.text+0xeb5e>
    eb52:	9802      	ldr	r0, [sp, #8]
    eb54:	9917      	ldr	r1, [sp, #92]
    eb56:	1c22      	adds	r2, r4, #0
    eb58:	f001 fc5c 	bl	10414 <_pow5mult>
    eb5c:	9017      	str	r0, [sp, #92]
    eb5e:	9801      	ldr	r0, [sp, #4]
    eb60:	2801      	cmp	r0, #1
    eb62:	dc11      	bgt.n	eb88 <.text+0xeb88>
    eb64:	9904      	ldr	r1, [sp, #16]
    eb66:	2900      	cmp	r1, #0
    eb68:	d10e      	bne.n	eb88 <.text+0xeb88>
    eb6a:	9a03      	ldr	r2, [sp, #12]
    eb6c:	4b8c      	ldr	r3, [pc, #560]	(eda0 <.text+0xeda0>)
    eb6e:	421a      	tst	r2, r3
    eb70:	d10a      	bne.n	eb88 <.text+0xeb88>
    eb72:	4b8c      	ldr	r3, [pc, #560]	(eda4 <.text+0xeda4>)
    eb74:	421a      	tst	r2, r3
    eb76:	d007      	beq.n	eb88 <.text+0xeb88>
    eb78:	9a09      	ldr	r2, [sp, #36]
    eb7a:	9b11      	ldr	r3, [sp, #68]
    eb7c:	3201      	adds	r2, #1
    eb7e:	3301      	adds	r3, #1
    eb80:	2401      	movs	r4, #1
    eb82:	9209      	str	r2, [sp, #36]
    eb84:	9311      	str	r3, [sp, #68]
    eb86:	e000      	b.n	eb8a <.text+0xeb8a>
    eb88:	2400      	movs	r4, #0
    eb8a:	9812      	ldr	r0, [sp, #72]
    eb8c:	2800      	cmp	r0, #0
    eb8e:	d101      	bne.n	eb94 <.text+0xeb94>
    eb90:	2201      	movs	r2, #1
    eb92:	e008      	b.n	eba6 <.text+0xeba6>
    eb94:	9917      	ldr	r1, [sp, #92]
    eb96:	690b      	ldr	r3, [r1, #16]
    eb98:	009b      	lsls	r3, r3, #2
    eb9a:	185b      	adds	r3, r3, r1
    eb9c:	6918      	ldr	r0, [r3, #16]
    eb9e:	f001 f8b3 	bl	fd08 <_hi0bits>
    eba2:	2320      	movs	r3, #32
    eba4:	1a1a      	subs	r2, r3, r0
    eba6:	9b11      	ldr	r3, [sp, #68]
    eba8:	18d2      	adds	r2, r2, r3
    ebaa:	231f      	movs	r3, #31
    ebac:	401a      	ands	r2, r3
    ebae:	d00e      	beq.n	ebce <.text+0xebce>
    ebb0:	2320      	movs	r3, #32
    ebb2:	1a9a      	subs	r2, r3, r2
    ebb4:	2a04      	cmp	r2, #4
    ebb6:	dd08      	ble.n	ebca <.text+0xebca>
    ebb8:	9809      	ldr	r0, [sp, #36]
    ebba:	9911      	ldr	r1, [sp, #68]
    ebbc:	1f13      	subs	r3, r2, #4
    ebbe:	18c0      	adds	r0, r0, r3
    ebc0:	18c9      	adds	r1, r1, r3
    ebc2:	18f6      	adds	r6, r6, r3
    ebc4:	9009      	str	r0, [sp, #36]
    ebc6:	9111      	str	r1, [sp, #68]
    ebc8:	e00a      	b.n	ebe0 <.text+0xebe0>
    ebca:	2a03      	cmp	r2, #3
    ebcc:	dc08      	bgt.n	ebe0 <.text+0xebe0>
    ebce:	1c13      	adds	r3, r2, #0
    ebd0:	9811      	ldr	r0, [sp, #68]
    ebd2:	9a09      	ldr	r2, [sp, #36]
    ebd4:	331c      	adds	r3, #28
    ebd6:	18d2      	adds	r2, r2, r3
    ebd8:	18c0      	adds	r0, r0, r3
    ebda:	9209      	str	r2, [sp, #36]
    ebdc:	9011      	str	r0, [sp, #68]
    ebde:	18f6      	adds	r6, r6, r3
    ebe0:	9909      	ldr	r1, [sp, #36]
    ebe2:	2900      	cmp	r1, #0
    ebe4:	dd05      	ble.n	ebf2 <.text+0xebf2>
    ebe6:	9802      	ldr	r0, [sp, #8]
    ebe8:	9914      	ldr	r1, [sp, #80]
    ebea:	9a09      	ldr	r2, [sp, #36]
    ebec:	f001 fae2 	bl	101b4 <_lshift>
    ebf0:	9014      	str	r0, [sp, #80]
    ebf2:	9a11      	ldr	r2, [sp, #68]
    ebf4:	2a00      	cmp	r2, #0
    ebf6:	dd04      	ble.n	ec02 <.text+0xec02>
    ebf8:	9802      	ldr	r0, [sp, #8]
    ebfa:	9917      	ldr	r1, [sp, #92]
    ebfc:	f001 fada 	bl	101b4 <_lshift>
    ec00:	9017      	str	r0, [sp, #92]
    ec02:	9b0f      	ldr	r3, [sp, #60]
    ec04:	2b00      	cmp	r3, #0
    ec06:	d01e      	beq.n	ec46 <.text+0xec46>
    ec08:	9814      	ldr	r0, [sp, #80]
    ec0a:	9917      	ldr	r1, [sp, #92]
    ec0c:	f001 f8d6 	bl	fdbc <__mcmp>
    ec10:	2800      	cmp	r0, #0
    ec12:	da18      	bge.n	ec46 <.text+0xec46>
    ec14:	980e      	ldr	r0, [sp, #56]
    ec16:	3801      	subs	r0, #1
    ec18:	900e      	str	r0, [sp, #56]
    ec1a:	9914      	ldr	r1, [sp, #80]
    ec1c:	9802      	ldr	r0, [sp, #8]
    ec1e:	220a      	movs	r2, #10
    ec20:	2300      	movs	r3, #0
    ec22:	f001 fbb1 	bl	10388 <_multadd>
    ec26:	9910      	ldr	r1, [sp, #64]
    ec28:	9014      	str	r0, [sp, #80]
    ec2a:	2900      	cmp	r1, #0
    ec2c:	d102      	bne.n	ec34 <.text+0xec34>
    ec2e:	9a0d      	ldr	r2, [sp, #52]
    ec30:	920c      	str	r2, [sp, #48]
    ec32:	e008      	b.n	ec46 <.text+0xec46>
    ec34:	2300      	movs	r3, #0
    ec36:	9802      	ldr	r0, [sp, #8]
    ec38:	9916      	ldr	r1, [sp, #88]
    ec3a:	220a      	movs	r2, #10
    ec3c:	f001 fba4 	bl	10388 <_multadd>
    ec40:	9b0d      	ldr	r3, [sp, #52]
    ec42:	9016      	str	r0, [sp, #88]
    ec44:	930c      	str	r3, [sp, #48]
    ec46:	980c      	ldr	r0, [sp, #48]
    ec48:	2800      	cmp	r0, #0
    ec4a:	dc2a      	bgt.n	eca2 <.text+0xeca2>
    ec4c:	9901      	ldr	r1, [sp, #4]
    ec4e:	2902      	cmp	r1, #2
    ec50:	dd27      	ble.n	eca2 <.text+0xeca2>
    ec52:	2800      	cmp	r0, #0
    ec54:	d110      	bne.n	ec78 <.text+0xec78>
    ec56:	9917      	ldr	r1, [sp, #92]
    ec58:	9802      	ldr	r0, [sp, #8]
    ec5a:	2205      	movs	r2, #5
    ec5c:	2300      	movs	r3, #0
    ec5e:	f001 fb93 	bl	10388 <_multadd>
    ec62:	9017      	str	r0, [sp, #92]
    ec64:	9917      	ldr	r1, [sp, #92]
    ec66:	9814      	ldr	r0, [sp, #80]
    ec68:	f001 f8a8 	bl	fdbc <__mcmp>
    ec6c:	2800      	cmp	r0, #0
    ec6e:	dc0d      	bgt.n	ec8c <.text+0xec8c>
    ec70:	e002      	b.n	ec78 <.text+0xec78>
    ec72:	2200      	movs	r2, #0
    ec74:	9216      	str	r2, [sp, #88]
    ec76:	9217      	str	r2, [sp, #92]
    ec78:	9b29      	ldr	r3, [sp, #164]
    ec7a:	9f1a      	ldr	r7, [sp, #104]
    ec7c:	43db      	mvns	r3, r3
    ec7e:	2400      	movs	r4, #0
    ec80:	930e      	str	r3, [sp, #56]
    ec82:	9415      	str	r4, [sp, #84]
    ec84:	e10c      	b.n	eea0 <.text+0xeea0>
    ec86:	2000      	movs	r0, #0
    ec88:	9016      	str	r0, [sp, #88]
    ec8a:	9017      	str	r0, [sp, #92]
    ec8c:	991a      	ldr	r1, [sp, #104]
    ec8e:	2331      	movs	r3, #49
    ec90:	700b      	strb	r3, [r1, #0]
    ec92:	9a0e      	ldr	r2, [sp, #56]
    ec94:	1c0f      	adds	r7, r1, #0
    ec96:	3201      	adds	r2, #1
    ec98:	2300      	movs	r3, #0
    ec9a:	3701      	adds	r7, #1
    ec9c:	920e      	str	r2, [sp, #56]
    ec9e:	9315      	str	r3, [sp, #84]
    eca0:	e0fe      	b.n	eea0 <.text+0xeea0>
    eca2:	9810      	ldr	r0, [sp, #64]
    eca4:	2800      	cmp	r0, #0
    eca6:	d100      	bne.n	ecaa <.text+0xecaa>
    eca8:	e0b8      	b.n	ee1c <.text+0xee1c>
    ecaa:	2e00      	cmp	r6, #0
    ecac:	dd05      	ble.n	ecba <.text+0xecba>
    ecae:	9802      	ldr	r0, [sp, #8]
    ecb0:	9916      	ldr	r1, [sp, #88]
    ecb2:	1c32      	adds	r2, r6, #0
    ecb4:	f001 fa7e 	bl	101b4 <_lshift>
    ecb8:	9016      	str	r0, [sp, #88]
    ecba:	2c00      	cmp	r4, #0
    ecbc:	d101      	bne.n	ecc2 <.text+0xecc2>
    ecbe:	9816      	ldr	r0, [sp, #88]
    ecc0:	e013      	b.n	ecea <.text+0xecea>
    ecc2:	9a16      	ldr	r2, [sp, #88]
    ecc4:	9802      	ldr	r0, [sp, #8]
    ecc6:	6851      	ldr	r1, [r2, #4]
    ecc8:	f001 f96c 	bl	ffa4 <_Balloc>
    eccc:	9b16      	ldr	r3, [sp, #88]
    ecce:	691a      	ldr	r2, [r3, #16]
    ecd0:	9916      	ldr	r1, [sp, #88]
    ecd2:	0092      	lsls	r2, r2, #2
    ecd4:	1c04      	adds	r4, r0, #0
    ecd6:	310c      	adds	r1, #12
    ecd8:	3208      	adds	r2, #8
    ecda:	300c      	adds	r0, #12
    ecdc:	f7fd fdae 	bl	c83c <memcpy>
    ece0:	9802      	ldr	r0, [sp, #8]
    ece2:	1c21      	adds	r1, r4, #0
    ece4:	2201      	movs	r2, #1
    ece6:	f001 fa65 	bl	101b4 <_lshift>
    ecea:	9c04      	ldr	r4, [sp, #16]
    ecec:	9916      	ldr	r1, [sp, #88]
    ecee:	2301      	movs	r3, #1
    ecf0:	401c      	ands	r4, r3
    ecf2:	9408      	str	r4, [sp, #32]
    ecf4:	9115      	str	r1, [sp, #84]
    ecf6:	9016      	str	r0, [sp, #88]
    ecf8:	9c1a      	ldr	r4, [sp, #104]
    ecfa:	9917      	ldr	r1, [sp, #92]
    ecfc:	9814      	ldr	r0, [sp, #80]
    ecfe:	f7ff fa65 	bl	e1cc <quorem>
    ed02:	9915      	ldr	r1, [sp, #84]
    ed04:	9007      	str	r0, [sp, #28]
    ed06:	1c05      	adds	r5, r0, #0
    ed08:	9814      	ldr	r0, [sp, #80]
    ed0a:	f001 f857 	bl	fdbc <__mcmp>
    ed0e:	9917      	ldr	r1, [sp, #92]
    ed10:	901f      	str	r0, [sp, #124]
    ed12:	9a16      	ldr	r2, [sp, #88]
    ed14:	9802      	ldr	r0, [sp, #8]
    ed16:	f001 f9dd 	bl	100d4 <__mdiff>
    ed1a:	68c3      	ldr	r3, [r0, #12]
    ed1c:	3530      	adds	r5, #48
    ed1e:	1c06      	adds	r6, r0, #0
    ed20:	2b00      	cmp	r3, #0
    ed22:	d000      	beq.n	ed26 <.text+0xed26>
    ed24:	e0e0      	b.n	eee8 <.text+0xeee8>
    ed26:	1c31      	adds	r1, r6, #0
    ed28:	9814      	ldr	r0, [sp, #80]
    ed2a:	f001 f847 	bl	fdbc <__mcmp>
    ed2e:	1c31      	adds	r1, r6, #0
    ed30:	1c07      	adds	r7, r0, #0
    ed32:	9802      	ldr	r0, [sp, #8]
    ed34:	f000 ffdc 	bl	fcf0 <_Bfree>
    ed38:	2f00      	cmp	r7, #0
    ed3a:	d10d      	bne.n	ed58 <.text+0xed58>
    ed3c:	9a01      	ldr	r2, [sp, #4]
    ed3e:	2a00      	cmp	r2, #0
    ed40:	d10a      	bne.n	ed58 <.text+0xed58>
    ed42:	9b08      	ldr	r3, [sp, #32]
    ed44:	2b00      	cmp	r3, #0
    ed46:	d107      	bne.n	ed58 <.text+0xed58>
    ed48:	2d39      	cmp	r5, #57
    ed4a:	d031      	beq.n	edb0 <.text+0xedb0>
    ed4c:	981f      	ldr	r0, [sp, #124]
    ed4e:	2800      	cmp	r0, #0
    ed50:	dd21      	ble.n	ed96 <.text+0xed96>
    ed52:	9d07      	ldr	r5, [sp, #28]
    ed54:	3531      	adds	r5, #49
    ed56:	e01e      	b.n	ed96 <.text+0xed96>
    ed58:	991f      	ldr	r1, [sp, #124]
    ed5a:	2900      	cmp	r1, #0
    ed5c:	db07      	blt.n	ed6e <.text+0xed6e>
    ed5e:	2900      	cmp	r1, #0
    ed60:	d122      	bne.n	eda8 <.text+0xeda8>
    ed62:	9a01      	ldr	r2, [sp, #4]
    ed64:	2a00      	cmp	r2, #0
    ed66:	d11f      	bne.n	eda8 <.text+0xeda8>
    ed68:	9b08      	ldr	r3, [sp, #32]
    ed6a:	2b00      	cmp	r3, #0
    ed6c:	d11c      	bne.n	eda8 <.text+0xeda8>
    ed6e:	2f00      	cmp	r7, #0
    ed70:	dd11      	ble.n	ed96 <.text+0xed96>
    ed72:	9914      	ldr	r1, [sp, #80]
    ed74:	9802      	ldr	r0, [sp, #8]
    ed76:	2201      	movs	r2, #1
    ed78:	f001 fa1c 	bl	101b4 <_lshift>
    ed7c:	9917      	ldr	r1, [sp, #92]
    ed7e:	9014      	str	r0, [sp, #80]
    ed80:	f001 f81c 	bl	fdbc <__mcmp>
    ed84:	2800      	cmp	r0, #0
    ed86:	dc03      	bgt.n	ed90 <.text+0xed90>
    ed88:	2800      	cmp	r0, #0
    ed8a:	d104      	bne.n	ed96 <.text+0xed96>
    ed8c:	07e8      	lsls	r0, r5, #31
    ed8e:	d502      	bpl.n	ed96 <.text+0xed96>
    ed90:	3501      	adds	r5, #1
    ed92:	2d3a      	cmp	r5, #58
    ed94:	d00c      	beq.n	edb0 <.text+0xedb0>
    ed96:	7025      	strb	r5, [r4, #0]
    ed98:	e081      	b.n	ee9e <.text+0xee9e>
    ed9a:	0000      	lsls	r0, r0, #0
    ed9c:	0433      	lsls	r3, r6, #16
    ed9e:	0000      	lsls	r0, r0, #0
    eda0:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    eda4:	0000      	lsls	r0, r0, #0
    eda6:	7ff0      	ldrb	r0, [r6, #31]
    eda8:	2f00      	cmp	r7, #0
    edaa:	dd08      	ble.n	edbe <.text+0xedbe>
    edac:	2d39      	cmp	r5, #57
    edae:	d103      	bne.n	edb8 <.text+0xedb8>
    edb0:	2339      	movs	r3, #57
    edb2:	7023      	strb	r3, [r4, #0]
    edb4:	3401      	adds	r4, #1
    edb6:	e062      	b.n	ee7e <.text+0xee7e>
    edb8:	1c6b      	adds	r3, r5, #1
    edba:	7023      	strb	r3, [r4, #0]
    edbc:	e06f      	b.n	ee9e <.text+0xee9e>
    edbe:	7025      	strb	r5, [r4, #0]
    edc0:	991a      	ldr	r1, [sp, #104]
    edc2:	9a0c      	ldr	r2, [sp, #48]
    edc4:	3401      	adds	r4, #1
    edc6:	188b      	adds	r3, r1, r2
    edc8:	429c      	cmp	r4, r3
    edca:	d03c      	beq.n	ee46 <.text+0xee46>
    edcc:	2300      	movs	r3, #0
    edce:	9802      	ldr	r0, [sp, #8]
    edd0:	9914      	ldr	r1, [sp, #80]
    edd2:	220a      	movs	r2, #10
    edd4:	f001 fad8 	bl	10388 <_multadd>
    edd8:	9b15      	ldr	r3, [sp, #84]
    edda:	9014      	str	r0, [sp, #80]
    eddc:	9816      	ldr	r0, [sp, #88]
    edde:	4283      	cmp	r3, r0
    ede0:	d108      	bne.n	edf4 <.text+0xedf4>
    ede2:	9802      	ldr	r0, [sp, #8]
    ede4:	9916      	ldr	r1, [sp, #88]
    ede6:	220a      	movs	r2, #10
    ede8:	2300      	movs	r3, #0
    edea:	f001 facd 	bl	10388 <_multadd>
    edee:	9016      	str	r0, [sp, #88]
    edf0:	9015      	str	r0, [sp, #84]
    edf2:	e782      	b.n	ecfa <.text+0xecfa>
    edf4:	9915      	ldr	r1, [sp, #84]
    edf6:	220a      	movs	r2, #10
    edf8:	2300      	movs	r3, #0
    edfa:	9802      	ldr	r0, [sp, #8]
    edfc:	f001 fac4 	bl	10388 <_multadd>
    ee00:	9916      	ldr	r1, [sp, #88]
    ee02:	9015      	str	r0, [sp, #84]
    ee04:	220a      	movs	r2, #10
    ee06:	9802      	ldr	r0, [sp, #8]
    ee08:	2300      	movs	r3, #0
    ee0a:	f001 fabd 	bl	10388 <_multadd>
    ee0e:	9016      	str	r0, [sp, #88]
    ee10:	e773      	b.n	ecfa <.text+0xecfa>
    ee12:	991a      	ldr	r1, [sp, #104]
    ee14:	2200      	movs	r2, #0
    ee16:	190c      	adds	r4, r1, r4
    ee18:	9215      	str	r2, [sp, #84]
    ee1a:	e014      	b.n	ee46 <.text+0xee46>
    ee1c:	2400      	movs	r4, #0
    ee1e:	9814      	ldr	r0, [sp, #80]
    ee20:	9917      	ldr	r1, [sp, #92]
    ee22:	f7ff f9d3 	bl	e1cc <quorem>
    ee26:	9b1a      	ldr	r3, [sp, #104]
    ee28:	1c05      	adds	r5, r0, #0
    ee2a:	3530      	adds	r5, #48
    ee2c:	54e5      	strb	r5, [r4, r3]
    ee2e:	980c      	ldr	r0, [sp, #48]
    ee30:	3401      	adds	r4, #1
    ee32:	4284      	cmp	r4, r0
    ee34:	daed      	bge.n	ee12 <.text+0xee12>
    ee36:	9802      	ldr	r0, [sp, #8]
    ee38:	9914      	ldr	r1, [sp, #80]
    ee3a:	220a      	movs	r2, #10
    ee3c:	2300      	movs	r3, #0
    ee3e:	f001 faa3 	bl	10388 <_multadd>
    ee42:	9014      	str	r0, [sp, #80]
    ee44:	e7eb      	b.n	ee1e <.text+0xee1e>
    ee46:	9914      	ldr	r1, [sp, #80]
    ee48:	9802      	ldr	r0, [sp, #8]
    ee4a:	2201      	movs	r2, #1
    ee4c:	f001 f9b2 	bl	101b4 <_lshift>
    ee50:	9917      	ldr	r1, [sp, #92]
    ee52:	9014      	str	r0, [sp, #80]
    ee54:	f000 ffb2 	bl	fdbc <__mcmp>
    ee58:	2800      	cmp	r0, #0
    ee5a:	dc10      	bgt.n	ee7e <.text+0xee7e>
    ee5c:	2800      	cmp	r0, #0
    ee5e:	d11a      	bne.n	ee96 <.text+0xee96>
    ee60:	07e9      	lsls	r1, r5, #31
    ee62:	d40c      	bmi.n	ee7e <.text+0xee7e>
    ee64:	e017      	b.n	ee96 <.text+0xee96>
    ee66:	9b1a      	ldr	r3, [sp, #104]
    ee68:	429a      	cmp	r2, r3
    ee6a:	d109      	bne.n	ee80 <.text+0xee80>
    ee6c:	981a      	ldr	r0, [sp, #104]
    ee6e:	9c0e      	ldr	r4, [sp, #56]
    ee70:	1c07      	adds	r7, r0, #0
    ee72:	3401      	adds	r4, #1
    ee74:	2331      	movs	r3, #49
    ee76:	3701      	adds	r7, #1
    ee78:	940e      	str	r4, [sp, #56]
    ee7a:	7003      	strb	r3, [r0, #0]
    ee7c:	e010      	b.n	eea0 <.text+0xeea0>
    ee7e:	1c22      	adds	r2, r4, #0
    ee80:	3a01      	subs	r2, #1
    ee82:	7813      	ldrb	r3, [r2, #0]
    ee84:	2b39      	cmp	r3, #57
    ee86:	d0ee      	beq.n	ee66 <.text+0xee66>
    ee88:	3301      	adds	r3, #1
    ee8a:	1c57      	adds	r7, r2, #1
    ee8c:	7013      	strb	r3, [r2, #0]
    ee8e:	e007      	b.n	eea0 <.text+0xeea0>
    ee90:	9920      	ldr	r1, [sp, #128]
    ee92:	910e      	str	r1, [sp, #56]
    ee94:	e018      	b.n	eec8 <.text+0xeec8>
    ee96:	3c01      	subs	r4, #1
    ee98:	7823      	ldrb	r3, [r4, #0]
    ee9a:	2b30      	cmp	r3, #48
    ee9c:	d0fb      	beq.n	ee96 <.text+0xee96>
    ee9e:	1c67      	adds	r7, r4, #1
    eea0:	9802      	ldr	r0, [sp, #8]
    eea2:	9917      	ldr	r1, [sp, #92]
    eea4:	f000 ff24 	bl	fcf0 <_Bfree>
    eea8:	9a16      	ldr	r2, [sp, #88]
    eeaa:	2a00      	cmp	r2, #0
    eeac:	d00c      	beq.n	eec8 <.text+0xeec8>
    eeae:	9b15      	ldr	r3, [sp, #84]
    eeb0:	2b00      	cmp	r3, #0
    eeb2:	d005      	beq.n	eec0 <.text+0xeec0>
    eeb4:	4293      	cmp	r3, r2
    eeb6:	d003      	beq.n	eec0 <.text+0xeec0>
    eeb8:	9802      	ldr	r0, [sp, #8]
    eeba:	1c19      	adds	r1, r3, #0
    eebc:	f000 ff18 	bl	fcf0 <_Bfree>
    eec0:	9802      	ldr	r0, [sp, #8]
    eec2:	9916      	ldr	r1, [sp, #88]
    eec4:	f000 ff14 	bl	fcf0 <_Bfree>
    eec8:	9802      	ldr	r0, [sp, #8]
    eeca:	9914      	ldr	r1, [sp, #80]
    eecc:	f000 ff10 	bl	fcf0 <_Bfree>
    eed0:	2300      	movs	r3, #0
    eed2:	703b      	strb	r3, [r7, #0]
    eed4:	9b0e      	ldr	r3, [sp, #56]
    eed6:	9c2a      	ldr	r4, [sp, #168]
    eed8:	982c      	ldr	r0, [sp, #176]
    eeda:	3301      	adds	r3, #1
    eedc:	6023      	str	r3, [r4, #0]
    eede:	2800      	cmp	r0, #0
    eee0:	d000      	beq.n	eee4 <.text+0xeee4>
    eee2:	6007      	str	r7, [r0, #0]
    eee4:	981a      	ldr	r0, [sp, #104]
    eee6:	e005      	b.n	eef4 <.text+0xeef4>
    eee8:	9802      	ldr	r0, [sp, #8]
    eeea:	1c31      	adds	r1, r6, #0
    eeec:	f000 ff00 	bl	fcf0 <_Bfree>
    eef0:	2701      	movs	r7, #1
    eef2:	e731      	b.n	ed58 <.text+0xed58>
    eef4:	b024      	add	sp, #144
    eef6:	bcf0      	pop	{r4, r5, r6, r7}
    eef8:	bc02      	pop	{r1}
    eefa:	4708      	bx	r1

0000eefc <fflush>:
    eefc:	b570      	push	{r4, r5, r6, lr}
    eefe:	1c04      	adds	r4, r0, #0
    ef00:	2800      	cmp	r0, #0
    ef02:	d105      	bne.n	ef10 <fflush+0x14>
    ef04:	4b1b      	ldr	r3, [pc, #108]	(ef74 <.text+0xef74>)
    ef06:	491c      	ldr	r1, [pc, #112]	(ef78 <.text+0xef78>)
    ef08:	6818      	ldr	r0, [r3, #0]
    ef0a:	f000 fb93 	bl	f634 <_fwalk>
    ef0e:	e02e      	b.n	ef6e <fflush+0x72>
    ef10:	4b1a      	ldr	r3, [pc, #104]	(ef7c <.text+0xef7c>)
    ef12:	6818      	ldr	r0, [r3, #0]
    ef14:	2800      	cmp	r0, #0
    ef16:	d004      	beq.n	ef22 <fflush+0x26>
    ef18:	6b83      	ldr	r3, [r0, #56]
    ef1a:	2b00      	cmp	r3, #0
    ef1c:	d101      	bne.n	ef22 <fflush+0x26>
    ef1e:	f000 f84d 	bl	efbc <__sinit>
    ef22:	230c      	movs	r3, #12
    ef24:	5ee1      	ldrsh	r1, [r4, r3]
    ef26:	070b      	lsls	r3, r1, #28
    ef28:	d520      	bpl.n	ef6c <fflush+0x70>
    ef2a:	6926      	ldr	r6, [r4, #16]
    ef2c:	2e00      	cmp	r6, #0
    ef2e:	d01d      	beq.n	ef6c <fflush+0x70>
    ef30:	2303      	movs	r3, #3
    ef32:	6822      	ldr	r2, [r4, #0]
    ef34:	6026      	str	r6, [r4, #0]
    ef36:	4219      	tst	r1, r3
    ef38:	d008      	beq.n	ef4c <fflush+0x50>
    ef3a:	2300      	movs	r3, #0
    ef3c:	e007      	b.n	ef4e <fflush+0x52>
    ef3e:	89a3      	ldrh	r3, [r4, #12]
    ef40:	2240      	movs	r2, #64
    ef42:	2001      	movs	r0, #1
    ef44:	4313      	orrs	r3, r2
    ef46:	4240      	negs	r0, r0
    ef48:	81a3      	strh	r3, [r4, #12]
    ef4a:	e010      	b.n	ef6e <fflush+0x72>
    ef4c:	6963      	ldr	r3, [r4, #20]
    ef4e:	1b95      	subs	r5, r2, r6
    ef50:	60a3      	str	r3, [r4, #8]
    ef52:	e009      	b.n	ef68 <fflush+0x6c>
    ef54:	69e0      	ldr	r0, [r4, #28]
    ef56:	6a63      	ldr	r3, [r4, #36]
    ef58:	1c31      	adds	r1, r6, #0
    ef5a:	1c2a      	adds	r2, r5, #0
    ef5c:	f000 f810 	bl	ef80 <.text+0xef80>
    ef60:	2800      	cmp	r0, #0
    ef62:	ddec      	ble.n	ef3e <fflush+0x42>
    ef64:	1836      	adds	r6, r6, r0
    ef66:	1a2d      	subs	r5, r5, r0
    ef68:	2d00      	cmp	r5, #0
    ef6a:	dcf3      	bgt.n	ef54 <fflush+0x58>
    ef6c:	2000      	movs	r0, #0
    ef6e:	bc70      	pop	{r4, r5, r6}
    ef70:	bc02      	pop	{r1}
    ef72:	4708      	bx	r1
    ef74:	9078      	str	r0, [sp, #480]
    ef76:	0001      	lsls	r1, r0, #0
    ef78:	eefd 0000 	cdp	0, 15, cr0, cr13, cr0, {0}
    ef7c:	003c      	lsls	r4, r7, #0
    ef7e:	4000      	ands	r0, r0
    ef80:	4718      	bx	r3
    ef82:	46c0      	nop			(mov r8, r8)

0000ef84 <std>:
    ef84:	2300      	movs	r3, #0
    ef86:	6003      	str	r3, [r0, #0]
    ef88:	6043      	str	r3, [r0, #4]
    ef8a:	6083      	str	r3, [r0, #8]
    ef8c:	6103      	str	r3, [r0, #16]
    ef8e:	6143      	str	r3, [r0, #20]
    ef90:	6183      	str	r3, [r0, #24]
    ef92:	4b06      	ldr	r3, [pc, #24]	(efac <.text+0xefac>)
    ef94:	6203      	str	r3, [r0, #32]
    ef96:	4b06      	ldr	r3, [pc, #24]	(efb0 <.text+0xefb0>)
    ef98:	6243      	str	r3, [r0, #36]
    ef9a:	4b06      	ldr	r3, [pc, #24]	(efb4 <.text+0xefb4>)
    ef9c:	6283      	str	r3, [r0, #40]
    ef9e:	4b06      	ldr	r3, [pc, #24]	(efb8 <.text+0xefb8>)
    efa0:	8181      	strh	r1, [r0, #12]
    efa2:	81c2      	strh	r2, [r0, #14]
    efa4:	61c0      	str	r0, [r0, #28]
    efa6:	62c3      	str	r3, [r0, #44]
    efa8:	4770      	bx	lr
    efaa:	0000      	lsls	r0, r0, #0
    efac:	0915      	lsrs	r5, r2, #4
    efae:	0001      	lsls	r1, r0, #0
    efb0:	08d1      	lsrs	r1, r2, #3
    efb2:	0001      	lsls	r1, r0, #0
    efb4:	0895      	lsrs	r5, r2, #2
    efb6:	0001      	lsls	r1, r0, #0
    efb8:	087d      	lsrs	r5, r7, #1
    efba:	0001      	lsls	r1, r0, #0

0000efbc <__sinit>:
    efbc:	b510      	push	{r4, lr}
    efbe:	6b82      	ldr	r2, [r0, #56]
    efc0:	1c04      	adds	r4, r0, #0
    efc2:	2a00      	cmp	r2, #0
    efc4:	d122      	bne.n	f00c <__sinit+0x50>
    efc6:	4b13      	ldr	r3, [pc, #76]	(f014 <.text+0xf014>)
    efc8:	63c3      	str	r3, [r0, #60]
    efca:	2301      	movs	r3, #1
    efcc:	6383      	str	r3, [r0, #56]
    efce:	23b8      	movs	r3, #184
    efd0:	009b      	lsls	r3, r3, #2
    efd2:	50c2      	str	r2, [r0, r3]
    efd4:	23b9      	movs	r3, #185
    efd6:	009b      	lsls	r3, r3, #2
    efd8:	2203      	movs	r2, #3
    efda:	21bb      	movs	r1, #187
    efdc:	50c2      	str	r2, [r0, r3]
    efde:	0089      	lsls	r1, r1, #2
    efe0:	23ba      	movs	r3, #186
    efe2:	1842      	adds	r2, r0, r1
    efe4:	009b      	lsls	r3, r3, #2
    efe6:	50c2      	str	r2, [r0, r3]
    efe8:	2104      	movs	r1, #4
    efea:	6840      	ldr	r0, [r0, #4]
    efec:	2200      	movs	r2, #0
    efee:	1c23      	adds	r3, r4, #0
    eff0:	f7ff ffc8 	bl	ef84 <std>
    eff4:	68a0      	ldr	r0, [r4, #8]
    eff6:	2109      	movs	r1, #9
    eff8:	2201      	movs	r2, #1
    effa:	1c23      	adds	r3, r4, #0
    effc:	f7ff ffc2 	bl	ef84 <std>
    f000:	68e0      	ldr	r0, [r4, #12]
    f002:	210a      	movs	r1, #10
    f004:	2202      	movs	r2, #2
    f006:	1c23      	adds	r3, r4, #0
    f008:	f7ff ffbc 	bl	ef84 <std>
    f00c:	bc10      	pop	{r4}
    f00e:	bc01      	pop	{r0}
    f010:	4700      	bx	r0
    f012:	0000      	lsls	r0, r0, #0
    f014:	f031 0000 	bics.w	r0, r1, #0	; 0x0

0000f018 <__sfp_lock_acquire>:
    f018:	4770      	bx	lr
	...

0000f01c <__sfp_lock_release>:
    f01c:	4770      	bx	lr
	...

0000f020 <__sinit_lock_acquire>:
    f020:	4770      	bx	lr
	...

0000f024 <__sinit_lock_release>:
    f024:	4770      	bx	lr
	...

0000f028 <__fp_lock>:
    f028:	2000      	movs	r0, #0
    f02a:	4770      	bx	lr

0000f02c <__fp_unlock>:
    f02c:	2000      	movs	r0, #0
    f02e:	4770      	bx	lr

0000f030 <_cleanup_r>:
    f030:	b500      	push	{lr}
    f032:	4902      	ldr	r1, [pc, #8]	(f03c <.text+0xf03c>)
    f034:	f000 fafe 	bl	f634 <_fwalk>
    f038:	bc01      	pop	{r0}
    f03a:	4700      	bx	r0
    f03c:	0a61      	lsrs	r1, r4, #9
    f03e:	0001      	lsls	r1, r0, #0

0000f040 <_cleanup>:
    f040:	b500      	push	{lr}
    f042:	4b03      	ldr	r3, [pc, #12]	(f050 <.text+0xf050>)
    f044:	6818      	ldr	r0, [r3, #0]
    f046:	f7ff fff3 	bl	f030 <_cleanup_r>
    f04a:	bc01      	pop	{r0}
    f04c:	4700      	bx	r0
    f04e:	0000      	lsls	r0, r0, #0
    f050:	9078      	str	r0, [sp, #480]
    f052:	0001      	lsls	r1, r0, #0

0000f054 <__sfmoreglue>:
    f054:	b570      	push	{r4, r5, r6, lr}
    f056:	235c      	movs	r3, #92
    f058:	1c0e      	adds	r6, r1, #0
    f05a:	435e      	muls	r6, r3
    f05c:	1c0d      	adds	r5, r1, #0
    f05e:	1c31      	adds	r1, r6, #0
    f060:	310c      	adds	r1, #12
    f062:	f000 fbbb 	bl	f7dc <_malloc_r>
    f066:	2800      	cmp	r0, #0
    f068:	d101      	bne.n	f06e <__sfmoreglue+0x1a>
    f06a:	2400      	movs	r4, #0
    f06c:	e009      	b.n	f082 <__sfmoreglue+0x2e>
    f06e:	1c04      	adds	r4, r0, #0
    f070:	2300      	movs	r3, #0
    f072:	300c      	adds	r0, #12
    f074:	6023      	str	r3, [r4, #0]
    f076:	6065      	str	r5, [r4, #4]
    f078:	60a0      	str	r0, [r4, #8]
    f07a:	2100      	movs	r1, #0
    f07c:	1c32      	adds	r2, r6, #0
    f07e:	f000 fe2b 	bl	fcd8 <memset>
    f082:	1c20      	adds	r0, r4, #0
    f084:	bc70      	pop	{r4, r5, r6}
    f086:	bc02      	pop	{r1}
    f088:	4708      	bx	r1
	...

0000f08c <__fp_unlock_all>:
    f08c:	b500      	push	{lr}
    f08e:	4b03      	ldr	r3, [pc, #12]	(f09c <.text+0xf09c>)
    f090:	4903      	ldr	r1, [pc, #12]	(f0a0 <.text+0xf0a0>)
    f092:	6818      	ldr	r0, [r3, #0]
    f094:	f000 face 	bl	f634 <_fwalk>
    f098:	bc01      	pop	{r0}
    f09a:	4700      	bx	r0
    f09c:	003c      	lsls	r4, r7, #0
    f09e:	4000      	ands	r0, r0
    f0a0:	f02d 0000 	bic.w	r0, sp, #0	; 0x0

0000f0a4 <__fp_lock_all>:
    f0a4:	b500      	push	{lr}
    f0a6:	4b03      	ldr	r3, [pc, #12]	(f0b4 <.text+0xf0b4>)
    f0a8:	4903      	ldr	r1, [pc, #12]	(f0b8 <.text+0xf0b8>)
    f0aa:	6818      	ldr	r0, [r3, #0]
    f0ac:	f000 fac2 	bl	f634 <_fwalk>
    f0b0:	bc01      	pop	{r0}
    f0b2:	4700      	bx	r0
    f0b4:	003c      	lsls	r4, r7, #0
    f0b6:	4000      	ands	r0, r0
    f0b8:	f029 0000 	bic.w	r0, r9, #0	; 0x0

0000f0bc <__sfp>:
    f0bc:	b530      	push	{r4, r5, lr}
    f0be:	4b1c      	ldr	r3, [pc, #112]	(f130 <.text+0xf130>)
    f0c0:	681c      	ldr	r4, [r3, #0]
    f0c2:	6ba3      	ldr	r3, [r4, #56]
    f0c4:	1c05      	adds	r5, r0, #0
    f0c6:	2b00      	cmp	r3, #0
    f0c8:	d102      	bne.n	f0d0 <__sfp+0x14>
    f0ca:	1c20      	adds	r0, r4, #0
    f0cc:	f7ff ff76 	bl	efbc <__sinit>
    f0d0:	21b8      	movs	r1, #184
    f0d2:	0089      	lsls	r1, r1, #2
    f0d4:	1864      	adds	r4, r4, r1
    f0d6:	68a0      	ldr	r0, [r4, #8]
    f0d8:	6863      	ldr	r3, [r4, #4]
    f0da:	e004      	b.n	f0e6 <__sfp+0x2a>
    f0dc:	210c      	movs	r1, #12
    f0de:	5e42      	ldrsh	r2, [r0, r1]
    f0e0:	2a00      	cmp	r2, #0
    f0e2:	d012      	beq.n	f10a <__sfp+0x4e>
    f0e4:	305c      	adds	r0, #92
    f0e6:	3b01      	subs	r3, #1
    f0e8:	d5f8      	bpl.n	f0dc <__sfp+0x20>
    f0ea:	6823      	ldr	r3, [r4, #0]
    f0ec:	2b00      	cmp	r3, #0
    f0ee:	d106      	bne.n	f0fe <__sfp+0x42>
    f0f0:	1c28      	adds	r0, r5, #0
    f0f2:	2104      	movs	r1, #4
    f0f4:	f7ff ffae 	bl	f054 <__sfmoreglue>
    f0f8:	6020      	str	r0, [r4, #0]
    f0fa:	2800      	cmp	r0, #0
    f0fc:	d001      	beq.n	f102 <__sfp+0x46>
    f0fe:	6824      	ldr	r4, [r4, #0]
    f100:	e7e9      	b.n	f0d6 <__sfp+0x1a>
    f102:	230c      	movs	r3, #12
    f104:	2000      	movs	r0, #0
    f106:	602b      	str	r3, [r5, #0]
    f108:	e00e      	b.n	f128 <__sfp+0x6c>
    f10a:	2301      	movs	r3, #1
    f10c:	425b      	negs	r3, r3
    f10e:	81c3      	strh	r3, [r0, #14]
    f110:	2301      	movs	r3, #1
    f112:	8183      	strh	r3, [r0, #12]
    f114:	6002      	str	r2, [r0, #0]
    f116:	6082      	str	r2, [r0, #8]
    f118:	6042      	str	r2, [r0, #4]
    f11a:	6102      	str	r2, [r0, #16]
    f11c:	6142      	str	r2, [r0, #20]
    f11e:	6182      	str	r2, [r0, #24]
    f120:	6302      	str	r2, [r0, #48]
    f122:	6342      	str	r2, [r0, #52]
    f124:	6442      	str	r2, [r0, #68]
    f126:	6482      	str	r2, [r0, #72]
    f128:	bc30      	pop	{r4, r5}
    f12a:	bc02      	pop	{r1}
    f12c:	4708      	bx	r1
    f12e:	0000      	lsls	r0, r0, #0
    f130:	9078      	str	r0, [sp, #480]
    f132:	0001      	lsls	r1, r0, #0

0000f134 <_malloc_trim_r>:
    f134:	b5f0      	push	{r4, r5, r6, r7, lr}
    f136:	1c0c      	adds	r4, r1, #0
    f138:	1c05      	adds	r5, r0, #0
    f13a:	f000 fdd5 	bl	fce8 <__malloc_lock>
    f13e:	4f21      	ldr	r7, [pc, #132]	(f1c4 <.text+0xf1c4>)
    f140:	68bb      	ldr	r3, [r7, #8]
    f142:	685a      	ldr	r2, [r3, #4]
    f144:	2303      	movs	r3, #3
    f146:	1c16      	adds	r6, r2, #0
    f148:	439e      	bics	r6, r3
    f14a:	4b1f      	ldr	r3, [pc, #124]	(f1c8 <.text+0xf1c8>)
    f14c:	1b34      	subs	r4, r6, r4
    f14e:	18e4      	adds	r4, r4, r3
    f150:	0b24      	lsrs	r4, r4, #12
    f152:	3c01      	subs	r4, #1
    f154:	0324      	lsls	r4, r4, #12
    f156:	3310      	adds	r3, #16
    f158:	429c      	cmp	r4, r3
    f15a:	dd1d      	ble.n	f198 <_malloc_trim_r+0x64>
    f15c:	1c28      	adds	r0, r5, #0
    f15e:	2100      	movs	r1, #0
    f160:	f009 fda2 	bl	18ca8 <___sbrk_r_from_thumb>
    f164:	68bb      	ldr	r3, [r7, #8]
    f166:	18f3      	adds	r3, r6, r3
    f168:	4298      	cmp	r0, r3
    f16a:	d115      	bne.n	f198 <_malloc_trim_r+0x64>
    f16c:	4261      	negs	r1, r4
    f16e:	1c28      	adds	r0, r5, #0
    f170:	f009 fd9a 	bl	18ca8 <___sbrk_r_from_thumb>
    f174:	3001      	adds	r0, #1
    f176:	d114      	bne.n	f1a2 <_malloc_trim_r+0x6e>
    f178:	2100      	movs	r1, #0
    f17a:	1c28      	adds	r0, r5, #0
    f17c:	f009 fd94 	bl	18ca8 <___sbrk_r_from_thumb>
    f180:	68bc      	ldr	r4, [r7, #8]
    f182:	1b01      	subs	r1, r0, r4
    f184:	290f      	cmp	r1, #15
    f186:	dd07      	ble.n	f198 <_malloc_trim_r+0x64>
    f188:	4b10      	ldr	r3, [pc, #64]	(f1cc <.text+0xf1cc>)
    f18a:	681b      	ldr	r3, [r3, #0]
    f18c:	4a10      	ldr	r2, [pc, #64]	(f1d0 <.text+0xf1d0>)
    f18e:	1ac3      	subs	r3, r0, r3
    f190:	6013      	str	r3, [r2, #0]
    f192:	2301      	movs	r3, #1
    f194:	430b      	orrs	r3, r1
    f196:	6063      	str	r3, [r4, #4]
    f198:	1c28      	adds	r0, r5, #0
    f19a:	f000 fda7 	bl	fcec <__malloc_unlock>
    f19e:	2000      	movs	r0, #0
    f1a0:	e00c      	b.n	f1bc <_malloc_trim_r+0x88>
    f1a2:	2201      	movs	r2, #1
    f1a4:	1b33      	subs	r3, r6, r4
    f1a6:	4313      	orrs	r3, r2
    f1a8:	68b9      	ldr	r1, [r7, #8]
    f1aa:	4a09      	ldr	r2, [pc, #36]	(f1d0 <.text+0xf1d0>)
    f1ac:	604b      	str	r3, [r1, #4]
    f1ae:	6813      	ldr	r3, [r2, #0]
    f1b0:	1b1b      	subs	r3, r3, r4
    f1b2:	1c28      	adds	r0, r5, #0
    f1b4:	6013      	str	r3, [r2, #0]
    f1b6:	f000 fd99 	bl	fcec <__malloc_unlock>
    f1ba:	2001      	movs	r0, #1
    f1bc:	bcf0      	pop	{r4, r5, r6, r7}
    f1be:	bc02      	pop	{r1}
    f1c0:	4708      	bx	r1
    f1c2:	0000      	lsls	r0, r0, #0
    f1c4:	0450      	lsls	r0, r2, #17
    f1c6:	4000      	ands	r0, r0
    f1c8:	0fef      	lsrs	r7, r5, #31
    f1ca:	0000      	lsls	r0, r0, #0
    f1cc:	085c      	lsrs	r4, r3, #1
    f1ce:	4000      	ands	r0, r0
    f1d0:	12a0      	asrs	r0, r4, #10
    f1d2:	4000      	ands	r0, r0

0000f1d4 <_free_r>:
    f1d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    f1d6:	b081      	sub	sp, #4
    f1d8:	9000      	str	r0, [sp, #0]
    f1da:	1c0c      	adds	r4, r1, #0
    f1dc:	2900      	cmp	r1, #0
    f1de:	d100      	bne.n	f1e2 <_free_r+0xe>
    f1e0:	e0bd      	b.n	f35e <_free_r+0x18a>
    f1e2:	1c26      	adds	r6, r4, #0
    f1e4:	3e08      	subs	r6, #8
    f1e6:	f000 fd7f 	bl	fce8 <__malloc_lock>
    f1ea:	6871      	ldr	r1, [r6, #4]
    f1ec:	2201      	movs	r2, #1
    f1ee:	1c0c      	adds	r4, r1, #0
    f1f0:	4394      	bics	r4, r2
    f1f2:	1930      	adds	r0, r6, r4
    f1f4:	4694      	mov	ip, r2
    f1f6:	6842      	ldr	r2, [r0, #4]
    f1f8:	4f5b      	ldr	r7, [pc, #364]	(f368 <.text+0xf368>)
    f1fa:	2303      	movs	r3, #3
    f1fc:	1c15      	adds	r5, r2, #0
    f1fe:	439d      	bics	r5, r3
    f200:	68bb      	ldr	r3, [r7, #8]
    f202:	4662      	mov	r2, ip
    f204:	4011      	ands	r1, r2
    f206:	4298      	cmp	r0, r3
    f208:	d118      	bne.n	f23c <_free_r+0x68>
    f20a:	1960      	adds	r0, r4, r5
    f20c:	2900      	cmp	r1, #0
    f20e:	d106      	bne.n	f21e <_free_r+0x4a>
    f210:	6833      	ldr	r3, [r6, #0]
    f212:	1af6      	subs	r6, r6, r3
    f214:	68f2      	ldr	r2, [r6, #12]
    f216:	18c0      	adds	r0, r0, r3
    f218:	68b3      	ldr	r3, [r6, #8]
    f21a:	60da      	str	r2, [r3, #12]
    f21c:	6093      	str	r3, [r2, #8]
    f21e:	4663      	mov	r3, ip
    f220:	4303      	orrs	r3, r0
    f222:	6073      	str	r3, [r6, #4]
    f224:	4b51      	ldr	r3, [pc, #324]	(f36c <.text+0xf36c>)
    f226:	681b      	ldr	r3, [r3, #0]
    f228:	60be      	str	r6, [r7, #8]
    f22a:	4298      	cmp	r0, r3
    f22c:	d200      	bcs.n	f230 <_free_r+0x5c>
    f22e:	e093      	b.n	f358 <_free_r+0x184>
    f230:	4b4f      	ldr	r3, [pc, #316]	(f370 <.text+0xf370>)
    f232:	9800      	ldr	r0, [sp, #0]
    f234:	6819      	ldr	r1, [r3, #0]
    f236:	f7ff ff7d 	bl	f134 <_malloc_trim_r>
    f23a:	e08d      	b.n	f358 <_free_r+0x184>
    f23c:	6045      	str	r5, [r0, #4]
    f23e:	2900      	cmp	r1, #0
    f240:	d10c      	bne.n	f25c <_free_r+0x88>
    f242:	6833      	ldr	r3, [r6, #0]
    f244:	1af6      	subs	r6, r6, r3
    f246:	18e4      	adds	r4, r4, r3
    f248:	68b2      	ldr	r2, [r6, #8]
    f24a:	1c3b      	adds	r3, r7, #0
    f24c:	3308      	adds	r3, #8
    f24e:	429a      	cmp	r2, r3
    f250:	d101      	bne.n	f256 <_free_r+0x82>
    f252:	2101      	movs	r1, #1
    f254:	e003      	b.n	f25e <_free_r+0x8a>
    f256:	68f3      	ldr	r3, [r6, #12]
    f258:	60d3      	str	r3, [r2, #12]
    f25a:	609a      	str	r2, [r3, #8]
    f25c:	2100      	movs	r1, #0
    f25e:	1943      	adds	r3, r0, r5
    f260:	685b      	ldr	r3, [r3, #4]
    f262:	2201      	movs	r2, #1
    f264:	4694      	mov	ip, r2
    f266:	4213      	tst	r3, r2
    f268:	d114      	bne.n	f294 <_free_r+0xc0>
    f26a:	1964      	adds	r4, r4, r5
    f26c:	2900      	cmp	r1, #0
    f26e:	d10d      	bne.n	f28c <_free_r+0xb8>
    f270:	4b3d      	ldr	r3, [pc, #244]	(f368 <.text+0xf368>)
    f272:	6882      	ldr	r2, [r0, #8]
    f274:	3308      	adds	r3, #8
    f276:	429a      	cmp	r2, r3
    f278:	d108      	bne.n	f28c <_free_r+0xb8>
    f27a:	4663      	mov	r3, ip
    f27c:	4323      	orrs	r3, r4
    f27e:	60d6      	str	r6, [r2, #12]
    f280:	6096      	str	r6, [r2, #8]
    f282:	60f2      	str	r2, [r6, #12]
    f284:	60b2      	str	r2, [r6, #8]
    f286:	6073      	str	r3, [r6, #4]
    f288:	5134      	str	r4, [r6, r4]
    f28a:	e065      	b.n	f358 <_free_r+0x184>
    f28c:	68c2      	ldr	r2, [r0, #12]
    f28e:	6883      	ldr	r3, [r0, #8]
    f290:	60da      	str	r2, [r3, #12]
    f292:	6093      	str	r3, [r2, #8]
    f294:	2001      	movs	r0, #1
    f296:	1c23      	adds	r3, r4, #0
    f298:	4303      	orrs	r3, r0
    f29a:	6073      	str	r3, [r6, #4]
    f29c:	5134      	str	r4, [r6, r4]
    f29e:	2900      	cmp	r1, #0
    f2a0:	d15a      	bne.n	f358 <_free_r+0x184>
    f2a2:	4b34      	ldr	r3, [pc, #208]	(f374 <.text+0xf374>)
    f2a4:	429c      	cmp	r4, r3
    f2a6:	d812      	bhi.n	f2ce <_free_r+0xfa>
    f2a8:	08e1      	lsrs	r1, r4, #3
    f2aa:	1c0a      	adds	r2, r1, #0
    f2ac:	2900      	cmp	r1, #0
    f2ae:	da00      	bge.n	f2b2 <_free_r+0xde>
    f2b0:	1cca      	adds	r2, r1, #3
    f2b2:	1092      	asrs	r2, r2, #2
    f2b4:	687b      	ldr	r3, [r7, #4]
    f2b6:	4090      	lsls	r0, r2
    f2b8:	4303      	orrs	r3, r0
    f2ba:	4a2b      	ldr	r2, [pc, #172]	(f368 <.text+0xf368>)
    f2bc:	607b      	str	r3, [r7, #4]
    f2be:	00cb      	lsls	r3, r1, #3
    f2c0:	189b      	adds	r3, r3, r2
    f2c2:	689a      	ldr	r2, [r3, #8]
    f2c4:	60f3      	str	r3, [r6, #12]
    f2c6:	60b2      	str	r2, [r6, #8]
    f2c8:	60d6      	str	r6, [r2, #12]
    f2ca:	609e      	str	r6, [r3, #8]
    f2cc:	e044      	b.n	f358 <_free_r+0x184>
    f2ce:	0a62      	lsrs	r2, r4, #9
    f2d0:	2a00      	cmp	r2, #0
    f2d2:	d101      	bne.n	f2d8 <_free_r+0x104>
    f2d4:	08e1      	lsrs	r1, r4, #3
    f2d6:	e020      	b.n	f31a <_free_r+0x146>
    f2d8:	2a04      	cmp	r2, #4
    f2da:	d803      	bhi.n	f2e4 <_free_r+0x110>
    f2dc:	09a3      	lsrs	r3, r4, #6
    f2de:	1c19      	adds	r1, r3, #0
    f2e0:	3138      	adds	r1, #56
    f2e2:	e01a      	b.n	f31a <_free_r+0x146>
    f2e4:	2a14      	cmp	r2, #20
    f2e6:	d802      	bhi.n	f2ee <_free_r+0x11a>
    f2e8:	1c11      	adds	r1, r2, #0
    f2ea:	315b      	adds	r1, #91
    f2ec:	e015      	b.n	f31a <_free_r+0x146>
    f2ee:	2a54      	cmp	r2, #84
    f2f0:	d803      	bhi.n	f2fa <_free_r+0x126>
    f2f2:	0b23      	lsrs	r3, r4, #12
    f2f4:	1c19      	adds	r1, r3, #0
    f2f6:	316e      	adds	r1, #110
    f2f8:	e00f      	b.n	f31a <_free_r+0x146>
    f2fa:	23aa      	movs	r3, #170
    f2fc:	005b      	lsls	r3, r3, #1
    f2fe:	429a      	cmp	r2, r3
    f300:	d803      	bhi.n	f30a <_free_r+0x136>
    f302:	0be3      	lsrs	r3, r4, #15
    f304:	1c19      	adds	r1, r3, #0
    f306:	3177      	adds	r1, #119
    f308:	e007      	b.n	f31a <_free_r+0x146>
    f30a:	4b1b      	ldr	r3, [pc, #108]	(f378 <.text+0xf378>)
    f30c:	429a      	cmp	r2, r3
    f30e:	d901      	bls.n	f314 <_free_r+0x140>
    f310:	217e      	movs	r1, #126
    f312:	e002      	b.n	f31a <_free_r+0x146>
    f314:	0ca3      	lsrs	r3, r4, #18
    f316:	1c19      	adds	r1, r3, #0
    f318:	317c      	adds	r1, #124
    f31a:	4a13      	ldr	r2, [pc, #76]	(f368 <.text+0xf368>)
    f31c:	00cb      	lsls	r3, r1, #3
    f31e:	189d      	adds	r5, r3, r2
    f320:	68a8      	ldr	r0, [r5, #8]
    f322:	42a8      	cmp	r0, r5
    f324:	d10e      	bne.n	f344 <_free_r+0x170>
    f326:	1c0b      	adds	r3, r1, #0
    f328:	2900      	cmp	r1, #0
    f32a:	da00      	bge.n	f32e <_free_r+0x15a>
    f32c:	3303      	adds	r3, #3
    f32e:	109b      	asrs	r3, r3, #2
    f330:	2201      	movs	r2, #1
    f332:	409a      	lsls	r2, r3
    f334:	687b      	ldr	r3, [r7, #4]
    f336:	4313      	orrs	r3, r2
    f338:	607b      	str	r3, [r7, #4]
    f33a:	1c03      	adds	r3, r0, #0
    f33c:	e008      	b.n	f350 <_free_r+0x17c>
    f33e:	6880      	ldr	r0, [r0, #8]
    f340:	42a8      	cmp	r0, r5
    f342:	d004      	beq.n	f34e <_free_r+0x17a>
    f344:	6843      	ldr	r3, [r0, #4]
    f346:	2203      	movs	r2, #3
    f348:	4393      	bics	r3, r2
    f34a:	429c      	cmp	r4, r3
    f34c:	d3f7      	bcc.n	f33e <_free_r+0x16a>
    f34e:	68c3      	ldr	r3, [r0, #12]
    f350:	60f3      	str	r3, [r6, #12]
    f352:	60b0      	str	r0, [r6, #8]
    f354:	60c6      	str	r6, [r0, #12]
    f356:	609e      	str	r6, [r3, #8]
    f358:	9800      	ldr	r0, [sp, #0]
    f35a:	f000 fcc7 	bl	fcec <__malloc_unlock>
    f35e:	b001      	add	sp, #4
    f360:	bcf0      	pop	{r4, r5, r6, r7}
    f362:	bc01      	pop	{r0}
    f364:	4700      	bx	r0
    f366:	0000      	lsls	r0, r0, #0
    f368:	0450      	lsls	r0, r2, #17
    f36a:	4000      	ands	r0, r0
    f36c:	0858      	lsrs	r0, r3, #1
    f36e:	4000      	ands	r0, r0
    f370:	1294      	asrs	r4, r2, #10
    f372:	4000      	ands	r0, r0
    f374:	01ff      	lsls	r7, r7, #7
    f376:	0000      	lsls	r0, r0, #0
    f378:	0554      	lsls	r4, r2, #21
	...

0000f37c <__sfvwrite>:
    f37c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f37e:	688b      	ldr	r3, [r1, #8]
    f380:	b087      	sub	sp, #28
    f382:	1c05      	adds	r5, r0, #0
    f384:	9100      	str	r1, [sp, #0]
    f386:	2b00      	cmp	r3, #0
    f388:	d100      	bne.n	f38c <__sfvwrite+0x10>
    f38a:	e11c      	b.n	f5c6 <__sfvwrite+0x24a>
    f38c:	8983      	ldrh	r3, [r0, #12]
    f38e:	071a      	lsls	r2, r3, #28
    f390:	d502      	bpl.n	f398 <__sfvwrite+0x1c>
    f392:	6903      	ldr	r3, [r0, #16]
    f394:	2b00      	cmp	r3, #0
    f396:	d105      	bne.n	f3a4 <__sfvwrite+0x28>
    f398:	1c28      	adds	r0, r5, #0
    f39a:	f7fe fecd 	bl	e138 <__swsetup>
    f39e:	2800      	cmp	r0, #0
    f3a0:	d000      	beq.n	f3a4 <__sfvwrite+0x28>
    f3a2:	e10d      	b.n	f5c0 <__sfvwrite+0x244>
    f3a4:	9b00      	ldr	r3, [sp, #0]
    f3a6:	681b      	ldr	r3, [r3, #0]
    f3a8:	9304      	str	r3, [sp, #16]
    f3aa:	89ab      	ldrh	r3, [r5, #12]
    f3ac:	079a      	lsls	r2, r3, #30
    f3ae:	d521      	bpl.n	f3f4 <__sfvwrite+0x78>
    f3b0:	2400      	movs	r4, #0
    f3b2:	2600      	movs	r6, #0
    f3b4:	e004      	b.n	f3c0 <__sfvwrite+0x44>
    f3b6:	9b04      	ldr	r3, [sp, #16]
    f3b8:	681e      	ldr	r6, [r3, #0]
    f3ba:	685c      	ldr	r4, [r3, #4]
    f3bc:	3308      	adds	r3, #8
    f3be:	9304      	str	r3, [sp, #16]
    f3c0:	2c00      	cmp	r4, #0
    f3c2:	d0f8      	beq.n	f3b6 <__sfvwrite+0x3a>
    f3c4:	2380      	movs	r3, #128
    f3c6:	00db      	lsls	r3, r3, #3
    f3c8:	69e8      	ldr	r0, [r5, #28]
    f3ca:	1c22      	adds	r2, r4, #0
    f3cc:	429c      	cmp	r4, r3
    f3ce:	d900      	bls.n	f3d2 <__sfvwrite+0x56>
    f3d0:	1c1a      	adds	r2, r3, #0
    f3d2:	6a6b      	ldr	r3, [r5, #36]
    f3d4:	1c31      	adds	r1, r6, #0
    f3d6:	f000 f8fd 	bl	f5d4 <.text+0xf5d4>
    f3da:	2800      	cmp	r0, #0
    f3dc:	dc00      	bgt.n	f3e0 <__sfvwrite+0x64>
    f3de:	e0eb      	b.n	f5b8 <__sfvwrite+0x23c>
    f3e0:	9a00      	ldr	r2, [sp, #0]
    f3e2:	6893      	ldr	r3, [r2, #8]
    f3e4:	1a1b      	subs	r3, r3, r0
    f3e6:	6093      	str	r3, [r2, #8]
    f3e8:	2b00      	cmp	r3, #0
    f3ea:	d100      	bne.n	f3ee <__sfvwrite+0x72>
    f3ec:	e0eb      	b.n	f5c6 <__sfvwrite+0x24a>
    f3ee:	1836      	adds	r6, r6, r0
    f3f0:	1a24      	subs	r4, r4, r0
    f3f2:	e7e5      	b.n	f3c0 <__sfvwrite+0x44>
    f3f4:	07da      	lsls	r2, r3, #31
    f3f6:	d50a      	bpl.n	f40e <__sfvwrite+0x92>
    f3f8:	2300      	movs	r3, #0
    f3fa:	2700      	movs	r7, #0
    f3fc:	9302      	str	r3, [sp, #8]
    f3fe:	9303      	str	r3, [sp, #12]
    f400:	9305      	str	r3, [sp, #20]
    f402:	e07b      	b.n	f4fc <__sfvwrite+0x180>
    f404:	6820      	ldr	r0, [r4, #0]
    f406:	6929      	ldr	r1, [r5, #16]
    f408:	f7ff fee4 	bl	f1d4 <_free_r>
    f40c:	e0d4      	b.n	f5b8 <__sfvwrite+0x23c>
    f40e:	2600      	movs	r6, #0
    f410:	9606      	str	r6, [sp, #24]
    f412:	e006      	b.n	f422 <__sfvwrite+0xa6>
    f414:	9a04      	ldr	r2, [sp, #16]
    f416:	9b04      	ldr	r3, [sp, #16]
    f418:	6812      	ldr	r2, [r2, #0]
    f41a:	685e      	ldr	r6, [r3, #4]
    f41c:	3308      	adds	r3, #8
    f41e:	9206      	str	r2, [sp, #24]
    f420:	9304      	str	r3, [sp, #16]
    f422:	2e00      	cmp	r6, #0
    f424:	d0f6      	beq.n	f414 <__sfvwrite+0x98>
    f426:	89ab      	ldrh	r3, [r5, #12]
    f428:	68ac      	ldr	r4, [r5, #8]
    f42a:	059a      	lsls	r2, r3, #22
    f42c:	d526      	bpl.n	f47c <__sfvwrite+0x100>
    f42e:	42a6      	cmp	r6, r4
    f430:	d914      	bls.n	f45c <__sfvwrite+0xe0>
    f432:	061a      	lsls	r2, r3, #24
    f434:	d512      	bpl.n	f45c <__sfvwrite+0xe0>
    f436:	682b      	ldr	r3, [r5, #0]
    f438:	6929      	ldr	r1, [r5, #16]
    f43a:	4c65      	ldr	r4, [pc, #404]	(f5d0 <.text+0xf5d0>)
    f43c:	1a5f      	subs	r7, r3, r1
    f43e:	19bb      	adds	r3, r7, r6
    f440:	6820      	ldr	r0, [r4, #0]
    f442:	1c1a      	adds	r2, r3, #0
    f444:	9301      	str	r3, [sp, #4]
    f446:	f001 f86d 	bl	10524 <_realloc_r>
    f44a:	2800      	cmp	r0, #0
    f44c:	d0da      	beq.n	f404 <__sfvwrite+0x88>
    f44e:	9a01      	ldr	r2, [sp, #4]
    f450:	19c3      	adds	r3, r0, r7
    f452:	6128      	str	r0, [r5, #16]
    f454:	602b      	str	r3, [r5, #0]
    f456:	616a      	str	r2, [r5, #20]
    f458:	60ae      	str	r6, [r5, #8]
    f45a:	1c34      	adds	r4, r6, #0
    f45c:	42a6      	cmp	r6, r4
    f45e:	d200      	bcs.n	f462 <__sfvwrite+0xe6>
    f460:	1c34      	adds	r4, r6, #0
    f462:	1c22      	adds	r2, r4, #0
    f464:	6828      	ldr	r0, [r5, #0]
    f466:	9906      	ldr	r1, [sp, #24]
    f468:	f000 fc1a 	bl	fca0 <memmove>
    f46c:	68ab      	ldr	r3, [r5, #8]
    f46e:	1b1b      	subs	r3, r3, r4
    f470:	60ab      	str	r3, [r5, #8]
    f472:	682b      	ldr	r3, [r5, #0]
    f474:	191b      	adds	r3, r3, r4
    f476:	1c34      	adds	r4, r6, #0
    f478:	602b      	str	r3, [r5, #0]
    f47a:	e029      	b.n	f4d0 <__sfvwrite+0x154>
    f47c:	6828      	ldr	r0, [r5, #0]
    f47e:	692b      	ldr	r3, [r5, #16]
    f480:	4298      	cmp	r0, r3
    f482:	d90e      	bls.n	f4a2 <__sfvwrite+0x126>
    f484:	42a6      	cmp	r6, r4
    f486:	d90c      	bls.n	f4a2 <__sfvwrite+0x126>
    f488:	9906      	ldr	r1, [sp, #24]
    f48a:	1c22      	adds	r2, r4, #0
    f48c:	f000 fc08 	bl	fca0 <memmove>
    f490:	682b      	ldr	r3, [r5, #0]
    f492:	191b      	adds	r3, r3, r4
    f494:	602b      	str	r3, [r5, #0]
    f496:	1c28      	adds	r0, r5, #0
    f498:	f7ff fd30 	bl	eefc <fflush>
    f49c:	2800      	cmp	r0, #0
    f49e:	d017      	beq.n	f4d0 <__sfvwrite+0x154>
    f4a0:	e08a      	b.n	f5b8 <__sfvwrite+0x23c>
    f4a2:	696a      	ldr	r2, [r5, #20]
    f4a4:	4296      	cmp	r6, r2
    f4a6:	d308      	bcc.n	f4ba <__sfvwrite+0x13e>
    f4a8:	69e8      	ldr	r0, [r5, #28]
    f4aa:	6a6b      	ldr	r3, [r5, #36]
    f4ac:	9906      	ldr	r1, [sp, #24]
    f4ae:	f000 f891 	bl	f5d4 <.text+0xf5d4>
    f4b2:	1c04      	adds	r4, r0, #0
    f4b4:	2800      	cmp	r0, #0
    f4b6:	dc0b      	bgt.n	f4d0 <__sfvwrite+0x154>
    f4b8:	e07e      	b.n	f5b8 <__sfvwrite+0x23c>
    f4ba:	9906      	ldr	r1, [sp, #24]
    f4bc:	1c32      	adds	r2, r6, #0
    f4be:	f000 fbef 	bl	fca0 <memmove>
    f4c2:	68ab      	ldr	r3, [r5, #8]
    f4c4:	1b9b      	subs	r3, r3, r6
    f4c6:	60ab      	str	r3, [r5, #8]
    f4c8:	682b      	ldr	r3, [r5, #0]
    f4ca:	199b      	adds	r3, r3, r6
    f4cc:	602b      	str	r3, [r5, #0]
    f4ce:	1c34      	adds	r4, r6, #0
    f4d0:	9a00      	ldr	r2, [sp, #0]
    f4d2:	6893      	ldr	r3, [r2, #8]
    f4d4:	1b1b      	subs	r3, r3, r4
    f4d6:	6093      	str	r3, [r2, #8]
    f4d8:	2b00      	cmp	r3, #0
    f4da:	d074      	beq.n	f5c6 <__sfvwrite+0x24a>
    f4dc:	9b06      	ldr	r3, [sp, #24]
    f4de:	1b36      	subs	r6, r6, r4
    f4e0:	191b      	adds	r3, r3, r4
    f4e2:	9306      	str	r3, [sp, #24]
    f4e4:	e79d      	b.n	f422 <__sfvwrite+0xa6>
    f4e6:	9a04      	ldr	r2, [sp, #16]
    f4e8:	9b04      	ldr	r3, [sp, #16]
    f4ea:	6812      	ldr	r2, [r2, #0]
    f4ec:	685b      	ldr	r3, [r3, #4]
    f4ee:	9203      	str	r2, [sp, #12]
    f4f0:	9a04      	ldr	r2, [sp, #16]
    f4f2:	9302      	str	r3, [sp, #8]
    f4f4:	3208      	adds	r2, #8
    f4f6:	2300      	movs	r3, #0
    f4f8:	9204      	str	r2, [sp, #16]
    f4fa:	9305      	str	r3, [sp, #20]
    f4fc:	9a02      	ldr	r2, [sp, #8]
    f4fe:	2a00      	cmp	r2, #0
    f500:	d0f1      	beq.n	f4e6 <__sfvwrite+0x16a>
    f502:	9b05      	ldr	r3, [sp, #20]
    f504:	2b00      	cmp	r3, #0
    f506:	d10f      	bne.n	f528 <__sfvwrite+0x1ac>
    f508:	9803      	ldr	r0, [sp, #12]
    f50a:	210a      	movs	r1, #10
    f50c:	f000 fbbc 	bl	fc88 <memchr>
    f510:	2800      	cmp	r0, #0
    f512:	d005      	beq.n	f520 <__sfvwrite+0x1a4>
    f514:	9a03      	ldr	r2, [sp, #12]
    f516:	1a83      	subs	r3, r0, r2
    f518:	1c5f      	adds	r7, r3, #1
    f51a:	2301      	movs	r3, #1
    f51c:	9305      	str	r3, [sp, #20]
    f51e:	e003      	b.n	f528 <__sfvwrite+0x1ac>
    f520:	9f02      	ldr	r7, [sp, #8]
    f522:	2201      	movs	r2, #1
    f524:	9205      	str	r2, [sp, #20]
    f526:	3701      	adds	r7, #1
    f528:	9b02      	ldr	r3, [sp, #8]
    f52a:	1c3e      	adds	r6, r7, #0
    f52c:	429f      	cmp	r7, r3
    f52e:	d900      	bls.n	f532 <__sfvwrite+0x1b6>
    f530:	1c1e      	adds	r6, r3, #0
    f532:	6828      	ldr	r0, [r5, #0]
    f534:	692b      	ldr	r3, [r5, #16]
    f536:	68a9      	ldr	r1, [r5, #8]
    f538:	696a      	ldr	r2, [r5, #20]
    f53a:	4298      	cmp	r0, r3
    f53c:	d90f      	bls.n	f55e <__sfvwrite+0x1e2>
    f53e:	188c      	adds	r4, r1, r2
    f540:	42a6      	cmp	r6, r4
    f542:	dd0c      	ble.n	f55e <__sfvwrite+0x1e2>
    f544:	9903      	ldr	r1, [sp, #12]
    f546:	1c22      	adds	r2, r4, #0
    f548:	f000 fbaa 	bl	fca0 <memmove>
    f54c:	682b      	ldr	r3, [r5, #0]
    f54e:	191b      	adds	r3, r3, r4
    f550:	602b      	str	r3, [r5, #0]
    f552:	1c28      	adds	r0, r5, #0
    f554:	f7ff fcd2 	bl	eefc <fflush>
    f558:	2800      	cmp	r0, #0
    f55a:	d016      	beq.n	f58a <__sfvwrite+0x20e>
    f55c:	e02c      	b.n	f5b8 <__sfvwrite+0x23c>
    f55e:	4296      	cmp	r6, r2
    f560:	db08      	blt.n	f574 <__sfvwrite+0x1f8>
    f562:	69e8      	ldr	r0, [r5, #28]
    f564:	6a6b      	ldr	r3, [r5, #36]
    f566:	9903      	ldr	r1, [sp, #12]
    f568:	f000 f834 	bl	f5d4 <.text+0xf5d4>
    f56c:	1c04      	adds	r4, r0, #0
    f56e:	2800      	cmp	r0, #0
    f570:	dc0b      	bgt.n	f58a <__sfvwrite+0x20e>
    f572:	e021      	b.n	f5b8 <__sfvwrite+0x23c>
    f574:	9903      	ldr	r1, [sp, #12]
    f576:	1c32      	adds	r2, r6, #0
    f578:	f000 fb92 	bl	fca0 <memmove>
    f57c:	68ab      	ldr	r3, [r5, #8]
    f57e:	1b9b      	subs	r3, r3, r6
    f580:	60ab      	str	r3, [r5, #8]
    f582:	682b      	ldr	r3, [r5, #0]
    f584:	199b      	adds	r3, r3, r6
    f586:	602b      	str	r3, [r5, #0]
    f588:	1c34      	adds	r4, r6, #0
    f58a:	1b3f      	subs	r7, r7, r4
    f58c:	2f00      	cmp	r7, #0
    f58e:	d106      	bne.n	f59e <__sfvwrite+0x222>
    f590:	1c28      	adds	r0, r5, #0
    f592:	f7ff fcb3 	bl	eefc <fflush>
    f596:	2800      	cmp	r0, #0
    f598:	d10e      	bne.n	f5b8 <__sfvwrite+0x23c>
    f59a:	2200      	movs	r2, #0
    f59c:	9205      	str	r2, [sp, #20]
    f59e:	9a00      	ldr	r2, [sp, #0]
    f5a0:	6893      	ldr	r3, [r2, #8]
    f5a2:	1b1b      	subs	r3, r3, r4
    f5a4:	6093      	str	r3, [r2, #8]
    f5a6:	2b00      	cmp	r3, #0
    f5a8:	d00d      	beq.n	f5c6 <__sfvwrite+0x24a>
    f5aa:	9b03      	ldr	r3, [sp, #12]
    f5ac:	9a02      	ldr	r2, [sp, #8]
    f5ae:	191b      	adds	r3, r3, r4
    f5b0:	1b12      	subs	r2, r2, r4
    f5b2:	9303      	str	r3, [sp, #12]
    f5b4:	9202      	str	r2, [sp, #8]
    f5b6:	e7a1      	b.n	f4fc <__sfvwrite+0x180>
    f5b8:	89ab      	ldrh	r3, [r5, #12]
    f5ba:	2240      	movs	r2, #64
    f5bc:	4313      	orrs	r3, r2
    f5be:	81ab      	strh	r3, [r5, #12]
    f5c0:	2001      	movs	r0, #1
    f5c2:	4240      	negs	r0, r0
    f5c4:	e000      	b.n	f5c8 <__sfvwrite+0x24c>
    f5c6:	2000      	movs	r0, #0
    f5c8:	b007      	add	sp, #28
    f5ca:	bcf0      	pop	{r4, r5, r6, r7}
    f5cc:	bc02      	pop	{r1}
    f5ce:	4708      	bx	r1
    f5d0:	003c      	lsls	r4, r7, #0
    f5d2:	4000      	ands	r0, r0
    f5d4:	4718      	bx	r3
    f5d6:	46c0      	nop			(mov r8, r8)

0000f5d8 <_fwalk_reent>:
    f5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    f5da:	b082      	sub	sp, #8
    f5dc:	9001      	str	r0, [sp, #4]
    f5de:	9100      	str	r1, [sp, #0]
    f5e0:	f7ff fd1a 	bl	f018 <__sfp_lock_acquire>
    f5e4:	9a01      	ldr	r2, [sp, #4]
    f5e6:	23b8      	movs	r3, #184
    f5e8:	009b      	lsls	r3, r3, #2
    f5ea:	18d5      	adds	r5, r2, r3
    f5ec:	2700      	movs	r7, #0
    f5ee:	e017      	b.n	f620 <_fwalk_reent+0x48>
    f5f0:	68ab      	ldr	r3, [r5, #8]
    f5f2:	686e      	ldr	r6, [r5, #4]
    f5f4:	1c1c      	adds	r4, r3, #0
    f5f6:	340c      	adds	r4, #12
    f5f8:	e00d      	b.n	f616 <_fwalk_reent+0x3e>
    f5fa:	2200      	movs	r2, #0
    f5fc:	5ea3      	ldrsh	r3, [r4, r2]
    f5fe:	2b00      	cmp	r3, #0
    f600:	d008      	beq.n	f614 <_fwalk_reent+0x3c>
    f602:	2202      	movs	r2, #2
    f604:	5ea3      	ldrsh	r3, [r4, r2]
    f606:	3301      	adds	r3, #1
    f608:	d004      	beq.n	f614 <_fwalk_reent+0x3c>
    f60a:	9801      	ldr	r0, [sp, #4]
    f60c:	9b00      	ldr	r3, [sp, #0]
    f60e:	f000 f83c 	bl	f68a <_fwalk+0x56>
    f612:	4307      	orrs	r7, r0
    f614:	345c      	adds	r4, #92
    f616:	1c21      	adds	r1, r4, #0
    f618:	390c      	subs	r1, #12
    f61a:	3e01      	subs	r6, #1
    f61c:	d5ed      	bpl.n	f5fa <_fwalk_reent+0x22>
    f61e:	682d      	ldr	r5, [r5, #0]
    f620:	2d00      	cmp	r5, #0
    f622:	d1e5      	bne.n	f5f0 <_fwalk_reent+0x18>
    f624:	f7ff fcfa 	bl	f01c <__sfp_lock_release>
    f628:	1c38      	adds	r0, r7, #0
    f62a:	b002      	add	sp, #8
    f62c:	bcf0      	pop	{r4, r5, r6, r7}
    f62e:	bc02      	pop	{r1}
    f630:	4708      	bx	r1
	...

0000f634 <_fwalk>:
    f634:	b5f0      	push	{r4, r5, r6, r7, lr}
    f636:	b081      	sub	sp, #4
    f638:	1c04      	adds	r4, r0, #0
    f63a:	9100      	str	r1, [sp, #0]
    f63c:	f7ff fcec 	bl	f018 <__sfp_lock_acquire>
    f640:	22b8      	movs	r2, #184
    f642:	0092      	lsls	r2, r2, #2
    f644:	18a5      	adds	r5, r4, r2
    f646:	2700      	movs	r7, #0
    f648:	e016      	b.n	f678 <_fwalk+0x44>
    f64a:	68ab      	ldr	r3, [r5, #8]
    f64c:	686e      	ldr	r6, [r5, #4]
    f64e:	1c1c      	adds	r4, r3, #0
    f650:	340c      	adds	r4, #12
    f652:	e00c      	b.n	f66e <_fwalk+0x3a>
    f654:	2200      	movs	r2, #0
    f656:	5ea3      	ldrsh	r3, [r4, r2]
    f658:	2b00      	cmp	r3, #0
    f65a:	d007      	beq.n	f66c <_fwalk+0x38>
    f65c:	2202      	movs	r2, #2
    f65e:	5ea3      	ldrsh	r3, [r4, r2]
    f660:	3301      	adds	r3, #1
    f662:	d003      	beq.n	f66c <_fwalk+0x38>
    f664:	9b00      	ldr	r3, [sp, #0]
    f666:	f000 f810 	bl	f68a <_fwalk+0x56>
    f66a:	4307      	orrs	r7, r0
    f66c:	345c      	adds	r4, #92
    f66e:	1c20      	adds	r0, r4, #0
    f670:	380c      	subs	r0, #12
    f672:	3e01      	subs	r6, #1
    f674:	d5ee      	bpl.n	f654 <_fwalk+0x20>
    f676:	682d      	ldr	r5, [r5, #0]
    f678:	2d00      	cmp	r5, #0
    f67a:	d1e6      	bne.n	f64a <_fwalk+0x16>
    f67c:	f7ff fcce 	bl	f01c <__sfp_lock_release>
    f680:	1c38      	adds	r0, r7, #0
    f682:	b001      	add	sp, #4
    f684:	bcf0      	pop	{r4, r5, r6, r7}
    f686:	bc02      	pop	{r1}
    f688:	4708      	bx	r1
    f68a:	4718      	bx	r3

0000f68c <__locale_charset>:
    f68c:	4b01      	ldr	r3, [pc, #4]	(f694 <.text+0xf694>)
    f68e:	6818      	ldr	r0, [r3, #0]
    f690:	4770      	bx	lr
    f692:	0000      	lsls	r0, r0, #0
    f694:	90ac      	str	r0, [sp, #688]
    f696:	0001      	lsls	r1, r0, #0

0000f698 <_localeconv_r>:
    f698:	4800      	ldr	r0, [pc, #0]	(f69c <.text+0xf69c>)
    f69a:	4770      	bx	lr
    f69c:	907c      	str	r0, [sp, #496]
    f69e:	0001      	lsls	r1, r0, #0

0000f6a0 <_setlocale_r>:
    f6a0:	b570      	push	{r4, r5, r6, lr}
    f6a2:	1c0e      	adds	r6, r1, #0
    f6a4:	1c05      	adds	r5, r0, #0
    f6a6:	1c14      	adds	r4, r2, #0
    f6a8:	490b      	ldr	r1, [pc, #44]	(f6d8 <.text+0xf6d8>)
    f6aa:	2a00      	cmp	r2, #0
    f6ac:	d101      	bne.n	f6b2 <_setlocale_r+0x12>
    f6ae:	1c08      	adds	r0, r1, #0
    f6b0:	e00f      	b.n	f6d2 <_setlocale_r+0x32>
    f6b2:	1c10      	adds	r0, r2, #0
    f6b4:	f001 f94a 	bl	1094c <strcmp>
    f6b8:	2800      	cmp	r0, #0
    f6ba:	d007      	beq.n	f6cc <_setlocale_r+0x2c>
    f6bc:	4907      	ldr	r1, [pc, #28]	(f6dc <.text+0xf6dc>)
    f6be:	1c20      	adds	r0, r4, #0
    f6c0:	f001 f944 	bl	1094c <strcmp>
    f6c4:	2800      	cmp	r0, #0
    f6c6:	d001      	beq.n	f6cc <_setlocale_r+0x2c>
    f6c8:	2000      	movs	r0, #0
    f6ca:	e002      	b.n	f6d2 <_setlocale_r+0x32>
    f6cc:	632e      	str	r6, [r5, #48]
    f6ce:	636c      	str	r4, [r5, #52]
    f6d0:	4801      	ldr	r0, [pc, #4]	(f6d8 <.text+0xf6d8>)
    f6d2:	bc70      	pop	{r4, r5, r6}
    f6d4:	bc02      	pop	{r1}
    f6d6:	4708      	bx	r1
    f6d8:	9774      	str	r7, [sp, #464]
    f6da:	0001      	lsls	r1, r0, #0
    f6dc:	9538      	str	r5, [sp, #224]
    f6de:	0001      	lsls	r1, r0, #0

0000f6e0 <setlocale>:
    f6e0:	b510      	push	{r4, lr}
    f6e2:	4b05      	ldr	r3, [pc, #20]	(f6f8 <.text+0xf6f8>)
    f6e4:	1c04      	adds	r4, r0, #0
    f6e6:	1c0a      	adds	r2, r1, #0
    f6e8:	6818      	ldr	r0, [r3, #0]
    f6ea:	1c21      	adds	r1, r4, #0
    f6ec:	f7ff ffd8 	bl	f6a0 <_setlocale_r>
    f6f0:	bc10      	pop	{r4}
    f6f2:	bc02      	pop	{r1}
    f6f4:	4708      	bx	r1
    f6f6:	0000      	lsls	r0, r0, #0
    f6f8:	003c      	lsls	r4, r7, #0
    f6fa:	4000      	ands	r0, r0

0000f6fc <localeconv>:
    f6fc:	4800      	ldr	r0, [pc, #0]	(f700 <.text+0xf700>)
    f6fe:	4770      	bx	lr
    f700:	907c      	str	r0, [sp, #496]
    f702:	0001      	lsls	r1, r0, #0

0000f704 <__smakebuf>:
    f704:	b5f0      	push	{r4, r5, r6, r7, lr}
    f706:	8983      	ldrh	r3, [r0, #12]
    f708:	b08f      	sub	sp, #60
    f70a:	1c04      	adds	r4, r0, #0
    f70c:	079a      	lsls	r2, r3, #30
    f70e:	d43d      	bmi.n	f78c <__smakebuf+0x88>
    f710:	89c3      	ldrh	r3, [r0, #14]
    f712:	041b      	lsls	r3, r3, #16
    f714:	1419      	asrs	r1, r3, #16
    f716:	2900      	cmp	r1, #0
    f718:	db06      	blt.n	f728 <__smakebuf+0x24>
    f71a:	4b2d      	ldr	r3, [pc, #180]	(f7d0 <.text+0xf7d0>)
    f71c:	466a      	mov	r2, sp
    f71e:	6818      	ldr	r0, [r3, #0]
    f720:	f009 fac6 	bl	18cb0 <___fstat_r_from_thumb>
    f724:	2800      	cmp	r0, #0
    f726:	da06      	bge.n	f736 <__smakebuf+0x32>
    f728:	89a3      	ldrh	r3, [r4, #12]
    f72a:	2280      	movs	r2, #128
    f72c:	0112      	lsls	r2, r2, #4
    f72e:	4313      	orrs	r3, r2
    f730:	2700      	movs	r7, #0
    f732:	81a3      	strh	r3, [r4, #12]
    f734:	e01d      	b.n	f772 <__smakebuf+0x6e>
    f736:	23f0      	movs	r3, #240
    f738:	9a01      	ldr	r2, [sp, #4]
    f73a:	021b      	lsls	r3, r3, #8
    f73c:	401a      	ands	r2, r3
    f73e:	2380      	movs	r3, #128
    f740:	019b      	lsls	r3, r3, #6
    f742:	2700      	movs	r7, #0
    f744:	429a      	cmp	r2, r3
    f746:	d100      	bne.n	f74a <__smakebuf+0x46>
    f748:	2701      	movs	r7, #1
    f74a:	2380      	movs	r3, #128
    f74c:	021b      	lsls	r3, r3, #8
    f74e:	429a      	cmp	r2, r3
    f750:	d10a      	bne.n	f768 <__smakebuf+0x64>
    f752:	4a20      	ldr	r2, [pc, #128]	(f7d4 <.text+0xf7d4>)
    f754:	6aa3      	ldr	r3, [r4, #40]
    f756:	4293      	cmp	r3, r2
    f758:	d106      	bne.n	f768 <__smakebuf+0x64>
    f75a:	89a3      	ldrh	r3, [r4, #12]
    f75c:	2280      	movs	r2, #128
    f75e:	00d2      	lsls	r2, r2, #3
    f760:	4313      	orrs	r3, r2
    f762:	81a3      	strh	r3, [r4, #12]
    f764:	64e2      	str	r2, [r4, #76]
    f766:	e004      	b.n	f772 <__smakebuf+0x6e>
    f768:	89a3      	ldrh	r3, [r4, #12]
    f76a:	2280      	movs	r2, #128
    f76c:	0112      	lsls	r2, r2, #4
    f76e:	4313      	orrs	r3, r2
    f770:	81a3      	strh	r3, [r4, #12]
    f772:	4d17      	ldr	r5, [pc, #92]	(f7d0 <.text+0xf7d0>)
    f774:	2680      	movs	r6, #128
    f776:	00f6      	lsls	r6, r6, #3
    f778:	6828      	ldr	r0, [r5, #0]
    f77a:	1c31      	adds	r1, r6, #0
    f77c:	f000 f82e 	bl	f7dc <_malloc_r>
    f780:	2800      	cmp	r0, #0
    f782:	d10a      	bne.n	f79a <__smakebuf+0x96>
    f784:	89a3      	ldrh	r3, [r4, #12]
    f786:	2202      	movs	r2, #2
    f788:	4313      	orrs	r3, r2
    f78a:	81a3      	strh	r3, [r4, #12]
    f78c:	1c23      	adds	r3, r4, #0
    f78e:	3343      	adds	r3, #67
    f790:	6023      	str	r3, [r4, #0]
    f792:	6123      	str	r3, [r4, #16]
    f794:	2301      	movs	r3, #1
    f796:	6163      	str	r3, [r4, #20]
    f798:	e015      	b.n	f7c6 <__smakebuf+0xc2>
    f79a:	682a      	ldr	r2, [r5, #0]
    f79c:	4b0e      	ldr	r3, [pc, #56]	(f7d8 <.text+0xf7d8>)
    f79e:	63d3      	str	r3, [r2, #60]
    f7a0:	89a3      	ldrh	r3, [r4, #12]
    f7a2:	2280      	movs	r2, #128
    f7a4:	4313      	orrs	r3, r2
    f7a6:	81a3      	strh	r3, [r4, #12]
    f7a8:	6020      	str	r0, [r4, #0]
    f7aa:	6120      	str	r0, [r4, #16]
    f7ac:	6166      	str	r6, [r4, #20]
    f7ae:	2f00      	cmp	r7, #0
    f7b0:	d009      	beq.n	f7c6 <__smakebuf+0xc2>
    f7b2:	230e      	movs	r3, #14
    f7b4:	5ee0      	ldrsh	r0, [r4, r3]
    f7b6:	f009 fa7f 	bl	18cb8 <__isatty_from_thumb>
    f7ba:	2800      	cmp	r0, #0
    f7bc:	d003      	beq.n	f7c6 <__smakebuf+0xc2>
    f7be:	89a3      	ldrh	r3, [r4, #12]
    f7c0:	2201      	movs	r2, #1
    f7c2:	4313      	orrs	r3, r2
    f7c4:	81a3      	strh	r3, [r4, #12]
    f7c6:	b00f      	add	sp, #60
    f7c8:	bcf0      	pop	{r4, r5, r6, r7}
    f7ca:	bc01      	pop	{r0}
    f7cc:	4700      	bx	r0
    f7ce:	0000      	lsls	r0, r0, #0
    f7d0:	003c      	lsls	r4, r7, #0
    f7d2:	4000      	ands	r0, r0
    f7d4:	0895      	lsrs	r5, r2, #2
    f7d6:	0001      	lsls	r1, r0, #0
    f7d8:	f031 0000 	bics.w	r0, r1, #0	; 0x0

0000f7dc <_malloc_r>:
    f7dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    f7de:	1c0a      	adds	r2, r1, #0
    f7e0:	b086      	sub	sp, #24
    f7e2:	320b      	adds	r2, #11
    f7e4:	9000      	str	r0, [sp, #0]
    f7e6:	2a16      	cmp	r2, #22
    f7e8:	d802      	bhi.n	f7f0 <_malloc_r+0x14>
    f7ea:	2010      	movs	r0, #16
    f7ec:	9004      	str	r0, [sp, #16]
    f7ee:	e004      	b.n	f7fa <_malloc_r+0x1e>
    f7f0:	2307      	movs	r3, #7
    f7f2:	439a      	bics	r2, r3
    f7f4:	9204      	str	r2, [sp, #16]
    f7f6:	2a00      	cmp	r2, #0
    f7f8:	db02      	blt.n	f800 <_malloc_r+0x24>
    f7fa:	9a04      	ldr	r2, [sp, #16]
    f7fc:	428a      	cmp	r2, r1
    f7fe:	d203      	bcs.n	f808 <_malloc_r+0x2c>
    f800:	9800      	ldr	r0, [sp, #0]
    f802:	230c      	movs	r3, #12
    f804:	6003      	str	r3, [r0, #0]
    f806:	e1f2      	b.n	fbee <.text+0xfbee>
    f808:	9800      	ldr	r0, [sp, #0]
    f80a:	f000 fa6d 	bl	fce8 <__malloc_lock>
    f80e:	4bc0      	ldr	r3, [pc, #768]	(fb10 <.text+0xfb10>)
    f810:	9904      	ldr	r1, [sp, #16]
    f812:	4299      	cmp	r1, r3
    f814:	d816      	bhi.n	f844 <_malloc_r+0x68>
    f816:	08c9      	lsrs	r1, r1, #3
    f818:	4abe      	ldr	r2, [pc, #760]	(fb14 <.text+0xfb14>)
    f81a:	00cb      	lsls	r3, r1, #3
    f81c:	189b      	adds	r3, r3, r2
    f81e:	68dc      	ldr	r4, [r3, #12]
    f820:	429c      	cmp	r4, r3
    f822:	d104      	bne.n	f82e <_malloc_r+0x52>
    f824:	1c23      	adds	r3, r4, #0
    f826:	3308      	adds	r3, #8
    f828:	68dc      	ldr	r4, [r3, #12]
    f82a:	429c      	cmp	r4, r3
    f82c:	d008      	beq.n	f840 <_malloc_r+0x64>
    f82e:	6861      	ldr	r1, [r4, #4]
    f830:	2303      	movs	r3, #3
    f832:	4399      	bics	r1, r3
    f834:	68e2      	ldr	r2, [r4, #12]
    f836:	68a3      	ldr	r3, [r4, #8]
    f838:	1861      	adds	r1, r4, r1
    f83a:	60da      	str	r2, [r3, #12]
    f83c:	6093      	str	r3, [r2, #8]
    f83e:	e20c      	b.n	fc5a <.text+0xfc5a>
    f840:	1c8f      	adds	r7, r1, #2
    f842:	e041      	b.n	f8c8 <_malloc_r+0xec>
    f844:	9b04      	ldr	r3, [sp, #16]
    f846:	0a5a      	lsrs	r2, r3, #9
    f848:	2a00      	cmp	r2, #0
    f84a:	d101      	bne.n	f850 <_malloc_r+0x74>
    f84c:	08d9      	lsrs	r1, r3, #3
    f84e:	e026      	b.n	f89e <_malloc_r+0xc2>
    f850:	2a04      	cmp	r2, #4
    f852:	d804      	bhi.n	f85e <_malloc_r+0x82>
    f854:	9804      	ldr	r0, [sp, #16]
    f856:	0983      	lsrs	r3, r0, #6
    f858:	1c19      	adds	r1, r3, #0
    f85a:	3138      	adds	r1, #56
    f85c:	e01f      	b.n	f89e <_malloc_r+0xc2>
    f85e:	2a14      	cmp	r2, #20
    f860:	d802      	bhi.n	f868 <_malloc_r+0x8c>
    f862:	1c11      	adds	r1, r2, #0
    f864:	315b      	adds	r1, #91
    f866:	e01a      	b.n	f89e <_malloc_r+0xc2>
    f868:	2a54      	cmp	r2, #84
    f86a:	d804      	bhi.n	f876 <_malloc_r+0x9a>
    f86c:	9904      	ldr	r1, [sp, #16]
    f86e:	0b0b      	lsrs	r3, r1, #12
    f870:	1c19      	adds	r1, r3, #0
    f872:	316e      	adds	r1, #110
    f874:	e013      	b.n	f89e <_malloc_r+0xc2>
    f876:	23aa      	movs	r3, #170
    f878:	005b      	lsls	r3, r3, #1
    f87a:	429a      	cmp	r2, r3
    f87c:	d804      	bhi.n	f888 <_malloc_r+0xac>
    f87e:	9a04      	ldr	r2, [sp, #16]
    f880:	0bd3      	lsrs	r3, r2, #15
    f882:	1c19      	adds	r1, r3, #0
    f884:	3177      	adds	r1, #119
    f886:	e00a      	b.n	f89e <_malloc_r+0xc2>
    f888:	4ba3      	ldr	r3, [pc, #652]	(fb18 <.text+0xfb18>)
    f88a:	429a      	cmp	r2, r3
    f88c:	d903      	bls.n	f896 <_malloc_r+0xba>
    f88e:	217e      	movs	r1, #126
    f890:	e005      	b.n	f89e <_malloc_r+0xc2>
    f892:	3901      	subs	r1, #1
    f894:	e017      	b.n	f8c6 <_malloc_r+0xea>
    f896:	9804      	ldr	r0, [sp, #16]
    f898:	0c83      	lsrs	r3, r0, #18
    f89a:	1c19      	adds	r1, r3, #0
    f89c:	317c      	adds	r1, #124
    f89e:	4a9d      	ldr	r2, [pc, #628]	(fb14 <.text+0xfb14>)
    f8a0:	00cb      	lsls	r3, r1, #3
    f8a2:	189d      	adds	r5, r3, r2
    f8a4:	68ec      	ldr	r4, [r5, #12]
    f8a6:	e00c      	b.n	f8c2 <_malloc_r+0xe6>
    f8a8:	6862      	ldr	r2, [r4, #4]
    f8aa:	2303      	movs	r3, #3
    f8ac:	1c10      	adds	r0, r2, #0
    f8ae:	9a04      	ldr	r2, [sp, #16]
    f8b0:	4398      	bics	r0, r3
    f8b2:	1a83      	subs	r3, r0, r2
    f8b4:	2b0f      	cmp	r3, #15
    f8b6:	dcec      	bgt.n	f892 <_malloc_r+0xb6>
    f8b8:	68e2      	ldr	r2, [r4, #12]
    f8ba:	2b00      	cmp	r3, #0
    f8bc:	db00      	blt.n	f8c0 <_malloc_r+0xe4>
    f8be:	e1c8      	b.n	fc52 <.text+0xfc52>
    f8c0:	1c14      	adds	r4, r2, #0
    f8c2:	42ac      	cmp	r4, r5
    f8c4:	d1f0      	bne.n	f8a8 <_malloc_r+0xcc>
    f8c6:	1c4f      	adds	r7, r1, #1
    f8c8:	4894      	ldr	r0, [pc, #592]	(fb1c <.text+0xfb1c>)
    f8ca:	4b92      	ldr	r3, [pc, #584]	(fb14 <.text+0xfb14>)
    f8cc:	6885      	ldr	r5, [r0, #8]
    f8ce:	9301      	str	r3, [sp, #4]
    f8d0:	4285      	cmp	r5, r0
    f8d2:	d100      	bne.n	f8d6 <_malloc_r+0xfa>
    f8d4:	e081      	b.n	f9da <_malloc_r+0x1fe>
    f8d6:	686a      	ldr	r2, [r5, #4]
    f8d8:	2303      	movs	r3, #3
    f8da:	1c14      	adds	r4, r2, #0
    f8dc:	9904      	ldr	r1, [sp, #16]
    f8de:	439c      	bics	r4, r3
    f8e0:	1a60      	subs	r0, r4, r1
    f8e2:	280f      	cmp	r0, #15
    f8e4:	dd0e      	ble.n	f904 <_malloc_r+0x128>
    f8e6:	9b04      	ldr	r3, [sp, #16]
    f8e8:	186a      	adds	r2, r5, r1
    f8ea:	2101      	movs	r1, #1
    f8ec:	430b      	orrs	r3, r1
    f8ee:	606b      	str	r3, [r5, #4]
    f8f0:	4b8a      	ldr	r3, [pc, #552]	(fb1c <.text+0xfb1c>)
    f8f2:	60da      	str	r2, [r3, #12]
    f8f4:	609a      	str	r2, [r3, #8]
    f8f6:	60d3      	str	r3, [r2, #12]
    f8f8:	6093      	str	r3, [r2, #8]
    f8fa:	1c03      	adds	r3, r0, #0
    f8fc:	430b      	orrs	r3, r1
    f8fe:	6053      	str	r3, [r2, #4]
    f900:	5010      	str	r0, [r2, r0]
    f902:	e009      	b.n	f918 <_malloc_r+0x13c>
    f904:	4985      	ldr	r1, [pc, #532]	(fb1c <.text+0xfb1c>)
    f906:	60c9      	str	r1, [r1, #12]
    f908:	6089      	str	r1, [r1, #8]
    f90a:	2800      	cmp	r0, #0
    f90c:	db09      	blt.n	f922 <_malloc_r+0x146>
    f90e:	192b      	adds	r3, r5, r4
    f910:	685a      	ldr	r2, [r3, #4]
    f912:	2101      	movs	r1, #1
    f914:	430a      	orrs	r2, r1
    f916:	605a      	str	r2, [r3, #4]
    f918:	9800      	ldr	r0, [sp, #0]
    f91a:	f000 f9e7 	bl	fcec <__malloc_unlock>
    f91e:	1c28      	adds	r0, r5, #0
    f920:	e1a3      	b.n	fc6a <.text+0xfc6a>
    f922:	4b7f      	ldr	r3, [pc, #508]	(fb20 <.text+0xfb20>)
    f924:	429c      	cmp	r4, r3
    f926:	d813      	bhi.n	f950 <_malloc_r+0x174>
    f928:	08e1      	lsrs	r1, r4, #3
    f92a:	1c0b      	adds	r3, r1, #0
    f92c:	2900      	cmp	r1, #0
    f92e:	da00      	bge.n	f932 <_malloc_r+0x156>
    f930:	1ccb      	adds	r3, r1, #3
    f932:	9801      	ldr	r0, [sp, #4]
    f934:	109b      	asrs	r3, r3, #2
    f936:	2201      	movs	r2, #1
    f938:	409a      	lsls	r2, r3
    f93a:	6843      	ldr	r3, [r0, #4]
    f93c:	4313      	orrs	r3, r2
    f93e:	6043      	str	r3, [r0, #4]
    f940:	00cb      	lsls	r3, r1, #3
    f942:	181b      	adds	r3, r3, r0
    f944:	689a      	ldr	r2, [r3, #8]
    f946:	60eb      	str	r3, [r5, #12]
    f948:	60aa      	str	r2, [r5, #8]
    f94a:	60d5      	str	r5, [r2, #12]
    f94c:	609d      	str	r5, [r3, #8]
    f94e:	e044      	b.n	f9da <_malloc_r+0x1fe>
    f950:	0a62      	lsrs	r2, r4, #9
    f952:	2a00      	cmp	r2, #0
    f954:	d101      	bne.n	f95a <_malloc_r+0x17e>
    f956:	08e2      	lsrs	r2, r4, #3
    f958:	e01f      	b.n	f99a <_malloc_r+0x1be>
    f95a:	2a04      	cmp	r2, #4
    f95c:	d803      	bhi.n	f966 <_malloc_r+0x18a>
    f95e:	09a3      	lsrs	r3, r4, #6
    f960:	1c1a      	adds	r2, r3, #0
    f962:	3238      	adds	r2, #56
    f964:	e019      	b.n	f99a <_malloc_r+0x1be>
    f966:	2a14      	cmp	r2, #20
    f968:	d801      	bhi.n	f96e <_malloc_r+0x192>
    f96a:	325b      	adds	r2, #91
    f96c:	e015      	b.n	f99a <_malloc_r+0x1be>
    f96e:	2a54      	cmp	r2, #84
    f970:	d803      	bhi.n	f97a <_malloc_r+0x19e>
    f972:	0b23      	lsrs	r3, r4, #12
    f974:	1c1a      	adds	r2, r3, #0
    f976:	326e      	adds	r2, #110
    f978:	e00f      	b.n	f99a <_malloc_r+0x1be>
    f97a:	23aa      	movs	r3, #170
    f97c:	005b      	lsls	r3, r3, #1
    f97e:	429a      	cmp	r2, r3
    f980:	d803      	bhi.n	f98a <_malloc_r+0x1ae>
    f982:	0be3      	lsrs	r3, r4, #15
    f984:	1c1a      	adds	r2, r3, #0
    f986:	3277      	adds	r2, #119
    f988:	e007      	b.n	f99a <_malloc_r+0x1be>
    f98a:	4b63      	ldr	r3, [pc, #396]	(fb18 <.text+0xfb18>)
    f98c:	429a      	cmp	r2, r3
    f98e:	d901      	bls.n	f994 <_malloc_r+0x1b8>
    f990:	227e      	movs	r2, #126
    f992:	e002      	b.n	f99a <_malloc_r+0x1be>
    f994:	0ca3      	lsrs	r3, r4, #18
    f996:	1c1a      	adds	r2, r3, #0
    f998:	327c      	adds	r2, #124
    f99a:	9901      	ldr	r1, [sp, #4]
    f99c:	00d3      	lsls	r3, r2, #3
    f99e:	1858      	adds	r0, r3, r1
    f9a0:	6881      	ldr	r1, [r0, #8]
    f9a2:	4281      	cmp	r1, r0
    f9a4:	d10f      	bne.n	f9c6 <_malloc_r+0x1ea>
    f9a6:	485b      	ldr	r0, [pc, #364]	(fb14 <.text+0xfb14>)
    f9a8:	1c13      	adds	r3, r2, #0
    f9aa:	2a00      	cmp	r2, #0
    f9ac:	da00      	bge.n	f9b0 <_malloc_r+0x1d4>
    f9ae:	3303      	adds	r3, #3
    f9b0:	109b      	asrs	r3, r3, #2
    f9b2:	2201      	movs	r2, #1
    f9b4:	409a      	lsls	r2, r3
    f9b6:	6843      	ldr	r3, [r0, #4]
    f9b8:	4313      	orrs	r3, r2
    f9ba:	6043      	str	r3, [r0, #4]
    f9bc:	1c0b      	adds	r3, r1, #0
    f9be:	e008      	b.n	f9d2 <_malloc_r+0x1f6>
    f9c0:	6889      	ldr	r1, [r1, #8]
    f9c2:	4281      	cmp	r1, r0
    f9c4:	d004      	beq.n	f9d0 <_malloc_r+0x1f4>
    f9c6:	684b      	ldr	r3, [r1, #4]
    f9c8:	2203      	movs	r2, #3
    f9ca:	4393      	bics	r3, r2
    f9cc:	429c      	cmp	r4, r3
    f9ce:	d3f7      	bcc.n	f9c0 <_malloc_r+0x1e4>
    f9d0:	68cb      	ldr	r3, [r1, #12]
    f9d2:	60eb      	str	r3, [r5, #12]
    f9d4:	60a9      	str	r1, [r5, #8]
    f9d6:	60cd      	str	r5, [r1, #12]
    f9d8:	609d      	str	r5, [r3, #8]
    f9da:	1c3a      	adds	r2, r7, #0
    f9dc:	2f00      	cmp	r7, #0
    f9de:	da00      	bge.n	f9e2 <_malloc_r+0x206>
    f9e0:	1cfa      	adds	r2, r7, #3
    f9e2:	2301      	movs	r3, #1
    f9e4:	1092      	asrs	r2, r2, #2
    f9e6:	1c19      	adds	r1, r3, #0
    f9e8:	4091      	lsls	r1, r2
    f9ea:	4a4a      	ldr	r2, [pc, #296]	(fb14 <.text+0xfb14>)
    f9ec:	9202      	str	r2, [sp, #8]
    f9ee:	6852      	ldr	r2, [r2, #4]
    f9f0:	4291      	cmp	r1, r2
    f9f2:	d84a      	bhi.n	fa8a <_malloc_r+0x2ae>
    f9f4:	4211      	tst	r1, r2
    f9f6:	d107      	bne.n	fa08 <_malloc_r+0x22c>
    f9f8:	2303      	movs	r3, #3
    f9fa:	439f      	bics	r7, r3
    f9fc:	3704      	adds	r7, #4
    f9fe:	e000      	b.n	fa02 <_malloc_r+0x226>
    fa00:	3704      	adds	r7, #4
    fa02:	0049      	lsls	r1, r1, #1
    fa04:	4211      	tst	r1, r2
    fa06:	d0fb      	beq.n	fa00 <_malloc_r+0x224>
    fa08:	9801      	ldr	r0, [sp, #4]
    fa0a:	00fb      	lsls	r3, r7, #3
    fa0c:	181b      	adds	r3, r3, r0
    fa0e:	9305      	str	r3, [sp, #20]
    fa10:	46bc      	mov	ip, r7
    fa12:	1c1e      	adds	r6, r3, #0
    fa14:	68f4      	ldr	r4, [r6, #12]
    fa16:	e00d      	b.n	fa34 <_malloc_r+0x258>
    fa18:	6862      	ldr	r2, [r4, #4]
    fa1a:	2303      	movs	r3, #3
    fa1c:	439a      	bics	r2, r3
    fa1e:	1c13      	adds	r3, r2, #0
    fa20:	9a04      	ldr	r2, [sp, #16]
    fa22:	1a9d      	subs	r5, r3, r2
    fa24:	2d0f      	cmp	r5, #15
    fa26:	dd00      	ble.n	fa2a <_malloc_r+0x24e>
    fa28:	e0f6      	b.n	fc18 <.text+0xfc18>
    fa2a:	68e0      	ldr	r0, [r4, #12]
    fa2c:	2d00      	cmp	r5, #0
    fa2e:	db00      	blt.n	fa32 <_malloc_r+0x256>
    fa30:	e106      	b.n	fc40 <.text+0xfc40>
    fa32:	1c04      	adds	r4, r0, #0
    fa34:	42b4      	cmp	r4, r6
    fa36:	d1ef      	bne.n	fa18 <_malloc_r+0x23c>
    fa38:	2301      	movs	r3, #1
    fa3a:	449c      	add	ip, r3
    fa3c:	4660      	mov	r0, ip
    fa3e:	2303      	movs	r3, #3
    fa40:	4218      	tst	r0, r3
    fa42:	d002      	beq.n	fa4a <_malloc_r+0x26e>
    fa44:	1c26      	adds	r6, r4, #0
    fa46:	3608      	adds	r6, #8
    fa48:	e7e4      	b.n	fa14 <_malloc_r+0x238>
    fa4a:	9805      	ldr	r0, [sp, #20]
    fa4c:	1c3c      	adds	r4, r7, #0
    fa4e:	2303      	movs	r3, #3
    fa50:	421c      	tst	r4, r3
    fa52:	d015      	beq.n	fa80 <_malloc_r+0x2a4>
    fa54:	1c03      	adds	r3, r0, #0
    fa56:	6802      	ldr	r2, [r0, #0]
    fa58:	3b08      	subs	r3, #8
    fa5a:	1c18      	adds	r0, r3, #0
    fa5c:	429a      	cmp	r2, r3
    fa5e:	d101      	bne.n	fa64 <_malloc_r+0x288>
    fa60:	3c01      	subs	r4, #1
    fa62:	e7f4      	b.n	fa4e <_malloc_r+0x272>
    fa64:	9a02      	ldr	r2, [sp, #8]
    fa66:	6853      	ldr	r3, [r2, #4]
    fa68:	0049      	lsls	r1, r1, #1
    fa6a:	4299      	cmp	r1, r3
    fa6c:	d80d      	bhi.n	fa8a <_malloc_r+0x2ae>
    fa6e:	2900      	cmp	r1, #0
    fa70:	d00b      	beq.n	fa8a <_malloc_r+0x2ae>
    fa72:	4667      	mov	r7, ip
    fa74:	e001      	b.n	fa7a <_malloc_r+0x29e>
    fa76:	3704      	adds	r7, #4
    fa78:	0049      	lsls	r1, r1, #1
    fa7a:	4219      	tst	r1, r3
    fa7c:	d0fb      	beq.n	fa76 <_malloc_r+0x29a>
    fa7e:	e7c3      	b.n	fa08 <_malloc_r+0x22c>
    fa80:	9802      	ldr	r0, [sp, #8]
    fa82:	6843      	ldr	r3, [r0, #4]
    fa84:	438b      	bics	r3, r1
    fa86:	6043      	str	r3, [r0, #4]
    fa88:	e7ec      	b.n	fa64 <_malloc_r+0x288>
    fa8a:	9902      	ldr	r1, [sp, #8]
    fa8c:	688f      	ldr	r7, [r1, #8]
    fa8e:	687a      	ldr	r2, [r7, #4]
    fa90:	2303      	movs	r3, #3
    fa92:	439a      	bics	r2, r3
    fa94:	9b04      	ldr	r3, [sp, #16]
    fa96:	9203      	str	r2, [sp, #12]
    fa98:	429a      	cmp	r2, r3
    fa9a:	d303      	bcc.n	faa4 <_malloc_r+0x2c8>
    fa9c:	1ad0      	subs	r0, r2, r3
    fa9e:	280f      	cmp	r0, #15
    faa0:	dd00      	ble.n	faa4 <_malloc_r+0x2c8>
    faa2:	e0a6      	b.n	fbf2 <.text+0xfbf2>
    faa4:	4b1f      	ldr	r3, [pc, #124]	(fb24 <.text+0xfb24>)
    faa6:	681b      	ldr	r3, [r3, #0]
    faa8:	9804      	ldr	r0, [sp, #16]
    faaa:	3310      	adds	r3, #16
    faac:	18c4      	adds	r4, r0, r3
    faae:	4b1e      	ldr	r3, [pc, #120]	(fb28 <.text+0xfb28>)
    fab0:	681b      	ldr	r3, [r3, #0]
    fab2:	3301      	adds	r3, #1
    fab4:	d004      	beq.n	fac0 <_malloc_r+0x2e4>
    fab6:	491d      	ldr	r1, [pc, #116]	(fb2c <.text+0xfb2c>)
    fab8:	4b1d      	ldr	r3, [pc, #116]	(fb30 <.text+0xfb30>)
    faba:	1862      	adds	r2, r4, r1
    fabc:	1c14      	adds	r4, r2, #0
    fabe:	401c      	ands	r4, r3
    fac0:	9800      	ldr	r0, [sp, #0]
    fac2:	1c21      	adds	r1, r4, #0
    fac4:	f009 f8f0 	bl	18ca8 <___sbrk_r_from_thumb>
    fac8:	1c42      	adds	r2, r0, #1
    faca:	d100      	bne.n	face <_malloc_r+0x2f2>
    facc:	e081      	b.n	fbd2 <.text+0xfbd2>
    face:	9b03      	ldr	r3, [sp, #12]
    fad0:	18fe      	adds	r6, r7, r3
    fad2:	1c05      	adds	r5, r0, #0
    fad4:	42b0      	cmp	r0, r6
    fad6:	d203      	bcs.n	fae0 <_malloc_r+0x304>
    fad8:	9902      	ldr	r1, [sp, #8]
    fada:	428f      	cmp	r7, r1
    fadc:	d179      	bne.n	fbd2 <.text+0xfbd2>
    fade:	e096      	b.n	fc0e <.text+0xfc0e>
    fae0:	4a14      	ldr	r2, [pc, #80]	(fb34 <.text+0xfb34>)
    fae2:	6813      	ldr	r3, [r2, #0]
    fae4:	18e1      	adds	r1, r4, r3
    fae6:	6011      	str	r1, [r2, #0]
    fae8:	42b0      	cmp	r0, r6
    faea:	d10a      	bne.n	fb02 <_malloc_r+0x326>
    faec:	4b0f      	ldr	r3, [pc, #60]	(fb2c <.text+0xfb2c>)
    faee:	4218      	tst	r0, r3
    faf0:	d107      	bne.n	fb02 <_malloc_r+0x326>
    faf2:	9a02      	ldr	r2, [sp, #8]
    faf4:	9803      	ldr	r0, [sp, #12]
    faf6:	6893      	ldr	r3, [r2, #8]
    faf8:	2101      	movs	r1, #1
    fafa:	1822      	adds	r2, r4, r0
    fafc:	430a      	orrs	r2, r1
    fafe:	605a      	str	r2, [r3, #4]
    fb00:	e05b      	b.n	fbba <.text+0xfbba>
    fb02:	4a09      	ldr	r2, [pc, #36]	(fb28 <.text+0xfb28>)
    fb04:	6813      	ldr	r3, [r2, #0]
    fb06:	3301      	adds	r3, #1
    fb08:	d116      	bne.n	fb38 <.text+0xfb38>
    fb0a:	6010      	str	r0, [r2, #0]
    fb0c:	e018      	b.n	fb40 <.text+0xfb40>
    fb0e:	0000      	lsls	r0, r0, #0
    fb10:	01f7      	lsls	r7, r6, #7
    fb12:	0000      	lsls	r0, r0, #0
    fb14:	0450      	lsls	r0, r2, #17
    fb16:	4000      	ands	r0, r0
    fb18:	0554      	lsls	r4, r2, #21
    fb1a:	0000      	lsls	r0, r0, #0
    fb1c:	0458      	lsls	r0, r3, #17
    fb1e:	4000      	ands	r0, r0
    fb20:	01ff      	lsls	r7, r7, #7
    fb22:	0000      	lsls	r0, r0, #0
    fb24:	1294      	asrs	r4, r2, #10
    fb26:	4000      	ands	r0, r0
    fb28:	085c      	lsrs	r4, r3, #1
    fb2a:	4000      	ands	r0, r0
    fb2c:	0fff      	lsrs	r7, r7, #31
    fb2e:	0000      	lsls	r0, r0, #0
    fb30:	f000 ffff 	bl	10b32 <__aeabi_idiv+0x2e>
    fb34:	12a0      	asrs	r0, r4, #10
    fb36:	4000      	ands	r0, r0
    fb38:	4a4e      	ldr	r2, [pc, #312]	(fc74 <.text+0xfc74>)
    fb3a:	1b83      	subs	r3, r0, r6
    fb3c:	18cb      	adds	r3, r1, r3
    fb3e:	6013      	str	r3, [r2, #0]
    fb40:	2307      	movs	r3, #7
    fb42:	1c02      	adds	r2, r0, #0
    fb44:	401a      	ands	r2, r3
    fb46:	d101      	bne.n	fb4c <.text+0xfb4c>
    fb48:	2100      	movs	r1, #0
    fb4a:	e002      	b.n	fb52 <.text+0xfb52>
    fb4c:	2308      	movs	r3, #8
    fb4e:	1a99      	subs	r1, r3, r2
    fb50:	1845      	adds	r5, r0, r1
    fb52:	4b49      	ldr	r3, [pc, #292]	(fc78 <.text+0xfc78>)
    fb54:	192a      	adds	r2, r5, r4
    fb56:	401a      	ands	r2, r3
    fb58:	2380      	movs	r3, #128
    fb5a:	015b      	lsls	r3, r3, #5
    fb5c:	1a9b      	subs	r3, r3, r2
    fb5e:	18cc      	adds	r4, r1, r3
    fb60:	1c21      	adds	r1, r4, #0
    fb62:	9800      	ldr	r0, [sp, #0]
    fb64:	f009 f8a0 	bl	18ca8 <___sbrk_r_from_thumb>
    fb68:	1c41      	adds	r1, r0, #1
    fb6a:	d101      	bne.n	fb70 <.text+0xfb70>
    fb6c:	1c28      	adds	r0, r5, #0
    fb6e:	2400      	movs	r4, #0
    fb70:	4b40      	ldr	r3, [pc, #256]	(fc74 <.text+0xfc74>)
    fb72:	681a      	ldr	r2, [r3, #0]
    fb74:	1912      	adds	r2, r2, r4
    fb76:	601a      	str	r2, [r3, #0]
    fb78:	1b43      	subs	r3, r0, r5
    fb7a:	9a02      	ldr	r2, [sp, #8]
    fb7c:	191b      	adds	r3, r3, r4
    fb7e:	2101      	movs	r1, #1
    fb80:	430b      	orrs	r3, r1
    fb82:	6095      	str	r5, [r2, #8]
    fb84:	606b      	str	r3, [r5, #4]
    fb86:	4297      	cmp	r7, r2
    fb88:	d017      	beq.n	fbba <.text+0xfbba>
    fb8a:	9b03      	ldr	r3, [sp, #12]
    fb8c:	2b0f      	cmp	r3, #15
    fb8e:	d801      	bhi.n	fb94 <.text+0xfb94>
    fb90:	6069      	str	r1, [r5, #4]
    fb92:	e01e      	b.n	fbd2 <.text+0xfbd2>
    fb94:	9a03      	ldr	r2, [sp, #12]
    fb96:	2307      	movs	r3, #7
    fb98:	3a0c      	subs	r2, #12
    fb9a:	439a      	bics	r2, r3
    fb9c:	687b      	ldr	r3, [r7, #4]
    fb9e:	400b      	ands	r3, r1
    fba0:	4313      	orrs	r3, r2
    fba2:	607b      	str	r3, [r7, #4]
    fba4:	18b9      	adds	r1, r7, r2
    fba6:	2305      	movs	r3, #5
    fba8:	604b      	str	r3, [r1, #4]
    fbaa:	608b      	str	r3, [r1, #8]
    fbac:	2a0f      	cmp	r2, #15
    fbae:	d904      	bls.n	fbba <.text+0xfbba>
    fbb0:	1c39      	adds	r1, r7, #0
    fbb2:	3108      	adds	r1, #8
    fbb4:	9800      	ldr	r0, [sp, #0]
    fbb6:	f7ff fb0d 	bl	f1d4 <_free_r>
    fbba:	4b2e      	ldr	r3, [pc, #184]	(fc74 <.text+0xfc74>)
    fbbc:	492f      	ldr	r1, [pc, #188]	(fc7c <.text+0xfc7c>)
    fbbe:	681a      	ldr	r2, [r3, #0]
    fbc0:	680b      	ldr	r3, [r1, #0]
    fbc2:	429a      	cmp	r2, r3
    fbc4:	d900      	bls.n	fbc8 <.text+0xfbc8>
    fbc6:	600a      	str	r2, [r1, #0]
    fbc8:	492d      	ldr	r1, [pc, #180]	(fc80 <.text+0xfc80>)
    fbca:	680b      	ldr	r3, [r1, #0]
    fbcc:	429a      	cmp	r2, r3
    fbce:	d900      	bls.n	fbd2 <.text+0xfbd2>
    fbd0:	600a      	str	r2, [r1, #0]
    fbd2:	9802      	ldr	r0, [sp, #8]
    fbd4:	6883      	ldr	r3, [r0, #8]
    fbd6:	685a      	ldr	r2, [r3, #4]
    fbd8:	9904      	ldr	r1, [sp, #16]
    fbda:	2303      	movs	r3, #3
    fbdc:	439a      	bics	r2, r3
    fbde:	428a      	cmp	r2, r1
    fbe0:	d302      	bcc.n	fbe8 <.text+0xfbe8>
    fbe2:	1a50      	subs	r0, r2, r1
    fbe4:	280f      	cmp	r0, #15
    fbe6:	dc04      	bgt.n	fbf2 <.text+0xfbf2>
    fbe8:	9800      	ldr	r0, [sp, #0]
    fbea:	f000 f87f 	bl	fcec <__malloc_unlock>
    fbee:	2000      	movs	r0, #0
    fbf0:	e03c      	b.n	fc6c <.text+0xfc6c>
    fbf2:	9a02      	ldr	r2, [sp, #8]
    fbf4:	9b04      	ldr	r3, [sp, #16]
    fbf6:	6894      	ldr	r4, [r2, #8]
    fbf8:	2101      	movs	r1, #1
    fbfa:	430b      	orrs	r3, r1
    fbfc:	6063      	str	r3, [r4, #4]
    fbfe:	9b04      	ldr	r3, [sp, #16]
    fc00:	18e2      	adds	r2, r4, r3
    fc02:	9b02      	ldr	r3, [sp, #8]
    fc04:	609a      	str	r2, [r3, #8]
    fc06:	1c03      	adds	r3, r0, #0
    fc08:	430b      	orrs	r3, r1
    fc0a:	6053      	str	r3, [r2, #4]
    fc0c:	e029      	b.n	fc62 <.text+0xfc62>
    fc0e:	4a19      	ldr	r2, [pc, #100]	(fc74 <.text+0xfc74>)
    fc10:	6813      	ldr	r3, [r2, #0]
    fc12:	18e1      	adds	r1, r4, r3
    fc14:	6011      	str	r1, [r2, #0]
    fc16:	e774      	b.n	fb02 <_malloc_r+0x326>
    fc18:	9804      	ldr	r0, [sp, #16]
    fc1a:	9b04      	ldr	r3, [sp, #16]
    fc1c:	1822      	adds	r2, r4, r0
    fc1e:	2001      	movs	r0, #1
    fc20:	4303      	orrs	r3, r0
    fc22:	68e1      	ldr	r1, [r4, #12]
    fc24:	6063      	str	r3, [r4, #4]
    fc26:	68a3      	ldr	r3, [r4, #8]
    fc28:	60d9      	str	r1, [r3, #12]
    fc2a:	608b      	str	r3, [r1, #8]
    fc2c:	4915      	ldr	r1, [pc, #84]	(fc84 <.text+0xfc84>)
    fc2e:	1c2b      	adds	r3, r5, #0
    fc30:	4303      	orrs	r3, r0
    fc32:	60ca      	str	r2, [r1, #12]
    fc34:	608a      	str	r2, [r1, #8]
    fc36:	60d1      	str	r1, [r2, #12]
    fc38:	6091      	str	r1, [r2, #8]
    fc3a:	6053      	str	r3, [r2, #4]
    fc3c:	5155      	str	r5, [r2, r5]
    fc3e:	e010      	b.n	fc62 <.text+0xfc62>
    fc40:	18e1      	adds	r1, r4, r3
    fc42:	684b      	ldr	r3, [r1, #4]
    fc44:	2201      	movs	r2, #1
    fc46:	4313      	orrs	r3, r2
    fc48:	604b      	str	r3, [r1, #4]
    fc4a:	68a3      	ldr	r3, [r4, #8]
    fc4c:	60d8      	str	r0, [r3, #12]
    fc4e:	6083      	str	r3, [r0, #8]
    fc50:	e007      	b.n	fc62 <.text+0xfc62>
    fc52:	68a3      	ldr	r3, [r4, #8]
    fc54:	60da      	str	r2, [r3, #12]
    fc56:	6093      	str	r3, [r2, #8]
    fc58:	1821      	adds	r1, r4, r0
    fc5a:	684b      	ldr	r3, [r1, #4]
    fc5c:	2201      	movs	r2, #1
    fc5e:	4313      	orrs	r3, r2
    fc60:	604b      	str	r3, [r1, #4]
    fc62:	9800      	ldr	r0, [sp, #0]
    fc64:	f000 f842 	bl	fcec <__malloc_unlock>
    fc68:	1c20      	adds	r0, r4, #0
    fc6a:	3008      	adds	r0, #8
    fc6c:	b006      	add	sp, #24
    fc6e:	bcf0      	pop	{r4, r5, r6, r7}
    fc70:	bc02      	pop	{r1}
    fc72:	4708      	bx	r1
    fc74:	12a0      	asrs	r0, r4, #10
    fc76:	4000      	ands	r0, r0
    fc78:	0fff      	lsrs	r7, r7, #31
    fc7a:	0000      	lsls	r0, r0, #0
    fc7c:	1298      	asrs	r0, r3, #10
    fc7e:	4000      	ands	r0, r0
    fc80:	129c      	asrs	r4, r3, #10
    fc82:	4000      	ands	r0, r0
    fc84:	0458      	lsls	r0, r3, #17
    fc86:	4000      	ands	r0, r0

0000fc88 <memchr>:
    fc88:	23ff      	movs	r3, #255
    fc8a:	4019      	ands	r1, r3
    fc8c:	e003      	b.n	fc96 <memchr+0xe>
    fc8e:	7803      	ldrb	r3, [r0, #0]
    fc90:	428b      	cmp	r3, r1
    fc92:	d003      	beq.n	fc9c <memchr+0x14>
    fc94:	3001      	adds	r0, #1
    fc96:	3a01      	subs	r2, #1
    fc98:	d2f9      	bcs.n	fc8e <memchr+0x6>
    fc9a:	2000      	movs	r0, #0
    fc9c:	4770      	bx	lr
    fc9e:	46c0      	nop			(mov r8, r8)

0000fca0 <memmove>:
    fca0:	b530      	push	{r4, r5, lr}
    fca2:	1c05      	adds	r5, r0, #0
    fca4:	1c04      	adds	r4, r0, #0
    fca6:	42a9      	cmp	r1, r5
    fca8:	d20f      	bcs.n	fcca <memmove+0x2a>
    fcaa:	1888      	adds	r0, r1, r2
    fcac:	4285      	cmp	r5, r0
    fcae:	d20c      	bcs.n	fcca <memmove+0x2a>
    fcb0:	18a9      	adds	r1, r5, r2
    fcb2:	e003      	b.n	fcbc <memmove+0x1c>
    fcb4:	3801      	subs	r0, #1
    fcb6:	7803      	ldrb	r3, [r0, #0]
    fcb8:	3901      	subs	r1, #1
    fcba:	700b      	strb	r3, [r1, #0]
    fcbc:	3a01      	subs	r2, #1
    fcbe:	d2f9      	bcs.n	fcb4 <memmove+0x14>
    fcc0:	e005      	b.n	fcce <memmove+0x2e>
    fcc2:	780b      	ldrb	r3, [r1, #0]
    fcc4:	3101      	adds	r1, #1
    fcc6:	7023      	strb	r3, [r4, #0]
    fcc8:	3401      	adds	r4, #1
    fcca:	3a01      	subs	r2, #1
    fccc:	d2f9      	bcs.n	fcc2 <memmove+0x22>
    fcce:	1c28      	adds	r0, r5, #0
    fcd0:	bc30      	pop	{r4, r5}
    fcd2:	bc02      	pop	{r1}
    fcd4:	4708      	bx	r1
    fcd6:	46c0      	nop			(mov r8, r8)

0000fcd8 <memset>:
    fcd8:	1c03      	adds	r3, r0, #0
    fcda:	e001      	b.n	fce0 <memset+0x8>
    fcdc:	7019      	strb	r1, [r3, #0]
    fcde:	3301      	adds	r3, #1
    fce0:	3a01      	subs	r2, #1
    fce2:	d2fb      	bcs.n	fcdc <memset+0x4>
    fce4:	4770      	bx	lr
    fce6:	46c0      	nop			(mov r8, r8)

0000fce8 <__malloc_lock>:
    fce8:	4770      	bx	lr
	...

0000fcec <__malloc_unlock>:
    fcec:	4770      	bx	lr
    fcee:	46c0      	nop			(mov r8, r8)

0000fcf0 <_Bfree>:
    fcf0:	1c02      	adds	r2, r0, #0
    fcf2:	1c08      	adds	r0, r1, #0
    fcf4:	2900      	cmp	r1, #0
    fcf6:	d005      	beq.n	fd04 <_Bfree+0x14>
    fcf8:	684b      	ldr	r3, [r1, #4]
    fcfa:	6cd1      	ldr	r1, [r2, #76]
    fcfc:	009b      	lsls	r3, r3, #2
    fcfe:	585a      	ldr	r2, [r3, r1]
    fd00:	6002      	str	r2, [r0, #0]
    fd02:	5058      	str	r0, [r3, r1]
    fd04:	4770      	bx	lr
	...

0000fd08 <_hi0bits>:
    fd08:	4b10      	ldr	r3, [pc, #64]	(fd4c <.text+0xfd4c>)
    fd0a:	4218      	tst	r0, r3
    fd0c:	d001      	beq.n	fd12 <_hi0bits+0xa>
    fd0e:	2200      	movs	r2, #0
    fd10:	e001      	b.n	fd16 <_hi0bits+0xe>
    fd12:	0400      	lsls	r0, r0, #16
    fd14:	2210      	movs	r2, #16
    fd16:	23ff      	movs	r3, #255
    fd18:	061b      	lsls	r3, r3, #24
    fd1a:	4218      	tst	r0, r3
    fd1c:	d101      	bne.n	fd22 <_hi0bits+0x1a>
    fd1e:	3208      	adds	r2, #8
    fd20:	0200      	lsls	r0, r0, #8
    fd22:	23f0      	movs	r3, #240
    fd24:	061b      	lsls	r3, r3, #24
    fd26:	4218      	tst	r0, r3
    fd28:	d101      	bne.n	fd2e <_hi0bits+0x26>
    fd2a:	3204      	adds	r2, #4
    fd2c:	0100      	lsls	r0, r0, #4
    fd2e:	23c0      	movs	r3, #192
    fd30:	061b      	lsls	r3, r3, #24
    fd32:	4218      	tst	r0, r3
    fd34:	d101      	bne.n	fd3a <_hi0bits+0x32>
    fd36:	3202      	adds	r2, #2
    fd38:	0080      	lsls	r0, r0, #2
    fd3a:	2800      	cmp	r0, #0
    fd3c:	db04      	blt.n	fd48 <_hi0bits+0x40>
    fd3e:	0043      	lsls	r3, r0, #1
    fd40:	d401      	bmi.n	fd46 <_hi0bits+0x3e>
    fd42:	2220      	movs	r2, #32
    fd44:	e000      	b.n	fd48 <_hi0bits+0x40>
    fd46:	3201      	adds	r2, #1
    fd48:	1c10      	adds	r0, r2, #0
    fd4a:	4770      	bx	lr
    fd4c:	0000      	lsls	r0, r0, #0
    fd4e:	ffff 6802 	vtbl.8	d22, {d15}, d2

0000fd50 <_lo0bits>:
    fd50:	6802      	ldr	r2, [r0, #0]
    fd52:	2307      	movs	r3, #7
    fd54:	1c01      	adds	r1, r0, #0
    fd56:	421a      	tst	r2, r3
    fd58:	d00d      	beq.n	fd76 <_lo0bits+0x26>
    fd5a:	07d3      	lsls	r3, r2, #31
    fd5c:	d501      	bpl.n	fd62 <_lo0bits+0x12>
    fd5e:	2000      	movs	r0, #0
    fd60:	e028      	b.n	fdb4 <_lo0bits+0x64>
    fd62:	0793      	lsls	r3, r2, #30
    fd64:	d503      	bpl.n	fd6e <_lo0bits+0x1e>
    fd66:	0853      	lsrs	r3, r2, #1
    fd68:	6003      	str	r3, [r0, #0]
    fd6a:	2001      	movs	r0, #1
    fd6c:	e022      	b.n	fdb4 <_lo0bits+0x64>
    fd6e:	0893      	lsrs	r3, r2, #2
    fd70:	6003      	str	r3, [r0, #0]
    fd72:	2002      	movs	r0, #2
    fd74:	e01e      	b.n	fdb4 <_lo0bits+0x64>
    fd76:	4b10      	ldr	r3, [pc, #64]	(fdb8 <.text+0xfdb8>)
    fd78:	421a      	tst	r2, r3
    fd7a:	d001      	beq.n	fd80 <_lo0bits+0x30>
    fd7c:	2000      	movs	r0, #0
    fd7e:	e001      	b.n	fd84 <_lo0bits+0x34>
    fd80:	0c12      	lsrs	r2, r2, #16
    fd82:	2010      	movs	r0, #16
    fd84:	23ff      	movs	r3, #255
    fd86:	421a      	tst	r2, r3
    fd88:	d101      	bne.n	fd8e <_lo0bits+0x3e>
    fd8a:	3008      	adds	r0, #8
    fd8c:	0a12      	lsrs	r2, r2, #8
    fd8e:	230f      	movs	r3, #15
    fd90:	421a      	tst	r2, r3
    fd92:	d101      	bne.n	fd98 <_lo0bits+0x48>
    fd94:	3004      	adds	r0, #4
    fd96:	0912      	lsrs	r2, r2, #4
    fd98:	2303      	movs	r3, #3
    fd9a:	421a      	tst	r2, r3
    fd9c:	d101      	bne.n	fda2 <_lo0bits+0x52>
    fd9e:	3002      	adds	r0, #2
    fda0:	0892      	lsrs	r2, r2, #2
    fda2:	07d3      	lsls	r3, r2, #31
    fda4:	d405      	bmi.n	fdb2 <_lo0bits+0x62>
    fda6:	0852      	lsrs	r2, r2, #1
    fda8:	2a00      	cmp	r2, #0
    fdaa:	d101      	bne.n	fdb0 <_lo0bits+0x60>
    fdac:	2020      	movs	r0, #32
    fdae:	e001      	b.n	fdb4 <_lo0bits+0x64>
    fdb0:	3001      	adds	r0, #1
    fdb2:	600a      	str	r2, [r1, #0]
    fdb4:	4770      	bx	lr
    fdb6:	0000      	lsls	r0, r0, #0
    fdb8:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

0000fdbc <__mcmp>:
    fdbc:	b530      	push	{r4, r5, lr}
    fdbe:	6903      	ldr	r3, [r0, #16]
    fdc0:	690a      	ldr	r2, [r1, #16]
    fdc2:	1c04      	adds	r4, r0, #0
    fdc4:	1a98      	subs	r0, r3, r2
    fdc6:	2800      	cmp	r0, #0
    fdc8:	d114      	bne.n	fdf4 <__mcmp+0x38>
    fdca:	1c25      	adds	r5, r4, #0
    fdcc:	0093      	lsls	r3, r2, #2
    fdce:	3514      	adds	r5, #20
    fdd0:	18ea      	adds	r2, r5, r3
    fdd2:	3314      	adds	r3, #20
    fdd4:	18c9      	adds	r1, r1, r3
    fdd6:	3a04      	subs	r2, #4
    fdd8:	3904      	subs	r1, #4
    fdda:	6814      	ldr	r4, [r2, #0]
    fddc:	680b      	ldr	r3, [r1, #0]
    fdde:	429c      	cmp	r4, r3
    fde0:	d006      	beq.n	fdf0 <__mcmp+0x34>
    fde2:	429c      	cmp	r4, r3
    fde4:	d202      	bcs.n	fdec <__mcmp+0x30>
    fde6:	2001      	movs	r0, #1
    fde8:	4240      	negs	r0, r0
    fdea:	e003      	b.n	fdf4 <__mcmp+0x38>
    fdec:	2001      	movs	r0, #1
    fdee:	e001      	b.n	fdf4 <__mcmp+0x38>
    fdf0:	42aa      	cmp	r2, r5
    fdf2:	d8f0      	bhi.n	fdd6 <__mcmp+0x1a>
    fdf4:	bc30      	pop	{r4, r5}
    fdf6:	bc02      	pop	{r1}
    fdf8:	4708      	bx	r1
	...

0000fdfc <_ulp>:
    fdfc:	b530      	push	{r4, r5, lr}
    fdfe:	4b11      	ldr	r3, [pc, #68]	(fe44 <.text+0xfe44>)
    fe00:	4a11      	ldr	r2, [pc, #68]	(fe48 <.text+0xfe48>)
    fe02:	4003      	ands	r3, r0
    fe04:	189b      	adds	r3, r3, r2
    fe06:	2b00      	cmp	r3, #0
    fe08:	dd01      	ble.n	fe0e <_ulp+0x12>
    fe0a:	1c1c      	adds	r4, r3, #0
    fe0c:	e007      	b.n	fe1e <_ulp+0x22>
    fe0e:	425b      	negs	r3, r3
    fe10:	151a      	asrs	r2, r3, #20
    fe12:	2a13      	cmp	r2, #19
    fe14:	dc05      	bgt.n	fe22 <_ulp+0x26>
    fe16:	2380      	movs	r3, #128
    fe18:	031b      	lsls	r3, r3, #12
    fe1a:	1c1c      	adds	r4, r3, #0
    fe1c:	4114      	asrs	r4, r2
    fe1e:	2500      	movs	r5, #0
    fe20:	e00a      	b.n	fe38 <_ulp+0x3c>
    fe22:	3a14      	subs	r2, #20
    fe24:	2a1e      	cmp	r2, #30
    fe26:	dd01      	ble.n	fe2c <_ulp+0x30>
    fe28:	2201      	movs	r2, #1
    fe2a:	e003      	b.n	fe34 <_ulp+0x38>
    fe2c:	231f      	movs	r3, #31
    fe2e:	1a9b      	subs	r3, r3, r2
    fe30:	2201      	movs	r2, #1
    fe32:	409a      	lsls	r2, r3
    fe34:	2400      	movs	r4, #0
    fe36:	1c15      	adds	r5, r2, #0
    fe38:	1c29      	adds	r1, r5, #0
    fe3a:	1c20      	adds	r0, r4, #0
    fe3c:	bc30      	pop	{r4, r5}
    fe3e:	bc04      	pop	{r2}
    fe40:	4710      	bx	r2
    fe42:	0000      	lsls	r0, r0, #0
    fe44:	0000      	lsls	r0, r0, #0
    fe46:	7ff0      	ldrb	r0, [r6, #31]
    fe48:	0000      	lsls	r0, r0, #0
    fe4a:	fcc0 b5f0 	stc2l	5, cr11, [r0], {240}

0000fe4c <_b2d>:
    fe4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    fe4e:	b083      	sub	sp, #12
    fe50:	6903      	ldr	r3, [r0, #16]
    fe52:	9100      	str	r1, [sp, #0]
    fe54:	1c01      	adds	r1, r0, #0
    fe56:	3114      	adds	r1, #20
    fe58:	009b      	lsls	r3, r3, #2
    fe5a:	18cc      	adds	r4, r1, r3
    fe5c:	1f25      	subs	r5, r4, #4
    fe5e:	682a      	ldr	r2, [r5, #0]
    fe60:	1c10      	adds	r0, r2, #0
    fe62:	9101      	str	r1, [sp, #4]
    fe64:	9202      	str	r2, [sp, #8]
    fe66:	f7ff ff4f 	bl	fd08 <_hi0bits>
    fe6a:	2320      	movs	r3, #32
    fe6c:	9900      	ldr	r1, [sp, #0]
    fe6e:	1a1b      	subs	r3, r3, r0
    fe70:	600b      	str	r3, [r1, #0]
    fe72:	280a      	cmp	r0, #10
    fe74:	dc18      	bgt.n	fea8 <_b2d+0x5c>
    fe76:	9a01      	ldr	r2, [sp, #4]
    fe78:	230b      	movs	r3, #11
    fe7a:	1a19      	subs	r1, r3, r0
    fe7c:	4295      	cmp	r5, r2
    fe7e:	d801      	bhi.n	fe84 <_b2d+0x38>
    fe80:	2400      	movs	r4, #0
    fe82:	e002      	b.n	fe8a <_b2d+0x3e>
    fe84:	1c23      	adds	r3, r4, #0
    fe86:	3b08      	subs	r3, #8
    fe88:	681c      	ldr	r4, [r3, #0]
    fe8a:	9a02      	ldr	r2, [sp, #8]
    fe8c:	4b1e      	ldr	r3, [pc, #120]	(ff08 <.text+0xff08>)
    fe8e:	40ca      	lsrs	r2, r1
    fe90:	1c16      	adds	r6, r2, #0
    fe92:	431e      	orrs	r6, r3
    fe94:	9a02      	ldr	r2, [sp, #8]
    fe96:	1c03      	adds	r3, r0, #0
    fe98:	3315      	adds	r3, #21
    fe9a:	409a      	lsls	r2, r3
    fe9c:	1c13      	adds	r3, r2, #0
    fe9e:	1c22      	adds	r2, r4, #0
    fea0:	40ca      	lsrs	r2, r1
    fea2:	1c1f      	adds	r7, r3, #0
    fea4:	4317      	orrs	r7, r2
    fea6:	e029      	b.n	fefc <_b2d+0xb0>
    fea8:	9b01      	ldr	r3, [sp, #4]
    feaa:	429d      	cmp	r5, r3
    feac:	d801      	bhi.n	feb2 <_b2d+0x66>
    feae:	2400      	movs	r4, #0
    feb0:	e002      	b.n	feb8 <_b2d+0x6c>
    feb2:	1c25      	adds	r5, r4, #0
    feb4:	3d08      	subs	r5, #8
    feb6:	682c      	ldr	r4, [r5, #0]
    feb8:	380b      	subs	r0, #11
    feba:	2800      	cmp	r0, #0
    febc:	d01a      	beq.n	fef4 <_b2d+0xa8>
    febe:	2320      	movs	r3, #32
    fec0:	9901      	ldr	r1, [sp, #4]
    fec2:	1a1b      	subs	r3, r3, r0
    fec4:	469c      	mov	ip, r3
    fec6:	428d      	cmp	r5, r1
    fec8:	d801      	bhi.n	fece <_b2d+0x82>
    feca:	2500      	movs	r5, #0
    fecc:	e001      	b.n	fed2 <_b2d+0x86>
    fece:	1f2b      	subs	r3, r5, #4
    fed0:	681d      	ldr	r5, [r3, #0]
    fed2:	4662      	mov	r2, ip
    fed4:	1c21      	adds	r1, r4, #0
    fed6:	9b02      	ldr	r3, [sp, #8]
    fed8:	40d1      	lsrs	r1, r2
    feda:	4a0b      	ldr	r2, [pc, #44]	(ff08 <.text+0xff08>)
    fedc:	4083      	lsls	r3, r0
    fede:	4313      	orrs	r3, r2
    fee0:	1c0e      	adds	r6, r1, #0
    fee2:	1c22      	adds	r2, r4, #0
    fee4:	431e      	orrs	r6, r3
    fee6:	4082      	lsls	r2, r0
    fee8:	1c2b      	adds	r3, r5, #0
    feea:	4661      	mov	r1, ip
    feec:	40cb      	lsrs	r3, r1
    feee:	1c17      	adds	r7, r2, #0
    fef0:	431f      	orrs	r7, r3
    fef2:	e003      	b.n	fefc <_b2d+0xb0>
    fef4:	4b04      	ldr	r3, [pc, #16]	(ff08 <.text+0xff08>)
    fef6:	9e02      	ldr	r6, [sp, #8]
    fef8:	1c27      	adds	r7, r4, #0
    fefa:	431e      	orrs	r6, r3
    fefc:	1c30      	adds	r0, r6, #0
    fefe:	1c39      	adds	r1, r7, #0
    ff00:	b003      	add	sp, #12
    ff02:	bcf0      	pop	{r4, r5, r6, r7}
    ff04:	bc04      	pop	{r2}
    ff06:	4710      	bx	r2
    ff08:	0000      	lsls	r0, r0, #0
    ff0a:	3ff0      	subs	r7, #240

0000ff0c <_ratio>:
    ff0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ff0e:	b084      	sub	sp, #16
    ff10:	1c0d      	adds	r5, r1, #0
    ff12:	a902      	add	r1, sp, #8
    ff14:	1c04      	adds	r4, r0, #0
    ff16:	f7ff ff99 	bl	fe4c <_b2d>
    ff1a:	9000      	str	r0, [sp, #0]
    ff1c:	9101      	str	r1, [sp, #4]
    ff1e:	1c28      	adds	r0, r5, #0
    ff20:	a903      	add	r1, sp, #12
    ff22:	f7ff ff93 	bl	fe4c <_b2d>
    ff26:	9b03      	ldr	r3, [sp, #12]
    ff28:	1c0f      	adds	r7, r1, #0
    ff2a:	9902      	ldr	r1, [sp, #8]
    ff2c:	692a      	ldr	r2, [r5, #16]
    ff2e:	1ac9      	subs	r1, r1, r3
    ff30:	6923      	ldr	r3, [r4, #16]
    ff32:	1a9b      	subs	r3, r3, r2
    ff34:	015b      	lsls	r3, r3, #5
    ff36:	18c9      	adds	r1, r1, r3
    ff38:	1c06      	adds	r6, r0, #0
    ff3a:	2900      	cmp	r1, #0
    ff3c:	dd04      	ble.n	ff48 <_ratio+0x3c>
    ff3e:	9a00      	ldr	r2, [sp, #0]
    ff40:	050b      	lsls	r3, r1, #20
    ff42:	189b      	adds	r3, r3, r2
    ff44:	9300      	str	r3, [sp, #0]
    ff46:	e001      	b.n	ff4c <_ratio+0x40>
    ff48:	050b      	lsls	r3, r1, #20
    ff4a:	1af6      	subs	r6, r6, r3
    ff4c:	9800      	ldr	r0, [sp, #0]
    ff4e:	9901      	ldr	r1, [sp, #4]
    ff50:	1c32      	adds	r2, r6, #0
    ff52:	1c3b      	adds	r3, r7, #0
    ff54:	f008 fe9c 	bl	18c90 <____divdf3_from_thumb>
    ff58:	b004      	add	sp, #16
    ff5a:	bcf0      	pop	{r4, r5, r6, r7}
    ff5c:	bc04      	pop	{r2}
    ff5e:	4710      	bx	r2

0000ff60 <_mprec_log10>:
    ff60:	b510      	push	{r4, lr}
    ff62:	1c04      	adds	r4, r0, #0
    ff64:	2817      	cmp	r0, #23
    ff66:	dd02      	ble.n	ff6e <_mprec_log10+0xe>
    ff68:	490a      	ldr	r1, [pc, #40]	(ff94 <.text+0xff94>)
    ff6a:	4809      	ldr	r0, [pc, #36]	(ff90 <.text+0xff90>)
    ff6c:	e00a      	b.n	ff84 <_mprec_log10+0x24>
    ff6e:	4a0a      	ldr	r2, [pc, #40]	(ff98 <.text+0xff98>)
    ff70:	00c3      	lsls	r3, r0, #3
    ff72:	189b      	adds	r3, r3, r2
    ff74:	6818      	ldr	r0, [r3, #0]
    ff76:	6859      	ldr	r1, [r3, #4]
    ff78:	e006      	b.n	ff88 <_mprec_log10+0x28>
    ff7a:	4a08      	ldr	r2, [pc, #32]	(ff9c <.text+0xff9c>)
    ff7c:	4b08      	ldr	r3, [pc, #32]	(ffa0 <.text+0xffa0>)
    ff7e:	f008 fe7f 	bl	18c80 <____muldf3_from_thumb>
    ff82:	3c01      	subs	r4, #1
    ff84:	2c00      	cmp	r4, #0
    ff86:	d1f8      	bne.n	ff7a <_mprec_log10+0x1a>
    ff88:	bc10      	pop	{r4}
    ff8a:	bc04      	pop	{r2}
    ff8c:	4710      	bx	r2
    ff8e:	0000      	lsls	r0, r0, #0
    ff90:	0000      	lsls	r0, r0, #0
    ff92:	3ff0      	subs	r7, #240
    ff94:	0000      	lsls	r0, r0, #0
    ff96:	0000      	lsls	r0, r0, #0
    ff98:	90b0      	str	r0, [sp, #704]
    ff9a:	0001      	lsls	r1, r0, #0
    ff9c:	0000      	lsls	r0, r0, #0
    ff9e:	4024      	ands	r4, r4
    ffa0:	0000      	lsls	r0, r0, #0
	...

0000ffa4 <_Balloc>:
    ffa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ffa6:	6cc3      	ldr	r3, [r0, #76]
    ffa8:	1c05      	adds	r5, r0, #0
    ffaa:	1c0e      	adds	r6, r1, #0
    ffac:	2b00      	cmp	r3, #0
    ffae:	d108      	bne.n	ffc2 <_Balloc+0x1e>
    ffb0:	2104      	movs	r1, #4
    ffb2:	2210      	movs	r2, #16
    ffb4:	f000 fcd6 	bl	10964 <_calloc_r>
    ffb8:	64e8      	str	r0, [r5, #76]
    ffba:	2800      	cmp	r0, #0
    ffbc:	d101      	bne.n	ffc2 <_Balloc+0x1e>
    ffbe:	2400      	movs	r4, #0
    ffc0:	e019      	b.n	fff6 <_Balloc+0x52>
    ffc2:	6ceb      	ldr	r3, [r5, #76]
    ffc4:	00b2      	lsls	r2, r6, #2
    ffc6:	18d2      	adds	r2, r2, r3
    ffc8:	6814      	ldr	r4, [r2, #0]
    ffca:	2c00      	cmp	r4, #0
    ffcc:	d002      	beq.n	ffd4 <_Balloc+0x30>
    ffce:	6823      	ldr	r3, [r4, #0]
    ffd0:	6013      	str	r3, [r2, #0]
    ffd2:	e00d      	b.n	fff0 <_Balloc+0x4c>
    ffd4:	2301      	movs	r3, #1
    ffd6:	1c1f      	adds	r7, r3, #0
    ffd8:	40b7      	lsls	r7, r6
    ffda:	00ba      	lsls	r2, r7, #2
    ffdc:	3214      	adds	r2, #20
    ffde:	1c28      	adds	r0, r5, #0
    ffe0:	2101      	movs	r1, #1
    ffe2:	f000 fcbf 	bl	10964 <_calloc_r>
    ffe6:	2800      	cmp	r0, #0
    ffe8:	d005      	beq.n	fff6 <_Balloc+0x52>
    ffea:	6046      	str	r6, [r0, #4]
    ffec:	6087      	str	r7, [r0, #8]
    ffee:	1c04      	adds	r4, r0, #0
    fff0:	2300      	movs	r3, #0
    fff2:	6123      	str	r3, [r4, #16]
    fff4:	60e3      	str	r3, [r4, #12]
    fff6:	1c20      	adds	r0, r4, #0
    fff8:	bcf0      	pop	{r4, r5, r6, r7}
    fffa:	bc02      	pop	{r1}
    fffc:	4708      	bx	r1
	...

00010000 <_d2b>:
   10000:	b5f0      	push	{r4, r5, r6, r7, lr}
   10002:	b084      	sub	sp, #16
   10004:	1c0c      	adds	r4, r1, #0
   10006:	2101      	movs	r1, #1
   10008:	9300      	str	r3, [sp, #0]
   1000a:	1c15      	adds	r5, r2, #0
   1000c:	f7ff ffca 	bl	ffa4 <_Balloc>
   10010:	1c01      	adds	r1, r0, #0
   10012:	3114      	adds	r1, #20
   10014:	4b2b      	ldr	r3, [pc, #172]	(100c4 <.text+0x100c4>)
   10016:	9101      	str	r1, [sp, #4]
   10018:	1c21      	adds	r1, r4, #0
   1001a:	4019      	ands	r1, r3
   1001c:	4b2a      	ldr	r3, [pc, #168]	(100c8 <.text+0x100c8>)
   1001e:	1c22      	adds	r2, r4, #0
   10020:	401a      	ands	r2, r3
   10022:	0d17      	lsrs	r7, r2, #20
   10024:	1c06      	adds	r6, r0, #0
   10026:	9103      	str	r1, [sp, #12]
   10028:	2f00      	cmp	r7, #0
   1002a:	d003      	beq.n	10034 <_d2b+0x34>
   1002c:	2380      	movs	r3, #128
   1002e:	035b      	lsls	r3, r3, #13
   10030:	430b      	orrs	r3, r1
   10032:	9303      	str	r3, [sp, #12]
   10034:	2d00      	cmp	r5, #0
   10036:	d01b      	beq.n	10070 <_d2b+0x70>
   10038:	a802      	add	r0, sp, #8
   1003a:	9502      	str	r5, [sp, #8]
   1003c:	f7ff fe88 	bl	fd50 <_lo0bits>
   10040:	9902      	ldr	r1, [sp, #8]
   10042:	2800      	cmp	r0, #0
   10044:	d009      	beq.n	1005a <_d2b+0x5a>
   10046:	9b03      	ldr	r3, [sp, #12]
   10048:	2220      	movs	r2, #32
   1004a:	1a12      	subs	r2, r2, r0
   1004c:	4093      	lsls	r3, r2
   1004e:	430b      	orrs	r3, r1
   10050:	6173      	str	r3, [r6, #20]
   10052:	9b03      	ldr	r3, [sp, #12]
   10054:	40c3      	lsrs	r3, r0
   10056:	9303      	str	r3, [sp, #12]
   10058:	e000      	b.n	1005c <_d2b+0x5c>
   1005a:	6171      	str	r1, [r6, #20]
   1005c:	9b03      	ldr	r3, [sp, #12]
   1005e:	9a01      	ldr	r2, [sp, #4]
   10060:	6053      	str	r3, [r2, #4]
   10062:	2b00      	cmp	r3, #0
   10064:	d001      	beq.n	1006a <_d2b+0x6a>
   10066:	2202      	movs	r2, #2
   10068:	e000      	b.n	1006c <_d2b+0x6c>
   1006a:	2201      	movs	r2, #1
   1006c:	6132      	str	r2, [r6, #16]
   1006e:	e008      	b.n	10082 <_d2b+0x82>
   10070:	a803      	add	r0, sp, #12
   10072:	f7ff fe6d 	bl	fd50 <_lo0bits>
   10076:	9b03      	ldr	r3, [sp, #12]
   10078:	6173      	str	r3, [r6, #20]
   1007a:	2301      	movs	r3, #1
   1007c:	6133      	str	r3, [r6, #16]
   1007e:	3020      	adds	r0, #32
   10080:	2201      	movs	r2, #1
   10082:	2f00      	cmp	r7, #0
   10084:	d009      	beq.n	1009a <_d2b+0x9a>
   10086:	4911      	ldr	r1, [pc, #68]	(100cc <.text+0x100cc>)
   10088:	183b      	adds	r3, r7, r0
   1008a:	9a00      	ldr	r2, [sp, #0]
   1008c:	185b      	adds	r3, r3, r1
   1008e:	6013      	str	r3, [r2, #0]
   10090:	9909      	ldr	r1, [sp, #36]
   10092:	2335      	movs	r3, #53
   10094:	1a1b      	subs	r3, r3, r0
   10096:	600b      	str	r3, [r1, #0]
   10098:	e00e      	b.n	100b8 <_d2b+0xb8>
   1009a:	490d      	ldr	r1, [pc, #52]	(100d0 <.text+0x100d0>)
   1009c:	1843      	adds	r3, r0, r1
   1009e:	9900      	ldr	r1, [sp, #0]
   100a0:	0154      	lsls	r4, r2, #5
   100a2:	600b      	str	r3, [r1, #0]
   100a4:	0093      	lsls	r3, r2, #2
   100a6:	9a01      	ldr	r2, [sp, #4]
   100a8:	189b      	adds	r3, r3, r2
   100aa:	3b04      	subs	r3, #4
   100ac:	6818      	ldr	r0, [r3, #0]
   100ae:	f7ff fe2b 	bl	fd08 <_hi0bits>
   100b2:	9b09      	ldr	r3, [sp, #36]
   100b4:	1a24      	subs	r4, r4, r0
   100b6:	601c      	str	r4, [r3, #0]
   100b8:	1c30      	adds	r0, r6, #0
   100ba:	b004      	add	sp, #16
   100bc:	bcf0      	pop	{r4, r5, r6, r7}
   100be:	bc02      	pop	{r1}
   100c0:	4708      	bx	r1
   100c2:	0000      	lsls	r0, r0, #0
   100c4:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   100c8:	ffff 7fff 	undefined
   100cc:	fbcd ffff 	undefined
   100d0:	fbce ffff 	undefined

000100d4 <__mdiff>:
   100d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   100d6:	b083      	sub	sp, #12
   100d8:	1c07      	adds	r7, r0, #0
   100da:	1c0d      	adds	r5, r1, #0
   100dc:	1c08      	adds	r0, r1, #0
   100de:	1c11      	adds	r1, r2, #0
   100e0:	1c16      	adds	r6, r2, #0
   100e2:	f7ff fe6b 	bl	fdbc <__mcmp>
   100e6:	1c04      	adds	r4, r0, #0
   100e8:	2800      	cmp	r0, #0
   100ea:	d108      	bne.n	100fe <__mdiff+0x2a>
   100ec:	1c38      	adds	r0, r7, #0
   100ee:	2100      	movs	r1, #0
   100f0:	f7ff ff58 	bl	ffa4 <_Balloc>
   100f4:	2301      	movs	r3, #1
   100f6:	1c07      	adds	r7, r0, #0
   100f8:	6103      	str	r3, [r0, #16]
   100fa:	6144      	str	r4, [r0, #20]
   100fc:	e053      	b.n	101a6 <__mdiff+0xd2>
   100fe:	2800      	cmp	r0, #0
   10100:	da04      	bge.n	1010c <__mdiff+0x38>
   10102:	46b4      	mov	ip, r6
   10104:	2401      	movs	r4, #1
   10106:	1c2e      	adds	r6, r5, #0
   10108:	4665      	mov	r5, ip
   1010a:	e000      	b.n	1010e <__mdiff+0x3a>
   1010c:	2400      	movs	r4, #0
   1010e:	6869      	ldr	r1, [r5, #4]
   10110:	1c38      	adds	r0, r7, #0
   10112:	f7ff ff47 	bl	ffa4 <_Balloc>
   10116:	692a      	ldr	r2, [r5, #16]
   10118:	3514      	adds	r5, #20
   1011a:	46ac      	mov	ip, r5
   1011c:	0093      	lsls	r3, r2, #2
   1011e:	4463      	add	r3, ip
   10120:	9301      	str	r3, [sp, #4]
   10122:	6933      	ldr	r3, [r6, #16]
   10124:	1c35      	adds	r5, r6, #0
   10126:	3514      	adds	r5, #20
   10128:	009b      	lsls	r3, r3, #2
   1012a:	18eb      	adds	r3, r5, r3
   1012c:	60c4      	str	r4, [r0, #12]
   1012e:	9200      	str	r2, [sp, #0]
   10130:	1c04      	adds	r4, r0, #0
   10132:	9302      	str	r3, [sp, #8]
   10134:	1c07      	adds	r7, r0, #0
   10136:	3414      	adds	r4, #20
   10138:	2600      	movs	r6, #0
   1013a:	4662      	mov	r2, ip
   1013c:	3204      	adds	r2, #4
   1013e:	4694      	mov	ip, r2
   10140:	3a04      	subs	r2, #4
   10142:	ca08      	ldmia	r2!, {r3}
   10144:	cd01      	ldmia	r5!, {r0}
   10146:	4a1a      	ldr	r2, [pc, #104]	(101b0 <.text+0x101b0>)
   10148:	1c19      	adds	r1, r3, #0
   1014a:	4011      	ands	r1, r2
   1014c:	4002      	ands	r2, r0
   1014e:	1a89      	subs	r1, r1, r2
   10150:	1989      	adds	r1, r1, r6
   10152:	0c1b      	lsrs	r3, r3, #16
   10154:	0c00      	lsrs	r0, r0, #16
   10156:	1a1b      	subs	r3, r3, r0
   10158:	140a      	asrs	r2, r1, #16
   1015a:	189b      	adds	r3, r3, r2
   1015c:	8063      	strh	r3, [r4, #2]
   1015e:	141e      	asrs	r6, r3, #16
   10160:	9b02      	ldr	r3, [sp, #8]
   10162:	8021      	strh	r1, [r4, #0]
   10164:	3404      	adds	r4, #4
   10166:	429d      	cmp	r5, r3
   10168:	d210      	bcs.n	1018c <__mdiff+0xb8>
   1016a:	e7e6      	b.n	1013a <__mdiff+0x66>
   1016c:	4662      	mov	r2, ip
   1016e:	3204      	adds	r2, #4
   10170:	4694      	mov	ip, r2
   10172:	3a04      	subs	r2, #4
   10174:	ca08      	ldmia	r2!, {r3}
   10176:	4a0e      	ldr	r2, [pc, #56]	(101b0 <.text+0x101b0>)
   10178:	1c19      	adds	r1, r3, #0
   1017a:	4011      	ands	r1, r2
   1017c:	1989      	adds	r1, r1, r6
   1017e:	0c1b      	lsrs	r3, r3, #16
   10180:	140a      	asrs	r2, r1, #16
   10182:	189b      	adds	r3, r3, r2
   10184:	8063      	strh	r3, [r4, #2]
   10186:	8021      	strh	r1, [r4, #0]
   10188:	141e      	asrs	r6, r3, #16
   1018a:	3404      	adds	r4, #4
   1018c:	9b01      	ldr	r3, [sp, #4]
   1018e:	459c      	cmp	ip, r3
   10190:	d3ec      	bcc.n	1016c <__mdiff+0x98>
   10192:	e002      	b.n	1019a <__mdiff+0xc6>
   10194:	9a00      	ldr	r2, [sp, #0]
   10196:	3a01      	subs	r2, #1
   10198:	9200      	str	r2, [sp, #0]
   1019a:	3c04      	subs	r4, #4
   1019c:	6823      	ldr	r3, [r4, #0]
   1019e:	2b00      	cmp	r3, #0
   101a0:	d0f8      	beq.n	10194 <__mdiff+0xc0>
   101a2:	9b00      	ldr	r3, [sp, #0]
   101a4:	613b      	str	r3, [r7, #16]
   101a6:	1c38      	adds	r0, r7, #0
   101a8:	b003      	add	sp, #12
   101aa:	bcf0      	pop	{r4, r5, r6, r7}
   101ac:	bc02      	pop	{r1}
   101ae:	4708      	bx	r1
   101b0:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

000101b4 <_lshift>:
   101b4:	b5f0      	push	{r4, r5, r6, r7, lr}
   101b6:	1c0d      	adds	r5, r1, #0
   101b8:	692b      	ldr	r3, [r5, #16]
   101ba:	1157      	asrs	r7, r2, #5
   101bc:	3301      	adds	r3, #1
   101be:	18fe      	adds	r6, r7, r3
   101c0:	6849      	ldr	r1, [r1, #4]
   101c2:	68ab      	ldr	r3, [r5, #8]
   101c4:	b082      	sub	sp, #8
   101c6:	1c14      	adds	r4, r2, #0
   101c8:	9000      	str	r0, [sp, #0]
   101ca:	e001      	b.n	101d0 <_lshift+0x1c>
   101cc:	3101      	adds	r1, #1
   101ce:	005b      	lsls	r3, r3, #1
   101d0:	429e      	cmp	r6, r3
   101d2:	dcfb      	bgt.n	101cc <_lshift+0x18>
   101d4:	9800      	ldr	r0, [sp, #0]
   101d6:	f7ff fee5 	bl	ffa4 <_Balloc>
   101da:	1c01      	adds	r1, r0, #0
   101dc:	3114      	adds	r1, #20
   101de:	2200      	movs	r2, #0
   101e0:	9001      	str	r0, [sp, #4]
   101e2:	e002      	b.n	101ea <_lshift+0x36>
   101e4:	2300      	movs	r3, #0
   101e6:	c108      	stmia	r1!, {r3}
   101e8:	3201      	adds	r2, #1
   101ea:	42ba      	cmp	r2, r7
   101ec:	dbfa      	blt.n	101e4 <_lshift+0x30>
   101ee:	692b      	ldr	r3, [r5, #16]
   101f0:	1c2a      	adds	r2, r5, #0
   101f2:	3214      	adds	r2, #20
   101f4:	009b      	lsls	r3, r3, #2
   101f6:	189b      	adds	r3, r3, r2
   101f8:	469c      	mov	ip, r3
   101fa:	231f      	movs	r3, #31
   101fc:	401c      	ands	r4, r3
   101fe:	d010      	beq.n	10222 <_lshift+0x6e>
   10200:	2320      	movs	r3, #32
   10202:	1b1f      	subs	r7, r3, r4
   10204:	2000      	movs	r0, #0
   10206:	6813      	ldr	r3, [r2, #0]
   10208:	40a3      	lsls	r3, r4
   1020a:	4303      	orrs	r3, r0
   1020c:	c108      	stmia	r1!, {r3}
   1020e:	ca08      	ldmia	r2!, {r3}
   10210:	1c18      	adds	r0, r3, #0
   10212:	40f8      	lsrs	r0, r7
   10214:	4562      	cmp	r2, ip
   10216:	d3f6      	bcc.n	10206 <_lshift+0x52>
   10218:	6008      	str	r0, [r1, #0]
   1021a:	2800      	cmp	r0, #0
   1021c:	d005      	beq.n	1022a <_lshift+0x76>
   1021e:	3601      	adds	r6, #1
   10220:	e003      	b.n	1022a <_lshift+0x76>
   10222:	ca08      	ldmia	r2!, {r3}
   10224:	c108      	stmia	r1!, {r3}
   10226:	4562      	cmp	r2, ip
   10228:	d3fb      	bcc.n	10222 <_lshift+0x6e>
   1022a:	9a01      	ldr	r2, [sp, #4]
   1022c:	1e73      	subs	r3, r6, #1
   1022e:	9800      	ldr	r0, [sp, #0]
   10230:	1c29      	adds	r1, r5, #0
   10232:	6113      	str	r3, [r2, #16]
   10234:	f7ff fd5c 	bl	fcf0 <_Bfree>
   10238:	9801      	ldr	r0, [sp, #4]
   1023a:	b002      	add	sp, #8
   1023c:	bcf0      	pop	{r4, r5, r6, r7}
   1023e:	bc02      	pop	{r1}
   10240:	4708      	bx	r1
	...

00010244 <_multiply>:
   10244:	b5f0      	push	{r4, r5, r6, r7, lr}
   10246:	1c15      	adds	r5, r2, #0
   10248:	692b      	ldr	r3, [r5, #16]
   1024a:	690a      	ldr	r2, [r1, #16]
   1024c:	b088      	sub	sp, #32
   1024e:	1c0c      	adds	r4, r1, #0
   10250:	429a      	cmp	r2, r3
   10252:	da02      	bge.n	1025a <_multiply+0x16>
   10254:	46ac      	mov	ip, r5
   10256:	4664      	mov	r4, ip
   10258:	1c0d      	adds	r5, r1, #0
   1025a:	6926      	ldr	r6, [r4, #16]
   1025c:	692f      	ldr	r7, [r5, #16]
   1025e:	68a3      	ldr	r3, [r4, #8]
   10260:	19f2      	adds	r2, r6, r7
   10262:	6861      	ldr	r1, [r4, #4]
   10264:	9201      	str	r2, [sp, #4]
   10266:	429a      	cmp	r2, r3
   10268:	dd00      	ble.n	1026c <_multiply+0x28>
   1026a:	3101      	adds	r1, #1
   1026c:	f7ff fe9a 	bl	ffa4 <_Balloc>
   10270:	9a01      	ldr	r2, [sp, #4]
   10272:	1c01      	adds	r1, r0, #0
   10274:	3114      	adds	r1, #20
   10276:	0093      	lsls	r3, r2, #2
   10278:	18cb      	adds	r3, r1, r3
   1027a:	1c0a      	adds	r2, r1, #0
   1027c:	9000      	str	r0, [sp, #0]
   1027e:	9302      	str	r3, [sp, #8]
   10280:	e001      	b.n	10286 <_multiply+0x42>
   10282:	2300      	movs	r3, #0
   10284:	c208      	stmia	r2!, {r3}
   10286:	9b02      	ldr	r3, [sp, #8]
   10288:	429a      	cmp	r2, r3
   1028a:	d3fa      	bcc.n	10282 <_multiply+0x3e>
   1028c:	3414      	adds	r4, #20
   1028e:	00b3      	lsls	r3, r6, #2
   10290:	18e3      	adds	r3, r4, r3
   10292:	3514      	adds	r5, #20
   10294:	9303      	str	r3, [sp, #12]
   10296:	00bb      	lsls	r3, r7, #2
   10298:	18eb      	adds	r3, r5, r3
   1029a:	9407      	str	r4, [sp, #28]
   1029c:	9504      	str	r5, [sp, #16]
   1029e:	9305      	str	r3, [sp, #20]
   102a0:	9106      	str	r1, [sp, #24]
   102a2:	e04b      	b.n	1033c <_multiply+0xf8>
   102a4:	9a04      	ldr	r2, [sp, #16]
   102a6:	8817      	ldrh	r7, [r2, #0]
   102a8:	2f00      	cmp	r7, #0
   102aa:	d01e      	beq.n	102ea <_multiply+0xa6>
   102ac:	2300      	movs	r3, #0
   102ae:	9e07      	ldr	r6, [sp, #28]
   102b0:	9d06      	ldr	r5, [sp, #24]
   102b2:	469c      	mov	ip, r3
   102b4:	ce04      	ldmia	r6!, {r2}
   102b6:	482d      	ldr	r0, [pc, #180]	(1036c <.text+0x1036c>)
   102b8:	1c13      	adds	r3, r2, #0
   102ba:	4003      	ands	r3, r0
   102bc:	1c3c      	adds	r4, r7, #0
   102be:	435c      	muls	r4, r3
   102c0:	6829      	ldr	r1, [r5, #0]
   102c2:	1c0b      	adds	r3, r1, #0
   102c4:	4003      	ands	r3, r0
   102c6:	4463      	add	r3, ip
   102c8:	0c12      	lsrs	r2, r2, #16
   102ca:	18e4      	adds	r4, r4, r3
   102cc:	1c3b      	adds	r3, r7, #0
   102ce:	4353      	muls	r3, r2
   102d0:	0c09      	lsrs	r1, r1, #16
   102d2:	0c22      	lsrs	r2, r4, #16
   102d4:	185b      	adds	r3, r3, r1
   102d6:	189b      	adds	r3, r3, r2
   102d8:	0c1a      	lsrs	r2, r3, #16
   102da:	806b      	strh	r3, [r5, #2]
   102dc:	9b03      	ldr	r3, [sp, #12]
   102de:	802c      	strh	r4, [r5, #0]
   102e0:	4694      	mov	ip, r2
   102e2:	3504      	adds	r5, #4
   102e4:	429e      	cmp	r6, r3
   102e6:	d3e5      	bcc.n	102b4 <_multiply+0x70>
   102e8:	602a      	str	r2, [r5, #0]
   102ea:	9a04      	ldr	r2, [sp, #16]
   102ec:	8857      	ldrh	r7, [r2, #2]
   102ee:	2f00      	cmp	r7, #0
   102f0:	d01e      	beq.n	10330 <_multiply+0xec>
   102f2:	9b06      	ldr	r3, [sp, #24]
   102f4:	2200      	movs	r2, #0
   102f6:	681d      	ldr	r5, [r3, #0]
   102f8:	9e07      	ldr	r6, [sp, #28]
   102fa:	1c1c      	adds	r4, r3, #0
   102fc:	4694      	mov	ip, r2
   102fe:	ce04      	ldmia	r6!, {r2}
   10300:	481a      	ldr	r0, [pc, #104]	(1036c <.text+0x1036c>)
   10302:	1c13      	adds	r3, r2, #0
   10304:	4003      	ands	r3, r0
   10306:	1c39      	adds	r1, r7, #0
   10308:	4359      	muls	r1, r3
   1030a:	0c12      	lsrs	r2, r2, #16
   1030c:	437a      	muls	r2, r7
   1030e:	8863      	ldrh	r3, [r4, #2]
   10310:	4463      	add	r3, ip
   10312:	18c9      	adds	r1, r1, r3
   10314:	8061      	strh	r1, [r4, #2]
   10316:	8025      	strh	r5, [r4, #0]
   10318:	3404      	adds	r4, #4
   1031a:	6823      	ldr	r3, [r4, #0]
   1031c:	4003      	ands	r3, r0
   1031e:	18d2      	adds	r2, r2, r3
   10320:	0c09      	lsrs	r1, r1, #16
   10322:	1855      	adds	r5, r2, r1
   10324:	9a03      	ldr	r2, [sp, #12]
   10326:	0c2b      	lsrs	r3, r5, #16
   10328:	469c      	mov	ip, r3
   1032a:	4296      	cmp	r6, r2
   1032c:	d3e7      	bcc.n	102fe <_multiply+0xba>
   1032e:	6025      	str	r5, [r4, #0]
   10330:	9b04      	ldr	r3, [sp, #16]
   10332:	9a06      	ldr	r2, [sp, #24]
   10334:	3304      	adds	r3, #4
   10336:	3204      	adds	r2, #4
   10338:	9304      	str	r3, [sp, #16]
   1033a:	9206      	str	r2, [sp, #24]
   1033c:	9b04      	ldr	r3, [sp, #16]
   1033e:	9a05      	ldr	r2, [sp, #20]
   10340:	4293      	cmp	r3, r2
   10342:	d3af      	bcc.n	102a4 <_multiply+0x60>
   10344:	9a02      	ldr	r2, [sp, #8]
   10346:	e002      	b.n	1034e <_multiply+0x10a>
   10348:	9b01      	ldr	r3, [sp, #4]
   1034a:	3b01      	subs	r3, #1
   1034c:	9301      	str	r3, [sp, #4]
   1034e:	9b01      	ldr	r3, [sp, #4]
   10350:	2b00      	cmp	r3, #0
   10352:	dd03      	ble.n	1035c <_multiply+0x118>
   10354:	3a04      	subs	r2, #4
   10356:	6813      	ldr	r3, [r2, #0]
   10358:	2b00      	cmp	r3, #0
   1035a:	d0f5      	beq.n	10348 <_multiply+0x104>
   1035c:	9b00      	ldr	r3, [sp, #0]
   1035e:	9a01      	ldr	r2, [sp, #4]
   10360:	1c18      	adds	r0, r3, #0
   10362:	b008      	add	sp, #32
   10364:	611a      	str	r2, [r3, #16]
   10366:	bcf0      	pop	{r4, r5, r6, r7}
   10368:	bc02      	pop	{r1}
   1036a:	4708      	bx	r1
   1036c:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00010370 <_i2b>:
   10370:	b510      	push	{r4, lr}
   10372:	1c0c      	adds	r4, r1, #0
   10374:	2101      	movs	r1, #1
   10376:	f7ff fe15 	bl	ffa4 <_Balloc>
   1037a:	2301      	movs	r3, #1
   1037c:	6144      	str	r4, [r0, #20]
   1037e:	6103      	str	r3, [r0, #16]
   10380:	bc10      	pop	{r4}
   10382:	bc02      	pop	{r1}
   10384:	4708      	bx	r1
	...

00010388 <_multadd>:
   10388:	b5f0      	push	{r4, r5, r6, r7, lr}
   1038a:	b082      	sub	sp, #8
   1038c:	1c1e      	adds	r6, r3, #0
   1038e:	1c0c      	adds	r4, r1, #0
   10390:	2300      	movs	r3, #0
   10392:	9001      	str	r0, [sp, #4]
   10394:	9200      	str	r2, [sp, #0]
   10396:	690f      	ldr	r7, [r1, #16]
   10398:	1c0d      	adds	r5, r1, #0
   1039a:	3414      	adds	r4, #20
   1039c:	469c      	mov	ip, r3
   1039e:	6822      	ldr	r2, [r4, #0]
   103a0:	481b      	ldr	r0, [pc, #108]	(10410 <.text+0x10410>)
   103a2:	9b00      	ldr	r3, [sp, #0]
   103a4:	1c11      	adds	r1, r2, #0
   103a6:	4001      	ands	r1, r0
   103a8:	4359      	muls	r1, r3
   103aa:	0c12      	lsrs	r2, r2, #16
   103ac:	1989      	adds	r1, r1, r6
   103ae:	1c1e      	adds	r6, r3, #0
   103b0:	1c33      	adds	r3, r6, #0
   103b2:	4353      	muls	r3, r2
   103b4:	0c0a      	lsrs	r2, r1, #16
   103b6:	189b      	adds	r3, r3, r2
   103b8:	0c1e      	lsrs	r6, r3, #16
   103ba:	4001      	ands	r1, r0
   103bc:	041b      	lsls	r3, r3, #16
   103be:	185b      	adds	r3, r3, r1
   103c0:	c408      	stmia	r4!, {r3}
   103c2:	2301      	movs	r3, #1
   103c4:	449c      	add	ip, r3
   103c6:	45bc      	cmp	ip, r7
   103c8:	dbe9      	blt.n	1039e <_multadd+0x16>
   103ca:	2e00      	cmp	r6, #0
   103cc:	d01a      	beq.n	10404 <_multadd+0x7c>
   103ce:	68ab      	ldr	r3, [r5, #8]
   103d0:	429f      	cmp	r7, r3
   103d2:	db12      	blt.n	103fa <_multadd+0x72>
   103d4:	6869      	ldr	r1, [r5, #4]
   103d6:	9801      	ldr	r0, [sp, #4]
   103d8:	3101      	adds	r1, #1
   103da:	f7ff fde3 	bl	ffa4 <_Balloc>
   103de:	692a      	ldr	r2, [r5, #16]
   103e0:	1c29      	adds	r1, r5, #0
   103e2:	0092      	lsls	r2, r2, #2
   103e4:	1c04      	adds	r4, r0, #0
   103e6:	310c      	adds	r1, #12
   103e8:	3208      	adds	r2, #8
   103ea:	300c      	adds	r0, #12
   103ec:	f7fc fa26 	bl	c83c <memcpy>
   103f0:	1c29      	adds	r1, r5, #0
   103f2:	9801      	ldr	r0, [sp, #4]
   103f4:	f7ff fc7c 	bl	fcf0 <_Bfree>
   103f8:	1c25      	adds	r5, r4, #0
   103fa:	00bb      	lsls	r3, r7, #2
   103fc:	195b      	adds	r3, r3, r5
   103fe:	615e      	str	r6, [r3, #20]
   10400:	1c7b      	adds	r3, r7, #1
   10402:	612b      	str	r3, [r5, #16]
   10404:	1c28      	adds	r0, r5, #0
   10406:	b002      	add	sp, #8
   10408:	bcf0      	pop	{r4, r5, r6, r7}
   1040a:	bc02      	pop	{r1}
   1040c:	4708      	bx	r1
   1040e:	0000      	lsls	r0, r0, #0
   10410:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00010414 <_pow5mult>:
   10414:	b5f0      	push	{r4, r5, r6, r7, lr}
   10416:	b081      	sub	sp, #4
   10418:	2303      	movs	r3, #3
   1041a:	1c06      	adds	r6, r0, #0
   1041c:	9100      	str	r1, [sp, #0]
   1041e:	1c14      	adds	r4, r2, #0
   10420:	401a      	ands	r2, r3
   10422:	d008      	beq.n	10436 <_pow5mult+0x22>
   10424:	4b1c      	ldr	r3, [pc, #112]	(10498 <.text+0x10498>)
   10426:	0092      	lsls	r2, r2, #2
   10428:	18d2      	adds	r2, r2, r3
   1042a:	3a04      	subs	r2, #4
   1042c:	6812      	ldr	r2, [r2, #0]
   1042e:	2300      	movs	r3, #0
   10430:	f7ff ffaa 	bl	10388 <_multadd>
   10434:	9000      	str	r0, [sp, #0]
   10436:	10a7      	asrs	r7, r4, #2
   10438:	2f00      	cmp	r7, #0
   1043a:	d028      	beq.n	1048e <_pow5mult+0x7a>
   1043c:	6cb5      	ldr	r5, [r6, #72]
   1043e:	2d00      	cmp	r5, #0
   10440:	d109      	bne.n	10456 <_pow5mult+0x42>
   10442:	1c30      	adds	r0, r6, #0
   10444:	4915      	ldr	r1, [pc, #84]	(1049c <.text+0x1049c>)
   10446:	f7ff ff93 	bl	10370 <_i2b>
   1044a:	2300      	movs	r3, #0
   1044c:	1c05      	adds	r5, r0, #0
   1044e:	64b0      	str	r0, [r6, #72]
   10450:	6003      	str	r3, [r0, #0]
   10452:	e000      	b.n	10456 <_pow5mult+0x42>
   10454:	1c25      	adds	r5, r4, #0
   10456:	07fb      	lsls	r3, r7, #31
   10458:	d50a      	bpl.n	10470 <_pow5mult+0x5c>
   1045a:	9900      	ldr	r1, [sp, #0]
   1045c:	1c2a      	adds	r2, r5, #0
   1045e:	1c30      	adds	r0, r6, #0
   10460:	f7ff fef0 	bl	10244 <_multiply>
   10464:	9900      	ldr	r1, [sp, #0]
   10466:	1c04      	adds	r4, r0, #0
   10468:	1c30      	adds	r0, r6, #0
   1046a:	f7ff fc41 	bl	fcf0 <_Bfree>
   1046e:	9400      	str	r4, [sp, #0]
   10470:	107f      	asrs	r7, r7, #1
   10472:	2f00      	cmp	r7, #0
   10474:	d00b      	beq.n	1048e <_pow5mult+0x7a>
   10476:	682c      	ldr	r4, [r5, #0]
   10478:	2c00      	cmp	r4, #0
   1047a:	d1eb      	bne.n	10454 <_pow5mult+0x40>
   1047c:	1c29      	adds	r1, r5, #0
   1047e:	1c2a      	adds	r2, r5, #0
   10480:	1c30      	adds	r0, r6, #0
   10482:	f7ff fedf 	bl	10244 <_multiply>
   10486:	6028      	str	r0, [r5, #0]
   10488:	1c05      	adds	r5, r0, #0
   1048a:	6004      	str	r4, [r0, #0]
   1048c:	e7e3      	b.n	10456 <_pow5mult+0x42>
   1048e:	9800      	ldr	r0, [sp, #0]
   10490:	b001      	add	sp, #4
   10492:	bcf0      	pop	{r4, r5, r6, r7}
   10494:	bc02      	pop	{r1}
   10496:	4708      	bx	r1
   10498:	91c8      	str	r1, [sp, #800]
   1049a:	0001      	lsls	r1, r0, #0
   1049c:	0271      	lsls	r1, r6, #9
	...

000104a0 <_s2b>:
   104a0:	b5f0      	push	{r4, r5, r6, r7, lr}
   104a2:	b082      	sub	sp, #8
   104a4:	9001      	str	r0, [sp, #4]
   104a6:	1c18      	adds	r0, r3, #0
   104a8:	1c0d      	adds	r5, r1, #0
   104aa:	3008      	adds	r0, #8
   104ac:	2109      	movs	r1, #9
   104ae:	9300      	str	r3, [sp, #0]
   104b0:	1c16      	adds	r6, r2, #0
   104b2:	f000 fb27 	bl	10b04 <__aeabi_idiv>
   104b6:	2301      	movs	r3, #1
   104b8:	2100      	movs	r1, #0
   104ba:	e001      	b.n	104c0 <_s2b+0x20>
   104bc:	005b      	lsls	r3, r3, #1
   104be:	3101      	adds	r1, #1
   104c0:	4298      	cmp	r0, r3
   104c2:	dcfb      	bgt.n	104bc <_s2b+0x1c>
   104c4:	9801      	ldr	r0, [sp, #4]
   104c6:	f7ff fd6d 	bl	ffa4 <_Balloc>
   104ca:	9b07      	ldr	r3, [sp, #28]
   104cc:	6143      	str	r3, [r0, #20]
   104ce:	2301      	movs	r3, #1
   104d0:	1c01      	adds	r1, r0, #0
   104d2:	6103      	str	r3, [r0, #16]
   104d4:	2e09      	cmp	r6, #9
   104d6:	dd11      	ble.n	104fc <_s2b+0x5c>
   104d8:	1c2f      	adds	r7, r5, #0
   104da:	3709      	adds	r7, #9
   104dc:	2409      	movs	r4, #9
   104de:	5d63      	ldrb	r3, [r4, r5]
   104e0:	9801      	ldr	r0, [sp, #4]
   104e2:	3b30      	subs	r3, #48
   104e4:	220a      	movs	r2, #10
   104e6:	f7ff ff4f 	bl	10388 <_multadd>
   104ea:	3401      	adds	r4, #1
   104ec:	1c01      	adds	r1, r0, #0
   104ee:	42b4      	cmp	r4, r6
   104f0:	d1f5      	bne.n	104de <_s2b+0x3e>
   104f2:	19bb      	adds	r3, r7, r6
   104f4:	1c1d      	adds	r5, r3, #0
   104f6:	3d08      	subs	r5, #8
   104f8:	1c34      	adds	r4, r6, #0
   104fa:	e00b      	b.n	10514 <_s2b+0x74>
   104fc:	350a      	adds	r5, #10
   104fe:	2409      	movs	r4, #9
   10500:	e008      	b.n	10514 <_s2b+0x74>
   10502:	782b      	ldrb	r3, [r5, #0]
   10504:	9801      	ldr	r0, [sp, #4]
   10506:	3b30      	subs	r3, #48
   10508:	220a      	movs	r2, #10
   1050a:	f7ff ff3d 	bl	10388 <_multadd>
   1050e:	3501      	adds	r5, #1
   10510:	1c01      	adds	r1, r0, #0
   10512:	3401      	adds	r4, #1
   10514:	9b00      	ldr	r3, [sp, #0]
   10516:	429c      	cmp	r4, r3
   10518:	dbf3      	blt.n	10502 <_s2b+0x62>
   1051a:	1c08      	adds	r0, r1, #0
   1051c:	b002      	add	sp, #8
   1051e:	bcf0      	pop	{r4, r5, r6, r7}
   10520:	bc02      	pop	{r1}
   10522:	4708      	bx	r1

00010524 <_realloc_r>:
   10524:	b5f0      	push	{r4, r5, r6, r7, lr}
   10526:	b08b      	sub	sp, #44
   10528:	9003      	str	r0, [sp, #12]
   1052a:	1c0f      	adds	r7, r1, #0
   1052c:	9202      	str	r2, [sp, #8]
   1052e:	2900      	cmp	r1, #0
   10530:	d103      	bne.n	1053a <_realloc_r+0x16>
   10532:	1c11      	adds	r1, r2, #0
   10534:	f7ff f952 	bl	f7dc <_malloc_r>
   10538:	e01c      	b.n	10574 <_realloc_r+0x50>
   1053a:	9803      	ldr	r0, [sp, #12]
   1053c:	1c3e      	adds	r6, r7, #0
   1053e:	f7ff fbd3 	bl	fce8 <__malloc_lock>
   10542:	3e08      	subs	r6, #8
   10544:	9a02      	ldr	r2, [sp, #8]
   10546:	6870      	ldr	r0, [r6, #4]
   10548:	320b      	adds	r2, #11
   1054a:	9004      	str	r0, [sp, #16]
   1054c:	2a16      	cmp	r2, #22
   1054e:	d803      	bhi.n	10558 <_realloc_r+0x34>
   10550:	2110      	movs	r1, #16
   10552:	9108      	str	r1, [sp, #32]
   10554:	9101      	str	r1, [sp, #4]
   10556:	e005      	b.n	10564 <_realloc_r+0x40>
   10558:	2307      	movs	r3, #7
   1055a:	439a      	bics	r2, r3
   1055c:	9201      	str	r2, [sp, #4]
   1055e:	9208      	str	r2, [sp, #32]
   10560:	2a00      	cmp	r2, #0
   10562:	db03      	blt.n	1056c <_realloc_r+0x48>
   10564:	9a08      	ldr	r2, [sp, #32]
   10566:	9b02      	ldr	r3, [sp, #8]
   10568:	429a      	cmp	r2, r3
   1056a:	d205      	bcs.n	10578 <_realloc_r+0x54>
   1056c:	9d03      	ldr	r5, [sp, #12]
   1056e:	230c      	movs	r3, #12
   10570:	602b      	str	r3, [r5, #0]
   10572:	2000      	movs	r0, #0
   10574:	900a      	str	r0, [sp, #40]
   10576:	e152      	b.n	1081e <_realloc_r+0x2fa>
   10578:	9d04      	ldr	r5, [sp, #16]
   1057a:	2403      	movs	r4, #3
   1057c:	9901      	ldr	r1, [sp, #4]
   1057e:	43a5      	bics	r5, r4
   10580:	428d      	cmp	r5, r1
   10582:	db00      	blt.n	10586 <_realloc_r+0x62>
   10584:	e11a      	b.n	107bc <_realloc_r+0x298>
   10586:	4aa8      	ldr	r2, [pc, #672]	(10828 <.text+0x10828>)
   10588:	6893      	ldr	r3, [r2, #8]
   1058a:	1971      	adds	r1, r6, r5
   1058c:	9205      	str	r2, [sp, #20]
   1058e:	9306      	str	r3, [sp, #24]
   10590:	6848      	ldr	r0, [r1, #4]
   10592:	4299      	cmp	r1, r3
   10594:	d008      	beq.n	105a8 <_realloc_r+0x84>
   10596:	2301      	movs	r3, #1
   10598:	1c02      	adds	r2, r0, #0
   1059a:	439a      	bics	r2, r3
   1059c:	188a      	adds	r2, r1, r2
   1059e:	6852      	ldr	r2, [r2, #4]
   105a0:	421a      	tst	r2, r3
   105a2:	d100      	bne.n	105a6 <_realloc_r+0x82>
   105a4:	e133      	b.n	1080e <_realloc_r+0x2ea>
   105a6:	e01c      	b.n	105e2 <_realloc_r+0xbe>
   105a8:	9b08      	ldr	r3, [sp, #32]
   105aa:	43a0      	bics	r0, r4
   105ac:	1942      	adds	r2, r0, r5
   105ae:	3310      	adds	r3, #16
   105b0:	429a      	cmp	r2, r3
   105b2:	db18      	blt.n	105e6 <_realloc_r+0xc2>
   105b4:	9d08      	ldr	r5, [sp, #32]
   105b6:	1b53      	subs	r3, r2, r5
   105b8:	2201      	movs	r2, #1
   105ba:	1971      	adds	r1, r6, r5
   105bc:	4313      	orrs	r3, r2
   105be:	604b      	str	r3, [r1, #4]
   105c0:	6873      	ldr	r3, [r6, #4]
   105c2:	9805      	ldr	r0, [sp, #20]
   105c4:	4013      	ands	r3, r2
   105c6:	432b      	orrs	r3, r5
   105c8:	6081      	str	r1, [r0, #8]
   105ca:	6073      	str	r3, [r6, #4]
   105cc:	9803      	ldr	r0, [sp, #12]
   105ce:	f7ff fb8d 	bl	fcec <__malloc_unlock>
   105d2:	3608      	adds	r6, #8
   105d4:	960a      	str	r6, [sp, #40]
   105d6:	e122      	b.n	1081e <_realloc_r+0x2fa>
   105d8:	68ca      	ldr	r2, [r1, #12]
   105da:	688b      	ldr	r3, [r1, #8]
   105dc:	60da      	str	r2, [r3, #12]
   105de:	6093      	str	r3, [r2, #8]
   105e0:	e0b3      	b.n	1074a <_realloc_r+0x226>
   105e2:	2100      	movs	r1, #0
   105e4:	2000      	movs	r0, #0
   105e6:	9a04      	ldr	r2, [sp, #16]
   105e8:	07d2      	lsls	r2, r2, #31
   105ea:	d500      	bpl.n	105ee <_realloc_r+0xca>
   105ec:	e099      	b.n	10722 <_realloc_r+0x1fe>
   105ee:	6833      	ldr	r3, [r6, #0]
   105f0:	1af4      	subs	r4, r6, r3
   105f2:	6862      	ldr	r2, [r4, #4]
   105f4:	2303      	movs	r3, #3
   105f6:	439a      	bics	r2, r3
   105f8:	2900      	cmp	r1, #0
   105fa:	d059      	beq.n	106b0 <_realloc_r+0x18c>
   105fc:	18ab      	adds	r3, r5, r2
   105fe:	9300      	str	r3, [sp, #0]
   10600:	9b06      	ldr	r3, [sp, #24]
   10602:	4299      	cmp	r1, r3
   10604:	d149      	bne.n	1069a <_realloc_r+0x176>
   10606:	9900      	ldr	r1, [sp, #0]
   10608:	9b08      	ldr	r3, [sp, #32]
   1060a:	1840      	adds	r0, r0, r1
   1060c:	3310      	adds	r3, #16
   1060e:	9007      	str	r0, [sp, #28]
   10610:	4298      	cmp	r0, r3
   10612:	db4d      	blt.n	106b0 <_realloc_r+0x18c>
   10614:	68e2      	ldr	r2, [r4, #12]
   10616:	68a3      	ldr	r3, [r4, #8]
   10618:	60da      	str	r2, [r3, #12]
   1061a:	6093      	str	r3, [r2, #8]
   1061c:	1c22      	adds	r2, r4, #0
   1061e:	3208      	adds	r2, #8
   10620:	1f2e      	subs	r6, r5, #4
   10622:	920a      	str	r2, [sp, #40]
   10624:	2e24      	cmp	r6, #36
   10626:	d824      	bhi.n	10672 <_realloc_r+0x14e>
   10628:	1c38      	adds	r0, r7, #0
   1062a:	1c15      	adds	r5, r2, #0
   1062c:	2e13      	cmp	r6, #19
   1062e:	d917      	bls.n	10660 <_realloc_r+0x13c>
   10630:	1c3a      	adds	r2, r7, #0
   10632:	ca08      	ldmia	r2!, {r3}
   10634:	60a3      	str	r3, [r4, #8]
   10636:	687b      	ldr	r3, [r7, #4]
   10638:	3508      	adds	r5, #8
   1063a:	60e3      	str	r3, [r4, #12]
   1063c:	1d10      	adds	r0, r2, #4
   1063e:	2e1b      	cmp	r6, #27
   10640:	d90e      	bls.n	10660 <_realloc_r+0x13c>
   10642:	6853      	ldr	r3, [r2, #4]
   10644:	6123      	str	r3, [r4, #16]
   10646:	6843      	ldr	r3, [r0, #4]
   10648:	1d02      	adds	r2, r0, #4
   1064a:	6163      	str	r3, [r4, #20]
   1064c:	3508      	adds	r5, #8
   1064e:	1d10      	adds	r0, r2, #4
   10650:	2e24      	cmp	r6, #36
   10652:	d105      	bne.n	10660 <_realloc_r+0x13c>
   10654:	6853      	ldr	r3, [r2, #4]
   10656:	61a3      	str	r3, [r4, #24]
   10658:	6843      	ldr	r3, [r0, #4]
   1065a:	61e3      	str	r3, [r4, #28]
   1065c:	3508      	adds	r5, #8
   1065e:	3008      	adds	r0, #8
   10660:	1c01      	adds	r1, r0, #0
   10662:	c908      	ldmia	r1!, {r3}
   10664:	1c2a      	adds	r2, r5, #0
   10666:	c208      	stmia	r2!, {r3}
   10668:	6843      	ldr	r3, [r0, #4]
   1066a:	606b      	str	r3, [r5, #4]
   1066c:	684b      	ldr	r3, [r1, #4]
   1066e:	6053      	str	r3, [r2, #4]
   10670:	e004      	b.n	1067c <_realloc_r+0x158>
   10672:	980a      	ldr	r0, [sp, #40]
   10674:	1c39      	adds	r1, r7, #0
   10676:	1c32      	adds	r2, r6, #0
   10678:	f7ff fb12 	bl	fca0 <memmove>
   1067c:	9b08      	ldr	r3, [sp, #32]
   1067e:	9807      	ldr	r0, [sp, #28]
   10680:	18e1      	adds	r1, r4, r3
   10682:	2201      	movs	r2, #1
   10684:	1ac3      	subs	r3, r0, r3
   10686:	4313      	orrs	r3, r2
   10688:	604b      	str	r3, [r1, #4]
   1068a:	9d05      	ldr	r5, [sp, #20]
   1068c:	6863      	ldr	r3, [r4, #4]
   1068e:	60a9      	str	r1, [r5, #8]
   10690:	9d08      	ldr	r5, [sp, #32]
   10692:	4013      	ands	r3, r2
   10694:	432b      	orrs	r3, r5
   10696:	6063      	str	r3, [r4, #4]
   10698:	e08c      	b.n	107b4 <_realloc_r+0x290>
   1069a:	9b00      	ldr	r3, [sp, #0]
   1069c:	18c0      	adds	r0, r0, r3
   1069e:	9b01      	ldr	r3, [sp, #4]
   106a0:	9009      	str	r0, [sp, #36]
   106a2:	4298      	cmp	r0, r3
   106a4:	db04      	blt.n	106b0 <_realloc_r+0x18c>
   106a6:	68ca      	ldr	r2, [r1, #12]
   106a8:	688b      	ldr	r3, [r1, #8]
   106aa:	60da      	str	r2, [r3, #12]
   106ac:	6093      	str	r3, [r2, #8]
   106ae:	e004      	b.n	106ba <_realloc_r+0x196>
   106b0:	9801      	ldr	r0, [sp, #4]
   106b2:	1952      	adds	r2, r2, r5
   106b4:	9209      	str	r2, [sp, #36]
   106b6:	4282      	cmp	r2, r0
   106b8:	db33      	blt.n	10722 <_realloc_r+0x1fe>
   106ba:	68e2      	ldr	r2, [r4, #12]
   106bc:	68a3      	ldr	r3, [r4, #8]
   106be:	1f2e      	subs	r6, r5, #4
   106c0:	60da      	str	r2, [r3, #12]
   106c2:	6093      	str	r3, [r2, #8]
   106c4:	1c22      	adds	r2, r4, #0
   106c6:	3208      	adds	r2, #8
   106c8:	2e24      	cmp	r6, #36
   106ca:	d824      	bhi.n	10716 <_realloc_r+0x1f2>
   106cc:	1c38      	adds	r0, r7, #0
   106ce:	1c15      	adds	r5, r2, #0
   106d0:	2e13      	cmp	r6, #19
   106d2:	d917      	bls.n	10704 <_realloc_r+0x1e0>
   106d4:	1c3a      	adds	r2, r7, #0
   106d6:	ca08      	ldmia	r2!, {r3}
   106d8:	60a3      	str	r3, [r4, #8]
   106da:	687b      	ldr	r3, [r7, #4]
   106dc:	3508      	adds	r5, #8
   106de:	60e3      	str	r3, [r4, #12]
   106e0:	1d10      	adds	r0, r2, #4
   106e2:	2e1b      	cmp	r6, #27
   106e4:	d90e      	bls.n	10704 <_realloc_r+0x1e0>
   106e6:	6853      	ldr	r3, [r2, #4]
   106e8:	6123      	str	r3, [r4, #16]
   106ea:	6843      	ldr	r3, [r0, #4]
   106ec:	1d02      	adds	r2, r0, #4
   106ee:	6163      	str	r3, [r4, #20]
   106f0:	3508      	adds	r5, #8
   106f2:	1d10      	adds	r0, r2, #4
   106f4:	2e24      	cmp	r6, #36
   106f6:	d105      	bne.n	10704 <_realloc_r+0x1e0>
   106f8:	6853      	ldr	r3, [r2, #4]
   106fa:	61a3      	str	r3, [r4, #24]
   106fc:	6843      	ldr	r3, [r0, #4]
   106fe:	61e3      	str	r3, [r4, #28]
   10700:	3508      	adds	r5, #8
   10702:	3008      	adds	r0, #8
   10704:	1c01      	adds	r1, r0, #0
   10706:	c908      	ldmia	r1!, {r3}
   10708:	1c2a      	adds	r2, r5, #0
   1070a:	c208      	stmia	r2!, {r3}
   1070c:	6843      	ldr	r3, [r0, #4]
   1070e:	606b      	str	r3, [r5, #4]
   10710:	684b      	ldr	r3, [r1, #4]
   10712:	6053      	str	r3, [r2, #4]
   10714:	e054      	b.n	107c0 <_realloc_r+0x29c>
   10716:	1c10      	adds	r0, r2, #0
   10718:	1c39      	adds	r1, r7, #0
   1071a:	1c32      	adds	r2, r6, #0
   1071c:	f7ff fac0 	bl	fca0 <memmove>
   10720:	e04e      	b.n	107c0 <_realloc_r+0x29c>
   10722:	9803      	ldr	r0, [sp, #12]
   10724:	9902      	ldr	r1, [sp, #8]
   10726:	f7ff f859 	bl	f7dc <_malloc_r>
   1072a:	900a      	str	r0, [sp, #40]
   1072c:	2800      	cmp	r0, #0
   1072e:	d041      	beq.n	107b4 <_realloc_r+0x290>
   10730:	6873      	ldr	r3, [r6, #4]
   10732:	990a      	ldr	r1, [sp, #40]
   10734:	2201      	movs	r2, #1
   10736:	4393      	bics	r3, r2
   10738:	3908      	subs	r1, #8
   1073a:	18f3      	adds	r3, r6, r3
   1073c:	4299      	cmp	r1, r3
   1073e:	d106      	bne.n	1074e <_realloc_r+0x22a>
   10740:	684b      	ldr	r3, [r1, #4]
   10742:	2203      	movs	r2, #3
   10744:	4393      	bics	r3, r2
   10746:	18ed      	adds	r5, r5, r3
   10748:	9509      	str	r5, [sp, #36]
   1074a:	1c34      	adds	r4, r6, #0
   1074c:	e038      	b.n	107c0 <_realloc_r+0x29c>
   1074e:	3d04      	subs	r5, #4
   10750:	2d24      	cmp	r5, #36
   10752:	d826      	bhi.n	107a2 <_realloc_r+0x27e>
   10754:	1c38      	adds	r0, r7, #0
   10756:	9c0a      	ldr	r4, [sp, #40]
   10758:	2d13      	cmp	r5, #19
   1075a:	d919      	bls.n	10790 <_realloc_r+0x26c>
   1075c:	1c3a      	adds	r2, r7, #0
   1075e:	ca08      	ldmia	r2!, {r3}
   10760:	1c21      	adds	r1, r4, #0
   10762:	c108      	stmia	r1!, {r3}
   10764:	687b      	ldr	r3, [r7, #4]
   10766:	1d10      	adds	r0, r2, #4
   10768:	6063      	str	r3, [r4, #4]
   1076a:	1d0c      	adds	r4, r1, #4
   1076c:	2d1b      	cmp	r5, #27
   1076e:	d90f      	bls.n	10790 <_realloc_r+0x26c>
   10770:	6853      	ldr	r3, [r2, #4]
   10772:	604b      	str	r3, [r1, #4]
   10774:	6843      	ldr	r3, [r0, #4]
   10776:	1d21      	adds	r1, r4, #4
   10778:	1d02      	adds	r2, r0, #4
   1077a:	6063      	str	r3, [r4, #4]
   1077c:	1d10      	adds	r0, r2, #4
   1077e:	1d0c      	adds	r4, r1, #4
   10780:	2d24      	cmp	r5, #36
   10782:	d105      	bne.n	10790 <_realloc_r+0x26c>
   10784:	6853      	ldr	r3, [r2, #4]
   10786:	604b      	str	r3, [r1, #4]
   10788:	6843      	ldr	r3, [r0, #4]
   1078a:	3008      	adds	r0, #8
   1078c:	6063      	str	r3, [r4, #4]
   1078e:	3408      	adds	r4, #8
   10790:	1c01      	adds	r1, r0, #0
   10792:	c908      	ldmia	r1!, {r3}
   10794:	1c22      	adds	r2, r4, #0
   10796:	c208      	stmia	r2!, {r3}
   10798:	6843      	ldr	r3, [r0, #4]
   1079a:	6063      	str	r3, [r4, #4]
   1079c:	684b      	ldr	r3, [r1, #4]
   1079e:	6053      	str	r3, [r2, #4]
   107a0:	e004      	b.n	107ac <_realloc_r+0x288>
   107a2:	980a      	ldr	r0, [sp, #40]
   107a4:	1c39      	adds	r1, r7, #0
   107a6:	1c2a      	adds	r2, r5, #0
   107a8:	f7ff fa7a 	bl	fca0 <memmove>
   107ac:	9803      	ldr	r0, [sp, #12]
   107ae:	1c39      	adds	r1, r7, #0
   107b0:	f7fe fd10 	bl	f1d4 <_free_r>
   107b4:	9803      	ldr	r0, [sp, #12]
   107b6:	f7ff fa99 	bl	fcec <__malloc_unlock>
   107ba:	e030      	b.n	1081e <_realloc_r+0x2fa>
   107bc:	9509      	str	r5, [sp, #36]
   107be:	1c34      	adds	r4, r6, #0
   107c0:	9909      	ldr	r1, [sp, #36]
   107c2:	9a08      	ldr	r2, [sp, #32]
   107c4:	1a88      	subs	r0, r1, r2
   107c6:	6863      	ldr	r3, [r4, #4]
   107c8:	280f      	cmp	r0, #15
   107ca:	d911      	bls.n	107f0 <_realloc_r+0x2cc>
   107cc:	18a1      	adds	r1, r4, r2
   107ce:	9d08      	ldr	r5, [sp, #32]
   107d0:	2201      	movs	r2, #1
   107d2:	4013      	ands	r3, r2
   107d4:	432b      	orrs	r3, r5
   107d6:	6063      	str	r3, [r4, #4]
   107d8:	1c03      	adds	r3, r0, #0
   107da:	4313      	orrs	r3, r2
   107dc:	604b      	str	r3, [r1, #4]
   107de:	1808      	adds	r0, r1, r0
   107e0:	6843      	ldr	r3, [r0, #4]
   107e2:	4313      	orrs	r3, r2
   107e4:	6043      	str	r3, [r0, #4]
   107e6:	3108      	adds	r1, #8
   107e8:	9803      	ldr	r0, [sp, #12]
   107ea:	f7fe fcf3 	bl	f1d4 <_free_r>
   107ee:	e008      	b.n	10802 <_realloc_r+0x2de>
   107f0:	2101      	movs	r1, #1
   107f2:	9809      	ldr	r0, [sp, #36]
   107f4:	400b      	ands	r3, r1
   107f6:	4303      	orrs	r3, r0
   107f8:	6063      	str	r3, [r4, #4]
   107fa:	1822      	adds	r2, r4, r0
   107fc:	6853      	ldr	r3, [r2, #4]
   107fe:	430b      	orrs	r3, r1
   10800:	6053      	str	r3, [r2, #4]
   10802:	9803      	ldr	r0, [sp, #12]
   10804:	f7ff fa72 	bl	fcec <__malloc_unlock>
   10808:	3408      	adds	r4, #8
   1080a:	940a      	str	r4, [sp, #40]
   1080c:	e007      	b.n	1081e <_realloc_r+0x2fa>
   1080e:	43a0      	bics	r0, r4
   10810:	9b01      	ldr	r3, [sp, #4]
   10812:	1942      	adds	r2, r0, r5
   10814:	9209      	str	r2, [sp, #36]
   10816:	429a      	cmp	r2, r3
   10818:	db00      	blt.n	1081c <_realloc_r+0x2f8>
   1081a:	e6dd      	b.n	105d8 <_realloc_r+0xb4>
   1081c:	e6e3      	b.n	105e6 <_realloc_r+0xc2>
   1081e:	980a      	ldr	r0, [sp, #40]
   10820:	b00b      	add	sp, #44
   10822:	bcf0      	pop	{r4, r5, r6, r7}
   10824:	bc02      	pop	{r1}
   10826:	4708      	bx	r1
   10828:	0450      	lsls	r0, r2, #17
   1082a:	4000      	ands	r0, r0

0001082c <isinf>:
   1082c:	b510      	push	{r4, lr}
   1082e:	1c0c      	adds	r4, r1, #0
   10830:	4262      	negs	r2, r4
   10832:	4907      	ldr	r1, [pc, #28]	(10850 <.text+0x10850>)
   10834:	4322      	orrs	r2, r4
   10836:	4001      	ands	r1, r0
   10838:	0fd2      	lsrs	r2, r2, #31
   1083a:	4b06      	ldr	r3, [pc, #24]	(10854 <.text+0x10854>)
   1083c:	4311      	orrs	r1, r2
   1083e:	1a5b      	subs	r3, r3, r1
   10840:	425a      	negs	r2, r3
   10842:	4313      	orrs	r3, r2
   10844:	0fdb      	lsrs	r3, r3, #31
   10846:	2001      	movs	r0, #1
   10848:	1ac0      	subs	r0, r0, r3
   1084a:	bc10      	pop	{r4}
   1084c:	bc02      	pop	{r1}
   1084e:	4708      	bx	r1
   10850:	ffff 7fff 	undefined
   10854:	0000      	lsls	r0, r0, #0
   10856:	7ff0      	ldrb	r0, [r6, #31]

00010858 <isnan>:
   10858:	b510      	push	{r4, lr}
   1085a:	1c0c      	adds	r4, r1, #0
   1085c:	4262      	negs	r2, r4
   1085e:	4905      	ldr	r1, [pc, #20]	(10874 <.text+0x10874>)
   10860:	4322      	orrs	r2, r4
   10862:	4001      	ands	r1, r0
   10864:	0fd2      	lsrs	r2, r2, #31
   10866:	4804      	ldr	r0, [pc, #16]	(10878 <.text+0x10878>)
   10868:	4311      	orrs	r1, r2
   1086a:	1a40      	subs	r0, r0, r1
   1086c:	0fc0      	lsrs	r0, r0, #31
   1086e:	bc10      	pop	{r4}
   10870:	bc02      	pop	{r1}
   10872:	4708      	bx	r1
   10874:	ffff 7fff 	undefined
   10878:	0000      	lsls	r0, r0, #0
   1087a:	7ff0      	ldrb	r0, [r6, #31]

0001087c <__sclose>:
   1087c:	b500      	push	{lr}
   1087e:	4b04      	ldr	r3, [pc, #16]	(10890 <.text+0x10890>)
   10880:	1c02      	adds	r2, r0, #0
   10882:	6818      	ldr	r0, [r3, #0]
   10884:	230e      	movs	r3, #14
   10886:	5ed1      	ldrsh	r1, [r2, r3]
   10888:	f008 fa1a 	bl	18cc0 <___close_r_from_thumb>
   1088c:	bc02      	pop	{r1}
   1088e:	4708      	bx	r1
   10890:	003c      	lsls	r4, r7, #0
   10892:	4000      	ands	r0, r0

00010894 <__sseek>:
   10894:	b530      	push	{r4, r5, lr}
   10896:	1c13      	adds	r3, r2, #0
   10898:	4a0b      	ldr	r2, [pc, #44]	(108c8 <.text+0x108c8>)
   1089a:	1c05      	adds	r5, r0, #0
   1089c:	1c0c      	adds	r4, r1, #0
   1089e:	6810      	ldr	r0, [r2, #0]
   108a0:	220e      	movs	r2, #14
   108a2:	5ea9      	ldrsh	r1, [r5, r2]
   108a4:	1c22      	adds	r2, r4, #0
   108a6:	f008 fa0f 	bl	18cc8 <___lseek_r_from_thumb>
   108aa:	89aa      	ldrh	r2, [r5, #12]
   108ac:	1c43      	adds	r3, r0, #1
   108ae:	d103      	bne.n	108b8 <__sseek+0x24>
   108b0:	4b06      	ldr	r3, [pc, #24]	(108cc <.text+0x108cc>)
   108b2:	4013      	ands	r3, r2
   108b4:	81ab      	strh	r3, [r5, #12]
   108b6:	e004      	b.n	108c2 <__sseek+0x2e>
   108b8:	2380      	movs	r3, #128
   108ba:	015b      	lsls	r3, r3, #5
   108bc:	4313      	orrs	r3, r2
   108be:	81ab      	strh	r3, [r5, #12]
   108c0:	6528      	str	r0, [r5, #80]
   108c2:	bc30      	pop	{r4, r5}
   108c4:	bc02      	pop	{r1}
   108c6:	4708      	bx	r1
   108c8:	003c      	lsls	r4, r7, #0
   108ca:	4000      	ands	r0, r0
   108cc:	efff ffff 	undefined

000108d0 <__swrite>:
   108d0:	b570      	push	{r4, r5, r6, lr}
   108d2:	8983      	ldrh	r3, [r0, #12]
   108d4:	1c04      	adds	r4, r0, #0
   108d6:	1c0d      	adds	r5, r1, #0
   108d8:	1c16      	adds	r6, r2, #0
   108da:	05da      	lsls	r2, r3, #23
   108dc:	d507      	bpl.n	108ee <__swrite+0x1e>
   108de:	4b0b      	ldr	r3, [pc, #44]	(1090c <.text+0x1090c>)
   108e0:	2200      	movs	r2, #0
   108e2:	6818      	ldr	r0, [r3, #0]
   108e4:	230e      	movs	r3, #14
   108e6:	5ee1      	ldrsh	r1, [r4, r3]
   108e8:	2302      	movs	r3, #2
   108ea:	f008 f9ed 	bl	18cc8 <___lseek_r_from_thumb>
   108ee:	89a3      	ldrh	r3, [r4, #12]
   108f0:	4a07      	ldr	r2, [pc, #28]	(10910 <.text+0x10910>)
   108f2:	4013      	ands	r3, r2
   108f4:	81a3      	strh	r3, [r4, #12]
   108f6:	4b05      	ldr	r3, [pc, #20]	(1090c <.text+0x1090c>)
   108f8:	220e      	movs	r2, #14
   108fa:	5ea1      	ldrsh	r1, [r4, r2]
   108fc:	6818      	ldr	r0, [r3, #0]
   108fe:	1c2a      	adds	r2, r5, #0
   10900:	1c33      	adds	r3, r6, #0
   10902:	f008 f9e5 	bl	18cd0 <___write_r_from_thumb>
   10906:	bc70      	pop	{r4, r5, r6}
   10908:	bc02      	pop	{r1}
   1090a:	4708      	bx	r1
   1090c:	003c      	lsls	r4, r7, #0
   1090e:	4000      	ands	r0, r0
   10910:	efff ffff 	undefined

00010914 <__sread>:
   10914:	b530      	push	{r4, r5, lr}
   10916:	1c13      	adds	r3, r2, #0
   10918:	4a0a      	ldr	r2, [pc, #40]	(10944 <.text+0x10944>)
   1091a:	1c05      	adds	r5, r0, #0
   1091c:	1c0c      	adds	r4, r1, #0
   1091e:	6810      	ldr	r0, [r2, #0]
   10920:	220e      	movs	r2, #14
   10922:	5ea9      	ldrsh	r1, [r5, r2]
   10924:	1c22      	adds	r2, r4, #0
   10926:	f008 f9d7 	bl	18cd8 <___read_r_from_thumb>
   1092a:	2800      	cmp	r0, #0
   1092c:	db03      	blt.n	10936 <__sread+0x22>
   1092e:	6d2b      	ldr	r3, [r5, #80]
   10930:	181b      	adds	r3, r3, r0
   10932:	652b      	str	r3, [r5, #80]
   10934:	e003      	b.n	1093e <__sread+0x2a>
   10936:	89ab      	ldrh	r3, [r5, #12]
   10938:	4a03      	ldr	r2, [pc, #12]	(10948 <.text+0x10948>)
   1093a:	4013      	ands	r3, r2
   1093c:	81ab      	strh	r3, [r5, #12]
   1093e:	bc30      	pop	{r4, r5}
   10940:	bc02      	pop	{r1}
   10942:	4708      	bx	r1
   10944:	003c      	lsls	r4, r7, #0
   10946:	4000      	ands	r0, r0
   10948:	efff ffff 	undefined

0001094c <strcmp>:
   1094c:	e001      	b.n	10952 <strcmp+0x6>
   1094e:	3001      	adds	r0, #1
   10950:	3101      	adds	r1, #1
   10952:	7802      	ldrb	r2, [r0, #0]
   10954:	2a00      	cmp	r2, #0
   10956:	d002      	beq.n	1095e <strcmp+0x12>
   10958:	780b      	ldrb	r3, [r1, #0]
   1095a:	4293      	cmp	r3, r2
   1095c:	d0f7      	beq.n	1094e <strcmp+0x2>
   1095e:	7808      	ldrb	r0, [r1, #0]
   10960:	1a10      	subs	r0, r2, r0
   10962:	4770      	bx	lr

00010964 <_calloc_r>:
   10964:	b530      	push	{r4, r5, lr}
   10966:	4351      	muls	r1, r2
   10968:	f7fe ff38 	bl	f7dc <_malloc_r>
   1096c:	1c04      	adds	r4, r0, #0
   1096e:	2800      	cmp	r0, #0
   10970:	d022      	beq.n	109b8 <_calloc_r+0x54>
   10972:	1c03      	adds	r3, r0, #0
   10974:	3b08      	subs	r3, #8
   10976:	685b      	ldr	r3, [r3, #4]
   10978:	2203      	movs	r2, #3
   1097a:	4393      	bics	r3, r2
   1097c:	1f1a      	subs	r2, r3, #4
   1097e:	2a24      	cmp	r2, #36
   10980:	d817      	bhi.n	109b2 <_calloc_r+0x4e>
   10982:	1c01      	adds	r1, r0, #0
   10984:	2a13      	cmp	r2, #19
   10986:	d90e      	bls.n	109a6 <_calloc_r+0x42>
   10988:	2500      	movs	r5, #0
   1098a:	c020      	stmia	r0!, {r5}
   1098c:	6065      	str	r5, [r4, #4]
   1098e:	1d01      	adds	r1, r0, #4
   10990:	2a1b      	cmp	r2, #27
   10992:	d908      	bls.n	109a6 <_calloc_r+0x42>
   10994:	1d0b      	adds	r3, r1, #4
   10996:	6045      	str	r5, [r0, #4]
   10998:	604d      	str	r5, [r1, #4]
   1099a:	1d19      	adds	r1, r3, #4
   1099c:	2a24      	cmp	r2, #36
   1099e:	d102      	bne.n	109a6 <_calloc_r+0x42>
   109a0:	605d      	str	r5, [r3, #4]
   109a2:	604d      	str	r5, [r1, #4]
   109a4:	3108      	adds	r1, #8
   109a6:	2200      	movs	r2, #0
   109a8:	1c0b      	adds	r3, r1, #0
   109aa:	c304      	stmia	r3!, {r2}
   109ac:	604a      	str	r2, [r1, #4]
   109ae:	605a      	str	r2, [r3, #4]
   109b0:	e002      	b.n	109b8 <_calloc_r+0x54>
   109b2:	2100      	movs	r1, #0
   109b4:	f7ff f990 	bl	fcd8 <memset>
   109b8:	1c20      	adds	r0, r4, #0
   109ba:	bc30      	pop	{r4, r5}
   109bc:	bc02      	pop	{r1}
   109be:	4708      	bx	r1

000109c0 <_fclose_r>:
   109c0:	b570      	push	{r4, r5, r6, lr}
   109c2:	1c05      	adds	r5, r0, #0
   109c4:	1c0c      	adds	r4, r1, #0
   109c6:	2900      	cmp	r1, #0
   109c8:	d00e      	beq.n	109e8 <_fclose_r+0x28>
   109ca:	f7fe fb25 	bl	f018 <__sfp_lock_acquire>
   109ce:	2d00      	cmp	r5, #0
   109d0:	d005      	beq.n	109de <_fclose_r+0x1e>
   109d2:	6bab      	ldr	r3, [r5, #56]
   109d4:	2b00      	cmp	r3, #0
   109d6:	d102      	bne.n	109de <_fclose_r+0x1e>
   109d8:	1c28      	adds	r0, r5, #0
   109da:	f7fe faef 	bl	efbc <__sinit>
   109de:	89a3      	ldrh	r3, [r4, #12]
   109e0:	2b00      	cmp	r3, #0
   109e2:	d103      	bne.n	109ec <_fclose_r+0x2c>
   109e4:	f7fe fb1a 	bl	f01c <__sfp_lock_release>
   109e8:	2600      	movs	r6, #0
   109ea:	e032      	b.n	10a52 <_fclose_r+0x92>
   109ec:	071a      	lsls	r2, r3, #28
   109ee:	d401      	bmi.n	109f4 <_fclose_r+0x34>
   109f0:	2600      	movs	r6, #0
   109f2:	e003      	b.n	109fc <_fclose_r+0x3c>
   109f4:	1c20      	adds	r0, r4, #0
   109f6:	f7fe fa81 	bl	eefc <fflush>
   109fa:	1c06      	adds	r6, r0, #0
   109fc:	6ae3      	ldr	r3, [r4, #44]
   109fe:	2b00      	cmp	r3, #0
   10a00:	d006      	beq.n	10a10 <_fclose_r+0x50>
   10a02:	69e0      	ldr	r0, [r4, #28]
   10a04:	f000 f836 	bl	10a74 <.text+0x10a74>
   10a08:	2800      	cmp	r0, #0
   10a0a:	da01      	bge.n	10a10 <_fclose_r+0x50>
   10a0c:	2601      	movs	r6, #1
   10a0e:	4276      	negs	r6, r6
   10a10:	89a3      	ldrh	r3, [r4, #12]
   10a12:	061a      	lsls	r2, r3, #24
   10a14:	d503      	bpl.n	10a1e <_fclose_r+0x5e>
   10a16:	6921      	ldr	r1, [r4, #16]
   10a18:	1c28      	adds	r0, r5, #0
   10a1a:	f7fe fbdb 	bl	f1d4 <_free_r>
   10a1e:	6b21      	ldr	r1, [r4, #48]
   10a20:	2900      	cmp	r1, #0
   10a22:	d009      	beq.n	10a38 <_fclose_r+0x78>
   10a24:	1c23      	adds	r3, r4, #0
   10a26:	3340      	adds	r3, #64
   10a28:	4299      	cmp	r1, r3
   10a2a:	d003      	beq.n	10a34 <_fclose_r+0x74>
   10a2c:	4b0b      	ldr	r3, [pc, #44]	(10a5c <.text+0x10a5c>)
   10a2e:	6818      	ldr	r0, [r3, #0]
   10a30:	f7fe fbd0 	bl	f1d4 <_free_r>
   10a34:	2300      	movs	r3, #0
   10a36:	6323      	str	r3, [r4, #48]
   10a38:	6c61      	ldr	r1, [r4, #68]
   10a3a:	2900      	cmp	r1, #0
   10a3c:	d005      	beq.n	10a4a <_fclose_r+0x8a>
   10a3e:	4b07      	ldr	r3, [pc, #28]	(10a5c <.text+0x10a5c>)
   10a40:	6818      	ldr	r0, [r3, #0]
   10a42:	f7fe fbc7 	bl	f1d4 <_free_r>
   10a46:	2300      	movs	r3, #0
   10a48:	6463      	str	r3, [r4, #68]
   10a4a:	2300      	movs	r3, #0
   10a4c:	81a3      	strh	r3, [r4, #12]
   10a4e:	f7fe fae5 	bl	f01c <__sfp_lock_release>
   10a52:	1c30      	adds	r0, r6, #0
   10a54:	bc70      	pop	{r4, r5, r6}
   10a56:	bc02      	pop	{r1}
   10a58:	4708      	bx	r1
   10a5a:	0000      	lsls	r0, r0, #0
   10a5c:	003c      	lsls	r4, r7, #0
   10a5e:	4000      	ands	r0, r0

00010a60 <fclose>:
   10a60:	b500      	push	{lr}
   10a62:	4b03      	ldr	r3, [pc, #12]	(10a70 <.text+0x10a70>)
   10a64:	1c01      	adds	r1, r0, #0
   10a66:	6818      	ldr	r0, [r3, #0]
   10a68:	f7ff ffaa 	bl	109c0 <_fclose_r>
   10a6c:	bc02      	pop	{r1}
   10a6e:	4708      	bx	r1
   10a70:	003c      	lsls	r4, r7, #0
   10a72:	4000      	ands	r0, r0
   10a74:	4718      	bx	r3
   10a76:	46c0      	nop			(mov r8, r8)

00010a78 <__aeabi_uidiv>:
   10a78:	2900      	cmp	r1, #0
   10a7a:	d034      	beq.n	10ae6 <__aeabi_uidiv+0x6e>
   10a7c:	2301      	movs	r3, #1
   10a7e:	2200      	movs	r2, #0
   10a80:	b410      	push	{r4}
   10a82:	4288      	cmp	r0, r1
   10a84:	d32c      	bcc.n	10ae0 <__aeabi_uidiv+0x68>
   10a86:	2401      	movs	r4, #1
   10a88:	0724      	lsls	r4, r4, #28
   10a8a:	42a1      	cmp	r1, r4
   10a8c:	d204      	bcs.n	10a98 <__aeabi_uidiv+0x20>
   10a8e:	4281      	cmp	r1, r0
   10a90:	d202      	bcs.n	10a98 <__aeabi_uidiv+0x20>
   10a92:	0109      	lsls	r1, r1, #4
   10a94:	011b      	lsls	r3, r3, #4
   10a96:	e7f8      	b.n	10a8a <__aeabi_uidiv+0x12>
   10a98:	00e4      	lsls	r4, r4, #3
   10a9a:	42a1      	cmp	r1, r4
   10a9c:	d204      	bcs.n	10aa8 <__aeabi_uidiv+0x30>
   10a9e:	4281      	cmp	r1, r0
   10aa0:	d202      	bcs.n	10aa8 <__aeabi_uidiv+0x30>
   10aa2:	0049      	lsls	r1, r1, #1
   10aa4:	005b      	lsls	r3, r3, #1
   10aa6:	e7f8      	b.n	10a9a <__aeabi_uidiv+0x22>
   10aa8:	4288      	cmp	r0, r1
   10aaa:	d301      	bcc.n	10ab0 <__aeabi_uidiv+0x38>
   10aac:	1a40      	subs	r0, r0, r1
   10aae:	431a      	orrs	r2, r3
   10ab0:	084c      	lsrs	r4, r1, #1
   10ab2:	42a0      	cmp	r0, r4
   10ab4:	d302      	bcc.n	10abc <__aeabi_uidiv+0x44>
   10ab6:	1b00      	subs	r0, r0, r4
   10ab8:	085c      	lsrs	r4, r3, #1
   10aba:	4322      	orrs	r2, r4
   10abc:	088c      	lsrs	r4, r1, #2
   10abe:	42a0      	cmp	r0, r4
   10ac0:	d302      	bcc.n	10ac8 <__aeabi_uidiv+0x50>
   10ac2:	1b00      	subs	r0, r0, r4
   10ac4:	089c      	lsrs	r4, r3, #2
   10ac6:	4322      	orrs	r2, r4
   10ac8:	08cc      	lsrs	r4, r1, #3
   10aca:	42a0      	cmp	r0, r4
   10acc:	d302      	bcc.n	10ad4 <__aeabi_uidiv+0x5c>
   10ace:	1b00      	subs	r0, r0, r4
   10ad0:	08dc      	lsrs	r4, r3, #3
   10ad2:	4322      	orrs	r2, r4
   10ad4:	2800      	cmp	r0, #0
   10ad6:	d003      	beq.n	10ae0 <__aeabi_uidiv+0x68>
   10ad8:	091b      	lsrs	r3, r3, #4
   10ada:	d001      	beq.n	10ae0 <__aeabi_uidiv+0x68>
   10adc:	0909      	lsrs	r1, r1, #4
   10ade:	e7e3      	b.n	10aa8 <__aeabi_uidiv+0x30>
   10ae0:	1c10      	adds	r0, r2, #0
   10ae2:	bc10      	pop	{r4}
   10ae4:	4770      	bx	lr
   10ae6:	b502      	push	{r1, lr}
   10ae8:	f000 f92e 	bl	10d48 <__aeabi_idiv0>
   10aec:	2000      	movs	r0, #0
   10aee:	bc06      	pop	{r1, r2}
   10af0:	4710      	bx	r2
	...

00010af4 <__aeabi_uidivmod>:
   10af4:	b503      	push	{r0, r1, lr}
   10af6:	f7ff ffbf 	bl	10a78 <__aeabi_uidiv>
   10afa:	bc0e      	pop	{r1, r2, r3}
   10afc:	4342      	muls	r2, r0
   10afe:	1a89      	subs	r1, r1, r2
   10b00:	4718      	bx	r3
   10b02:	46c0      	nop			(mov r8, r8)

00010b04 <__aeabi_idiv>:
   10b04:	2900      	cmp	r1, #0
   10b06:	d041      	beq.n	10b8c <__aeabi_idiv+0x88>
   10b08:	b410      	push	{r4}
   10b0a:	1c04      	adds	r4, r0, #0
   10b0c:	404c      	eors	r4, r1
   10b0e:	46a4      	mov	ip, r4
   10b10:	2301      	movs	r3, #1
   10b12:	2200      	movs	r2, #0
   10b14:	2900      	cmp	r1, #0
   10b16:	d500      	bpl.n	10b1a <__aeabi_idiv+0x16>
   10b18:	4249      	negs	r1, r1
   10b1a:	2800      	cmp	r0, #0
   10b1c:	d500      	bpl.n	10b20 <__aeabi_idiv+0x1c>
   10b1e:	4240      	negs	r0, r0
   10b20:	4288      	cmp	r0, r1
   10b22:	d32c      	bcc.n	10b7e <__aeabi_idiv+0x7a>
   10b24:	2401      	movs	r4, #1
   10b26:	0724      	lsls	r4, r4, #28
   10b28:	42a1      	cmp	r1, r4
   10b2a:	d204      	bcs.n	10b36 <__aeabi_idiv+0x32>
   10b2c:	4281      	cmp	r1, r0
   10b2e:	d202      	bcs.n	10b36 <__aeabi_idiv+0x32>
   10b30:	0109      	lsls	r1, r1, #4
   10b32:	011b      	lsls	r3, r3, #4
   10b34:	e7f8      	b.n	10b28 <__aeabi_idiv+0x24>
   10b36:	00e4      	lsls	r4, r4, #3
   10b38:	42a1      	cmp	r1, r4
   10b3a:	d204      	bcs.n	10b46 <__aeabi_idiv+0x42>
   10b3c:	4281      	cmp	r1, r0
   10b3e:	d202      	bcs.n	10b46 <__aeabi_idiv+0x42>
   10b40:	0049      	lsls	r1, r1, #1
   10b42:	005b      	lsls	r3, r3, #1
   10b44:	e7f8      	b.n	10b38 <__aeabi_idiv+0x34>
   10b46:	4288      	cmp	r0, r1
   10b48:	d301      	bcc.n	10b4e <__aeabi_idiv+0x4a>
   10b4a:	1a40      	subs	r0, r0, r1
   10b4c:	431a      	orrs	r2, r3
   10b4e:	084c      	lsrs	r4, r1, #1
   10b50:	42a0      	cmp	r0, r4
   10b52:	d302      	bcc.n	10b5a <__aeabi_idiv+0x56>
   10b54:	1b00      	subs	r0, r0, r4
   10b56:	085c      	lsrs	r4, r3, #1
   10b58:	4322      	orrs	r2, r4
   10b5a:	088c      	lsrs	r4, r1, #2
   10b5c:	42a0      	cmp	r0, r4
   10b5e:	d302      	bcc.n	10b66 <__aeabi_idiv+0x62>
   10b60:	1b00      	subs	r0, r0, r4
   10b62:	089c      	lsrs	r4, r3, #2
   10b64:	4322      	orrs	r2, r4
   10b66:	08cc      	lsrs	r4, r1, #3
   10b68:	42a0      	cmp	r0, r4
   10b6a:	d302      	bcc.n	10b72 <__aeabi_idiv+0x6e>
   10b6c:	1b00      	subs	r0, r0, r4
   10b6e:	08dc      	lsrs	r4, r3, #3
   10b70:	4322      	orrs	r2, r4
   10b72:	2800      	cmp	r0, #0
   10b74:	d003      	beq.n	10b7e <__aeabi_idiv+0x7a>
   10b76:	091b      	lsrs	r3, r3, #4
   10b78:	d001      	beq.n	10b7e <__aeabi_idiv+0x7a>
   10b7a:	0909      	lsrs	r1, r1, #4
   10b7c:	e7e3      	b.n	10b46 <__aeabi_idiv+0x42>
   10b7e:	1c10      	adds	r0, r2, #0
   10b80:	4664      	mov	r4, ip
   10b82:	2c00      	cmp	r4, #0
   10b84:	d500      	bpl.n	10b88 <__aeabi_idiv+0x84>
   10b86:	4240      	negs	r0, r0
   10b88:	bc10      	pop	{r4}
   10b8a:	4770      	bx	lr
   10b8c:	b502      	push	{r1, lr}
   10b8e:	f000 f8db 	bl	10d48 <__aeabi_idiv0>
   10b92:	2000      	movs	r0, #0
   10b94:	bc06      	pop	{r1, r2}
   10b96:	4710      	bx	r2

00010b98 <__aeabi_idivmod>:
   10b98:	b503      	push	{r0, r1, lr}
   10b9a:	f7ff ffb3 	bl	10b04 <__aeabi_idiv>
   10b9e:	bc0e      	pop	{r1, r2, r3}
   10ba0:	4342      	muls	r2, r0
   10ba2:	1a89      	subs	r1, r1, r2
   10ba4:	4718      	bx	r3
   10ba6:	46c0      	nop			(mov r8, r8)

00010ba8 <__umodsi3>:
   10ba8:	2900      	cmp	r1, #0
   10baa:	d05a      	beq.n	10c62 <__umodsi3+0xba>
   10bac:	2301      	movs	r3, #1
   10bae:	4288      	cmp	r0, r1
   10bb0:	d200      	bcs.n	10bb4 <__umodsi3+0xc>
   10bb2:	4770      	bx	lr
   10bb4:	b410      	push	{r4}
   10bb6:	2401      	movs	r4, #1
   10bb8:	0724      	lsls	r4, r4, #28
   10bba:	42a1      	cmp	r1, r4
   10bbc:	d204      	bcs.n	10bc8 <__umodsi3+0x20>
   10bbe:	4281      	cmp	r1, r0
   10bc0:	d202      	bcs.n	10bc8 <__umodsi3+0x20>
   10bc2:	0109      	lsls	r1, r1, #4
   10bc4:	011b      	lsls	r3, r3, #4
   10bc6:	e7f8      	b.n	10bba <__umodsi3+0x12>
   10bc8:	00e4      	lsls	r4, r4, #3
   10bca:	42a1      	cmp	r1, r4
   10bcc:	d204      	bcs.n	10bd8 <__umodsi3+0x30>
   10bce:	4281      	cmp	r1, r0
   10bd0:	d202      	bcs.n	10bd8 <__umodsi3+0x30>
   10bd2:	0049      	lsls	r1, r1, #1
   10bd4:	005b      	lsls	r3, r3, #1
   10bd6:	e7f8      	b.n	10bca <__umodsi3+0x22>
   10bd8:	2200      	movs	r2, #0
   10bda:	4288      	cmp	r0, r1
   10bdc:	d300      	bcc.n	10be0 <__umodsi3+0x38>
   10bde:	1a40      	subs	r0, r0, r1
   10be0:	084c      	lsrs	r4, r1, #1
   10be2:	42a0      	cmp	r0, r4
   10be4:	d305      	bcc.n	10bf2 <__umodsi3+0x4a>
   10be6:	1b00      	subs	r0, r0, r4
   10be8:	469c      	mov	ip, r3
   10bea:	2401      	movs	r4, #1
   10bec:	41e3      	rors	r3, r4
   10bee:	431a      	orrs	r2, r3
   10bf0:	4663      	mov	r3, ip
   10bf2:	088c      	lsrs	r4, r1, #2
   10bf4:	42a0      	cmp	r0, r4
   10bf6:	d305      	bcc.n	10c04 <__umodsi3+0x5c>
   10bf8:	1b00      	subs	r0, r0, r4
   10bfa:	469c      	mov	ip, r3
   10bfc:	2402      	movs	r4, #2
   10bfe:	41e3      	rors	r3, r4
   10c00:	431a      	orrs	r2, r3
   10c02:	4663      	mov	r3, ip
   10c04:	08cc      	lsrs	r4, r1, #3
   10c06:	42a0      	cmp	r0, r4
   10c08:	d305      	bcc.n	10c16 <__umodsi3+0x6e>
   10c0a:	1b00      	subs	r0, r0, r4
   10c0c:	469c      	mov	ip, r3
   10c0e:	2403      	movs	r4, #3
   10c10:	41e3      	rors	r3, r4
   10c12:	431a      	orrs	r2, r3
   10c14:	4663      	mov	r3, ip
   10c16:	469c      	mov	ip, r3
   10c18:	2800      	cmp	r0, #0
   10c1a:	d003      	beq.n	10c24 <__umodsi3+0x7c>
   10c1c:	091b      	lsrs	r3, r3, #4
   10c1e:	d001      	beq.n	10c24 <__umodsi3+0x7c>
   10c20:	0909      	lsrs	r1, r1, #4
   10c22:	e7d9      	b.n	10bd8 <__umodsi3+0x30>
   10c24:	240e      	movs	r4, #14
   10c26:	0724      	lsls	r4, r4, #28
   10c28:	4022      	ands	r2, r4
   10c2a:	d018      	beq.n	10c5e <__umodsi3+0xb6>
   10c2c:	4663      	mov	r3, ip
   10c2e:	2407      	movs	r4, #7
   10c30:	4223      	tst	r3, r4
   10c32:	d014      	beq.n	10c5e <__umodsi3+0xb6>
   10c34:	4663      	mov	r3, ip
   10c36:	2403      	movs	r4, #3
   10c38:	41e3      	rors	r3, r4
   10c3a:	421a      	tst	r2, r3
   10c3c:	d001      	beq.n	10c42 <__umodsi3+0x9a>
   10c3e:	08cc      	lsrs	r4, r1, #3
   10c40:	1900      	adds	r0, r0, r4
   10c42:	4663      	mov	r3, ip
   10c44:	2402      	movs	r4, #2
   10c46:	41e3      	rors	r3, r4
   10c48:	421a      	tst	r2, r3
   10c4a:	d001      	beq.n	10c50 <__umodsi3+0xa8>
   10c4c:	088c      	lsrs	r4, r1, #2
   10c4e:	1900      	adds	r0, r0, r4
   10c50:	4663      	mov	r3, ip
   10c52:	2401      	movs	r4, #1
   10c54:	41e3      	rors	r3, r4
   10c56:	421a      	tst	r2, r3
   10c58:	d001      	beq.n	10c5e <__umodsi3+0xb6>
   10c5a:	084c      	lsrs	r4, r1, #1
   10c5c:	1900      	adds	r0, r0, r4
   10c5e:	bc10      	pop	{r4}
   10c60:	4770      	bx	lr
   10c62:	b502      	push	{r1, lr}
   10c64:	f000 f870 	bl	10d48 <__aeabi_idiv0>
   10c68:	2000      	movs	r0, #0
   10c6a:	bc06      	pop	{r1, r2}
   10c6c:	4710      	bx	r2
   10c6e:	46c0      	nop			(mov r8, r8)

00010c70 <__modsi3>:
   10c70:	2301      	movs	r3, #1
   10c72:	2900      	cmp	r1, #0
   10c74:	d062      	beq.n	10d3c <__modsi3+0xcc>
   10c76:	d500      	bpl.n	10c7a <__modsi3+0xa>
   10c78:	4249      	negs	r1, r1
   10c7a:	b410      	push	{r4}
   10c7c:	b401      	push	{r0}
   10c7e:	2800      	cmp	r0, #0
   10c80:	d500      	bpl.n	10c84 <__modsi3+0x14>
   10c82:	4240      	negs	r0, r0
   10c84:	4288      	cmp	r0, r1
   10c86:	d353      	bcc.n	10d30 <__modsi3+0xc0>
   10c88:	2401      	movs	r4, #1
   10c8a:	0724      	lsls	r4, r4, #28
   10c8c:	42a1      	cmp	r1, r4
   10c8e:	d204      	bcs.n	10c9a <__modsi3+0x2a>
   10c90:	4281      	cmp	r1, r0
   10c92:	d202      	bcs.n	10c9a <__modsi3+0x2a>
   10c94:	0109      	lsls	r1, r1, #4
   10c96:	011b      	lsls	r3, r3, #4
   10c98:	e7f8      	b.n	10c8c <__modsi3+0x1c>
   10c9a:	00e4      	lsls	r4, r4, #3
   10c9c:	42a1      	cmp	r1, r4
   10c9e:	d204      	bcs.n	10caa <__modsi3+0x3a>
   10ca0:	4281      	cmp	r1, r0
   10ca2:	d202      	bcs.n	10caa <__modsi3+0x3a>
   10ca4:	0049      	lsls	r1, r1, #1
   10ca6:	005b      	lsls	r3, r3, #1
   10ca8:	e7f8      	b.n	10c9c <__modsi3+0x2c>
   10caa:	2200      	movs	r2, #0
   10cac:	4288      	cmp	r0, r1
   10cae:	d300      	bcc.n	10cb2 <__modsi3+0x42>
   10cb0:	1a40      	subs	r0, r0, r1
   10cb2:	084c      	lsrs	r4, r1, #1
   10cb4:	42a0      	cmp	r0, r4
   10cb6:	d305      	bcc.n	10cc4 <__modsi3+0x54>
   10cb8:	1b00      	subs	r0, r0, r4
   10cba:	469c      	mov	ip, r3
   10cbc:	2401      	movs	r4, #1
   10cbe:	41e3      	rors	r3, r4
   10cc0:	431a      	orrs	r2, r3
   10cc2:	4663      	mov	r3, ip
   10cc4:	088c      	lsrs	r4, r1, #2
   10cc6:	42a0      	cmp	r0, r4
   10cc8:	d305      	bcc.n	10cd6 <__modsi3+0x66>
   10cca:	1b00      	subs	r0, r0, r4
   10ccc:	469c      	mov	ip, r3
   10cce:	2402      	movs	r4, #2
   10cd0:	41e3      	rors	r3, r4
   10cd2:	431a      	orrs	r2, r3
   10cd4:	4663      	mov	r3, ip
   10cd6:	08cc      	lsrs	r4, r1, #3
   10cd8:	42a0      	cmp	r0, r4
   10cda:	d305      	bcc.n	10ce8 <__modsi3+0x78>
   10cdc:	1b00      	subs	r0, r0, r4
   10cde:	469c      	mov	ip, r3
   10ce0:	2403      	movs	r4, #3
   10ce2:	41e3      	rors	r3, r4
   10ce4:	431a      	orrs	r2, r3
   10ce6:	4663      	mov	r3, ip
   10ce8:	469c      	mov	ip, r3
   10cea:	2800      	cmp	r0, #0
   10cec:	d003      	beq.n	10cf6 <__modsi3+0x86>
   10cee:	091b      	lsrs	r3, r3, #4
   10cf0:	d001      	beq.n	10cf6 <__modsi3+0x86>
   10cf2:	0909      	lsrs	r1, r1, #4
   10cf4:	e7d9      	b.n	10caa <__modsi3+0x3a>
   10cf6:	240e      	movs	r4, #14
   10cf8:	0724      	lsls	r4, r4, #28
   10cfa:	4022      	ands	r2, r4
   10cfc:	d018      	beq.n	10d30 <__modsi3+0xc0>
   10cfe:	4663      	mov	r3, ip
   10d00:	2407      	movs	r4, #7
   10d02:	4223      	tst	r3, r4
   10d04:	d014      	beq.n	10d30 <__modsi3+0xc0>
   10d06:	4663      	mov	r3, ip
   10d08:	2403      	movs	r4, #3
   10d0a:	41e3      	rors	r3, r4
   10d0c:	421a      	tst	r2, r3
   10d0e:	d001      	beq.n	10d14 <__modsi3+0xa4>
   10d10:	08cc      	lsrs	r4, r1, #3
   10d12:	1900      	adds	r0, r0, r4
   10d14:	4663      	mov	r3, ip
   10d16:	2402      	movs	r4, #2
   10d18:	41e3      	rors	r3, r4
   10d1a:	421a      	tst	r2, r3
   10d1c:	d001      	beq.n	10d22 <__modsi3+0xb2>
   10d1e:	088c      	lsrs	r4, r1, #2
   10d20:	1900      	adds	r0, r0, r4
   10d22:	4663      	mov	r3, ip
   10d24:	2401      	movs	r4, #1
   10d26:	41e3      	rors	r3, r4
   10d28:	421a      	tst	r2, r3
   10d2a:	d001      	beq.n	10d30 <__modsi3+0xc0>
   10d2c:	084c      	lsrs	r4, r1, #1
   10d2e:	1900      	adds	r0, r0, r4
   10d30:	bc10      	pop	{r4}
   10d32:	2c00      	cmp	r4, #0
   10d34:	d500      	bpl.n	10d38 <__modsi3+0xc8>
   10d36:	4240      	negs	r0, r0
   10d38:	bc10      	pop	{r4}
   10d3a:	4770      	bx	lr
   10d3c:	b502      	push	{r1, lr}
   10d3e:	f000 f803 	bl	10d48 <__aeabi_idiv0>
   10d42:	2000      	movs	r0, #0
   10d44:	bc06      	pop	{r1, r2}
   10d46:	4710      	bx	r2

00010d48 <__aeabi_idiv0>:
   10d48:	4770      	bx	lr
   10d4a:	46c0      	nop			(mov r8, r8)

00010d4c <__aeabi_drsub>:
   10d4c:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
   10d50:	ea000000 	b	10d58 <__adddf3>

00010d54 <__aeabi_dsub>:
   10d54:	e2222102 	eor	r2, r2, #-2147483648	; 0x80000000

00010d58 <__adddf3>:
   10d58:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   10d5c:	e1a04080 	mov	r4, r0, lsl #1
   10d60:	e1a05082 	mov	r5, r2, lsl #1
   10d64:	e1340005 	teq	r4, r5
   10d68:	01310003 	teqeq	r1, r3
   10d6c:	1194c001 	orrnes	ip, r4, r1
   10d70:	1195c003 	orrnes	ip, r5, r3
   10d74:	11f0cac4 	mvnnes	ip, r4, asr #21
   10d78:	11f0cac5 	mvnnes	ip, r5, asr #21
   10d7c:	0a00008c 	beq	10fb4 <__adddf3+0x25c>
   10d80:	e1a04aa4 	mov	r4, r4, lsr #21
   10d84:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
   10d88:	b2655000 	rsblt	r5, r5, #0	; 0x0
   10d8c:	da000006 	ble	10dac <__adddf3+0x54>
   10d90:	e0844005 	add	r4, r4, r5
   10d94:	e0213003 	eor	r3, r1, r3
   10d98:	e0202002 	eor	r2, r0, r2
   10d9c:	e0231001 	eor	r1, r3, r1
   10da0:	e0220000 	eor	r0, r2, r0
   10da4:	e0213003 	eor	r3, r1, r3
   10da8:	e0202002 	eor	r2, r0, r2
   10dac:	e3550036 	cmp	r5, #54	; 0x36
   10db0:	88bd4030 	ldmhiia	sp!, {r4, r5, lr}
   10db4:	812fff1e 	bxhi	lr
   10db8:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   10dbc:	e1a00600 	mov	r0, r0, lsl #12
   10dc0:	e3a0c601 	mov	ip, #1048576	; 0x100000
   10dc4:	e18c0620 	orr	r0, ip, r0, lsr #12
   10dc8:	0a000001 	beq	10dd4 <__adddf3+0x7c>
   10dcc:	e2711000 	rsbs	r1, r1, #0	; 0x0
   10dd0:	e2e00000 	rsc	r0, r0, #0	; 0x0
   10dd4:	e3120102 	tst	r2, #-2147483648	; 0x80000000
   10dd8:	e1a02602 	mov	r2, r2, lsl #12
   10ddc:	e18c2622 	orr	r2, ip, r2, lsr #12
   10de0:	0a000001 	beq	10dec <__adddf3+0x94>
   10de4:	e2733000 	rsbs	r3, r3, #0	; 0x0
   10de8:	e2e22000 	rsc	r2, r2, #0	; 0x0
   10dec:	e1340005 	teq	r4, r5
   10df0:	0a000069 	beq	10f9c <__adddf3+0x244>
   10df4:	e2444001 	sub	r4, r4, #1	; 0x1
   10df8:	e275e020 	rsbs	lr, r5, #32	; 0x20
   10dfc:	ba000005 	blt	10e18 <__adddf3+0xc0>
   10e00:	e1a0ce13 	mov	ip, r3, lsl lr
   10e04:	e0911533 	adds	r1, r1, r3, lsr r5
   10e08:	e2a00000 	adc	r0, r0, #0	; 0x0
   10e0c:	e0911e12 	adds	r1, r1, r2, lsl lr
   10e10:	e0b00552 	adcs	r0, r0, r2, asr r5
   10e14:	ea000006 	b	10e34 <__adddf3+0xdc>
   10e18:	e2455020 	sub	r5, r5, #32	; 0x20
   10e1c:	e28ee020 	add	lr, lr, #32	; 0x20
   10e20:	e3530001 	cmp	r3, #1	; 0x1
   10e24:	e1a0ce12 	mov	ip, r2, lsl lr
   10e28:	238cc002 	orrcs	ip, ip, #2	; 0x2
   10e2c:	e0911552 	adds	r1, r1, r2, asr r5
   10e30:	e0b00fc2 	adcs	r0, r0, r2, asr #31
   10e34:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   10e38:	5a000002 	bpl	10e48 <__adddf3+0xf0>
   10e3c:	e27cc000 	rsbs	ip, ip, #0	; 0x0
   10e40:	e2f11000 	rscs	r1, r1, #0	; 0x0
   10e44:	e2e00000 	rsc	r0, r0, #0	; 0x0
   10e48:	e3500601 	cmp	r0, #1048576	; 0x100000
   10e4c:	3a00000f 	bcc	10e90 <__adddf3+0x138>
   10e50:	e3500602 	cmp	r0, #2097152	; 0x200000
   10e54:	3a000006 	bcc	10e74 <__adddf3+0x11c>
   10e58:	e1b000a0 	movs	r0, r0, lsr #1
   10e5c:	e1b01061 	movs	r1, r1, rrx
   10e60:	e1a0c06c 	mov	ip, ip, rrx
   10e64:	e2844001 	add	r4, r4, #1	; 0x1
   10e68:	e1a02a84 	mov	r2, r4, lsl #21
   10e6c:	e3720501 	cmn	r2, #4194304	; 0x400000
   10e70:	2a00006b 	bcs	11024 <__adddf3+0x2cc>
   10e74:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
   10e78:	01b0c0a1 	moveqs	ip, r1, lsr #1
   10e7c:	e2b11000 	adcs	r1, r1, #0	; 0x0
   10e80:	e0a00a04 	adc	r0, r0, r4, lsl #20
   10e84:	e1800005 	orr	r0, r0, r5
   10e88:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10e8c:	e12fff1e 	bx	lr
   10e90:	e1b0c08c 	movs	ip, ip, lsl #1
   10e94:	e0b11001 	adcs	r1, r1, r1
   10e98:	e0a00000 	adc	r0, r0, r0
   10e9c:	e3100601 	tst	r0, #1048576	; 0x100000
   10ea0:	e2444001 	sub	r4, r4, #1	; 0x1
   10ea4:	1afffff2 	bne	10e74 <__adddf3+0x11c>
   10ea8:	e3300000 	teq	r0, #0	; 0x0
   10eac:	13a03014 	movne	r3, #20	; 0x14
   10eb0:	03a03034 	moveq	r3, #52	; 0x34
   10eb4:	01a00001 	moveq	r0, r1
   10eb8:	03a01000 	moveq	r1, #0	; 0x0
   10ebc:	e1a02000 	mov	r2, r0
   10ec0:	e3520801 	cmp	r2, #65536	; 0x10000
   10ec4:	21a02822 	movcs	r2, r2, lsr #16
   10ec8:	22433010 	subcs	r3, r3, #16	; 0x10
   10ecc:	e3520c01 	cmp	r2, #256	; 0x100
   10ed0:	21a02422 	movcs	r2, r2, lsr #8
   10ed4:	22433008 	subcs	r3, r3, #8	; 0x8
   10ed8:	e3520010 	cmp	r2, #16	; 0x10
   10edc:	21a02222 	movcs	r2, r2, lsr #4
   10ee0:	22433004 	subcs	r3, r3, #4	; 0x4
   10ee4:	e3520004 	cmp	r2, #4	; 0x4
   10ee8:	22433002 	subcs	r3, r3, #2	; 0x2
   10eec:	304330a2 	subcc	r3, r3, r2, lsr #1
   10ef0:	e04331a2 	sub	r3, r3, r2, lsr #3
   10ef4:	e2532020 	subs	r2, r3, #32	; 0x20
   10ef8:	aa000007 	bge	10f1c <__adddf3+0x1c4>
   10efc:	e292200c 	adds	r2, r2, #12	; 0xc
   10f00:	da000004 	ble	10f18 <__adddf3+0x1c0>
   10f04:	e282c014 	add	ip, r2, #20	; 0x14
   10f08:	e262200c 	rsb	r2, r2, #12	; 0xc
   10f0c:	e1a01c10 	mov	r1, r0, lsl ip
   10f10:	e1a00230 	mov	r0, r0, lsr r2
   10f14:	ea000004 	b	10f2c <__adddf3+0x1d4>
   10f18:	e2822014 	add	r2, r2, #20	; 0x14
   10f1c:	d262c020 	rsble	ip, r2, #32	; 0x20
   10f20:	e1a00210 	mov	r0, r0, lsl r2
   10f24:	d1800c31 	orrle	r0, r0, r1, lsr ip
   10f28:	d1a01211 	movle	r1, r1, lsl r2
   10f2c:	e0544003 	subs	r4, r4, r3
   10f30:	a0800a04 	addge	r0, r0, r4, lsl #20
   10f34:	a1800005 	orrge	r0, r0, r5
   10f38:	a8bd4030 	ldmgeia	sp!, {r4, r5, lr}
   10f3c:	a12fff1e 	bxge	lr
   10f40:	e1e04004 	mvn	r4, r4
   10f44:	e254401f 	subs	r4, r4, #31	; 0x1f
   10f48:	aa00000f 	bge	10f8c <__adddf3+0x234>
   10f4c:	e294400c 	adds	r4, r4, #12	; 0xc
   10f50:	ca000006 	bgt	10f70 <__adddf3+0x218>
   10f54:	e2844014 	add	r4, r4, #20	; 0x14
   10f58:	e2642020 	rsb	r2, r4, #32	; 0x20
   10f5c:	e1a01431 	mov	r1, r1, lsr r4
   10f60:	e1811210 	orr	r1, r1, r0, lsl r2
   10f64:	e1850430 	orr	r0, r5, r0, lsr r4
   10f68:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10f6c:	e12fff1e 	bx	lr
   10f70:	e264400c 	rsb	r4, r4, #12	; 0xc
   10f74:	e2642020 	rsb	r2, r4, #32	; 0x20
   10f78:	e1a01231 	mov	r1, r1, lsr r2
   10f7c:	e1811410 	orr	r1, r1, r0, lsl r4
   10f80:	e1a00005 	mov	r0, r5
   10f84:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10f88:	e12fff1e 	bx	lr
   10f8c:	e1a01430 	mov	r1, r0, lsr r4
   10f90:	e1a00005 	mov	r0, r5
   10f94:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10f98:	e12fff1e 	bx	lr
   10f9c:	e3340000 	teq	r4, #0	; 0x0
   10fa0:	e2222601 	eor	r2, r2, #1048576	; 0x100000
   10fa4:	02200601 	eoreq	r0, r0, #1048576	; 0x100000
   10fa8:	02844001 	addeq	r4, r4, #1	; 0x1
   10fac:	12455001 	subne	r5, r5, #1	; 0x1
   10fb0:	eaffff8f 	b	10df4 <__adddf3+0x9c>
   10fb4:	e1f0cac4 	mvns	ip, r4, asr #21
   10fb8:	11f0cac5 	mvnnes	ip, r5, asr #21
   10fbc:	0a00001d 	beq	11038 <__adddf3+0x2e0>
   10fc0:	e1340005 	teq	r4, r5
   10fc4:	01310003 	teqeq	r1, r3
   10fc8:	0a000004 	beq	10fe0 <__adddf3+0x288>
   10fcc:	e3340000 	teq	r4, #0	; 0x0
   10fd0:	01a00002 	moveq	r0, r2
   10fd4:	01a01003 	moveq	r1, r3
   10fd8:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10fdc:	e12fff1e 	bx	lr
   10fe0:	e1300002 	teq	r0, r2
   10fe4:	13a00000 	movne	r0, #0	; 0x0
   10fe8:	13a01000 	movne	r1, #0	; 0x0
   10fec:	18bd4030 	ldmneia	sp!, {r4, r5, lr}
   10ff0:	112fff1e 	bxne	lr
   10ff4:	e1b0caa4 	movs	ip, r4, lsr #21
   10ff8:	1a000004 	bne	11010 <__adddf3+0x2b8>
   10ffc:	e1b01081 	movs	r1, r1, lsl #1
   11000:	e0b00000 	adcs	r0, r0, r0
   11004:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
   11008:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   1100c:	e12fff1e 	bx	lr
   11010:	e2944501 	adds	r4, r4, #4194304	; 0x400000
   11014:	32800601 	addcc	r0, r0, #1048576	; 0x100000
   11018:	38bd4030 	ldmccia	sp!, {r4, r5, lr}
   1101c:	312fff1e 	bxcc	lr
   11020:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   11024:	e385047f 	orr	r0, r5, #2130706432	; 0x7f000000
   11028:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
   1102c:	e3a01000 	mov	r1, #0	; 0x0
   11030:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   11034:	e12fff1e 	bx	lr
   11038:	e1f0cac4 	mvns	ip, r4, asr #21
   1103c:	11a00002 	movne	r0, r2
   11040:	11a01003 	movne	r1, r3
   11044:	01f0cac5 	mvneqs	ip, r5, asr #21
   11048:	11a02000 	movne	r2, r0
   1104c:	11a03001 	movne	r3, r1
   11050:	e1914600 	orrs	r4, r1, r0, lsl #12
   11054:	01935602 	orreqs	r5, r3, r2, lsl #12
   11058:	01300002 	teqeq	r0, r2
   1105c:	13800702 	orrne	r0, r0, #524288	; 0x80000
   11060:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   11064:	e12fff1e 	bx	lr

00011068 <__aeabi_ui2d>:
   11068:	e3300000 	teq	r0, #0	; 0x0
   1106c:	03a01000 	moveq	r1, #0	; 0x0
   11070:	012fff1e 	bxeq	lr
   11074:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   11078:	e3a04b01 	mov	r4, #1024	; 0x400
   1107c:	e2844032 	add	r4, r4, #50	; 0x32
   11080:	e3a05000 	mov	r5, #0	; 0x0
   11084:	e1a01000 	mov	r1, r0
   11088:	e3a00000 	mov	r0, #0	; 0x0
   1108c:	eaffff85 	b	10ea8 <__adddf3+0x150>

00011090 <__aeabi_i2d>:
   11090:	e3300000 	teq	r0, #0	; 0x0
   11094:	03a01000 	moveq	r1, #0	; 0x0
   11098:	012fff1e 	bxeq	lr
   1109c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   110a0:	e3a04b01 	mov	r4, #1024	; 0x400
   110a4:	e2844032 	add	r4, r4, #50	; 0x32
   110a8:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
   110ac:	42600000 	rsbmi	r0, r0, #0	; 0x0
   110b0:	e1a01000 	mov	r1, r0
   110b4:	e3a00000 	mov	r0, #0	; 0x0
   110b8:	eaffff7a 	b	10ea8 <__adddf3+0x150>

000110bc <__aeabi_f2d>:
   110bc:	e1b02080 	movs	r2, r0, lsl #1
   110c0:	e1a001c2 	mov	r0, r2, asr #3
   110c4:	e1a00060 	mov	r0, r0, rrx
   110c8:	e1a01e02 	mov	r1, r2, lsl #28
   110cc:	121234ff 	andnes	r3, r2, #-16777216	; 0xff000000
   110d0:	133304ff 	teqne	r3, #-16777216	; 0xff000000
   110d4:	1220030e 	eorne	r0, r0, #939524096	; 0x38000000
   110d8:	112fff1e 	bxne	lr
   110dc:	e3320000 	teq	r2, #0	; 0x0
   110e0:	133304ff 	teqne	r3, #-16777216	; 0xff000000
   110e4:	012fff1e 	bxeq	lr
   110e8:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   110ec:	e3a04d0e 	mov	r4, #896	; 0x380
   110f0:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   110f4:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
   110f8:	eaffff6a 	b	10ea8 <__adddf3+0x150>

000110fc <__aeabi_ul2d>:
   110fc:	e1902001 	orrs	r2, r0, r1
   11100:	012fff1e 	bxeq	lr
   11104:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   11108:	e3a05000 	mov	r5, #0	; 0x0
   1110c:	ea000006 	b	1112c <__aeabi_l2d+0x1c>

00011110 <__aeabi_l2d>:
   11110:	e1902001 	orrs	r2, r0, r1
   11114:	012fff1e 	bxeq	lr
   11118:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   1111c:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
   11120:	5a000001 	bpl	1112c <__aeabi_l2d+0x1c>
   11124:	e2700000 	rsbs	r0, r0, #0	; 0x0
   11128:	e2e11000 	rsc	r1, r1, #0	; 0x0
   1112c:	e3a04b01 	mov	r4, #1024	; 0x400
   11130:	e2844032 	add	r4, r4, #50	; 0x32
   11134:	e1a0c000 	mov	ip, r0
   11138:	e1a00001 	mov	r0, r1
   1113c:	e1a0100c 	mov	r1, ip
   11140:	e1b0cb20 	movs	ip, r0, lsr #22
   11144:	0affff3f 	beq	10e48 <__adddf3+0xf0>
   11148:	e3a02003 	mov	r2, #3	; 0x3
   1114c:	e1b0c1ac 	movs	ip, ip, lsr #3
   11150:	12822003 	addne	r2, r2, #3	; 0x3
   11154:	e1b0c1ac 	movs	ip, ip, lsr #3
   11158:	12822003 	addne	r2, r2, #3	; 0x3
   1115c:	e08221ac 	add	r2, r2, ip, lsr #3
   11160:	e2623020 	rsb	r3, r2, #32	; 0x20
   11164:	e1a0c311 	mov	ip, r1, lsl r3
   11168:	e1a01231 	mov	r1, r1, lsr r2
   1116c:	e1811310 	orr	r1, r1, r0, lsl r3
   11170:	e1a00230 	mov	r0, r0, lsr r2
   11174:	e0844002 	add	r4, r4, r2
   11178:	eaffff32 	b	10e48 <__adddf3+0xf0>

0001117c <__aeabi_dmul>:
   1117c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
   11180:	e3a0c0ff 	mov	ip, #255	; 0xff
   11184:	e38ccc07 	orr	ip, ip, #1792	; 0x700
   11188:	e01c4a20 	ands	r4, ip, r0, lsr #20
   1118c:	101c5a22 	andnes	r5, ip, r2, lsr #20
   11190:	1134000c 	teqne	r4, ip
   11194:	1135000c 	teqne	r5, ip
   11198:	0b000075 	bleq	11374 <__aeabi_dmul+0x1f8>
   1119c:	e0844005 	add	r4, r4, r5
   111a0:	e0206002 	eor	r6, r0, r2
   111a4:	e1c00a8c 	bic	r0, r0, ip, lsl #21
   111a8:	e1c22a8c 	bic	r2, r2, ip, lsl #21
   111ac:	e1915600 	orrs	r5, r1, r0, lsl #12
   111b0:	11935602 	orrnes	r5, r3, r2, lsl #12
   111b4:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   111b8:	e3822601 	orr	r2, r2, #1048576	; 0x100000
   111bc:	0a00001d 	beq	11238 <__aeabi_dmul+0xbc>
   111c0:	e08ec391 	umull	ip, lr, r1, r3
   111c4:	e3a05000 	mov	r5, #0	; 0x0
   111c8:	e0a5e390 	umlal	lr, r5, r0, r3
   111cc:	e2063102 	and	r3, r6, #-2147483648	; 0x80000000
   111d0:	e0a5e291 	umlal	lr, r5, r1, r2
   111d4:	e3a06000 	mov	r6, #0	; 0x0
   111d8:	e0a65290 	umlal	r5, r6, r0, r2
   111dc:	e33c0000 	teq	ip, #0	; 0x0
   111e0:	138ee001 	orrne	lr, lr, #1	; 0x1
   111e4:	e24440ff 	sub	r4, r4, #255	; 0xff
   111e8:	e3560c02 	cmp	r6, #512	; 0x200
   111ec:	e2c44c03 	sbc	r4, r4, #768	; 0x300
   111f0:	2a000002 	bcs	11200 <__aeabi_dmul+0x84>
   111f4:	e1b0e08e 	movs	lr, lr, lsl #1
   111f8:	e0b55005 	adcs	r5, r5, r5
   111fc:	e0a66006 	adc	r6, r6, r6
   11200:	e1830586 	orr	r0, r3, r6, lsl #11
   11204:	e1800aa5 	orr	r0, r0, r5, lsr #21
   11208:	e1a01585 	mov	r1, r5, lsl #11
   1120c:	e1811aae 	orr	r1, r1, lr, lsr #21
   11210:	e1a0e58e 	mov	lr, lr, lsl #11
   11214:	e254c0fd 	subs	ip, r4, #253	; 0xfd
   11218:	835c0c07 	cmphi	ip, #1792	; 0x700
   1121c:	8a000011 	bhi	11268 <__aeabi_dmul+0xec>
   11220:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
   11224:	01b0e0a1 	moveqs	lr, r1, lsr #1
   11228:	e2b11000 	adcs	r1, r1, #0	; 0x0
   1122c:	e0a00a04 	adc	r0, r0, r4, lsl #20
   11230:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11234:	e12fff1e 	bx	lr
   11238:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
   1123c:	e1860000 	orr	r0, r6, r0
   11240:	e1811003 	orr	r1, r1, r3
   11244:	e0200002 	eor	r0, r0, r2
   11248:	e05440ac 	subs	r4, r4, ip, lsr #1
   1124c:	c074500c 	rsbgts	r5, r4, ip
   11250:	c1800a04 	orrgt	r0, r0, r4, lsl #20
   11254:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
   11258:	c12fff1e 	bxgt	lr
   1125c:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   11260:	e3a0e000 	mov	lr, #0	; 0x0
   11264:	e2544001 	subs	r4, r4, #1	; 0x1
   11268:	ca00005d 	bgt	113e4 <__aeabi_dmul+0x268>
   1126c:	e3740036 	cmn	r4, #54	; 0x36
   11270:	d3a01000 	movle	r1, #0	; 0x0
   11274:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
   11278:	d8bd4070 	ldmleia	sp!, {r4, r5, r6, lr}
   1127c:	d12fff1e 	bxle	lr
   11280:	e2644000 	rsb	r4, r4, #0	; 0x0
   11284:	e2544020 	subs	r4, r4, #32	; 0x20
   11288:	aa00001a 	bge	112f8 <__aeabi_dmul+0x17c>
   1128c:	e294400c 	adds	r4, r4, #12	; 0xc
   11290:	ca00000c 	bgt	112c8 <__aeabi_dmul+0x14c>
   11294:	e2844014 	add	r4, r4, #20	; 0x14
   11298:	e2645020 	rsb	r5, r4, #32	; 0x20
   1129c:	e1a03511 	mov	r3, r1, lsl r5
   112a0:	e1a01431 	mov	r1, r1, lsr r4
   112a4:	e1811510 	orr	r1, r1, r0, lsl r5
   112a8:	e2002102 	and	r2, r0, #-2147483648	; 0x80000000
   112ac:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
   112b0:	e0911fa3 	adds	r1, r1, r3, lsr #31
   112b4:	e0a20430 	adc	r0, r2, r0, lsr r4
   112b8:	e19ee083 	orrs	lr, lr, r3, lsl #1
   112bc:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   112c0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   112c4:	e12fff1e 	bx	lr
   112c8:	e264400c 	rsb	r4, r4, #12	; 0xc
   112cc:	e2645020 	rsb	r5, r4, #32	; 0x20
   112d0:	e1a03411 	mov	r3, r1, lsl r4
   112d4:	e1a01531 	mov	r1, r1, lsr r5
   112d8:	e1811410 	orr	r1, r1, r0, lsl r4
   112dc:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   112e0:	e0911fa3 	adds	r1, r1, r3, lsr #31
   112e4:	e2a00000 	adc	r0, r0, #0	; 0x0
   112e8:	e19ee083 	orrs	lr, lr, r3, lsl #1
   112ec:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   112f0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   112f4:	e12fff1e 	bx	lr
   112f8:	e2645020 	rsb	r5, r4, #32	; 0x20
   112fc:	e18ee511 	orr	lr, lr, r1, lsl r5
   11300:	e1a03431 	mov	r3, r1, lsr r4
   11304:	e1833510 	orr	r3, r3, r0, lsl r5
   11308:	e1a01430 	mov	r1, r0, lsr r4
   1130c:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   11310:	e1c11430 	bic	r1, r1, r0, lsr r4
   11314:	e0811fa3 	add	r1, r1, r3, lsr #31
   11318:	e19ee083 	orrs	lr, lr, r3, lsl #1
   1131c:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   11320:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11324:	e12fff1e 	bx	lr
   11328:	e3340000 	teq	r4, #0	; 0x0
   1132c:	1a000008 	bne	11354 <__aeabi_dmul+0x1d8>
   11330:	e2006102 	and	r6, r0, #-2147483648	; 0x80000000
   11334:	e1b01081 	movs	r1, r1, lsl #1
   11338:	e0a00000 	adc	r0, r0, r0
   1133c:	e3100601 	tst	r0, #1048576	; 0x100000
   11340:	02444001 	subeq	r4, r4, #1	; 0x1
   11344:	0afffffa 	beq	11334 <__aeabi_dmul+0x1b8>
   11348:	e1800006 	orr	r0, r0, r6
   1134c:	e3350000 	teq	r5, #0	; 0x0
   11350:	11a0f00e 	movne	pc, lr
   11354:	e2026102 	and	r6, r2, #-2147483648	; 0x80000000
   11358:	e1b03083 	movs	r3, r3, lsl #1
   1135c:	e0a22002 	adc	r2, r2, r2
   11360:	e3120601 	tst	r2, #1048576	; 0x100000
   11364:	02455001 	subeq	r5, r5, #1	; 0x1
   11368:	0afffffa 	beq	11358 <__aeabi_dmul+0x1dc>
   1136c:	e1822006 	orr	r2, r2, r6
   11370:	e1a0f00e 	mov	pc, lr
   11374:	e134000c 	teq	r4, ip
   11378:	e00c5a22 	and	r5, ip, r2, lsr #20
   1137c:	1135000c 	teqne	r5, ip
   11380:	0a000007 	beq	113a4 <__aeabi_dmul+0x228>
   11384:	e1916080 	orrs	r6, r1, r0, lsl #1
   11388:	11936082 	orrnes	r6, r3, r2, lsl #1
   1138c:	1affffe5 	bne	11328 <__aeabi_dmul+0x1ac>
   11390:	e0200002 	eor	r0, r0, r2
   11394:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   11398:	e3a01000 	mov	r1, #0	; 0x0
   1139c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   113a0:	e12fff1e 	bx	lr
   113a4:	e1916080 	orrs	r6, r1, r0, lsl #1
   113a8:	01a01003 	moveq	r1, r3
   113ac:	01a00002 	moveq	r0, r2
   113b0:	11936082 	orrnes	r6, r3, r2, lsl #1
   113b4:	0a000010 	beq	113fc <__aeabi_dmul+0x280>
   113b8:	e134000c 	teq	r4, ip
   113bc:	1a000001 	bne	113c8 <__aeabi_dmul+0x24c>
   113c0:	e1916600 	orrs	r6, r1, r0, lsl #12
   113c4:	1a00000c 	bne	113fc <__aeabi_dmul+0x280>
   113c8:	e135000c 	teq	r5, ip
   113cc:	1a000003 	bne	113e0 <__aeabi_dmul+0x264>
   113d0:	e1936602 	orrs	r6, r3, r2, lsl #12
   113d4:	11a01003 	movne	r1, r3
   113d8:	11a00002 	movne	r0, r2
   113dc:	1a000006 	bne	113fc <__aeabi_dmul+0x280>
   113e0:	e0200002 	eor	r0, r0, r2
   113e4:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   113e8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   113ec:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
   113f0:	e3a01000 	mov	r1, #0	; 0x0
   113f4:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   113f8:	e12fff1e 	bx	lr
   113fc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   11400:	e380073e 	orr	r0, r0, #16252928	; 0xf80000
   11404:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11408:	e12fff1e 	bx	lr

0001140c <__aeabi_ddiv>:
   1140c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
   11410:	e3a0c0ff 	mov	ip, #255	; 0xff
   11414:	e38ccc07 	orr	ip, ip, #1792	; 0x700
   11418:	e01c4a20 	ands	r4, ip, r0, lsr #20
   1141c:	101c5a22 	andnes	r5, ip, r2, lsr #20
   11420:	1134000c 	teqne	r4, ip
   11424:	1135000c 	teqne	r5, ip
   11428:	0b00005e 	bleq	115a8 <__aeabi_ddiv+0x19c>
   1142c:	e0444005 	sub	r4, r4, r5
   11430:	e020e002 	eor	lr, r0, r2
   11434:	e1935602 	orrs	r5, r3, r2, lsl #12
   11438:	e1a00600 	mov	r0, r0, lsl #12
   1143c:	0a00004c 	beq	11574 <__aeabi_ddiv+0x168>
   11440:	e1a02602 	mov	r2, r2, lsl #12
   11444:	e3a05201 	mov	r5, #268435456	; 0x10000000
   11448:	e1852222 	orr	r2, r5, r2, lsr #4
   1144c:	e1822c23 	orr	r2, r2, r3, lsr #24
   11450:	e1a03403 	mov	r3, r3, lsl #8
   11454:	e1855220 	orr	r5, r5, r0, lsr #4
   11458:	e1855c21 	orr	r5, r5, r1, lsr #24
   1145c:	e1a06401 	mov	r6, r1, lsl #8
   11460:	e20e0102 	and	r0, lr, #-2147483648	; 0x80000000
   11464:	e1550002 	cmp	r5, r2
   11468:	01560003 	cmpeq	r6, r3
   1146c:	e2a440fd 	adc	r4, r4, #253	; 0xfd
   11470:	e2844c03 	add	r4, r4, #768	; 0x300
   11474:	2a000001 	bcs	11480 <__aeabi_ddiv+0x74>
   11478:	e1b020a2 	movs	r2, r2, lsr #1
   1147c:	e1a03063 	mov	r3, r3, rrx
   11480:	e0566003 	subs	r6, r6, r3
   11484:	e0c55002 	sbc	r5, r5, r2
   11488:	e1b020a2 	movs	r2, r2, lsr #1
   1148c:	e1a03063 	mov	r3, r3, rrx
   11490:	e3a01601 	mov	r1, #1048576	; 0x100000
   11494:	e3a0c702 	mov	ip, #524288	; 0x80000
   11498:	e056e003 	subs	lr, r6, r3
   1149c:	e0d5e002 	sbcs	lr, r5, r2
   114a0:	20466003 	subcs	r6, r6, r3
   114a4:	21a0500e 	movcs	r5, lr
   114a8:	2181100c 	orrcs	r1, r1, ip
   114ac:	e1b020a2 	movs	r2, r2, lsr #1
   114b0:	e1a03063 	mov	r3, r3, rrx
   114b4:	e056e003 	subs	lr, r6, r3
   114b8:	e0d5e002 	sbcs	lr, r5, r2
   114bc:	20466003 	subcs	r6, r6, r3
   114c0:	21a0500e 	movcs	r5, lr
   114c4:	218110ac 	orrcs	r1, r1, ip, lsr #1
   114c8:	e1b020a2 	movs	r2, r2, lsr #1
   114cc:	e1a03063 	mov	r3, r3, rrx
   114d0:	e056e003 	subs	lr, r6, r3
   114d4:	e0d5e002 	sbcs	lr, r5, r2
   114d8:	20466003 	subcs	r6, r6, r3
   114dc:	21a0500e 	movcs	r5, lr
   114e0:	2181112c 	orrcs	r1, r1, ip, lsr #2
   114e4:	e1b020a2 	movs	r2, r2, lsr #1
   114e8:	e1a03063 	mov	r3, r3, rrx
   114ec:	e056e003 	subs	lr, r6, r3
   114f0:	e0d5e002 	sbcs	lr, r5, r2
   114f4:	20466003 	subcs	r6, r6, r3
   114f8:	21a0500e 	movcs	r5, lr
   114fc:	218111ac 	orrcs	r1, r1, ip, lsr #3
   11500:	e195e006 	orrs	lr, r5, r6
   11504:	0a00000d 	beq	11540 <__aeabi_ddiv+0x134>
   11508:	e1a05205 	mov	r5, r5, lsl #4
   1150c:	e1855e26 	orr	r5, r5, r6, lsr #28
   11510:	e1a06206 	mov	r6, r6, lsl #4
   11514:	e1a02182 	mov	r2, r2, lsl #3
   11518:	e1822ea3 	orr	r2, r2, r3, lsr #29
   1151c:	e1a03183 	mov	r3, r3, lsl #3
   11520:	e1b0c22c 	movs	ip, ip, lsr #4
   11524:	1affffdb 	bne	11498 <__aeabi_ddiv+0x8c>
   11528:	e3100601 	tst	r0, #1048576	; 0x100000
   1152c:	1a000006 	bne	1154c <__aeabi_ddiv+0x140>
   11530:	e1800001 	orr	r0, r0, r1
   11534:	e3a01000 	mov	r1, #0	; 0x0
   11538:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
   1153c:	eaffffd5 	b	11498 <__aeabi_ddiv+0x8c>
   11540:	e3100601 	tst	r0, #1048576	; 0x100000
   11544:	01800001 	orreq	r0, r0, r1
   11548:	03a01000 	moveq	r1, #0	; 0x0
   1154c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
   11550:	835c0c07 	cmphi	ip, #1792	; 0x700
   11554:	8affff43 	bhi	11268 <__aeabi_dmul+0xec>
   11558:	e055c002 	subs	ip, r5, r2
   1155c:	0056c003 	subeqs	ip, r6, r3
   11560:	01b0c0a1 	moveqs	ip, r1, lsr #1
   11564:	e2b11000 	adcs	r1, r1, #0	; 0x0
   11568:	e0a00a04 	adc	r0, r0, r4, lsl #20
   1156c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11570:	e12fff1e 	bx	lr
   11574:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
   11578:	e18e0620 	orr	r0, lr, r0, lsr #12
   1157c:	e09440ac 	adds	r4, r4, ip, lsr #1
   11580:	c074500c 	rsbgts	r5, r4, ip
   11584:	c1800a04 	orrgt	r0, r0, r4, lsl #20
   11588:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
   1158c:	c12fff1e 	bxgt	lr
   11590:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   11594:	e3a0e000 	mov	lr, #0	; 0x0
   11598:	e2544001 	subs	r4, r4, #1	; 0x1
   1159c:	eaffff31 	b	11268 <__aeabi_dmul+0xec>
   115a0:	e185e006 	orr	lr, r5, r6
   115a4:	eaffff2f 	b	11268 <__aeabi_dmul+0xec>
   115a8:	e00c5a22 	and	r5, ip, r2, lsr #20
   115ac:	e134000c 	teq	r4, ip
   115b0:	0135000c 	teqeq	r5, ip
   115b4:	0affff90 	beq	113fc <__aeabi_dmul+0x280>
   115b8:	e134000c 	teq	r4, ip
   115bc:	1a000006 	bne	115dc <__aeabi_ddiv+0x1d0>
   115c0:	e1914600 	orrs	r4, r1, r0, lsl #12
   115c4:	1affff8c 	bne	113fc <__aeabi_dmul+0x280>
   115c8:	e135000c 	teq	r5, ip
   115cc:	1affff83 	bne	113e0 <__aeabi_dmul+0x264>
   115d0:	e1a01003 	mov	r1, r3
   115d4:	e1a00002 	mov	r0, r2
   115d8:	eaffff87 	b	113fc <__aeabi_dmul+0x280>
   115dc:	e135000c 	teq	r5, ip
   115e0:	1a000004 	bne	115f8 <__aeabi_ddiv+0x1ec>
   115e4:	e1935602 	orrs	r5, r3, r2, lsl #12
   115e8:	0affff68 	beq	11390 <__aeabi_dmul+0x214>
   115ec:	e1a01003 	mov	r1, r3
   115f0:	e1a00002 	mov	r0, r2
   115f4:	eaffff80 	b	113fc <__aeabi_dmul+0x280>
   115f8:	e1916080 	orrs	r6, r1, r0, lsl #1
   115fc:	11936082 	orrnes	r6, r3, r2, lsl #1
   11600:	1affff48 	bne	11328 <__aeabi_dmul+0x1ac>
   11604:	e1914080 	orrs	r4, r1, r0, lsl #1
   11608:	1affff74 	bne	113e0 <__aeabi_dmul+0x264>
   1160c:	e1935082 	orrs	r5, r3, r2, lsl #1
   11610:	1affff5e 	bne	11390 <__aeabi_dmul+0x214>
   11614:	eaffff78 	b	113fc <__aeabi_dmul+0x280>

00011618 <__gedf2>:
   11618:	e3e0c000 	mvn	ip, #0	; 0x0
   1161c:	ea000002 	b	1162c <__cmpdf2+0x4>

00011620 <__ledf2>:
   11620:	e3a0c001 	mov	ip, #1	; 0x1
   11624:	ea000000 	b	1162c <__cmpdf2+0x4>

00011628 <__cmpdf2>:
   11628:	e3a0c001 	mov	ip, #1	; 0x1
   1162c:	e50dc004 	str	ip, [sp, #-4]
   11630:	e1a0c080 	mov	ip, r0, lsl #1
   11634:	e1f0cacc 	mvns	ip, ip, asr #21
   11638:	e1a0c082 	mov	ip, r2, lsl #1
   1163c:	11f0cacc 	mvnnes	ip, ip, asr #21
   11640:	0a00000d 	beq	1167c <__cmpdf2+0x54>
   11644:	e191c080 	orrs	ip, r1, r0, lsl #1
   11648:	0193c082 	orreqs	ip, r3, r2, lsl #1
   1164c:	11300002 	teqne	r0, r2
   11650:	01310003 	teqeq	r1, r3
   11654:	03a00000 	moveq	r0, #0	; 0x0
   11658:	012fff1e 	bxeq	lr
   1165c:	e3700000 	cmn	r0, #0	; 0x0
   11660:	e1300002 	teq	r0, r2
   11664:	51500002 	cmppl	r0, r2
   11668:	01510003 	cmpeq	r1, r3
   1166c:	21a00fc2 	movcs	r0, r2, asr #31
   11670:	31e00fc2 	mvncc	r0, r2, asr #31
   11674:	e3800001 	orr	r0, r0, #1	; 0x1
   11678:	e12fff1e 	bx	lr
   1167c:	e1a0c080 	mov	ip, r0, lsl #1
   11680:	e1f0cacc 	mvns	ip, ip, asr #21
   11684:	1a000001 	bne	11690 <__cmpdf2+0x68>
   11688:	e191c600 	orrs	ip, r1, r0, lsl #12
   1168c:	1a000004 	bne	116a4 <__cmpdf2+0x7c>
   11690:	e1a0c082 	mov	ip, r2, lsl #1
   11694:	e1f0cacc 	mvns	ip, ip, asr #21
   11698:	1affffe9 	bne	11644 <__cmpdf2+0x1c>
   1169c:	e193c602 	orrs	ip, r3, r2, lsl #12
   116a0:	0affffe7 	beq	11644 <__cmpdf2+0x1c>
   116a4:	e51d0004 	ldr	r0, [sp, #-4]
   116a8:	e12fff1e 	bx	lr

000116ac <__aeabi_cdrcmple>:
   116ac:	e1a0c000 	mov	ip, r0
   116b0:	e1a00002 	mov	r0, r2
   116b4:	e1a0200c 	mov	r2, ip
   116b8:	e1a0c001 	mov	ip, r1
   116bc:	e1a01003 	mov	r1, r3
   116c0:	e1a0300c 	mov	r3, ip
   116c4:	eaffffff 	b	116c8 <__aeabi_cdcmpeq>

000116c8 <__aeabi_cdcmpeq>:
   116c8:	e92d4001 	stmdb	sp!, {r0, lr}
   116cc:	ebffffd5 	bl	11628 <__cmpdf2>
   116d0:	e3500000 	cmp	r0, #0	; 0x0
   116d4:	43700000 	cmnmi	r0, #0	; 0x0
   116d8:	e8bd4001 	ldmia	sp!, {r0, lr}
   116dc:	e12fff1e 	bx	lr

000116e0 <__aeabi_dcmpeq>:
   116e0:	e52de008 	str	lr, [sp, #-8]!
   116e4:	ebfffff7 	bl	116c8 <__aeabi_cdcmpeq>
   116e8:	03a00001 	moveq	r0, #1	; 0x1
   116ec:	13a00000 	movne	r0, #0	; 0x0
   116f0:	e49de008 	ldr	lr, [sp], #8
   116f4:	e12fff1e 	bx	lr

000116f8 <__aeabi_dcmplt>:
   116f8:	e52de008 	str	lr, [sp, #-8]!
   116fc:	ebfffff1 	bl	116c8 <__aeabi_cdcmpeq>
   11700:	33a00001 	movcc	r0, #1	; 0x1
   11704:	23a00000 	movcs	r0, #0	; 0x0
   11708:	e49de008 	ldr	lr, [sp], #8
   1170c:	e12fff1e 	bx	lr

00011710 <__aeabi_dcmple>:
   11710:	e52de008 	str	lr, [sp, #-8]!
   11714:	ebffffeb 	bl	116c8 <__aeabi_cdcmpeq>
   11718:	93a00001 	movls	r0, #1	; 0x1
   1171c:	83a00000 	movhi	r0, #0	; 0x0
   11720:	e49de008 	ldr	lr, [sp], #8
   11724:	e12fff1e 	bx	lr

00011728 <__aeabi_dcmpge>:
   11728:	e52de008 	str	lr, [sp, #-8]!
   1172c:	ebffffde 	bl	116ac <__aeabi_cdrcmple>
   11730:	93a00001 	movls	r0, #1	; 0x1
   11734:	83a00000 	movhi	r0, #0	; 0x0
   11738:	e49de008 	ldr	lr, [sp], #8
   1173c:	e12fff1e 	bx	lr

00011740 <__aeabi_dcmpgt>:
   11740:	e52de008 	str	lr, [sp, #-8]!
   11744:	ebffffd8 	bl	116ac <__aeabi_cdrcmple>
   11748:	33a00001 	movcc	r0, #1	; 0x1
   1174c:	23a00000 	movcs	r0, #0	; 0x0
   11750:	e49de008 	ldr	lr, [sp], #8
   11754:	e12fff1e 	bx	lr

00011758 <__aeabi_d2iz>:
   11758:	e1a02080 	mov	r2, r0, lsl #1
   1175c:	e2922602 	adds	r2, r2, #2097152	; 0x200000
   11760:	2a00000c 	bcs	11798 <__aeabi_d2iz+0x40>
   11764:	5a000009 	bpl	11790 <__aeabi_d2iz+0x38>
   11768:	e3e03e3e 	mvn	r3, #992	; 0x3e0
   1176c:	e0532ac2 	subs	r2, r3, r2, asr #21
   11770:	9a00000a 	bls	117a0 <__aeabi_d2iz+0x48>
   11774:	e1a03580 	mov	r3, r0, lsl #11
   11778:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   1177c:	e1833aa1 	orr	r3, r3, r1, lsr #21
   11780:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   11784:	e1a00233 	mov	r0, r3, lsr r2
   11788:	12600000 	rsbne	r0, r0, #0	; 0x0
   1178c:	e12fff1e 	bx	lr
   11790:	e3a00000 	mov	r0, #0	; 0x0
   11794:	e12fff1e 	bx	lr
   11798:	e1911600 	orrs	r1, r1, r0, lsl #12
   1179c:	1a000002 	bne	117ac <__aeabi_d2iz+0x54>
   117a0:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
   117a4:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
   117a8:	e12fff1e 	bx	lr
   117ac:	e3a00000 	mov	r0, #0	; 0x0
   117b0:	e12fff1e 	bx	lr
   117b4:	e1a0c00d 	mov	ip, sp
   117b8:	e92dd8f0 	stmdb	sp!, {r4, r5, r6, r7, fp, ip, lr, pc}
   117bc:	e24cb004 	sub	fp, ip, #4	; 0x4
   117c0:	e24dd014 	sub	sp, sp, #20	; 0x14
   117c4:	e50b0020 	str	r0, [fp, #-32]
   117c8:	e50b1024 	str	r1, [fp, #-36]
   117cc:	e50b2028 	str	r2, [fp, #-40]
   117d0:	e50b302c 	str	r3, [fp, #-44]
   117d4:	e51b3020 	ldr	r3, [fp, #-32]
   117d8:	e50b3030 	str	r3, [fp, #-48]
   117dc:	e51b3030 	ldr	r3, [fp, #-48]
   117e0:	e3530000 	cmp	r3, #0	; 0x0
   117e4:	0a000002 	beq	117f4 <__aeabi_d2iz+0x9c>
   117e8:	e51b3030 	ldr	r3, [fp, #-48]
   117ec:	e3530001 	cmp	r3, #1	; 0x1
   117f0:	0a000220 	beq	12078 <__aeabi_d2iz+0x920>
   117f4:	e51b3024 	ldr	r3, [fp, #-36]
   117f8:	e5932000 	ldr	r2, [r3]
   117fc:	e59f3bd8 	ldr	r3, [pc, #3032]	; 123dc <__aeabi_d2iz+0xc84>
   11800:	e5832000 	str	r2, [r3]
   11804:	e59f2bc8 	ldr	r2, [pc, #3016]	; 123d4 <__aeabi_d2iz+0xc7c>
   11808:	e59f3c00 	ldr	r3, [pc, #3072]	; 12410 <__aeabi_d2iz+0xcb8>
   1180c:	e5823000 	str	r3, [r2]
   11810:	e59f3c00 	ldr	r3, [pc, #3072]	; 12418 <__aeabi_d2iz+0xcc0>
   11814:	e5931000 	ldr	r1, [r3]
   11818:	e59f2b08 	ldr	r2, [pc, #2824]	; 12328 <__aeabi_d2iz+0xbd0>
   1181c:	e59f3b08 	ldr	r3, [pc, #2824]	; 1232c <__aeabi_d2iz+0xbd4>
   11820:	e5823000 	str	r3, [r2]
   11824:	e59f3afc 	ldr	r3, [pc, #2812]	; 12328 <__aeabi_d2iz+0xbd0>
   11828:	e5933000 	ldr	r3, [r3]
   1182c:	e5813000 	str	r3, [r1]
   11830:	e5912000 	ldr	r2, [r1]
   11834:	e59f3b9c 	ldr	r3, [pc, #2972]	; 123d8 <__aeabi_d2iz+0xc80>
   11838:	e5832000 	str	r2, [r3]
   1183c:	e59f2be0 	ldr	r2, [pc, #3040]	; 12424 <__aeabi_d2iz+0xccc>
   11840:	e59f3bc8 	ldr	r3, [pc, #3016]	; 12410 <__aeabi_d2iz+0xcb8>
   11844:	e5823000 	str	r3, [r2]
   11848:	e59f2ae0 	ldr	r2, [pc, #2784]	; 12330 <__aeabi_d2iz+0xbd8>
   1184c:	e59f3ae0 	ldr	r3, [pc, #2784]	; 12334 <__aeabi_d2iz+0xbdc>
   11850:	e5823000 	str	r3, [r2]
   11854:	e59f2adc 	ldr	r2, [pc, #2780]	; 12338 <__aeabi_d2iz+0xbe0>
   11858:	e59f3adc 	ldr	r3, [pc, #2780]	; 1233c <__aeabi_d2iz+0xbe4>
   1185c:	e5823000 	str	r3, [r2]
   11860:	e59f2b78 	ldr	r2, [pc, #2936]	; 123e0 <__aeabi_d2iz+0xc88>
   11864:	e59f3ad4 	ldr	r3, [pc, #2772]	; 12340 <__aeabi_d2iz+0xbe8>
   11868:	e5823000 	str	r3, [r2]
   1186c:	e59f3abc 	ldr	r3, [pc, #2748]	; 12330 <__aeabi_d2iz+0xbd8>
   11870:	e5932000 	ldr	r2, [r3]
   11874:	e59f3ab4 	ldr	r3, [pc, #2740]	; 12330 <__aeabi_d2iz+0xbd8>
   11878:	e5933000 	ldr	r3, [r3]
   1187c:	e1a00002 	mov	r0, r2
   11880:	e1a01003 	mov	r1, r3
   11884:	eb001bb7 	bl	18768 <__aeabi_fmul>
   11888:	e1a03000 	mov	r3, r0
   1188c:	e1a02003 	mov	r2, r3
   11890:	e59f3b10 	ldr	r3, [pc, #2832]	; 123a8 <__aeabi_d2iz+0xc50>
   11894:	e5832000 	str	r2, [r3]
   11898:	e59f3a98 	ldr	r3, [pc, #2712]	; 12338 <__aeabi_d2iz+0xbe0>
   1189c:	e5932000 	ldr	r2, [r3]
   118a0:	e59f3a90 	ldr	r3, [pc, #2704]	; 12338 <__aeabi_d2iz+0xbe0>
   118a4:	e5933000 	ldr	r3, [r3]
   118a8:	e1a00002 	mov	r0, r2
   118ac:	e1a01003 	mov	r1, r3
   118b0:	eb001bac 	bl	18768 <__aeabi_fmul>
   118b4:	e1a03000 	mov	r3, r0
   118b8:	e1a02003 	mov	r2, r3
   118bc:	e59f3aec 	ldr	r3, [pc, #2796]	; 123b0 <__aeabi_d2iz+0xc58>
   118c0:	e5832000 	str	r2, [r3]
   118c4:	e59f3adc 	ldr	r3, [pc, #2780]	; 123a8 <__aeabi_d2iz+0xc50>
   118c8:	e5932000 	ldr	r2, [r3]
   118cc:	e59f3adc 	ldr	r3, [pc, #2780]	; 123b0 <__aeabi_d2iz+0xc58>
   118d0:	e5933000 	ldr	r3, [r3]
   118d4:	e1a00002 	mov	r0, r2
   118d8:	e1a01003 	mov	r1, r3
   118dc:	eb001af8 	bl	184c4 <__aeabi_fsub>
   118e0:	e1a03000 	mov	r3, r0
   118e4:	e1a02003 	mov	r2, r3
   118e8:	e59f3acc 	ldr	r3, [pc, #2764]	; 123bc <__aeabi_d2iz+0xc64>
   118ec:	e5832000 	str	r2, [r3]
   118f0:	e59f3ab0 	ldr	r3, [pc, #2736]	; 123a8 <__aeabi_d2iz+0xc50>
   118f4:	e5932000 	ldr	r2, [r3]
   118f8:	e59f3aa8 	ldr	r3, [pc, #2728]	; 123a8 <__aeabi_d2iz+0xc50>
   118fc:	e5933000 	ldr	r3, [r3]
   11900:	e1a00002 	mov	r0, r2
   11904:	e1a01003 	mov	r1, r3
   11908:	eb001b96 	bl	18768 <__aeabi_fmul>
   1190c:	e1a03000 	mov	r3, r0
   11910:	e1a02003 	mov	r2, r3
   11914:	e59f3a7c 	ldr	r3, [pc, #2684]	; 12398 <__aeabi_d2iz+0xc40>
   11918:	e5832000 	str	r2, [r3]
   1191c:	e59f3a8c 	ldr	r3, [pc, #2700]	; 123b0 <__aeabi_d2iz+0xc58>
   11920:	e5932000 	ldr	r2, [r3]
   11924:	e59f3a84 	ldr	r3, [pc, #2692]	; 123b0 <__aeabi_d2iz+0xc58>
   11928:	e5933000 	ldr	r3, [r3]
   1192c:	e1a00002 	mov	r0, r2
   11930:	e1a01003 	mov	r1, r3
   11934:	eb001b8b 	bl	18768 <__aeabi_fmul>
   11938:	e1a03000 	mov	r3, r0
   1193c:	e1a02003 	mov	r2, r3
   11940:	e59f39fc 	ldr	r3, [pc, #2556]	; 12344 <__aeabi_d2iz+0xbec>
   11944:	e5832000 	str	r2, [r3]
   11948:	e59f3a48 	ldr	r3, [pc, #2632]	; 12398 <__aeabi_d2iz+0xc40>
   1194c:	e5932000 	ldr	r2, [r3]
   11950:	e59f39ec 	ldr	r3, [pc, #2540]	; 12344 <__aeabi_d2iz+0xbec>
   11954:	e5933000 	ldr	r3, [r3]
   11958:	e1a00002 	mov	r0, r2
   1195c:	e1a01003 	mov	r1, r3
   11960:	eb001ad7 	bl	184c4 <__aeabi_fsub>
   11964:	e1a03000 	mov	r3, r0
   11968:	e1a02003 	mov	r2, r3
   1196c:	e59f3a28 	ldr	r3, [pc, #2600]	; 1239c <__aeabi_d2iz+0xc44>
   11970:	e5832000 	str	r2, [r3]
   11974:	e59f29cc 	ldr	r2, [pc, #2508]	; 12348 <__aeabi_d2iz+0xbf0>
   11978:	e59f39cc 	ldr	r3, [pc, #2508]	; 1234c <__aeabi_d2iz+0xbf4>
   1197c:	e5823000 	str	r3, [r2]
   11980:	e59f29c8 	ldr	r2, [pc, #2504]	; 12350 <__aeabi_d2iz+0xbf8>
   11984:	e59f39a0 	ldr	r3, [pc, #2464]	; 1232c <__aeabi_d2iz+0xbd4>
   11988:	e5823000 	str	r3, [r2]
   1198c:	e59f2a9c 	ldr	r2, [pc, #2716]	; 12430 <__aeabi_d2iz+0xcd8>
   11990:	e3a03001 	mov	r3, #1	; 0x1
   11994:	e5823000 	str	r3, [r2]
   11998:	ea00019d 	b	12014 <__aeabi_d2iz+0x8bc>
   1199c:	e59f3a8c 	ldr	r3, [pc, #2700]	; 12430 <__aeabi_d2iz+0xcd8>
   119a0:	e5933000 	ldr	r3, [r3]
   119a4:	e1a03103 	mov	r3, r3, lsl #2
   119a8:	e1a02003 	mov	r2, r3
   119ac:	e59f399c 	ldr	r3, [pc, #2460]	; 12350 <__aeabi_d2iz+0xbf8>
   119b0:	e0825003 	add	r5, r2, r3
   119b4:	e59f3a74 	ldr	r3, [pc, #2676]	; 12430 <__aeabi_d2iz+0xcd8>
   119b8:	e5933000 	ldr	r3, [r3]
   119bc:	e1a03103 	mov	r3, r3, lsl #2
   119c0:	e1a02003 	mov	r2, r3
   119c4:	e59f3984 	ldr	r3, [pc, #2436]	; 12350 <__aeabi_d2iz+0xbf8>
   119c8:	e2433004 	sub	r3, r3, #4	; 0x4
   119cc:	e0823003 	add	r3, r2, r3
   119d0:	e5934000 	ldr	r4, [r3]
   119d4:	e59f3a54 	ldr	r3, [pc, #2644]	; 12430 <__aeabi_d2iz+0xcd8>
   119d8:	e5933000 	ldr	r3, [r3]
   119dc:	e1a03083 	mov	r3, r3, lsl #1
   119e0:	e2433001 	sub	r3, r3, #1	; 0x1
   119e4:	e1a00003 	mov	r0, r3
   119e8:	eb001b27 	bl	1868c <__aeabi_i2f>
   119ec:	e1a03000 	mov	r3, r0
   119f0:	e1a00004 	mov	r0, r4
   119f4:	e1a01003 	mov	r1, r3
   119f8:	eb001b5a 	bl	18768 <__aeabi_fmul>
   119fc:	e1a03000 	mov	r3, r0
   11a00:	e1a04003 	mov	r4, r3
   11a04:	e59f3a24 	ldr	r3, [pc, #2596]	; 12430 <__aeabi_d2iz+0xcd8>
   11a08:	e5933000 	ldr	r3, [r3]
   11a0c:	e1a00003 	mov	r0, r3
   11a10:	eb001b1d 	bl	1868c <__aeabi_i2f>
   11a14:	e1a03000 	mov	r3, r0
   11a18:	e1a00004 	mov	r0, r4
   11a1c:	e1a01003 	mov	r1, r3
   11a20:	eb001bb6 	bl	18900 <__aeabi_fdiv>
   11a24:	e1a03000 	mov	r3, r0
   11a28:	e5853000 	str	r3, [r5]
   11a2c:	e59f2920 	ldr	r2, [pc, #2336]	; 12354 <__aeabi_d2iz+0xbfc>
   11a30:	e3a03002 	mov	r3, #2	; 0x2
   11a34:	e5823000 	str	r3, [r2]
   11a38:	e59f2a00 	ldr	r2, [pc, #2560]	; 12440 <__aeabi_d2iz+0xce8>
   11a3c:	e3a03000 	mov	r3, #0	; 0x0
   11a40:	e5823000 	str	r3, [r2]
   11a44:	e59f290c 	ldr	r2, [pc, #2316]	; 12358 <__aeabi_d2iz+0xc00>
   11a48:	e3a03001 	mov	r3, #1	; 0x1
   11a4c:	e5823000 	str	r3, [r2]
   11a50:	e59f39d8 	ldr	r3, [pc, #2520]	; 12430 <__aeabi_d2iz+0xcd8>
   11a54:	e5932000 	ldr	r2, [r3]
   11a58:	e59f39e0 	ldr	r3, [pc, #2528]	; 12440 <__aeabi_d2iz+0xce8>
   11a5c:	e5933000 	ldr	r3, [r3]
   11a60:	e0632002 	rsb	r2, r3, r2
   11a64:	e59f38ec 	ldr	r3, [pc, #2284]	; 12358 <__aeabi_d2iz+0xc00>
   11a68:	e5933000 	ldr	r3, [r3]
   11a6c:	e0822003 	add	r2, r2, r3
   11a70:	e59f38e0 	ldr	r3, [pc, #2272]	; 12358 <__aeabi_d2iz+0xc00>
   11a74:	e5933000 	ldr	r3, [r3]
   11a78:	e1a00002 	mov	r0, r2
   11a7c:	e1a01003 	mov	r1, r3
   11a80:	eb001c57 	bl	18be4 <____divsi3_from_arm>
   11a84:	e1a03000 	mov	r3, r0
   11a88:	e1a02003 	mov	r2, r3
   11a8c:	e59f38c8 	ldr	r3, [pc, #2248]	; 1235c <__aeabi_d2iz+0xc04>
   11a90:	e5832000 	str	r2, [r3]
   11a94:	ea000142 	b	11fa4 <__aeabi_d2iz+0x84c>
   11a98:	e59f39a0 	ldr	r3, [pc, #2464]	; 12440 <__aeabi_d2iz+0xce8>
   11a9c:	e5934000 	ldr	r4, [r3]
   11aa0:	e59f3988 	ldr	r3, [pc, #2440]	; 12430 <__aeabi_d2iz+0xcd8>
   11aa4:	e5935000 	ldr	r5, [r3]
   11aa8:	e59f3980 	ldr	r3, [pc, #2432]	; 12430 <__aeabi_d2iz+0xcd8>
   11aac:	e5933000 	ldr	r3, [r3]
   11ab0:	e2432001 	sub	r2, r3, #1	; 0x1
   11ab4:	e59f3974 	ldr	r3, [pc, #2420]	; 12430 <__aeabi_d2iz+0xcd8>
   11ab8:	e5933000 	ldr	r3, [r3]
   11abc:	e2433001 	sub	r3, r3, #1	; 0x1
   11ac0:	e0010293 	mul	r1, r3, r2
   11ac4:	e59f3974 	ldr	r3, [pc, #2420]	; 12440 <__aeabi_d2iz+0xce8>
   11ac8:	e5932000 	ldr	r2, [r3]
   11acc:	e59f396c 	ldr	r3, [pc, #2412]	; 12440 <__aeabi_d2iz+0xce8>
   11ad0:	e5933000 	ldr	r3, [r3]
   11ad4:	e0030392 	mul	r3, r2, r3
   11ad8:	e0633001 	rsb	r3, r3, r1
   11adc:	e1a00003 	mov	r0, r3
   11ae0:	eb001ae9 	bl	1868c <__aeabi_i2f>
   11ae4:	e1a06000 	mov	r6, r0
   11ae8:	e59f3940 	ldr	r3, [pc, #2368]	; 12430 <__aeabi_d2iz+0xcd8>
   11aec:	e5933000 	ldr	r3, [r3]
   11af0:	e1a03083 	mov	r3, r3, lsl #1
   11af4:	e2432001 	sub	r2, r3, #1	; 0x1
   11af8:	e59f3930 	ldr	r3, [pc, #2352]	; 12430 <__aeabi_d2iz+0xcd8>
   11afc:	e5933000 	ldr	r3, [r3]
   11b00:	e1a03083 	mov	r3, r3, lsl #1
   11b04:	e2433003 	sub	r3, r3, #3	; 0x3
   11b08:	e0030392 	mul	r3, r2, r3
   11b0c:	e1a00003 	mov	r0, r3
   11b10:	eb001add 	bl	1868c <__aeabi_i2f>
   11b14:	e1a03000 	mov	r3, r0
   11b18:	e1a00006 	mov	r0, r6
   11b1c:	e1a01003 	mov	r1, r3
   11b20:	eb001b76 	bl	18900 <__aeabi_fdiv>
   11b24:	e1a03000 	mov	r3, r0
   11b28:	e1a02003 	mov	r2, r3
   11b2c:	e59f18ec 	ldr	r1, [pc, #2284]	; 12420 <__aeabi_d2iz+0xcc8>
   11b30:	e1a03004 	mov	r3, r4
   11b34:	e1a03083 	mov	r3, r3, lsl #1
   11b38:	e0833004 	add	r3, r3, r4
   11b3c:	e1a03103 	mov	r3, r3, lsl #2
   11b40:	e0833004 	add	r3, r3, r4
   11b44:	e0833005 	add	r3, r3, r5
   11b48:	e7812103 	str	r2, [r1, r3, lsl #2]
   11b4c:	e59f38ec 	ldr	r3, [pc, #2284]	; 12440 <__aeabi_d2iz+0xce8>
   11b50:	e5933000 	ldr	r3, [r3]
   11b54:	e3530000 	cmp	r3, #0	; 0x0
   11b58:	da0000af 	ble	11e1c <__aeabi_d2iz+0x6c4>
   11b5c:	e59f38cc 	ldr	r3, [pc, #2252]	; 12430 <__aeabi_d2iz+0xcd8>
   11b60:	e5932000 	ldr	r2, [r3]
   11b64:	e59f38d4 	ldr	r3, [pc, #2260]	; 12440 <__aeabi_d2iz+0xce8>
   11b68:	e5933000 	ldr	r3, [r3]
   11b6c:	e0633002 	rsb	r3, r3, r2
   11b70:	e2832001 	add	r2, r3, #1	; 0x1
   11b74:	e59f37d8 	ldr	r3, [pc, #2008]	; 12354 <__aeabi_d2iz+0xbfc>
   11b78:	e5933000 	ldr	r3, [r3]
   11b7c:	e0030392 	mul	r3, r2, r3
   11b80:	e1a00003 	mov	r0, r3
   11b84:	eb001ac0 	bl	1868c <__aeabi_i2f>
   11b88:	e1a04000 	mov	r4, r0
   11b8c:	e59f389c 	ldr	r3, [pc, #2204]	; 12430 <__aeabi_d2iz+0xcd8>
   11b90:	e5932000 	ldr	r2, [r3]
   11b94:	e59f38a4 	ldr	r3, [pc, #2212]	; 12440 <__aeabi_d2iz+0xce8>
   11b98:	e5933000 	ldr	r3, [r3]
   11b9c:	e0823003 	add	r3, r2, r3
   11ba0:	e1a00003 	mov	r0, r3
   11ba4:	eb001ab8 	bl	1868c <__aeabi_i2f>
   11ba8:	e1a03000 	mov	r3, r0
   11bac:	e1a00004 	mov	r0, r4
   11bb0:	e1a01003 	mov	r1, r3
   11bb4:	eb001b51 	bl	18900 <__aeabi_fdiv>
   11bb8:	e1a03000 	mov	r3, r0
   11bbc:	e1a02003 	mov	r2, r3
   11bc0:	e59f3798 	ldr	r3, [pc, #1944]	; 12360 <__aeabi_d2iz+0xc08>
   11bc4:	e5832000 	str	r2, [r3]
   11bc8:	e59f3870 	ldr	r3, [pc, #2160]	; 12440 <__aeabi_d2iz+0xce8>
   11bcc:	e5932000 	ldr	r2, [r3]
   11bd0:	e1a03002 	mov	r3, r2
   11bd4:	e1a03083 	mov	r3, r3, lsl #1
   11bd8:	e0833002 	add	r3, r3, r2
   11bdc:	e1a03103 	mov	r3, r3, lsl #2
   11be0:	e0832002 	add	r2, r3, r2
   11be4:	e59f3844 	ldr	r3, [pc, #2116]	; 12430 <__aeabi_d2iz+0xcd8>
   11be8:	e5933000 	ldr	r3, [r3]
   11bec:	e0823003 	add	r3, r2, r3
   11bf0:	e1a02103 	mov	r2, r3, lsl #2
   11bf4:	e59f3754 	ldr	r3, [pc, #1876]	; 12350 <__aeabi_d2iz+0xbf8>
   11bf8:	e0827003 	add	r7, r2, r3
   11bfc:	e59f383c 	ldr	r3, [pc, #2108]	; 12440 <__aeabi_d2iz+0xce8>
   11c00:	e5932000 	ldr	r2, [r3]
   11c04:	e1a03002 	mov	r3, r2
   11c08:	e1a03083 	mov	r3, r3, lsl #1
   11c0c:	e0833002 	add	r3, r3, r2
   11c10:	e1a03103 	mov	r3, r3, lsl #2
   11c14:	e0832002 	add	r2, r3, r2
   11c18:	e59f3810 	ldr	r3, [pc, #2064]	; 12430 <__aeabi_d2iz+0xcd8>
   11c1c:	e5933000 	ldr	r3, [r3]
   11c20:	e0823003 	add	r3, r2, r3
   11c24:	e1a01103 	mov	r1, r3, lsl #2
   11c28:	e3e02033 	mvn	r2, #51	; 0x33
   11c2c:	e59f371c 	ldr	r3, [pc, #1820]	; 12350 <__aeabi_d2iz+0xbf8>
   11c30:	e0823003 	add	r3, r2, r3
   11c34:	e0813003 	add	r3, r1, r3
   11c38:	e5933000 	ldr	r3, [r3]
   11c3c:	e1a00003 	mov	r0, r3
   11c40:	ebfffd1d 	bl	110bc <__aeabi_f2d>
   11c44:	e1a05000 	mov	r5, r0
   11c48:	e1a06001 	mov	r6, r1
   11c4c:	e59f370c 	ldr	r3, [pc, #1804]	; 12360 <__aeabi_d2iz+0xc08>
   11c50:	e5933000 	ldr	r3, [r3]
   11c54:	e1a00003 	mov	r0, r3
   11c58:	ebfffd17 	bl	110bc <__aeabi_f2d>
   11c5c:	e1a03000 	mov	r3, r0
   11c60:	e1a04001 	mov	r4, r1
   11c64:	e1a00003 	mov	r0, r3
   11c68:	e1a01004 	mov	r1, r4
   11c6c:	eb001bee 	bl	18c2c <__sqrt_from_arm>
   11c70:	e1a03000 	mov	r3, r0
   11c74:	e1a04001 	mov	r4, r1
   11c78:	e1a00005 	mov	r0, r5
   11c7c:	e1a01006 	mov	r1, r6
   11c80:	e1a02003 	mov	r2, r3
   11c84:	e1a03004 	mov	r3, r4
   11c88:	ebfffd3b 	bl	1117c <__aeabi_dmul>
   11c8c:	e1a03000 	mov	r3, r0
   11c90:	e1a04001 	mov	r4, r1
   11c94:	e1a00003 	mov	r0, r3
   11c98:	e1a01004 	mov	r1, r4
   11c9c:	eb0019de 	bl	1841c <__aeabi_d2f>
   11ca0:	e1a03000 	mov	r3, r0
   11ca4:	e5873000 	str	r3, [r7]
   11ca8:	e59f26a4 	ldr	r2, [pc, #1700]	; 12354 <__aeabi_d2iz+0xbfc>
   11cac:	e3a03001 	mov	r3, #1	; 0x1
   11cb0:	e5823000 	str	r3, [r2]
   11cb4:	e59f3774 	ldr	r3, [pc, #1908]	; 12430 <__aeabi_d2iz+0xcd8>
   11cb8:	e5932000 	ldr	r2, [r3]
   11cbc:	e1a03002 	mov	r3, r2
   11cc0:	e1a03083 	mov	r3, r3, lsl #1
   11cc4:	e0833002 	add	r3, r3, r2
   11cc8:	e1a03103 	mov	r3, r3, lsl #2
   11ccc:	e0832002 	add	r2, r3, r2
   11cd0:	e59f3768 	ldr	r3, [pc, #1896]	; 12440 <__aeabi_d2iz+0xce8>
   11cd4:	e5933000 	ldr	r3, [r3]
   11cd8:	e0823003 	add	r3, r2, r3
   11cdc:	e2434001 	sub	r4, r3, #1	; 0x1
   11ce0:	e59f3758 	ldr	r3, [pc, #1880]	; 12440 <__aeabi_d2iz+0xce8>
   11ce4:	e5932000 	ldr	r2, [r3]
   11ce8:	e1a03002 	mov	r3, r2
   11cec:	e1a03083 	mov	r3, r3, lsl #1
   11cf0:	e0833002 	add	r3, r3, r2
   11cf4:	e1a03103 	mov	r3, r3, lsl #2
   11cf8:	e0832002 	add	r2, r3, r2
   11cfc:	e59f372c 	ldr	r3, [pc, #1836]	; 12430 <__aeabi_d2iz+0xcd8>
   11d00:	e5933000 	ldr	r3, [r3]
   11d04:	e0823003 	add	r3, r2, r3
   11d08:	e1a02103 	mov	r2, r3, lsl #2
   11d0c:	e59f363c 	ldr	r3, [pc, #1596]	; 12350 <__aeabi_d2iz+0xbf8>
   11d10:	e0823003 	add	r3, r2, r3
   11d14:	e5931000 	ldr	r1, [r3]
   11d18:	e59f3710 	ldr	r3, [pc, #1808]	; 12430 <__aeabi_d2iz+0xcd8>
   11d1c:	e5932000 	ldr	r2, [r3]
   11d20:	e1a03002 	mov	r3, r2
   11d24:	e1a03083 	mov	r3, r3, lsl #1
   11d28:	e0833002 	add	r3, r3, r2
   11d2c:	e1a03103 	mov	r3, r3, lsl #2
   11d30:	e0832002 	add	r2, r3, r2
   11d34:	e59f3704 	ldr	r3, [pc, #1796]	; 12440 <__aeabi_d2iz+0xce8>
   11d38:	e5933000 	ldr	r3, [r3]
   11d3c:	e0823003 	add	r3, r2, r3
   11d40:	e2432001 	sub	r2, r3, #1	; 0x1
   11d44:	e59f36e0 	ldr	r3, [pc, #1760]	; 1242c <__aeabi_d2iz+0xcd4>
   11d48:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   11d4c:	e1a00001 	mov	r0, r1
   11d50:	e1a01003 	mov	r1, r3
   11d54:	eb001a83 	bl	18768 <__aeabi_fmul>
   11d58:	e1a03000 	mov	r3, r0
   11d5c:	e1a02003 	mov	r2, r3
   11d60:	e59f36c4 	ldr	r3, [pc, #1732]	; 1242c <__aeabi_d2iz+0xcd4>
   11d64:	e7832104 	str	r2, [r3, r4, lsl #2]
   11d68:	e59f36c0 	ldr	r3, [pc, #1728]	; 12430 <__aeabi_d2iz+0xcd8>
   11d6c:	e5932000 	ldr	r2, [r3]
   11d70:	e1a03002 	mov	r3, r2
   11d74:	e1a03083 	mov	r3, r3, lsl #1
   11d78:	e0833002 	add	r3, r3, r2
   11d7c:	e1a03103 	mov	r3, r3, lsl #2
   11d80:	e0832002 	add	r2, r3, r2
   11d84:	e59f36b4 	ldr	r3, [pc, #1716]	; 12440 <__aeabi_d2iz+0xce8>
   11d88:	e5933000 	ldr	r3, [r3]
   11d8c:	e0823003 	add	r3, r2, r3
   11d90:	e2434001 	sub	r4, r3, #1	; 0x1
   11d94:	e59f36a4 	ldr	r3, [pc, #1700]	; 12440 <__aeabi_d2iz+0xce8>
   11d98:	e5932000 	ldr	r2, [r3]
   11d9c:	e1a03002 	mov	r3, r2
   11da0:	e1a03083 	mov	r3, r3, lsl #1
   11da4:	e0833002 	add	r3, r3, r2
   11da8:	e1a03103 	mov	r3, r3, lsl #2
   11dac:	e0832002 	add	r2, r3, r2
   11db0:	e59f3678 	ldr	r3, [pc, #1656]	; 12430 <__aeabi_d2iz+0xcd8>
   11db4:	e5933000 	ldr	r3, [r3]
   11db8:	e0823003 	add	r3, r2, r3
   11dbc:	e1a02103 	mov	r2, r3, lsl #2
   11dc0:	e59f3588 	ldr	r3, [pc, #1416]	; 12350 <__aeabi_d2iz+0xbf8>
   11dc4:	e0823003 	add	r3, r2, r3
   11dc8:	e5931000 	ldr	r1, [r3]
   11dcc:	e59f365c 	ldr	r3, [pc, #1628]	; 12430 <__aeabi_d2iz+0xcd8>
   11dd0:	e5932000 	ldr	r2, [r3]
   11dd4:	e1a03002 	mov	r3, r2
   11dd8:	e1a03083 	mov	r3, r3, lsl #1
   11ddc:	e0833002 	add	r3, r3, r2
   11de0:	e1a03103 	mov	r3, r3, lsl #2
   11de4:	e0832002 	add	r2, r3, r2
   11de8:	e59f3650 	ldr	r3, [pc, #1616]	; 12440 <__aeabi_d2iz+0xce8>
   11dec:	e5933000 	ldr	r3, [r3]
   11df0:	e0823003 	add	r3, r2, r3
   11df4:	e2432001 	sub	r2, r3, #1	; 0x1
   11df8:	e59f3634 	ldr	r3, [pc, #1588]	; 12434 <__aeabi_d2iz+0xcdc>
   11dfc:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   11e00:	e1a00001 	mov	r0, r1
   11e04:	e1a01003 	mov	r1, r3
   11e08:	eb001a56 	bl	18768 <__aeabi_fmul>
   11e0c:	e1a03000 	mov	r3, r0
   11e10:	e1a02003 	mov	r2, r3
   11e14:	e59f3618 	ldr	r3, [pc, #1560]	; 12434 <__aeabi_d2iz+0xcdc>
   11e18:	e7832104 	str	r2, [r3, r4, lsl #2]
   11e1c:	e59f361c 	ldr	r3, [pc, #1564]	; 12440 <__aeabi_d2iz+0xce8>
   11e20:	e5932000 	ldr	r2, [r3]
   11e24:	e1a03002 	mov	r3, r2
   11e28:	e1a03083 	mov	r3, r3, lsl #1
   11e2c:	e0833002 	add	r3, r3, r2
   11e30:	e1a03103 	mov	r3, r3, lsl #2
   11e34:	e0832002 	add	r2, r3, r2
   11e38:	e59f35f0 	ldr	r3, [pc, #1520]	; 12430 <__aeabi_d2iz+0xcd8>
   11e3c:	e5933000 	ldr	r3, [r3]
   11e40:	e0824003 	add	r4, r2, r3
   11e44:	e59f35f4 	ldr	r3, [pc, #1524]	; 12440 <__aeabi_d2iz+0xce8>
   11e48:	e5932000 	ldr	r2, [r3]
   11e4c:	e1a03002 	mov	r3, r2
   11e50:	e1a03083 	mov	r3, r3, lsl #1
   11e54:	e0833002 	add	r3, r3, r2
   11e58:	e1a03103 	mov	r3, r3, lsl #2
   11e5c:	e0832002 	add	r2, r3, r2
   11e60:	e59f35c8 	ldr	r3, [pc, #1480]	; 12430 <__aeabi_d2iz+0xcd8>
   11e64:	e5933000 	ldr	r3, [r3]
   11e68:	e0823003 	add	r3, r2, r3
   11e6c:	e1a02103 	mov	r2, r3, lsl #2
   11e70:	e59f34d8 	ldr	r3, [pc, #1240]	; 12350 <__aeabi_d2iz+0xbf8>
   11e74:	e0823003 	add	r3, r2, r3
   11e78:	e5931000 	ldr	r1, [r3]
   11e7c:	e59f35bc 	ldr	r3, [pc, #1468]	; 12440 <__aeabi_d2iz+0xce8>
   11e80:	e5932000 	ldr	r2, [r3]
   11e84:	e1a03002 	mov	r3, r2
   11e88:	e1a03083 	mov	r3, r3, lsl #1
   11e8c:	e0833002 	add	r3, r3, r2
   11e90:	e1a03103 	mov	r3, r3, lsl #2
   11e94:	e0832002 	add	r2, r3, r2
   11e98:	e59f3590 	ldr	r3, [pc, #1424]	; 12430 <__aeabi_d2iz+0xcd8>
   11e9c:	e5933000 	ldr	r3, [r3]
   11ea0:	e0822003 	add	r2, r2, r3
   11ea4:	e59f3580 	ldr	r3, [pc, #1408]	; 1242c <__aeabi_d2iz+0xcd4>
   11ea8:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   11eac:	e1a00001 	mov	r0, r1
   11eb0:	e1a01003 	mov	r1, r3
   11eb4:	eb001a2b 	bl	18768 <__aeabi_fmul>
   11eb8:	e1a03000 	mov	r3, r0
   11ebc:	e1a02003 	mov	r2, r3
   11ec0:	e59f3564 	ldr	r3, [pc, #1380]	; 1242c <__aeabi_d2iz+0xcd4>
   11ec4:	e7832104 	str	r2, [r3, r4, lsl #2]
   11ec8:	e59f3570 	ldr	r3, [pc, #1392]	; 12440 <__aeabi_d2iz+0xce8>
   11ecc:	e5932000 	ldr	r2, [r3]
   11ed0:	e1a03002 	mov	r3, r2
   11ed4:	e1a03083 	mov	r3, r3, lsl #1
   11ed8:	e0833002 	add	r3, r3, r2
   11edc:	e1a03103 	mov	r3, r3, lsl #2
   11ee0:	e0832002 	add	r2, r3, r2
   11ee4:	e59f3544 	ldr	r3, [pc, #1348]	; 12430 <__aeabi_d2iz+0xcd8>
   11ee8:	e5933000 	ldr	r3, [r3]
   11eec:	e0824003 	add	r4, r2, r3
   11ef0:	e59f3548 	ldr	r3, [pc, #1352]	; 12440 <__aeabi_d2iz+0xce8>
   11ef4:	e5932000 	ldr	r2, [r3]
   11ef8:	e1a03002 	mov	r3, r2
   11efc:	e1a03083 	mov	r3, r3, lsl #1
   11f00:	e0833002 	add	r3, r3, r2
   11f04:	e1a03103 	mov	r3, r3, lsl #2
   11f08:	e0832002 	add	r2, r3, r2
   11f0c:	e59f351c 	ldr	r3, [pc, #1308]	; 12430 <__aeabi_d2iz+0xcd8>
   11f10:	e5933000 	ldr	r3, [r3]
   11f14:	e0823003 	add	r3, r2, r3
   11f18:	e1a02103 	mov	r2, r3, lsl #2
   11f1c:	e59f342c 	ldr	r3, [pc, #1068]	; 12350 <__aeabi_d2iz+0xbf8>
   11f20:	e0823003 	add	r3, r2, r3
   11f24:	e5931000 	ldr	r1, [r3]
   11f28:	e59f3510 	ldr	r3, [pc, #1296]	; 12440 <__aeabi_d2iz+0xce8>
   11f2c:	e5932000 	ldr	r2, [r3]
   11f30:	e1a03002 	mov	r3, r2
   11f34:	e1a03083 	mov	r3, r3, lsl #1
   11f38:	e0833002 	add	r3, r3, r2
   11f3c:	e1a03103 	mov	r3, r3, lsl #2
   11f40:	e0832002 	add	r2, r3, r2
   11f44:	e59f34e4 	ldr	r3, [pc, #1252]	; 12430 <__aeabi_d2iz+0xcd8>
   11f48:	e5933000 	ldr	r3, [r3]
   11f4c:	e0822003 	add	r2, r2, r3
   11f50:	e59f34dc 	ldr	r3, [pc, #1244]	; 12434 <__aeabi_d2iz+0xcdc>
   11f54:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   11f58:	e1a00001 	mov	r0, r1
   11f5c:	e1a01003 	mov	r1, r3
   11f60:	eb001a00 	bl	18768 <__aeabi_fmul>
   11f64:	e1a03000 	mov	r3, r0
   11f68:	e1a02003 	mov	r2, r3
   11f6c:	e59f34c0 	ldr	r3, [pc, #1216]	; 12434 <__aeabi_d2iz+0xcdc>
   11f70:	e7832104 	str	r2, [r3, r4, lsl #2]
   11f74:	e59f33e0 	ldr	r3, [pc, #992]	; 1235c <__aeabi_d2iz+0xc04>
   11f78:	e5933000 	ldr	r3, [r3]
   11f7c:	e2432001 	sub	r2, r3, #1	; 0x1
   11f80:	e59f33d4 	ldr	r3, [pc, #980]	; 1235c <__aeabi_d2iz+0xc04>
   11f84:	e5832000 	str	r2, [r3]
   11f88:	e59f34b0 	ldr	r3, [pc, #1200]	; 12440 <__aeabi_d2iz+0xce8>
   11f8c:	e5932000 	ldr	r2, [r3]
   11f90:	e59f33c0 	ldr	r3, [pc, #960]	; 12358 <__aeabi_d2iz+0xc00>
   11f94:	e5933000 	ldr	r3, [r3]
   11f98:	e0822003 	add	r2, r2, r3
   11f9c:	e59f349c 	ldr	r3, [pc, #1180]	; 12440 <__aeabi_d2iz+0xce8>
   11fa0:	e5832000 	str	r2, [r3]
   11fa4:	e59f33b0 	ldr	r3, [pc, #944]	; 1235c <__aeabi_d2iz+0xc04>
   11fa8:	e5933000 	ldr	r3, [r3]
   11fac:	e3530000 	cmp	r3, #0	; 0x0
   11fb0:	cafffeb8 	bgt	11a98 <__aeabi_d2iz+0x340>
   11fb4:	e59f3474 	ldr	r3, [pc, #1140]	; 12430 <__aeabi_d2iz+0xcd8>
   11fb8:	e5934000 	ldr	r4, [r3]
   11fbc:	e59f346c 	ldr	r3, [pc, #1132]	; 12430 <__aeabi_d2iz+0xcd8>
   11fc0:	e5933000 	ldr	r3, [r3]
   11fc4:	e2833001 	add	r3, r3, #1	; 0x1
   11fc8:	e1a00003 	mov	r0, r3
   11fcc:	eb0019ae 	bl	1868c <__aeabi_i2f>
   11fd0:	e1a02000 	mov	r2, r0
   11fd4:	e59f3388 	ldr	r3, [pc, #904]	; 12364 <__aeabi_d2iz+0xc0c>
   11fd8:	e7832104 	str	r2, [r3, r4, lsl #2]
   11fdc:	e59f344c 	ldr	r3, [pc, #1100]	; 12430 <__aeabi_d2iz+0xcd8>
   11fe0:	e5934000 	ldr	r4, [r3]
   11fe4:	e59f3444 	ldr	r3, [pc, #1092]	; 12430 <__aeabi_d2iz+0xcd8>
   11fe8:	e5933000 	ldr	r3, [r3]
   11fec:	e1a00003 	mov	r0, r3
   11ff0:	eb0019a5 	bl	1868c <__aeabi_i2f>
   11ff4:	e1a02000 	mov	r2, r0
   11ff8:	e59f3368 	ldr	r3, [pc, #872]	; 12368 <__aeabi_d2iz+0xc10>
   11ffc:	e7832104 	str	r2, [r3, r4, lsl #2]
   12000:	e59f3428 	ldr	r3, [pc, #1064]	; 12430 <__aeabi_d2iz+0xcd8>
   12004:	e5933000 	ldr	r3, [r3]
   12008:	e2832001 	add	r2, r3, #1	; 0x1
   1200c:	e59f341c 	ldr	r3, [pc, #1052]	; 12430 <__aeabi_d2iz+0xcd8>
   12010:	e5832000 	str	r2, [r3]
   12014:	e59f3414 	ldr	r3, [pc, #1044]	; 12430 <__aeabi_d2iz+0xcd8>
   12018:	e5932000 	ldr	r2, [r3]
   1201c:	e59f33b8 	ldr	r3, [pc, #952]	; 123dc <__aeabi_d2iz+0xc84>
   12020:	e5933000 	ldr	r3, [r3]
   12024:	e1520003 	cmp	r2, r3
   12028:	dafffe5b 	ble	1199c <__aeabi_d2iz+0x244>
   1202c:	e59f23ec 	ldr	r2, [pc, #1004]	; 12420 <__aeabi_d2iz+0xcc8>
   12030:	e59f33d8 	ldr	r3, [pc, #984]	; 12410 <__aeabi_d2iz+0xcb8>
   12034:	e5823038 	str	r3, [r2, #56]
   12038:	e59f2390 	ldr	r2, [pc, #912]	; 123d0 <__aeabi_d2iz+0xc78>
   1203c:	e59f3328 	ldr	r3, [pc, #808]	; 1236c <__aeabi_d2iz+0xc14>
   12040:	e5823000 	str	r3, [r2]
   12044:	e59f3384 	ldr	r3, [pc, #900]	; 123d0 <__aeabi_d2iz+0xc78>
   12048:	e5932000 	ldr	r2, [r3]
   1204c:	e59f33b8 	ldr	r3, [pc, #952]	; 1240c <__aeabi_d2iz+0xcb4>
   12050:	e5832000 	str	r2, [r3]
   12054:	e59f33b0 	ldr	r3, [pc, #944]	; 1240c <__aeabi_d2iz+0xcb4>
   12058:	e5932000 	ldr	r2, [r3]
   1205c:	e59f33a4 	ldr	r3, [pc, #932]	; 12408 <__aeabi_d2iz+0xcb0>
   12060:	e5832000 	str	r2, [r3]
   12064:	e59f339c 	ldr	r3, [pc, #924]	; 12408 <__aeabi_d2iz+0xcb0>
   12068:	e5932000 	ldr	r2, [r3]
   1206c:	e59f33b4 	ldr	r3, [pc, #948]	; 12428 <__aeabi_d2iz+0xcd0>
   12070:	e5832000 	str	r2, [r3]
   12074:	ea00082f 	b	14138 <__aeabi_d2iz+0x29e0>
   12078:	e59f32c8 	ldr	r3, [pc, #712]	; 12348 <__aeabi_d2iz+0xbf0>
   1207c:	e5933000 	ldr	r3, [r3]
   12080:	e59b0008 	ldr	r0, [fp, #8]
   12084:	e1a01003 	mov	r1, r3
   12088:	eb00190d 	bl	184c4 <__aeabi_fsub>
   1208c:	e1a03000 	mov	r3, r0
   12090:	e1a02003 	mov	r2, r3
   12094:	e59f339c 	ldr	r3, [pc, #924]	; 12438 <__aeabi_d2iz+0xce0>
   12098:	e5832000 	str	r2, [r3]
   1209c:	e59f3384 	ldr	r3, [pc, #900]	; 12428 <__aeabi_d2iz+0xcd0>
   120a0:	e5933000 	ldr	r3, [r3]
   120a4:	e1a00003 	mov	r0, r3
   120a8:	e59f1360 	ldr	r1, [pc, #864]	; 12410 <__aeabi_d2iz+0xcb8>
   120ac:	eb001a6d 	bl	18a68 <__lesf2>
   120b0:	e1a03000 	mov	r3, r0
   120b4:	e3530000 	cmp	r3, #0	; 0x0
   120b8:	ba000000 	blt	120c0 <__aeabi_d2iz+0x968>
   120bc:	ea000008 	b	120e4 <__aeabi_d2iz+0x98c>
   120c0:	e59f3370 	ldr	r3, [pc, #880]	; 12438 <__aeabi_d2iz+0xce0>
   120c4:	e5933000 	ldr	r3, [r3]
   120c8:	e1a00003 	mov	r0, r3
   120cc:	e59f133c 	ldr	r1, [pc, #828]	; 12410 <__aeabi_d2iz+0xcb8>
   120d0:	eb001a64 	bl	18a68 <__lesf2>
   120d4:	e1a03000 	mov	r3, r0
   120d8:	e3530000 	cmp	r3, #0	; 0x0
   120dc:	ba000000 	blt	120e4 <__aeabi_d2iz+0x98c>
   120e0:	eaffffff 	b	120e4 <__aeabi_d2iz+0x98c>
   120e4:	e59f2284 	ldr	r2, [pc, #644]	; 12370 <__aeabi_d2iz+0xc18>
   120e8:	e59f3284 	ldr	r3, [pc, #644]	; 12374 <__aeabi_d2iz+0xc1c>
   120ec:	e5823000 	str	r3, [r2]
   120f0:	e59f3278 	ldr	r3, [pc, #632]	; 12370 <__aeabi_d2iz+0xc18>
   120f4:	e5933000 	ldr	r3, [r3]
   120f8:	e1a00003 	mov	r0, r3
   120fc:	e59f1274 	ldr	r1, [pc, #628]	; 12378 <__aeabi_d2iz+0xc20>
   12100:	eb0019fe 	bl	18900 <__aeabi_fdiv>
   12104:	e1a03000 	mov	r3, r0
   12108:	e1a02003 	mov	r2, r3
   1210c:	e59f3268 	ldr	r3, [pc, #616]	; 1237c <__aeabi_d2iz+0xc24>
   12110:	e5832000 	str	r2, [r3]
   12114:	e59f3260 	ldr	r3, [pc, #608]	; 1237c <__aeabi_d2iz+0xc24>
   12118:	e5933000 	ldr	r3, [r3]
   1211c:	e1a00003 	mov	r0, r3
   12120:	e59b1004 	ldr	r1, [fp, #4]
   12124:	eb00198f 	bl	18768 <__aeabi_fmul>
   12128:	e1a03000 	mov	r3, r0
   1212c:	e1a02003 	mov	r2, r3
   12130:	e59f3248 	ldr	r3, [pc, #584]	; 12380 <__aeabi_d2iz+0xc28>
   12134:	e5832000 	str	r2, [r3]
   12138:	e59f323c 	ldr	r3, [pc, #572]	; 1237c <__aeabi_d2iz+0xc24>
   1213c:	e5933000 	ldr	r3, [r3]
   12140:	e1a00003 	mov	r0, r3
   12144:	e51b102c 	ldr	r1, [fp, #-44]
   12148:	eb001986 	bl	18768 <__aeabi_fmul>
   1214c:	e1a03000 	mov	r3, r0
   12150:	e1a02003 	mov	r2, r3
   12154:	e59f3228 	ldr	r3, [pc, #552]	; 12384 <__aeabi_d2iz+0xc2c>
   12158:	e5832000 	str	r2, [r3]
   1215c:	e59f321c 	ldr	r3, [pc, #540]	; 12380 <__aeabi_d2iz+0xc28>
   12160:	e5933000 	ldr	r3, [r3]
   12164:	e1a00003 	mov	r0, r3
   12168:	ebfffbd3 	bl	110bc <__aeabi_f2d>
   1216c:	e1a03000 	mov	r3, r0
   12170:	e1a04001 	mov	r4, r1
   12174:	e1a00003 	mov	r0, r3
   12178:	e1a01004 	mov	r1, r4
   1217c:	eb001aad 	bl	18c38 <__sin_from_arm>
   12180:	e1a03000 	mov	r3, r0
   12184:	e1a04001 	mov	r4, r1
   12188:	e1a00003 	mov	r0, r3
   1218c:	e1a01004 	mov	r1, r4
   12190:	eb0018a1 	bl	1841c <__aeabi_d2f>
   12194:	e1a02000 	mov	r2, r0
   12198:	e59f31e8 	ldr	r3, [pc, #488]	; 12388 <__aeabi_d2iz+0xc30>
   1219c:	e5832000 	str	r2, [r3]
   121a0:	e59f31dc 	ldr	r3, [pc, #476]	; 12384 <__aeabi_d2iz+0xc2c>
   121a4:	e5933000 	ldr	r3, [r3]
   121a8:	e1a00003 	mov	r0, r3
   121ac:	ebfffbc2 	bl	110bc <__aeabi_f2d>
   121b0:	e1a03000 	mov	r3, r0
   121b4:	e1a04001 	mov	r4, r1
   121b8:	e1a00003 	mov	r0, r3
   121bc:	e1a01004 	mov	r1, r4
   121c0:	eb001a9c 	bl	18c38 <__sin_from_arm>
   121c4:	e1a03000 	mov	r3, r0
   121c8:	e1a04001 	mov	r4, r1
   121cc:	e1a00003 	mov	r0, r3
   121d0:	e1a01004 	mov	r1, r4
   121d4:	eb001890 	bl	1841c <__aeabi_d2f>
   121d8:	e1a02000 	mov	r2, r0
   121dc:	e59f31e0 	ldr	r3, [pc, #480]	; 123c4 <__aeabi_d2iz+0xc6c>
   121e0:	e5832000 	str	r2, [r3]
   121e4:	e59f3194 	ldr	r3, [pc, #404]	; 12380 <__aeabi_d2iz+0xc28>
   121e8:	e5933000 	ldr	r3, [r3]
   121ec:	e1a00003 	mov	r0, r3
   121f0:	ebfffbb1 	bl	110bc <__aeabi_f2d>
   121f4:	e1a03000 	mov	r3, r0
   121f8:	e1a04001 	mov	r4, r1
   121fc:	e1a00003 	mov	r0, r3
   12200:	e1a01004 	mov	r1, r4
   12204:	eb001a79 	bl	18bf0 <__cos_from_arm>
   12208:	e1a03000 	mov	r3, r0
   1220c:	e1a04001 	mov	r4, r1
   12210:	e1a00003 	mov	r0, r3
   12214:	e1a01004 	mov	r1, r4
   12218:	eb00187f 	bl	1841c <__aeabi_d2f>
   1221c:	e1a02000 	mov	r2, r0
   12220:	e59f3164 	ldr	r3, [pc, #356]	; 1238c <__aeabi_d2iz+0xc34>
   12224:	e5832000 	str	r2, [r3]
   12228:	e59f3154 	ldr	r3, [pc, #340]	; 12384 <__aeabi_d2iz+0xc2c>
   1222c:	e5933000 	ldr	r3, [r3]
   12230:	e1a00003 	mov	r0, r3
   12234:	ebfffba0 	bl	110bc <__aeabi_f2d>
   12238:	e1a03000 	mov	r3, r0
   1223c:	e1a04001 	mov	r4, r1
   12240:	e1a00003 	mov	r0, r3
   12244:	e1a01004 	mov	r1, r4
   12248:	eb001a68 	bl	18bf0 <__cos_from_arm>
   1224c:	e1a03000 	mov	r3, r0
   12250:	e1a04001 	mov	r4, r1
   12254:	e1a00003 	mov	r0, r3
   12258:	e1a01004 	mov	r1, r4
   1225c:	eb00186e 	bl	1841c <__aeabi_d2f>
   12260:	e1a02000 	mov	r2, r0
   12264:	e59f3154 	ldr	r3, [pc, #340]	; 123c0 <__aeabi_d2iz+0xc68>
   12268:	e5832000 	str	r2, [r3]
   1226c:	e59f3150 	ldr	r3, [pc, #336]	; 123c4 <__aeabi_d2iz+0xc6c>
   12270:	e5932000 	ldr	r2, [r3]
   12274:	e59f3148 	ldr	r3, [pc, #328]	; 123c4 <__aeabi_d2iz+0xc6c>
   12278:	e5933000 	ldr	r3, [r3]
   1227c:	e1a00002 	mov	r0, r2
   12280:	e1a01003 	mov	r1, r3
   12284:	eb001937 	bl	18768 <__aeabi_fmul>
   12288:	e1a03000 	mov	r3, r0
   1228c:	e1a02003 	mov	r2, r3
   12290:	e59f311c 	ldr	r3, [pc, #284]	; 123b4 <__aeabi_d2iz+0xc5c>
   12294:	e5832000 	str	r2, [r3]
   12298:	e59f3120 	ldr	r3, [pc, #288]	; 123c0 <__aeabi_d2iz+0xc68>
   1229c:	e5932000 	ldr	r2, [r3]
   122a0:	e59f3118 	ldr	r3, [pc, #280]	; 123c0 <__aeabi_d2iz+0xc68>
   122a4:	e5933000 	ldr	r3, [r3]
   122a8:	e1a00002 	mov	r0, r2
   122ac:	e1a01003 	mov	r1, r3
   122b0:	eb00192c 	bl	18768 <__aeabi_fmul>
   122b4:	e1a03000 	mov	r3, r0
   122b8:	e1a02003 	mov	r2, r3
   122bc:	e59f30e8 	ldr	r3, [pc, #232]	; 123ac <__aeabi_d2iz+0xc54>
   122c0:	e5832000 	str	r2, [r3]
   122c4:	e59f30bc 	ldr	r3, [pc, #188]	; 12388 <__aeabi_d2iz+0xc30>
   122c8:	e5932000 	ldr	r2, [r3]
   122cc:	e59f3100 	ldr	r3, [pc, #256]	; 123d4 <__aeabi_d2iz+0xc7c>
   122d0:	e5832004 	str	r2, [r3, #4]
   122d4:	e59f30b0 	ldr	r3, [pc, #176]	; 1238c <__aeabi_d2iz+0xc34>
   122d8:	e5932000 	ldr	r2, [r3]
   122dc:	e59f30f4 	ldr	r3, [pc, #244]	; 123d8 <__aeabi_d2iz+0xc80>
   122e0:	e5832004 	str	r2, [r3, #4]
   122e4:	e59f311c 	ldr	r3, [pc, #284]	; 12408 <__aeabi_d2iz+0xcb0>
   122e8:	e5933000 	ldr	r3, [r3]
   122ec:	e51b0028 	ldr	r0, [fp, #-40]
   122f0:	e1a01003 	mov	r1, r3
   122f4:	eb0019dd 	bl	18a70 <__cmpsf2>
   122f8:	e1a03000 	mov	r3, r0
   122fc:	e3530000 	cmp	r3, #0	; 0x0
   12300:	1a00004f 	bne	12444 <__aeabi_d2iz+0xcec>
   12304:	e59f3100 	ldr	r3, [pc, #256]	; 1240c <__aeabi_d2iz+0xcb4>
   12308:	e5933000 	ldr	r3, [r3]
   1230c:	e51b002c 	ldr	r0, [fp, #-44]
   12310:	e1a01003 	mov	r1, r3
   12314:	eb0019d5 	bl	18a70 <__cmpsf2>
   12318:	e1a03000 	mov	r3, r0
   1231c:	e3530000 	cmp	r3, #0	; 0x0
   12320:	1a000047 	bne	12444 <__aeabi_d2iz+0xcec>
   12324:	ea000196 	b	12984 <__aeabi_d2iz+0x122c>
   12328:	40001640 	andmi	r1, r0, r0, asr #12
   1232c:	3f800000 	svccc	0x00800000
   12330:	40001390 	mulmi	r0, r0, r3
   12334:	45c75119 	strmib	r5, [r7, #281]
   12338:	4000138c 	andmi	r1, r0, ip, lsl #7
   1233c:	45c6a605 	strmib	sl, [r6, #1541]
   12340:	45c7199a 	strmib	r1, [r7, #2458]
   12344:	40001374 	andmi	r1, r0, r4, ror r3
   12348:	4000136c 	andmi	r1, r0, ip, ror #6
   1234c:	44faa000 	ldrmibt	sl, [sl]
   12350:	40001744 	andmi	r1, r0, r4, asr #14
   12354:	40001f40 	andmi	r1, r0, r0, asr #30
   12358:	40001f3c 	andmi	r1, r0, ip, lsr pc
   1235c:	40001f38 	andmi	r1, r0, r8, lsr pc
   12360:	40001368 	andmi	r1, r0, r8, ror #6
   12364:	400016a8 	andmi	r1, r0, r8, lsr #13
   12368:	40001674 	andmi	r1, r0, r4, ror r6
   1236c:	c47a0000 	ldrgtbt	r0, [sl]
   12370:	40001398 	mulmi	r0, r8, r3
   12374:	40490fdb 	ldrmid	r0, [r9], #-251
   12378:	43340000 	teqmi	r4, #0	; 0x0
   1237c:	40001394 	mulmi	r0, r4, r3
   12380:	40001350 	andmi	r1, r0, r0, asr r3
   12384:	4000134c 	andmi	r1, r0, ip, asr #6
   12388:	40001348 	andmi	r1, r0, r8, asr #6
   1238c:	40001340 	andmi	r1, r0, r0, asr #6
   12390:	40001328 	andmi	r1, r0, r8, lsr #6
   12394:	4000132c 	andmi	r1, r0, ip, lsr #6
   12398:	40001378 	andmi	r1, r0, r8, ror r3
   1239c:	40001370 	andmi	r1, r0, r0, ror r3
   123a0:	40001330 	andmi	r1, r0, r0, lsr r3
   123a4:	4000131c 	andmi	r1, r0, ip, lsl r3
   123a8:	40001384 	andmi	r1, r0, r4, lsl #7
   123ac:	40001334 	andmi	r1, r0, r4, lsr r3
   123b0:	40001380 	andmi	r1, r0, r0, lsl #7
   123b4:	40001338 	andmi	r1, r0, r8, lsr r3
   123b8:	40001310 	andmi	r1, r0, r0, lsl r3
   123bc:	4000137c 	andmi	r1, r0, ip, ror r3
   123c0:	4000133c 	andmi	r1, r0, ip, lsr r3
   123c4:	40001344 	andmi	r1, r0, r4, asr #6
   123c8:	40001314 	andmi	r1, r0, r4, lsl r3
   123cc:	4000130c 	andmi	r1, r0, ip, lsl #6
   123d0:	40001358 	andmi	r1, r0, r8, asr r3
   123d4:	40001710 	andmi	r1, r0, r0, lsl r7
   123d8:	400016dc 	ldrmid	r1, [r0], -ip
   123dc:	40001f4c 	andmi	r1, r0, ip, asr #30
   123e0:	40001388 	andmi	r1, r0, r8, lsl #7
   123e4:	40001318 	andmi	r1, r0, r8, lsl r3
   123e8:	400012f4 	strmid	r1, [r0], -r4
   123ec:	400012f8 	strmid	r1, [r0], -r8
   123f0:	400012fc 	strmid	r1, [r0], -ip
   123f4:	40001300 	andmi	r1, r0, r0, lsl #6
   123f8:	40001308 	andmi	r1, r0, r8, lsl #6
   123fc:	40001304 	andmi	r1, r0, r4, lsl #6
   12400:	40001f34 	andmi	r1, r0, r4, lsr pc
   12404:	40001f30 	andmi	r1, r0, r0, lsr pc
   12408:	40001360 	andmi	r1, r0, r0, ror #6
   1240c:	4000135c 	andmi	r1, r0, ip, asr r3
   12410:	00000000 	andeq	r0, r0, r0
   12414:	40001324 	andmi	r1, r0, r4, lsr #6
   12418:	40000860 	andmi	r0, r0, r0, ror #16
   1241c:	40001320 	andmi	r1, r0, r0, lsr #6
   12420:	4000139c 	mulmi	r0, ip, r3
   12424:	400019e8 	andmi	r1, r0, r8, ror #19
   12428:	40001364 	andmi	r1, r0, r4, ror #6
   1242c:	40000864 	andmi	r0, r0, r4, ror #16
   12430:	40001f48 	andmi	r1, r0, r8, asr #30
   12434:	40000b08 	andmi	r0, r0, r8, lsl #22
   12438:	40001354 	andmi	r1, r0, r4, asr r3
   1243c:	40001c8c 	andmi	r1, r0, ip, lsl #25
   12440:	40001f44 	andmi	r1, r0, r4, asr #30
   12444:	e51f30a4 	ldr	r3, [pc, #-164]	; 123a8 <__aeabi_d2iz+0xc50>
   12448:	e5934000 	ldr	r4, [r3]
   1244c:	e51f3098 	ldr	r3, [pc, #-152]	; 123bc <__aeabi_d2iz+0xc64>
   12450:	e5932000 	ldr	r2, [r3]
   12454:	e51f30a8 	ldr	r3, [pc, #-168]	; 123b4 <__aeabi_d2iz+0xc5c>
   12458:	e5933000 	ldr	r3, [r3]
   1245c:	e1a00002 	mov	r0, r2
   12460:	e1a01003 	mov	r1, r3
   12464:	eb0018bf 	bl	18768 <__aeabi_fmul>
   12468:	e1a03000 	mov	r3, r0
   1246c:	e1a00004 	mov	r0, r4
   12470:	e1a01003 	mov	r1, r3
   12474:	eb001812 	bl	184c4 <__aeabi_fsub>
   12478:	e1a03000 	mov	r3, r0
   1247c:	e1a00003 	mov	r0, r3
   12480:	ebfffb0d 	bl	110bc <__aeabi_f2d>
   12484:	e1a03000 	mov	r3, r0
   12488:	e1a04001 	mov	r4, r1
   1248c:	e1a00003 	mov	r0, r3
   12490:	e1a01004 	mov	r1, r4
   12494:	eb0019e4 	bl	18c2c <__sqrt_from_arm>
   12498:	e1a03000 	mov	r3, r0
   1249c:	e1a04001 	mov	r4, r1
   124a0:	e1a00003 	mov	r0, r3
   124a4:	e1a01004 	mov	r1, r4
   124a8:	eb0017db 	bl	1841c <__aeabi_d2f>
   124ac:	e1a02000 	mov	r2, r0
   124b0:	e51f3118 	ldr	r3, [pc, #-280]	; 123a0 <__aeabi_d2iz+0xc48>
   124b4:	e5832000 	str	r2, [r3]
   124b8:	e51f3120 	ldr	r3, [pc, #-288]	; 123a0 <__aeabi_d2iz+0xc48>
   124bc:	e5933000 	ldr	r3, [r3]
   124c0:	e1a00003 	mov	r0, r3
   124c4:	e51b1028 	ldr	r1, [fp, #-40]
   124c8:	eb0018a6 	bl	18768 <__aeabi_fmul>
   124cc:	e1a03000 	mov	r3, r0
   124d0:	e1a02003 	mov	r2, r3
   124d4:	e51f3148 	ldr	r3, [pc, #-328]	; 12394 <__aeabi_d2iz+0xc3c>
   124d8:	e5832000 	str	r2, [r3]
   124dc:	e51f3150 	ldr	r3, [pc, #-336]	; 12394 <__aeabi_d2iz+0xc3c>
   124e0:	e5932000 	ldr	r2, [r3]
   124e4:	e51f3144 	ldr	r3, [pc, #-324]	; 123a8 <__aeabi_d2iz+0xc50>
   124e8:	e5933000 	ldr	r3, [r3]
   124ec:	e1a00002 	mov	r0, r2
   124f0:	e1a01003 	mov	r1, r3
   124f4:	eb0017f3 	bl	184c8 <__addsf3>
   124f8:	e1a03000 	mov	r3, r0
   124fc:	e1a04003 	mov	r4, r3
   12500:	e51f3174 	ldr	r3, [pc, #-372]	; 12394 <__aeabi_d2iz+0xc3c>
   12504:	e5932000 	ldr	r2, [r3]
   12508:	e51f3160 	ldr	r3, [pc, #-352]	; 123b0 <__aeabi_d2iz+0xc58>
   1250c:	e5933000 	ldr	r3, [r3]
   12510:	e1a00002 	mov	r0, r2
   12514:	e1a01003 	mov	r1, r3
   12518:	eb0017ea 	bl	184c8 <__addsf3>
   1251c:	e1a03000 	mov	r3, r0
   12520:	e1a00004 	mov	r0, r4
   12524:	e1a01003 	mov	r1, r3
   12528:	eb0018f4 	bl	18900 <__aeabi_fdiv>
   1252c:	e1a03000 	mov	r3, r0
   12530:	e1a05003 	mov	r5, r3
   12534:	e51f31a8 	ldr	r3, [pc, #-424]	; 12394 <__aeabi_d2iz+0xc3c>
   12538:	e5932000 	ldr	r2, [r3]
   1253c:	e51f319c 	ldr	r3, [pc, #-412]	; 123a8 <__aeabi_d2iz+0xc50>
   12540:	e5933000 	ldr	r3, [r3]
   12544:	e1a00002 	mov	r0, r2
   12548:	e1a01003 	mov	r1, r3
   1254c:	eb0017dd 	bl	184c8 <__addsf3>
   12550:	e1a03000 	mov	r3, r0
   12554:	e1a04003 	mov	r4, r3
   12558:	e51f31cc 	ldr	r3, [pc, #-460]	; 12394 <__aeabi_d2iz+0xc3c>
   1255c:	e5932000 	ldr	r2, [r3]
   12560:	e51f31b8 	ldr	r3, [pc, #-440]	; 123b0 <__aeabi_d2iz+0xc58>
   12564:	e5933000 	ldr	r3, [r3]
   12568:	e1a00002 	mov	r0, r2
   1256c:	e1a01003 	mov	r1, r3
   12570:	eb0017d4 	bl	184c8 <__addsf3>
   12574:	e1a03000 	mov	r3, r0
   12578:	e1a00004 	mov	r0, r4
   1257c:	e1a01003 	mov	r1, r3
   12580:	eb0018de 	bl	18900 <__aeabi_fdiv>
   12584:	e1a03000 	mov	r3, r0
   12588:	e1a00005 	mov	r0, r5
   1258c:	e1a01003 	mov	r1, r3
   12590:	eb001874 	bl	18768 <__aeabi_fmul>
   12594:	e1a03000 	mov	r3, r0
   12598:	e1a02003 	mov	r2, r3
   1259c:	e51f3214 	ldr	r3, [pc, #-532]	; 12390 <__aeabi_d2iz+0xc38>
   125a0:	e5832000 	str	r2, [r3]
   125a4:	e51f31e8 	ldr	r3, [pc, #-488]	; 123c4 <__aeabi_d2iz+0xc6c>
   125a8:	e5933000 	ldr	r3, [r3]
   125ac:	e1a00003 	mov	r0, r3
   125b0:	ebfffac1 	bl	110bc <__aeabi_f2d>
   125b4:	e1a05000 	mov	r5, r0
   125b8:	e1a06001 	mov	r6, r1
   125bc:	e51f3234 	ldr	r3, [pc, #-564]	; 12390 <__aeabi_d2iz+0xc38>
   125c0:	e5932000 	ldr	r2, [r3]
   125c4:	e51f3220 	ldr	r3, [pc, #-544]	; 123ac <__aeabi_d2iz+0xc54>
   125c8:	e5933000 	ldr	r3, [r3]
   125cc:	e1a00002 	mov	r0, r2
   125d0:	e1a01003 	mov	r1, r3
   125d4:	eb001863 	bl	18768 <__aeabi_fmul>
   125d8:	e1a03000 	mov	r3, r0
   125dc:	e1a02003 	mov	r2, r3
   125e0:	e51f3234 	ldr	r3, [pc, #-564]	; 123b4 <__aeabi_d2iz+0xc5c>
   125e4:	e5933000 	ldr	r3, [r3]
   125e8:	e1a00002 	mov	r0, r2
   125ec:	e1a01003 	mov	r1, r3
   125f0:	eb0017b4 	bl	184c8 <__addsf3>
   125f4:	e1a03000 	mov	r3, r0
   125f8:	e1a00003 	mov	r0, r3
   125fc:	ebfffaae 	bl	110bc <__aeabi_f2d>
   12600:	e1a03000 	mov	r3, r0
   12604:	e1a04001 	mov	r4, r1
   12608:	e1a00003 	mov	r0, r3
   1260c:	e1a01004 	mov	r1, r4
   12610:	eb001985 	bl	18c2c <__sqrt_from_arm>
   12614:	e1a03000 	mov	r3, r0
   12618:	e1a04001 	mov	r4, r1
   1261c:	e1a00005 	mov	r0, r5
   12620:	e1a01006 	mov	r1, r6
   12624:	e1a02003 	mov	r2, r3
   12628:	e1a03004 	mov	r3, r4
   1262c:	ebfffb76 	bl	1140c <__aeabi_ddiv>
   12630:	e1a03000 	mov	r3, r0
   12634:	e1a04001 	mov	r4, r1
   12638:	e1a00003 	mov	r0, r3
   1263c:	e1a01004 	mov	r1, r4
   12640:	eb001775 	bl	1841c <__aeabi_d2f>
   12644:	e1a02000 	mov	r2, r0
   12648:	e51f323c 	ldr	r3, [pc, #-572]	; 12414 <__aeabi_d2iz+0xcbc>
   1264c:	e5832000 	str	r2, [r3]
   12650:	e51f3244 	ldr	r3, [pc, #-580]	; 12414 <__aeabi_d2iz+0xcbc>
   12654:	e5932000 	ldr	r2, [r3]
   12658:	e51f324c 	ldr	r3, [pc, #-588]	; 12414 <__aeabi_d2iz+0xcbc>
   1265c:	e5933000 	ldr	r3, [r3]
   12660:	e1a00002 	mov	r0, r2
   12664:	e1a01003 	mov	r1, r3
   12668:	eb00183e 	bl	18768 <__aeabi_fmul>
   1266c:	e1a03000 	mov	r3, r0
   12670:	e1a00003 	mov	r0, r3
   12674:	ebfffa90 	bl	110bc <__aeabi_f2d>
   12678:	e1a03000 	mov	r3, r0
   1267c:	e1a04001 	mov	r4, r1
   12680:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
   12684:	e2800603 	add	r0, r0, #3145728	; 0x300000
   12688:	e3a01000 	mov	r1, #0	; 0x0
   1268c:	e1a02003 	mov	r2, r3
   12690:	e1a03004 	mov	r3, r4
   12694:	ebfff9ae 	bl	10d54 <__aeabi_dsub>
   12698:	e1a03000 	mov	r3, r0
   1269c:	e1a04001 	mov	r4, r1
   126a0:	e1a00003 	mov	r0, r3
   126a4:	e1a01004 	mov	r1, r4
   126a8:	eb00195f 	bl	18c2c <__sqrt_from_arm>
   126ac:	e1a03000 	mov	r3, r0
   126b0:	e1a04001 	mov	r4, r1
   126b4:	e1a00003 	mov	r0, r3
   126b8:	e1a01004 	mov	r1, r4
   126bc:	eb001756 	bl	1841c <__aeabi_d2f>
   126c0:	e1a02000 	mov	r2, r0
   126c4:	e51f32b0 	ldr	r3, [pc, #-688]	; 1241c <__aeabi_d2iz+0xcc4>
   126c8:	e5832000 	str	r2, [r3]
   126cc:	e51b0028 	ldr	r0, [fp, #-40]
   126d0:	e51b1028 	ldr	r1, [fp, #-40]
   126d4:	eb001823 	bl	18768 <__aeabi_fmul>
   126d8:	e1a03000 	mov	r3, r0
   126dc:	e1a00003 	mov	r0, r3
   126e0:	ebfffa75 	bl	110bc <__aeabi_f2d>
   126e4:	e1a05000 	mov	r5, r0
   126e8:	e1a06001 	mov	r6, r1
   126ec:	e51f3360 	ldr	r3, [pc, #-864]	; 12394 <__aeabi_d2iz+0xc3c>
   126f0:	e5933000 	ldr	r3, [r3]
   126f4:	e1a00003 	mov	r0, r3
   126f8:	ebfffa6f 	bl	110bc <__aeabi_f2d>
   126fc:	e1a03000 	mov	r3, r0
   12700:	e1a04001 	mov	r4, r1
   12704:	e1a00003 	mov	r0, r3
   12708:	e1a01004 	mov	r1, r4
   1270c:	e1a02003 	mov	r2, r3
   12710:	e1a03004 	mov	r3, r4
   12714:	ebfff98f 	bl	10d58 <__adddf3>
   12718:	e1a03000 	mov	r3, r0
   1271c:	e1a04001 	mov	r4, r1
   12720:	e1a00005 	mov	r0, r5
   12724:	e1a01006 	mov	r1, r6
   12728:	e1a02003 	mov	r2, r3
   1272c:	e1a03004 	mov	r3, r4
   12730:	ebfff988 	bl	10d58 <__adddf3>
   12734:	e1a03000 	mov	r3, r0
   12738:	e1a04001 	mov	r4, r1
   1273c:	e1a05003 	mov	r5, r3
   12740:	e1a06004 	mov	r6, r4
   12744:	e51f33b4 	ldr	r3, [pc, #-948]	; 12398 <__aeabi_d2iz+0xc40>
   12748:	e5934000 	ldr	r4, [r3]
   1274c:	e51f33b8 	ldr	r3, [pc, #-952]	; 1239c <__aeabi_d2iz+0xc44>
   12750:	e5932000 	ldr	r2, [r3]
   12754:	e51f33a8 	ldr	r3, [pc, #-936]	; 123b4 <__aeabi_d2iz+0xc5c>
   12758:	e5933000 	ldr	r3, [r3]
   1275c:	e1a00002 	mov	r0, r2
   12760:	e1a01003 	mov	r1, r3
   12764:	eb0017ff 	bl	18768 <__aeabi_fmul>
   12768:	e1a03000 	mov	r3, r0
   1276c:	e1a00004 	mov	r0, r4
   12770:	e1a01003 	mov	r1, r3
   12774:	eb001752 	bl	184c4 <__aeabi_fsub>
   12778:	e1a03000 	mov	r3, r0
   1277c:	e1a04003 	mov	r4, r3
   12780:	e51f33e8 	ldr	r3, [pc, #-1000]	; 123a0 <__aeabi_d2iz+0xc48>
   12784:	e5932000 	ldr	r2, [r3]
   12788:	e51f33f0 	ldr	r3, [pc, #-1008]	; 123a0 <__aeabi_d2iz+0xc48>
   1278c:	e5933000 	ldr	r3, [r3]
   12790:	e1a00002 	mov	r0, r2
   12794:	e1a01003 	mov	r1, r3
   12798:	eb0017f2 	bl	18768 <__aeabi_fmul>
   1279c:	e1a03000 	mov	r3, r0
   127a0:	e1a00004 	mov	r0, r4
   127a4:	e1a01003 	mov	r1, r3
   127a8:	eb001854 	bl	18900 <__aeabi_fdiv>
   127ac:	e1a03000 	mov	r3, r0
   127b0:	e1a00003 	mov	r0, r3
   127b4:	ebfffa40 	bl	110bc <__aeabi_f2d>
   127b8:	e1a03000 	mov	r3, r0
   127bc:	e1a04001 	mov	r4, r1
   127c0:	e1a00005 	mov	r0, r5
   127c4:	e1a01006 	mov	r1, r6
   127c8:	e1a02003 	mov	r2, r3
   127cc:	e1a03004 	mov	r3, r4
   127d0:	ebfff960 	bl	10d58 <__adddf3>
   127d4:	e1a03000 	mov	r3, r0
   127d8:	e1a04001 	mov	r4, r1
   127dc:	e1a00003 	mov	r0, r3
   127e0:	e1a01004 	mov	r1, r4
   127e4:	eb00170c 	bl	1841c <__aeabi_d2f>
   127e8:	e1a02000 	mov	r2, r0
   127ec:	e51f3450 	ldr	r3, [pc, #-1104]	; 123a4 <__aeabi_d2iz+0xc4c>
   127f0:	e5832000 	str	r2, [r3]
   127f4:	e51f3458 	ldr	r3, [pc, #-1112]	; 123a4 <__aeabi_d2iz+0xc4c>
   127f8:	e5933000 	ldr	r3, [r3]
   127fc:	e1a00003 	mov	r0, r3
   12800:	ebfffa2d 	bl	110bc <__aeabi_f2d>
   12804:	e1a03000 	mov	r3, r0
   12808:	e1a04001 	mov	r4, r1
   1280c:	e1a00003 	mov	r0, r3
   12810:	e1a01004 	mov	r1, r4
   12814:	eb001904 	bl	18c2c <__sqrt_from_arm>
   12818:	e1a03000 	mov	r3, r0
   1281c:	e1a04001 	mov	r4, r1
   12820:	e1a00003 	mov	r0, r3
   12824:	e1a01004 	mov	r1, r4
   12828:	eb0016fb 	bl	1841c <__aeabi_d2f>
   1282c:	e1a02000 	mov	r2, r0
   12830:	e51f3454 	ldr	r3, [pc, #-1108]	; 123e4 <__aeabi_d2iz+0xc8c>
   12834:	e5832000 	str	r2, [r3]
   12838:	e51f3498 	ldr	r3, [pc, #-1176]	; 123a8 <__aeabi_d2iz+0xc50>
   1283c:	e5932000 	ldr	r2, [r3]
   12840:	e51f349c 	ldr	r3, [pc, #-1180]	; 123ac <__aeabi_d2iz+0xc54>
   12844:	e5933000 	ldr	r3, [r3]
   12848:	e1a00002 	mov	r0, r2
   1284c:	e1a01003 	mov	r1, r3
   12850:	eb0017c4 	bl	18768 <__aeabi_fmul>
   12854:	e1a03000 	mov	r3, r0
   12858:	e1a04003 	mov	r4, r3
   1285c:	e51f34b4 	ldr	r3, [pc, #-1204]	; 123b0 <__aeabi_d2iz+0xc58>
   12860:	e5932000 	ldr	r2, [r3]
   12864:	e51f34b8 	ldr	r3, [pc, #-1208]	; 123b4 <__aeabi_d2iz+0xc5c>
   12868:	e5933000 	ldr	r3, [r3]
   1286c:	e1a00002 	mov	r0, r2
   12870:	e1a01003 	mov	r1, r3
   12874:	eb0017bb 	bl	18768 <__aeabi_fmul>
   12878:	e1a03000 	mov	r3, r0
   1287c:	e1a00004 	mov	r0, r4
   12880:	e1a01003 	mov	r1, r3
   12884:	eb00170f 	bl	184c8 <__addsf3>
   12888:	e1a03000 	mov	r3, r0
   1288c:	e1a00003 	mov	r0, r3
   12890:	ebfffa09 	bl	110bc <__aeabi_f2d>
   12894:	e1a03000 	mov	r3, r0
   12898:	e1a04001 	mov	r4, r1
   1289c:	e1a00003 	mov	r0, r3
   128a0:	e1a01004 	mov	r1, r4
   128a4:	eb0018e0 	bl	18c2c <__sqrt_from_arm>
   128a8:	e1a03000 	mov	r3, r0
   128ac:	e1a04001 	mov	r4, r1
   128b0:	e1a00003 	mov	r0, r3
   128b4:	e1a01004 	mov	r1, r4
   128b8:	eb0016d7 	bl	1841c <__aeabi_d2f>
   128bc:	e1a02000 	mov	r2, r0
   128c0:	e51f3500 	ldr	r3, [pc, #-1280]	; 123c8 <__aeabi_d2iz+0xc70>
   128c4:	e5832000 	str	r2, [r3]
   128c8:	e51f3508 	ldr	r3, [pc, #-1288]	; 123c8 <__aeabi_d2iz+0xc70>
   128cc:	e5933000 	ldr	r3, [r3]
   128d0:	e1a00003 	mov	r0, r3
   128d4:	e51b1028 	ldr	r1, [fp, #-40]
   128d8:	eb0016fa 	bl	184c8 <__addsf3>
   128dc:	e1a03000 	mov	r3, r0
   128e0:	e1a02003 	mov	r2, r3
   128e4:	e51f3508 	ldr	r3, [pc, #-1288]	; 123e4 <__aeabi_d2iz+0xc8c>
   128e8:	e5933000 	ldr	r3, [r3]
   128ec:	e1a00002 	mov	r0, r2
   128f0:	e1a01003 	mov	r1, r3
   128f4:	eb001801 	bl	18900 <__aeabi_fdiv>
   128f8:	e1a03000 	mov	r3, r0
   128fc:	e1a02003 	mov	r2, r3
   12900:	e51f3550 	ldr	r3, [pc, #-1360]	; 123b8 <__aeabi_d2iz+0xc60>
   12904:	e5832000 	str	r2, [r3]
   12908:	e51f3554 	ldr	r3, [pc, #-1364]	; 123bc <__aeabi_d2iz+0xc64>
   1290c:	e5932000 	ldr	r2, [r3]
   12910:	e51f3558 	ldr	r3, [pc, #-1368]	; 123c0 <__aeabi_d2iz+0xc68>
   12914:	e5933000 	ldr	r3, [r3]
   12918:	e1a00002 	mov	r0, r2
   1291c:	e1a01003 	mov	r1, r3
   12920:	eb001790 	bl	18768 <__aeabi_fmul>
   12924:	e1a03000 	mov	r3, r0
   12928:	e1a02003 	mov	r2, r3
   1292c:	e51f3570 	ldr	r3, [pc, #-1392]	; 123c4 <__aeabi_d2iz+0xc6c>
   12930:	e5933000 	ldr	r3, [r3]
   12934:	e1a00002 	mov	r0, r2
   12938:	e1a01003 	mov	r1, r3
   1293c:	eb001789 	bl	18768 <__aeabi_fmul>
   12940:	e1a03000 	mov	r3, r0
   12944:	e1a04003 	mov	r4, r3
   12948:	e51f356c 	ldr	r3, [pc, #-1388]	; 123e4 <__aeabi_d2iz+0xc8c>
   1294c:	e5932000 	ldr	r2, [r3]
   12950:	e51f3590 	ldr	r3, [pc, #-1424]	; 123c8 <__aeabi_d2iz+0xc70>
   12954:	e5933000 	ldr	r3, [r3]
   12958:	e1a00002 	mov	r0, r2
   1295c:	e1a01003 	mov	r1, r3
   12960:	eb001780 	bl	18768 <__aeabi_fmul>
   12964:	e1a03000 	mov	r3, r0
   12968:	e1a00004 	mov	r0, r4
   1296c:	e1a01003 	mov	r1, r3
   12970:	eb0017e2 	bl	18900 <__aeabi_fdiv>
   12974:	e1a03000 	mov	r3, r0
   12978:	e1a02003 	mov	r2, r3
   1297c:	e51f35b8 	ldr	r3, [pc, #-1464]	; 123cc <__aeabi_d2iz+0xc74>
   12980:	e5832000 	str	r2, [r3]
   12984:	e51f35bc 	ldr	r3, [pc, #-1468]	; 123d0 <__aeabi_d2iz+0xc78>
   12988:	e5933000 	ldr	r3, [r3]
   1298c:	e59b0004 	ldr	r0, [fp, #4]
   12990:	e1a01003 	mov	r1, r3
   12994:	eb001835 	bl	18a70 <__cmpsf2>
   12998:	e1a03000 	mov	r3, r0
   1299c:	e3530000 	cmp	r3, #0	; 0x0
   129a0:	1a000000 	bne	129a8 <__aeabi_d2iz+0x1250>
   129a4:	ea00004e 	b	12ae4 <__aeabi_d2iz+0x138c>
   129a8:	e51f2570 	ldr	r2, [pc, #-1392]	; 12440 <__aeabi_d2iz+0xce8>
   129ac:	e3a03002 	mov	r3, #2	; 0x2
   129b0:	e5823000 	str	r3, [r2]
   129b4:	ea000044 	b	12acc <__aeabi_d2iz+0x1374>
   129b8:	e51f3580 	ldr	r3, [pc, #-1408]	; 12440 <__aeabi_d2iz+0xce8>
   129bc:	e5934000 	ldr	r4, [r3]
   129c0:	e51f35f4 	ldr	r3, [pc, #-1524]	; 123d4 <__aeabi_d2iz+0xc7c>
   129c4:	e5931004 	ldr	r1, [r3, #4]
   129c8:	e51f3590 	ldr	r3, [pc, #-1424]	; 12440 <__aeabi_d2iz+0xce8>
   129cc:	e5933000 	ldr	r3, [r3]
   129d0:	e2432001 	sub	r2, r3, #1	; 0x1
   129d4:	e51f3604 	ldr	r3, [pc, #-1540]	; 123d8 <__aeabi_d2iz+0xc80>
   129d8:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   129dc:	e1a00001 	mov	r0, r1
   129e0:	e1a01003 	mov	r1, r3
   129e4:	eb00175f 	bl	18768 <__aeabi_fmul>
   129e8:	e1a03000 	mov	r3, r0
   129ec:	e1a05003 	mov	r5, r3
   129f0:	e51f3620 	ldr	r3, [pc, #-1568]	; 123d8 <__aeabi_d2iz+0xc80>
   129f4:	e5931004 	ldr	r1, [r3, #4]
   129f8:	e51f35c0 	ldr	r3, [pc, #-1472]	; 12440 <__aeabi_d2iz+0xce8>
   129fc:	e5933000 	ldr	r3, [r3]
   12a00:	e2432001 	sub	r2, r3, #1	; 0x1
   12a04:	e51f3638 	ldr	r3, [pc, #-1592]	; 123d4 <__aeabi_d2iz+0xc7c>
   12a08:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   12a0c:	e1a00001 	mov	r0, r1
   12a10:	e1a01003 	mov	r1, r3
   12a14:	eb001753 	bl	18768 <__aeabi_fmul>
   12a18:	e1a03000 	mov	r3, r0
   12a1c:	e1a00005 	mov	r0, r5
   12a20:	e1a01003 	mov	r1, r3
   12a24:	eb0016a7 	bl	184c8 <__addsf3>
   12a28:	e1a03000 	mov	r3, r0
   12a2c:	e1a02003 	mov	r2, r3
   12a30:	e51f3664 	ldr	r3, [pc, #-1636]	; 123d4 <__aeabi_d2iz+0xc7c>
   12a34:	e7832104 	str	r2, [r3, r4, lsl #2]
   12a38:	e51f3600 	ldr	r3, [pc, #-1536]	; 12440 <__aeabi_d2iz+0xce8>
   12a3c:	e5934000 	ldr	r4, [r3]
   12a40:	e51f3670 	ldr	r3, [pc, #-1648]	; 123d8 <__aeabi_d2iz+0xc80>
   12a44:	e5931004 	ldr	r1, [r3, #4]
   12a48:	e51f3610 	ldr	r3, [pc, #-1552]	; 12440 <__aeabi_d2iz+0xce8>
   12a4c:	e5933000 	ldr	r3, [r3]
   12a50:	e2432001 	sub	r2, r3, #1	; 0x1
   12a54:	e51f3684 	ldr	r3, [pc, #-1668]	; 123d8 <__aeabi_d2iz+0xc80>
   12a58:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   12a5c:	e1a00001 	mov	r0, r1
   12a60:	e1a01003 	mov	r1, r3
   12a64:	eb00173f 	bl	18768 <__aeabi_fmul>
   12a68:	e1a03000 	mov	r3, r0
   12a6c:	e1a05003 	mov	r5, r3
   12a70:	e51f36a4 	ldr	r3, [pc, #-1700]	; 123d4 <__aeabi_d2iz+0xc7c>
   12a74:	e5931004 	ldr	r1, [r3, #4]
   12a78:	e51f3640 	ldr	r3, [pc, #-1600]	; 12440 <__aeabi_d2iz+0xce8>
   12a7c:	e5933000 	ldr	r3, [r3]
   12a80:	e2432001 	sub	r2, r3, #1	; 0x1
   12a84:	e51f36b8 	ldr	r3, [pc, #-1720]	; 123d4 <__aeabi_d2iz+0xc7c>
   12a88:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   12a8c:	e1a00001 	mov	r0, r1
   12a90:	e1a01003 	mov	r1, r3
   12a94:	eb001733 	bl	18768 <__aeabi_fmul>
   12a98:	e1a03000 	mov	r3, r0
   12a9c:	e1a00005 	mov	r0, r5
   12aa0:	e1a01003 	mov	r1, r3
   12aa4:	eb001686 	bl	184c4 <__aeabi_fsub>
   12aa8:	e1a03000 	mov	r3, r0
   12aac:	e1a02003 	mov	r2, r3
   12ab0:	e51f36e0 	ldr	r3, [pc, #-1760]	; 123d8 <__aeabi_d2iz+0xc80>
   12ab4:	e7832104 	str	r2, [r3, r4, lsl #2]
   12ab8:	e51f3680 	ldr	r3, [pc, #-1664]	; 12440 <__aeabi_d2iz+0xce8>
   12abc:	e5933000 	ldr	r3, [r3]
   12ac0:	e2832001 	add	r2, r3, #1	; 0x1
   12ac4:	e51f368c 	ldr	r3, [pc, #-1676]	; 12440 <__aeabi_d2iz+0xce8>
   12ac8:	e5832000 	str	r2, [r3]
   12acc:	e51f3694 	ldr	r3, [pc, #-1684]	; 12440 <__aeabi_d2iz+0xce8>
   12ad0:	e5932000 	ldr	r2, [r3]
   12ad4:	e51f3700 	ldr	r3, [pc, #-1792]	; 123dc <__aeabi_d2iz+0xc84>
   12ad8:	e5933000 	ldr	r3, [r3]
   12adc:	e1520003 	cmp	r2, r3
   12ae0:	daffffb4 	ble	129b8 <__aeabi_d2iz+0x1260>
   12ae4:	e51f370c 	ldr	r3, [pc, #-1804]	; 123e0 <__aeabi_d2iz+0xc88>
   12ae8:	e5932000 	ldr	r2, [r3]
   12aec:	e51f3710 	ldr	r3, [pc, #-1808]	; 123e4 <__aeabi_d2iz+0xc8c>
   12af0:	e5933000 	ldr	r3, [r3]
   12af4:	e1a00002 	mov	r0, r2
   12af8:	e1a01003 	mov	r1, r3
   12afc:	eb00177f 	bl	18900 <__aeabi_fdiv>
   12b00:	e1a03000 	mov	r3, r0
   12b04:	e1a02003 	mov	r2, r3
   12b08:	e51f3718 	ldr	r3, [pc, #-1816]	; 123f8 <__aeabi_d2iz+0xca0>
   12b0c:	e5832000 	str	r2, [r3]
   12b10:	e51f3720 	ldr	r3, [pc, #-1824]	; 123f8 <__aeabi_d2iz+0xca0>
   12b14:	e5932000 	ldr	r2, [r3]
   12b18:	e51f3728 	ldr	r3, [pc, #-1832]	; 123f8 <__aeabi_d2iz+0xca0>
   12b1c:	e5933000 	ldr	r3, [r3]
   12b20:	e1a00002 	mov	r0, r2
   12b24:	e1a01003 	mov	r1, r3
   12b28:	eb00170e 	bl	18768 <__aeabi_fmul>
   12b2c:	e1a03000 	mov	r3, r0
   12b30:	e1a02003 	mov	r2, r3
   12b34:	e51f3740 	ldr	r3, [pc, #-1856]	; 123fc <__aeabi_d2iz+0xca4>
   12b38:	e5832000 	str	r2, [r3]
   12b3c:	e51f275c 	ldr	r2, [pc, #-1884]	; 123e8 <__aeabi_d2iz+0xc90>
   12b40:	e51f3738 	ldr	r3, [pc, #-1848]	; 12410 <__aeabi_d2iz+0xcb8>
   12b44:	e5823000 	str	r3, [r2]
   12b48:	e51f3768 	ldr	r3, [pc, #-1896]	; 123e8 <__aeabi_d2iz+0xc90>
   12b4c:	e5932000 	ldr	r2, [r3]
   12b50:	e51f376c 	ldr	r3, [pc, #-1900]	; 123ec <__aeabi_d2iz+0xc94>
   12b54:	e5832000 	str	r2, [r3]
   12b58:	e51f3774 	ldr	r3, [pc, #-1908]	; 123ec <__aeabi_d2iz+0xc94>
   12b5c:	e5932000 	ldr	r2, [r3]
   12b60:	e51f3778 	ldr	r3, [pc, #-1912]	; 123f0 <__aeabi_d2iz+0xc98>
   12b64:	e5832000 	str	r2, [r3]
   12b68:	e51f3780 	ldr	r3, [pc, #-1920]	; 123f0 <__aeabi_d2iz+0xc98>
   12b6c:	e5932000 	ldr	r2, [r3]
   12b70:	e51f3784 	ldr	r3, [pc, #-1924]	; 123f4 <__aeabi_d2iz+0xc9c>
   12b74:	e5832000 	str	r2, [r3]
   12b78:	e51f2750 	ldr	r2, [pc, #-1872]	; 12430 <__aeabi_d2iz+0xcd8>
   12b7c:	e3a03001 	mov	r3, #1	; 0x1
   12b80:	e5823000 	str	r3, [r2]
   12b84:	ea0003e7 	b	13b28 <__aeabi_d2iz+0x23d0>
   12b88:	e51f3794 	ldr	r3, [pc, #-1940]	; 123fc <__aeabi_d2iz+0xca4>
   12b8c:	e5932000 	ldr	r2, [r3]
   12b90:	e51f37a0 	ldr	r3, [pc, #-1952]	; 123f8 <__aeabi_d2iz+0xca0>
   12b94:	e5933000 	ldr	r3, [r3]
   12b98:	e1a00002 	mov	r0, r2
   12b9c:	e1a01003 	mov	r1, r3
   12ba0:	eb0016f0 	bl	18768 <__aeabi_fmul>
   12ba4:	e1a03000 	mov	r3, r0
   12ba8:	e1a02003 	mov	r2, r3
   12bac:	e51f37b8 	ldr	r3, [pc, #-1976]	; 123fc <__aeabi_d2iz+0xca4>
   12bb0:	e5832000 	str	r2, [r3]
   12bb4:	e51f277c 	ldr	r2, [pc, #-1916]	; 12440 <__aeabi_d2iz+0xce8>
   12bb8:	e3a03000 	mov	r3, #0	; 0x0
   12bbc:	e5823000 	str	r3, [r2]
   12bc0:	e51f27c8 	ldr	r2, [pc, #-1992]	; 12400 <__aeabi_d2iz+0xca8>
   12bc4:	e3a03001 	mov	r3, #1	; 0x1
   12bc8:	e5823000 	str	r3, [r2]
   12bcc:	e51f37a4 	ldr	r3, [pc, #-1956]	; 12430 <__aeabi_d2iz+0xcd8>
   12bd0:	e5932000 	ldr	r2, [r3]
   12bd4:	e51f379c 	ldr	r3, [pc, #-1948]	; 12440 <__aeabi_d2iz+0xce8>
   12bd8:	e5933000 	ldr	r3, [r3]
   12bdc:	e0822003 	add	r2, r2, r3
   12be0:	e51f37e8 	ldr	r3, [pc, #-2024]	; 12400 <__aeabi_d2iz+0xca8>
   12be4:	e5933000 	ldr	r3, [r3]
   12be8:	e0822003 	add	r2, r2, r3
   12bec:	e51f37f4 	ldr	r3, [pc, #-2036]	; 12400 <__aeabi_d2iz+0xca8>
   12bf0:	e5933000 	ldr	r3, [r3]
   12bf4:	e1a00002 	mov	r0, r2
   12bf8:	e1a01003 	mov	r1, r3
   12bfc:	eb0017f8 	bl	18be4 <____divsi3_from_arm>
   12c00:	e1a03000 	mov	r3, r0
   12c04:	e1a02003 	mov	r2, r3
   12c08:	e51f380c 	ldr	r3, [pc, #-2060]	; 12404 <__aeabi_d2iz+0xcac>
   12c0c:	e5832000 	str	r2, [r3]
   12c10:	ea0003bb 	b	13b04 <__aeabi_d2iz+0x23ac>
   12c14:	e51f3814 	ldr	r3, [pc, #-2068]	; 12408 <__aeabi_d2iz+0xcb0>
   12c18:	e5933000 	ldr	r3, [r3]
   12c1c:	e51b0028 	ldr	r0, [fp, #-40]
   12c20:	e1a01003 	mov	r1, r3
   12c24:	eb001791 	bl	18a70 <__cmpsf2>
   12c28:	e1a03000 	mov	r3, r0
   12c2c:	e3530000 	cmp	r3, #0	; 0x0
   12c30:	1a000008 	bne	12c58 <__aeabi_d2iz+0x1500>
   12c34:	e51f3830 	ldr	r3, [pc, #-2096]	; 1240c <__aeabi_d2iz+0xcb4>
   12c38:	e5933000 	ldr	r3, [r3]
   12c3c:	e51b002c 	ldr	r0, [fp, #-44]
   12c40:	e1a01003 	mov	r1, r3
   12c44:	eb001789 	bl	18a70 <__cmpsf2>
   12c48:	e1a03000 	mov	r3, r0
   12c4c:	e3530000 	cmp	r3, #0	; 0x0
   12c50:	1a000000 	bne	12c58 <__aeabi_d2iz+0x1500>
   12c54:	ea0001be 	b	13354 <__aeabi_d2iz+0x1bfc>
   12c58:	e51f3830 	ldr	r3, [pc, #-2096]	; 12430 <__aeabi_d2iz+0xcd8>
   12c5c:	e5932000 	ldr	r2, [r3]
   12c60:	e51f3828 	ldr	r3, [pc, #-2088]	; 12440 <__aeabi_d2iz+0xce8>
   12c64:	e5933000 	ldr	r3, [r3]
   12c68:	e1520003 	cmp	r2, r3
   12c6c:	1a000065 	bne	12e08 <__aeabi_d2iz+0x16b0>
   12c70:	e51f3838 	ldr	r3, [pc, #-2104]	; 12440 <__aeabi_d2iz+0xce8>
   12c74:	e5932000 	ldr	r2, [r3]
   12c78:	e1a03002 	mov	r3, r2
   12c7c:	e1a03083 	mov	r3, r3, lsl #1
   12c80:	e0833002 	add	r3, r3, r2
   12c84:	e1a03103 	mov	r3, r3, lsl #2
   12c88:	e0832002 	add	r2, r3, r2
   12c8c:	e51f3864 	ldr	r3, [pc, #-2148]	; 12430 <__aeabi_d2iz+0xcd8>
   12c90:	e5933000 	ldr	r3, [r3]
   12c94:	e0823003 	add	r3, r2, r3
   12c98:	e1a02103 	mov	r2, r3, lsl #2
   12c9c:	e51f388c 	ldr	r3, [pc, #-2188]	; 12418 <__aeabi_d2iz+0xcc0>
   12ca0:	e5933000 	ldr	r3, [r3]
   12ca4:	e0824003 	add	r4, r2, r3
   12ca8:	e51f3880 	ldr	r3, [pc, #-2176]	; 12430 <__aeabi_d2iz+0xcd8>
   12cac:	e5933000 	ldr	r3, [r3]
   12cb0:	e1a03103 	mov	r3, r3, lsl #2
   12cb4:	e1a02003 	mov	r2, r3
   12cb8:	e51f38a8 	ldr	r3, [pc, #-2216]	; 12418 <__aeabi_d2iz+0xcc0>
   12cbc:	e5933000 	ldr	r3, [r3]
   12cc0:	e0821003 	add	r1, r2, r3
   12cc4:	e51f388c 	ldr	r3, [pc, #-2188]	; 12440 <__aeabi_d2iz+0xce8>
   12cc8:	e5932000 	ldr	r2, [r3]
   12ccc:	e1a03002 	mov	r3, r2
   12cd0:	e1a03083 	mov	r3, r3, lsl #1
   12cd4:	e0833002 	add	r3, r3, r2
   12cd8:	e1a03103 	mov	r3, r3, lsl #2
   12cdc:	e0833002 	add	r3, r3, r2
   12ce0:	e1a03103 	mov	r3, r3, lsl #2
   12ce4:	e0813003 	add	r3, r1, r3
   12ce8:	e2433038 	sub	r3, r3, #56	; 0x38
   12cec:	e5932000 	ldr	r2, [r3]
   12cf0:	e51f38dc 	ldr	r3, [pc, #-2268]	; 1241c <__aeabi_d2iz+0xcc4>
   12cf4:	e5933000 	ldr	r3, [r3]
   12cf8:	e1a00002 	mov	r0, r2
   12cfc:	e1a01003 	mov	r1, r3
   12d00:	eb001698 	bl	18768 <__aeabi_fmul>
   12d04:	e1a03000 	mov	r3, r0
   12d08:	e5843000 	str	r3, [r4]
   12d0c:	e51f38d4 	ldr	r3, [pc, #-2260]	; 12440 <__aeabi_d2iz+0xce8>
   12d10:	e5934000 	ldr	r4, [r3]
   12d14:	e51f38ec 	ldr	r3, [pc, #-2284]	; 12430 <__aeabi_d2iz+0xcd8>
   12d18:	e5935000 	ldr	r5, [r3]
   12d1c:	e51f38e4 	ldr	r3, [pc, #-2276]	; 12440 <__aeabi_d2iz+0xce8>
   12d20:	e5933000 	ldr	r3, [r3]
   12d24:	e2432001 	sub	r2, r3, #1	; 0x1
   12d28:	e51f3900 	ldr	r3, [pc, #-2304]	; 12430 <__aeabi_d2iz+0xcd8>
   12d2c:	e5933000 	ldr	r3, [r3]
   12d30:	e2431001 	sub	r1, r3, #1	; 0x1
   12d34:	e51f0918 	ldr	r0, [pc, #-2328]	; 12424 <__aeabi_d2iz+0xccc>
   12d38:	e1a03002 	mov	r3, r2
   12d3c:	e1a03083 	mov	r3, r3, lsl #1
   12d40:	e0833002 	add	r3, r3, r2
   12d44:	e1a03103 	mov	r3, r3, lsl #2
   12d48:	e0833002 	add	r3, r3, r2
   12d4c:	e0833001 	add	r3, r3, r1
   12d50:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   12d54:	e51f3940 	ldr	r3, [pc, #-2368]	; 1241c <__aeabi_d2iz+0xcc4>
   12d58:	e5933000 	ldr	r3, [r3]
   12d5c:	e1a00002 	mov	r0, r2
   12d60:	e1a01003 	mov	r1, r3
   12d64:	eb00167f 	bl	18768 <__aeabi_fmul>
   12d68:	e1a03000 	mov	r3, r0
   12d6c:	e1a06003 	mov	r6, r3
   12d70:	e51f3948 	ldr	r3, [pc, #-2376]	; 12430 <__aeabi_d2iz+0xcd8>
   12d74:	e5933000 	ldr	r3, [r3]
   12d78:	e1a03103 	mov	r3, r3, lsl #2
   12d7c:	e1a02003 	mov	r2, r3
   12d80:	e51f3970 	ldr	r3, [pc, #-2416]	; 12418 <__aeabi_d2iz+0xcc0>
   12d84:	e5933000 	ldr	r3, [r3]
   12d88:	e0821003 	add	r1, r2, r3
   12d8c:	e51f3954 	ldr	r3, [pc, #-2388]	; 12440 <__aeabi_d2iz+0xce8>
   12d90:	e5932000 	ldr	r2, [r3]
   12d94:	e1a03002 	mov	r3, r2
   12d98:	e1a03083 	mov	r3, r3, lsl #1
   12d9c:	e0833002 	add	r3, r3, r2
   12da0:	e1a03103 	mov	r3, r3, lsl #2
   12da4:	e0833002 	add	r3, r3, r2
   12da8:	e1a03103 	mov	r3, r3, lsl #2
   12dac:	e0813003 	add	r3, r1, r3
   12db0:	e2433038 	sub	r3, r3, #56	; 0x38
   12db4:	e5932000 	ldr	r2, [r3]
   12db8:	e51f39ac 	ldr	r3, [pc, #-2476]	; 12414 <__aeabi_d2iz+0xcbc>
   12dbc:	e5933000 	ldr	r3, [r3]
   12dc0:	e1a00002 	mov	r0, r2
   12dc4:	e1a01003 	mov	r1, r3
   12dc8:	eb001666 	bl	18768 <__aeabi_fmul>
   12dcc:	e1a03000 	mov	r3, r0
   12dd0:	e1a00006 	mov	r0, r6
   12dd4:	e1a01003 	mov	r1, r3
   12dd8:	eb0015ba 	bl	184c8 <__addsf3>
   12ddc:	e1a03000 	mov	r3, r0
   12de0:	e1a02003 	mov	r2, r3
   12de4:	e51f19c8 	ldr	r1, [pc, #-2504]	; 12424 <__aeabi_d2iz+0xccc>
   12de8:	e1a03004 	mov	r3, r4
   12dec:	e1a03083 	mov	r3, r3, lsl #1
   12df0:	e0833004 	add	r3, r3, r4
   12df4:	e1a03103 	mov	r3, r3, lsl #2
   12df8:	e0833004 	add	r3, r3, r4
   12dfc:	e0833005 	add	r3, r3, r5
   12e00:	e7812103 	str	r2, [r1, r3, lsl #2]
   12e04:	ea000152 	b	13354 <__aeabi_d2iz+0x1bfc>
   12e08:	e51f39e0 	ldr	r3, [pc, #-2528]	; 12430 <__aeabi_d2iz+0xcd8>
   12e0c:	e5933000 	ldr	r3, [r3]
   12e10:	e3530001 	cmp	r3, #1	; 0x1
   12e14:	1a000068 	bne	12fbc <__aeabi_d2iz+0x1864>
   12e18:	e51f39e0 	ldr	r3, [pc, #-2528]	; 12440 <__aeabi_d2iz+0xce8>
   12e1c:	e5933000 	ldr	r3, [r3]
   12e20:	e3530000 	cmp	r3, #0	; 0x0
   12e24:	1a000064 	bne	12fbc <__aeabi_d2iz+0x1864>
   12e28:	e51f39f0 	ldr	r3, [pc, #-2544]	; 12440 <__aeabi_d2iz+0xce8>
   12e2c:	e5932000 	ldr	r2, [r3]
   12e30:	e1a03002 	mov	r3, r2
   12e34:	e1a03083 	mov	r3, r3, lsl #1
   12e38:	e0833002 	add	r3, r3, r2
   12e3c:	e1a03103 	mov	r3, r3, lsl #2
   12e40:	e0832002 	add	r2, r3, r2
   12e44:	e51f3a1c 	ldr	r3, [pc, #-2588]	; 12430 <__aeabi_d2iz+0xcd8>
   12e48:	e5933000 	ldr	r3, [r3]
   12e4c:	e0823003 	add	r3, r2, r3
   12e50:	e1a02103 	mov	r2, r3, lsl #2
   12e54:	e51f3a44 	ldr	r3, [pc, #-2628]	; 12418 <__aeabi_d2iz+0xcc0>
   12e58:	e5933000 	ldr	r3, [r3]
   12e5c:	e0824003 	add	r4, r2, r3
   12e60:	e51f3a38 	ldr	r3, [pc, #-2616]	; 12430 <__aeabi_d2iz+0xcd8>
   12e64:	e5933000 	ldr	r3, [r3]
   12e68:	e1a03103 	mov	r3, r3, lsl #2
   12e6c:	e1a02003 	mov	r2, r3
   12e70:	e51f3a60 	ldr	r3, [pc, #-2656]	; 12418 <__aeabi_d2iz+0xcc0>
   12e74:	e5933000 	ldr	r3, [r3]
   12e78:	e0821003 	add	r1, r2, r3
   12e7c:	e51f3a44 	ldr	r3, [pc, #-2628]	; 12440 <__aeabi_d2iz+0xce8>
   12e80:	e5932000 	ldr	r2, [r3]
   12e84:	e1a03002 	mov	r3, r2
   12e88:	e1a03083 	mov	r3, r3, lsl #1
   12e8c:	e0833002 	add	r3, r3, r2
   12e90:	e1a03103 	mov	r3, r3, lsl #2
   12e94:	e0833002 	add	r3, r3, r2
   12e98:	e1a03103 	mov	r3, r3, lsl #2
   12e9c:	e0813003 	add	r3, r1, r3
   12ea0:	e2433004 	sub	r3, r3, #4	; 0x4
   12ea4:	e5932000 	ldr	r2, [r3]
   12ea8:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 12414 <__aeabi_d2iz+0xcbc>
   12eac:	e5933000 	ldr	r3, [r3]
   12eb0:	e1a00002 	mov	r0, r2
   12eb4:	e1a01003 	mov	r1, r3
   12eb8:	eb00162a 	bl	18768 <__aeabi_fmul>
   12ebc:	e1a03000 	mov	r3, r0
   12ec0:	e5843000 	str	r3, [r4]
   12ec4:	e51f3a8c 	ldr	r3, [pc, #-2700]	; 12440 <__aeabi_d2iz+0xce8>
   12ec8:	e5934000 	ldr	r4, [r3]
   12ecc:	e51f3aa4 	ldr	r3, [pc, #-2724]	; 12430 <__aeabi_d2iz+0xcd8>
   12ed0:	e5935000 	ldr	r5, [r3]
   12ed4:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 12440 <__aeabi_d2iz+0xce8>
   12ed8:	e5932000 	ldr	r2, [r3]
   12edc:	e51f3ab4 	ldr	r3, [pc, #-2740]	; 12430 <__aeabi_d2iz+0xcd8>
   12ee0:	e5933000 	ldr	r3, [r3]
   12ee4:	e2431001 	sub	r1, r3, #1	; 0x1
   12ee8:	e51f0acc 	ldr	r0, [pc, #-2764]	; 12424 <__aeabi_d2iz+0xccc>
   12eec:	e1a03002 	mov	r3, r2
   12ef0:	e1a03083 	mov	r3, r3, lsl #1
   12ef4:	e0833002 	add	r3, r3, r2
   12ef8:	e1a03103 	mov	r3, r3, lsl #2
   12efc:	e0833002 	add	r3, r3, r2
   12f00:	e0833001 	add	r3, r3, r1
   12f04:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   12f08:	e51f3afc 	ldr	r3, [pc, #-2812]	; 12414 <__aeabi_d2iz+0xcbc>
   12f0c:	e5933000 	ldr	r3, [r3]
   12f10:	e1a00002 	mov	r0, r2
   12f14:	e1a01003 	mov	r1, r3
   12f18:	eb001612 	bl	18768 <__aeabi_fmul>
   12f1c:	e1a03000 	mov	r3, r0
   12f20:	e1a06003 	mov	r6, r3
   12f24:	e51f3afc 	ldr	r3, [pc, #-2812]	; 12430 <__aeabi_d2iz+0xcd8>
   12f28:	e5933000 	ldr	r3, [r3]
   12f2c:	e1a03103 	mov	r3, r3, lsl #2
   12f30:	e1a02003 	mov	r2, r3
   12f34:	e51f3b24 	ldr	r3, [pc, #-2852]	; 12418 <__aeabi_d2iz+0xcc0>
   12f38:	e5933000 	ldr	r3, [r3]
   12f3c:	e0821003 	add	r1, r2, r3
   12f40:	e51f3b08 	ldr	r3, [pc, #-2824]	; 12440 <__aeabi_d2iz+0xce8>
   12f44:	e5932000 	ldr	r2, [r3]
   12f48:	e1a03002 	mov	r3, r2
   12f4c:	e1a03083 	mov	r3, r3, lsl #1
   12f50:	e0833002 	add	r3, r3, r2
   12f54:	e1a03103 	mov	r3, r3, lsl #2
   12f58:	e0833002 	add	r3, r3, r2
   12f5c:	e1a03103 	mov	r3, r3, lsl #2
   12f60:	e0813003 	add	r3, r1, r3
   12f64:	e2433004 	sub	r3, r3, #4	; 0x4
   12f68:	e5932000 	ldr	r2, [r3]
   12f6c:	e51f3b58 	ldr	r3, [pc, #-2904]	; 1241c <__aeabi_d2iz+0xcc4>
   12f70:	e5933000 	ldr	r3, [r3]
   12f74:	e1a00002 	mov	r0, r2
   12f78:	e1a01003 	mov	r1, r3
   12f7c:	eb0015f9 	bl	18768 <__aeabi_fmul>
   12f80:	e1a03000 	mov	r3, r0
   12f84:	e1a00006 	mov	r0, r6
   12f88:	e1a01003 	mov	r1, r3
   12f8c:	eb00154c 	bl	184c4 <__aeabi_fsub>
   12f90:	e1a03000 	mov	r3, r0
   12f94:	e1a02003 	mov	r2, r3
   12f98:	e51f1b7c 	ldr	r1, [pc, #-2940]	; 12424 <__aeabi_d2iz+0xccc>
   12f9c:	e1a03004 	mov	r3, r4
   12fa0:	e1a03083 	mov	r3, r3, lsl #1
   12fa4:	e0833004 	add	r3, r3, r4
   12fa8:	e1a03103 	mov	r3, r3, lsl #2
   12fac:	e0833004 	add	r3, r3, r4
   12fb0:	e0833005 	add	r3, r3, r5
   12fb4:	e7812103 	str	r2, [r1, r3, lsl #2]
   12fb8:	ea0000e5 	b	13354 <__aeabi_d2iz+0x1bfc>
   12fbc:	e51f3b94 	ldr	r3, [pc, #-2964]	; 12430 <__aeabi_d2iz+0xcd8>
   12fc0:	e5933000 	ldr	r3, [r3]
   12fc4:	e3530001 	cmp	r3, #1	; 0x1
   12fc8:	da0000e1 	ble	13354 <__aeabi_d2iz+0x1bfc>
   12fcc:	e51f3ba4 	ldr	r3, [pc, #-2980]	; 12430 <__aeabi_d2iz+0xcd8>
   12fd0:	e5932000 	ldr	r2, [r3]
   12fd4:	e51f3b9c 	ldr	r3, [pc, #-2972]	; 12440 <__aeabi_d2iz+0xce8>
   12fd8:	e5933000 	ldr	r3, [r3]
   12fdc:	e1520003 	cmp	r2, r3
   12fe0:	0a0000db 	beq	13354 <__aeabi_d2iz+0x1bfc>
   12fe4:	e51f3bbc 	ldr	r3, [pc, #-3004]	; 12430 <__aeabi_d2iz+0xcd8>
   12fe8:	e5933000 	ldr	r3, [r3]
   12fec:	e2432002 	sub	r2, r3, #2	; 0x2
   12ff0:	e51f3bb8 	ldr	r3, [pc, #-3000]	; 12440 <__aeabi_d2iz+0xce8>
   12ff4:	e5933000 	ldr	r3, [r3]
   12ff8:	e1520003 	cmp	r2, r3
   12ffc:	aa000012 	bge	1304c <__aeabi_d2iz+0x18f4>
   13000:	e51f3bd8 	ldr	r3, [pc, #-3032]	; 12430 <__aeabi_d2iz+0xcd8>
   13004:	e5933000 	ldr	r3, [r3]
   13008:	e1a03103 	mov	r3, r3, lsl #2
   1300c:	e1a02003 	mov	r2, r3
   13010:	e51f3c00 	ldr	r3, [pc, #-3072]	; 12418 <__aeabi_d2iz+0xcc0>
   13014:	e5933000 	ldr	r3, [r3]
   13018:	e0821003 	add	r1, r2, r3
   1301c:	e51f3be4 	ldr	r3, [pc, #-3044]	; 12440 <__aeabi_d2iz+0xce8>
   13020:	e5932000 	ldr	r2, [r3]
   13024:	e1a03002 	mov	r3, r2
   13028:	e1a03083 	mov	r3, r3, lsl #1
   1302c:	e0833002 	add	r3, r3, r2
   13030:	e1a03103 	mov	r3, r3, lsl #2
   13034:	e0833002 	add	r3, r3, r2
   13038:	e1a03103 	mov	r3, r3, lsl #2
   1303c:	e0813003 	add	r3, r1, r3
   13040:	e2432008 	sub	r2, r3, #8	; 0x8
   13044:	e51f3c3c 	ldr	r3, [pc, #-3132]	; 12410 <__aeabi_d2iz+0xcb8>
   13048:	e5823000 	str	r3, [r2]
   1304c:	e51f3c24 	ldr	r3, [pc, #-3108]	; 12430 <__aeabi_d2iz+0xcd8>
   13050:	e5933000 	ldr	r3, [r3]
   13054:	e2432002 	sub	r2, r3, #2	; 0x2
   13058:	e51f3c20 	ldr	r3, [pc, #-3104]	; 12440 <__aeabi_d2iz+0xce8>
   1305c:	e5933000 	ldr	r3, [r3]
   13060:	e1520003 	cmp	r2, r3
   13064:	aa00000d 	bge	130a0 <__aeabi_d2iz+0x1948>
   13068:	e51f3c30 	ldr	r3, [pc, #-3120]	; 12440 <__aeabi_d2iz+0xce8>
   1306c:	e5932000 	ldr	r2, [r3]
   13070:	e51f3c48 	ldr	r3, [pc, #-3144]	; 12430 <__aeabi_d2iz+0xcd8>
   13074:	e5933000 	ldr	r3, [r3]
   13078:	e2431002 	sub	r1, r3, #2	; 0x2
   1307c:	e51f0c60 	ldr	r0, [pc, #-3168]	; 12424 <__aeabi_d2iz+0xccc>
   13080:	e1a03002 	mov	r3, r2
   13084:	e1a03083 	mov	r3, r3, lsl #1
   13088:	e0833002 	add	r3, r3, r2
   1308c:	e1a03103 	mov	r3, r3, lsl #2
   13090:	e0833002 	add	r3, r3, r2
   13094:	e0832001 	add	r2, r3, r1
   13098:	e51f3c90 	ldr	r3, [pc, #-3216]	; 12410 <__aeabi_d2iz+0xcb8>
   1309c:	e7803102 	str	r3, [r0, r2, lsl #2]
   130a0:	e51f3c68 	ldr	r3, [pc, #-3176]	; 12440 <__aeabi_d2iz+0xce8>
   130a4:	e5932000 	ldr	r2, [r3]
   130a8:	e1a03002 	mov	r3, r2
   130ac:	e1a03083 	mov	r3, r3, lsl #1
   130b0:	e0833002 	add	r3, r3, r2
   130b4:	e1a03103 	mov	r3, r3, lsl #2
   130b8:	e0832002 	add	r2, r3, r2
   130bc:	e51f3c94 	ldr	r3, [pc, #-3220]	; 12430 <__aeabi_d2iz+0xcd8>
   130c0:	e5933000 	ldr	r3, [r3]
   130c4:	e0823003 	add	r3, r2, r3
   130c8:	e1a02103 	mov	r2, r3, lsl #2
   130cc:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 12418 <__aeabi_d2iz+0xcc0>
   130d0:	e5933000 	ldr	r3, [r3]
   130d4:	e0824003 	add	r4, r2, r3
   130d8:	e51f3cb0 	ldr	r3, [pc, #-3248]	; 12430 <__aeabi_d2iz+0xcd8>
   130dc:	e5933000 	ldr	r3, [r3]
   130e0:	e1a03103 	mov	r3, r3, lsl #2
   130e4:	e1a02003 	mov	r2, r3
   130e8:	e51f3cd8 	ldr	r3, [pc, #-3288]	; 12418 <__aeabi_d2iz+0xcc0>
   130ec:	e5933000 	ldr	r3, [r3]
   130f0:	e0821003 	add	r1, r2, r3
   130f4:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 12440 <__aeabi_d2iz+0xce8>
   130f8:	e5932000 	ldr	r2, [r3]
   130fc:	e1a03002 	mov	r3, r2
   13100:	e1a03083 	mov	r3, r3, lsl #1
   13104:	e0833002 	add	r3, r3, r2
   13108:	e1a03103 	mov	r3, r3, lsl #2
   1310c:	e0833002 	add	r3, r3, r2
   13110:	e1a03103 	mov	r3, r3, lsl #2
   13114:	e0813003 	add	r3, r1, r3
   13118:	e2433004 	sub	r3, r3, #4	; 0x4
   1311c:	e5932000 	ldr	r2, [r3]
   13120:	e51f3d14 	ldr	r3, [pc, #-3348]	; 12414 <__aeabi_d2iz+0xcbc>
   13124:	e5933000 	ldr	r3, [r3]
   13128:	e1a00002 	mov	r0, r2
   1312c:	e1a01003 	mov	r1, r3
   13130:	eb00158c 	bl	18768 <__aeabi_fmul>
   13134:	e1a03000 	mov	r3, r0
   13138:	e1a05003 	mov	r5, r3
   1313c:	e51f3d04 	ldr	r3, [pc, #-3332]	; 12440 <__aeabi_d2iz+0xce8>
   13140:	e5932000 	ldr	r2, [r3]
   13144:	e51f3d1c 	ldr	r3, [pc, #-3356]	; 12430 <__aeabi_d2iz+0xcd8>
   13148:	e5931000 	ldr	r1, [r3]
   1314c:	e51f0d34 	ldr	r0, [pc, #-3380]	; 12420 <__aeabi_d2iz+0xcc8>
   13150:	e1a03002 	mov	r3, r2
   13154:	e1a03083 	mov	r3, r3, lsl #1
   13158:	e0833002 	add	r3, r3, r2
   1315c:	e1a03103 	mov	r3, r3, lsl #2
   13160:	e0833002 	add	r3, r3, r2
   13164:	e0833001 	add	r3, r3, r1
   13168:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   1316c:	e51f3d44 	ldr	r3, [pc, #-3396]	; 12430 <__aeabi_d2iz+0xcd8>
   13170:	e5933000 	ldr	r3, [r3]
   13174:	e1a03103 	mov	r3, r3, lsl #2
   13178:	e1a02003 	mov	r2, r3
   1317c:	e51f3d6c 	ldr	r3, [pc, #-3436]	; 12418 <__aeabi_d2iz+0xcc0>
   13180:	e5933000 	ldr	r3, [r3]
   13184:	e0820003 	add	r0, r2, r3
   13188:	e51f3d50 	ldr	r3, [pc, #-3408]	; 12440 <__aeabi_d2iz+0xce8>
   1318c:	e5932000 	ldr	r2, [r3]
   13190:	e1a03002 	mov	r3, r2
   13194:	e1a03083 	mov	r3, r3, lsl #1
   13198:	e0833002 	add	r3, r3, r2
   1319c:	e1a03103 	mov	r3, r3, lsl #2
   131a0:	e0833002 	add	r3, r3, r2
   131a4:	e1a03103 	mov	r3, r3, lsl #2
   131a8:	e0803003 	add	r3, r0, r3
   131ac:	e2433008 	sub	r3, r3, #8	; 0x8
   131b0:	e5933000 	ldr	r3, [r3]
   131b4:	e1a00001 	mov	r0, r1
   131b8:	e1a01003 	mov	r1, r3
   131bc:	eb001569 	bl	18768 <__aeabi_fmul>
   131c0:	e1a03000 	mov	r3, r0
   131c4:	e1a00005 	mov	r0, r5
   131c8:	e1a01003 	mov	r1, r3
   131cc:	eb0014bc 	bl	184c4 <__aeabi_fsub>
   131d0:	e1a03000 	mov	r3, r0
   131d4:	e5843000 	str	r3, [r4]
   131d8:	e51f3da0 	ldr	r3, [pc, #-3488]	; 12440 <__aeabi_d2iz+0xce8>
   131dc:	e5934000 	ldr	r4, [r3]
   131e0:	e51f3db8 	ldr	r3, [pc, #-3512]	; 12430 <__aeabi_d2iz+0xcd8>
   131e4:	e5935000 	ldr	r5, [r3]
   131e8:	e51f3db0 	ldr	r3, [pc, #-3504]	; 12440 <__aeabi_d2iz+0xce8>
   131ec:	e5932000 	ldr	r2, [r3]
   131f0:	e51f3dc8 	ldr	r3, [pc, #-3528]	; 12430 <__aeabi_d2iz+0xcd8>
   131f4:	e5933000 	ldr	r3, [r3]
   131f8:	e2431001 	sub	r1, r3, #1	; 0x1
   131fc:	e51f0de0 	ldr	r0, [pc, #-3552]	; 12424 <__aeabi_d2iz+0xccc>
   13200:	e1a03002 	mov	r3, r2
   13204:	e1a03083 	mov	r3, r3, lsl #1
   13208:	e0833002 	add	r3, r3, r2
   1320c:	e1a03103 	mov	r3, r3, lsl #2
   13210:	e0833002 	add	r3, r3, r2
   13214:	e0833001 	add	r3, r3, r1
   13218:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   1321c:	e51f3e10 	ldr	r3, [pc, #-3600]	; 12414 <__aeabi_d2iz+0xcbc>
   13220:	e5933000 	ldr	r3, [r3]
   13224:	e1a00002 	mov	r0, r2
   13228:	e1a01003 	mov	r1, r3
   1322c:	eb00154d 	bl	18768 <__aeabi_fmul>
   13230:	e1a03000 	mov	r3, r0
   13234:	e1a06003 	mov	r6, r3
   13238:	e51f3e10 	ldr	r3, [pc, #-3600]	; 12430 <__aeabi_d2iz+0xcd8>
   1323c:	e5933000 	ldr	r3, [r3]
   13240:	e1a03103 	mov	r3, r3, lsl #2
   13244:	e1a02003 	mov	r2, r3
   13248:	e51f3e38 	ldr	r3, [pc, #-3640]	; 12418 <__aeabi_d2iz+0xcc0>
   1324c:	e5933000 	ldr	r3, [r3]
   13250:	e0821003 	add	r1, r2, r3
   13254:	e51f3e1c 	ldr	r3, [pc, #-3612]	; 12440 <__aeabi_d2iz+0xce8>
   13258:	e5932000 	ldr	r2, [r3]
   1325c:	e1a03002 	mov	r3, r2
   13260:	e1a03083 	mov	r3, r3, lsl #1
   13264:	e0833002 	add	r3, r3, r2
   13268:	e1a03103 	mov	r3, r3, lsl #2
   1326c:	e0833002 	add	r3, r3, r2
   13270:	e1a03103 	mov	r3, r3, lsl #2
   13274:	e0813003 	add	r3, r1, r3
   13278:	e2433004 	sub	r3, r3, #4	; 0x4
   1327c:	e5932000 	ldr	r2, [r3]
   13280:	e51f3e6c 	ldr	r3, [pc, #-3692]	; 1241c <__aeabi_d2iz+0xcc4>
   13284:	e5933000 	ldr	r3, [r3]
   13288:	e1a00002 	mov	r0, r2
   1328c:	e1a01003 	mov	r1, r3
   13290:	eb001534 	bl	18768 <__aeabi_fmul>
   13294:	e1a03000 	mov	r3, r0
   13298:	e1a00006 	mov	r0, r6
   1329c:	e1a01003 	mov	r1, r3
   132a0:	eb001487 	bl	184c4 <__aeabi_fsub>
   132a4:	e1a03000 	mov	r3, r0
   132a8:	e1a06003 	mov	r6, r3
   132ac:	e51f3e74 	ldr	r3, [pc, #-3700]	; 12440 <__aeabi_d2iz+0xce8>
   132b0:	e5932000 	ldr	r2, [r3]
   132b4:	e51f3e8c 	ldr	r3, [pc, #-3724]	; 12430 <__aeabi_d2iz+0xcd8>
   132b8:	e5931000 	ldr	r1, [r3]
   132bc:	e51f0ea4 	ldr	r0, [pc, #-3748]	; 12420 <__aeabi_d2iz+0xcc8>
   132c0:	e1a03002 	mov	r3, r2
   132c4:	e1a03083 	mov	r3, r3, lsl #1
   132c8:	e0833002 	add	r3, r3, r2
   132cc:	e1a03103 	mov	r3, r3, lsl #2
   132d0:	e0833002 	add	r3, r3, r2
   132d4:	e0833001 	add	r3, r3, r1
   132d8:	e790c103 	ldr	ip, [r0, r3, lsl #2]
   132dc:	e51f3ea4 	ldr	r3, [pc, #-3748]	; 12440 <__aeabi_d2iz+0xce8>
   132e0:	e5932000 	ldr	r2, [r3]
   132e4:	e51f3ebc 	ldr	r3, [pc, #-3772]	; 12430 <__aeabi_d2iz+0xcd8>
   132e8:	e5933000 	ldr	r3, [r3]
   132ec:	e2431002 	sub	r1, r3, #2	; 0x2
   132f0:	e51f0ed4 	ldr	r0, [pc, #-3796]	; 12424 <__aeabi_d2iz+0xccc>
   132f4:	e1a03002 	mov	r3, r2
   132f8:	e1a03083 	mov	r3, r3, lsl #1
   132fc:	e0833002 	add	r3, r3, r2
   13300:	e1a03103 	mov	r3, r3, lsl #2
   13304:	e0833002 	add	r3, r3, r2
   13308:	e0833001 	add	r3, r3, r1
   1330c:	e7903103 	ldr	r3, [r0, r3, lsl #2]
   13310:	e1a0000c 	mov	r0, ip
   13314:	e1a01003 	mov	r1, r3
   13318:	eb001512 	bl	18768 <__aeabi_fmul>
   1331c:	e1a03000 	mov	r3, r0
   13320:	e1a00006 	mov	r0, r6
   13324:	e1a01003 	mov	r1, r3
   13328:	eb001465 	bl	184c4 <__aeabi_fsub>
   1332c:	e1a03000 	mov	r3, r0
   13330:	e1a02003 	mov	r2, r3
   13334:	e51f1f18 	ldr	r1, [pc, #-3864]	; 12424 <__aeabi_d2iz+0xccc>
   13338:	e1a03004 	mov	r3, r4
   1333c:	e1a03083 	mov	r3, r3, lsl #1
   13340:	e0833004 	add	r3, r3, r4
   13344:	e1a03103 	mov	r3, r3, lsl #2
   13348:	e0833004 	add	r3, r3, r4
   1334c:	e0833005 	add	r3, r3, r5
   13350:	e7812103 	str	r2, [r1, r3, lsl #2]
   13354:	e51f3f34 	ldr	r3, [pc, #-3892]	; 12428 <__aeabi_d2iz+0xcd0>
   13358:	e5933000 	ldr	r3, [r3]
   1335c:	e59b0008 	ldr	r0, [fp, #8]
   13360:	e1a01003 	mov	r1, r3
   13364:	eb0015c1 	bl	18a70 <__cmpsf2>
   13368:	e1a03000 	mov	r3, r0
   1336c:	e3530000 	cmp	r3, #0	; 0x0
   13370:	1a000000 	bne	13378 <__aeabi_d2iz+0x1c20>
   13374:	ea000064 	b	1350c <__aeabi_d2iz+0x1db4>
   13378:	e51f3f40 	ldr	r3, [pc, #-3904]	; 12440 <__aeabi_d2iz+0xce8>
   1337c:	e5934000 	ldr	r4, [r3]
   13380:	e51f3f58 	ldr	r3, [pc, #-3928]	; 12430 <__aeabi_d2iz+0xcd8>
   13384:	e5935000 	ldr	r5, [r3]
   13388:	e51f3f50 	ldr	r3, [pc, #-3920]	; 12440 <__aeabi_d2iz+0xce8>
   1338c:	e5932000 	ldr	r2, [r3]
   13390:	e1a03002 	mov	r3, r2
   13394:	e1a03083 	mov	r3, r3, lsl #1
   13398:	e0833002 	add	r3, r3, r2
   1339c:	e1a03103 	mov	r3, r3, lsl #2
   133a0:	e0832002 	add	r2, r3, r2
   133a4:	e51f3f7c 	ldr	r3, [pc, #-3964]	; 12430 <__aeabi_d2iz+0xcd8>
   133a8:	e5933000 	ldr	r3, [r3]
   133ac:	e0822003 	add	r2, r2, r3
   133b0:	e51f3f8c 	ldr	r3, [pc, #-3980]	; 1242c <__aeabi_d2iz+0xcd4>
   133b4:	e7936102 	ldr	r6, [r3, r2, lsl #2]
   133b8:	e51f3f80 	ldr	r3, [pc, #-3968]	; 12440 <__aeabi_d2iz+0xce8>
   133bc:	e5932000 	ldr	r2, [r3]
   133c0:	e1a03002 	mov	r3, r2
   133c4:	e1a03083 	mov	r3, r3, lsl #1
   133c8:	e0833002 	add	r3, r3, r2
   133cc:	e1a03103 	mov	r3, r3, lsl #2
   133d0:	e0832002 	add	r2, r3, r2
   133d4:	e51f3fac 	ldr	r3, [pc, #-4012]	; 12430 <__aeabi_d2iz+0xcd8>
   133d8:	e5933000 	ldr	r3, [r3]
   133dc:	e0822003 	add	r2, r2, r3
   133e0:	e51f3fb4 	ldr	r3, [pc, #-4020]	; 12434 <__aeabi_d2iz+0xcdc>
   133e4:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   133e8:	e51f3fb8 	ldr	r3, [pc, #-4024]	; 12438 <__aeabi_d2iz+0xce0>
   133ec:	e5933000 	ldr	r3, [r3]
   133f0:	e1a00002 	mov	r0, r2
   133f4:	e1a01003 	mov	r1, r3
   133f8:	eb0014da 	bl	18768 <__aeabi_fmul>
   133fc:	e1a03000 	mov	r3, r0
   13400:	e1a00006 	mov	r0, r6
   13404:	e1a01003 	mov	r1, r3
   13408:	eb00142e 	bl	184c8 <__addsf3>
   1340c:	e1a03000 	mov	r3, r0
   13410:	e1a02003 	mov	r2, r3
   13414:	e51f1fe0 	ldr	r1, [pc, #-4064]	; 1243c <__aeabi_d2iz+0xce4>
   13418:	e1a03004 	mov	r3, r4
   1341c:	e1a03083 	mov	r3, r3, lsl #1
   13420:	e0833004 	add	r3, r3, r4
   13424:	e1a03103 	mov	r3, r3, lsl #2
   13428:	e0833004 	add	r3, r3, r4
   1342c:	e0833005 	add	r3, r3, r5
   13430:	e7812103 	str	r2, [r1, r3, lsl #2]
   13434:	e51f3ffc 	ldr	r3, [pc, #-4092]	; 12440 <__aeabi_d2iz+0xce8>
   13438:	e5933000 	ldr	r3, [r3]
   1343c:	e3530000 	cmp	r3, #0	; 0x0
   13440:	0a000031 	beq	1350c <__aeabi_d2iz+0x1db4>
   13444:	e59f3cf8 	ldr	r3, [pc, #3320]	; 14144 <__aeabi_d2iz+0x29ec>
   13448:	e5934000 	ldr	r4, [r3]
   1344c:	e59f3cf4 	ldr	r3, [pc, #3316]	; 14148 <__aeabi_d2iz+0x29f0>
   13450:	e5933000 	ldr	r3, [r3]
   13454:	e2435001 	sub	r5, r3, #1	; 0x1
   13458:	e59f3ce4 	ldr	r3, [pc, #3300]	; 14144 <__aeabi_d2iz+0x29ec>
   1345c:	e5932000 	ldr	r2, [r3]
   13460:	e1a03002 	mov	r3, r2
   13464:	e1a03083 	mov	r3, r3, lsl #1
   13468:	e0833002 	add	r3, r3, r2
   1346c:	e1a03103 	mov	r3, r3, lsl #2
   13470:	e0832002 	add	r2, r3, r2
   13474:	e59f3ccc 	ldr	r3, [pc, #3276]	; 14148 <__aeabi_d2iz+0x29f0>
   13478:	e5933000 	ldr	r3, [r3]
   1347c:	e0823003 	add	r3, r2, r3
   13480:	e2432001 	sub	r2, r3, #1	; 0x1
   13484:	e59f3cc0 	ldr	r3, [pc, #3264]	; 1414c <__aeabi_d2iz+0x29f4>
   13488:	e7936102 	ldr	r6, [r3, r2, lsl #2]
   1348c:	e59f3cb0 	ldr	r3, [pc, #3248]	; 14144 <__aeabi_d2iz+0x29ec>
   13490:	e5932000 	ldr	r2, [r3]
   13494:	e1a03002 	mov	r3, r2
   13498:	e1a03083 	mov	r3, r3, lsl #1
   1349c:	e0833002 	add	r3, r3, r2
   134a0:	e1a03103 	mov	r3, r3, lsl #2
   134a4:	e0832002 	add	r2, r3, r2
   134a8:	e59f3c98 	ldr	r3, [pc, #3224]	; 14148 <__aeabi_d2iz+0x29f0>
   134ac:	e5933000 	ldr	r3, [r3]
   134b0:	e0823003 	add	r3, r2, r3
   134b4:	e2432001 	sub	r2, r3, #1	; 0x1
   134b8:	e59f3c90 	ldr	r3, [pc, #3216]	; 14150 <__aeabi_d2iz+0x29f8>
   134bc:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   134c0:	e59f3c8c 	ldr	r3, [pc, #3212]	; 14154 <__aeabi_d2iz+0x29fc>
   134c4:	e5933000 	ldr	r3, [r3]
   134c8:	e1a00002 	mov	r0, r2
   134cc:	e1a01003 	mov	r1, r3
   134d0:	eb0014a4 	bl	18768 <__aeabi_fmul>
   134d4:	e1a03000 	mov	r3, r0
   134d8:	e1a00006 	mov	r0, r6
   134dc:	e1a01003 	mov	r1, r3
   134e0:	eb0013f8 	bl	184c8 <__addsf3>
   134e4:	e1a03000 	mov	r3, r0
   134e8:	e1a02003 	mov	r2, r3
   134ec:	e59f1c64 	ldr	r1, [pc, #3172]	; 14158 <__aeabi_d2iz+0x2a00>
   134f0:	e1a03004 	mov	r3, r4
   134f4:	e1a03083 	mov	r3, r3, lsl #1
   134f8:	e0833004 	add	r3, r3, r4
   134fc:	e1a03103 	mov	r3, r3, lsl #2
   13500:	e0833004 	add	r3, r3, r4
   13504:	e0833005 	add	r3, r3, r5
   13508:	e7812103 	str	r2, [r1, r3, lsl #2]
   1350c:	e59f3c34 	ldr	r3, [pc, #3124]	; 14148 <__aeabi_d2iz+0x29f0>
   13510:	e5932000 	ldr	r2, [r3]
   13514:	e1a03002 	mov	r3, r2
   13518:	e1a03083 	mov	r3, r3, lsl #1
   1351c:	e0833002 	add	r3, r3, r2
   13520:	e1a03103 	mov	r3, r3, lsl #2
   13524:	e0832002 	add	r2, r3, r2
   13528:	e59f3c14 	ldr	r3, [pc, #3092]	; 14144 <__aeabi_d2iz+0x29ec>
   1352c:	e5933000 	ldr	r3, [r3]
   13530:	e0823003 	add	r3, r2, r3
   13534:	e1a02103 	mov	r2, r3, lsl #2
   13538:	e59f3c1c 	ldr	r3, [pc, #3100]	; 1415c <__aeabi_d2iz+0x2a04>
   1353c:	e5933000 	ldr	r3, [r3]
   13540:	e0823003 	add	r3, r2, r3
   13544:	e5932000 	ldr	r2, [r3]
   13548:	e59f3c10 	ldr	r3, [pc, #3088]	; 14160 <__aeabi_d2iz+0x2a08>
   1354c:	e5933000 	ldr	r3, [r3]
   13550:	e1a00002 	mov	r0, r2
   13554:	e1a01003 	mov	r1, r3
   13558:	eb001482 	bl	18768 <__aeabi_fmul>
   1355c:	e1a03000 	mov	r3, r0
   13560:	e1a02003 	mov	r2, r3
   13564:	e59f3bf8 	ldr	r3, [pc, #3064]	; 14164 <__aeabi_d2iz+0x2a0c>
   13568:	e5832000 	str	r2, [r3]
   1356c:	e59f3bd4 	ldr	r3, [pc, #3028]	; 14148 <__aeabi_d2iz+0x29f0>
   13570:	e5933000 	ldr	r3, [r3]
   13574:	e3530000 	cmp	r3, #0	; 0x0
   13578:	1a00002e 	bne	13638 <__aeabi_d2iz+0x1ee0>
   1357c:	e59f3bc4 	ldr	r3, [pc, #3012]	; 14148 <__aeabi_d2iz+0x29f0>
   13580:	e5932000 	ldr	r2, [r3]
   13584:	e59f3bb8 	ldr	r3, [pc, #3000]	; 14144 <__aeabi_d2iz+0x29ec>
   13588:	e5931000 	ldr	r1, [r3]
   1358c:	e59f0bc4 	ldr	r0, [pc, #3012]	; 14158 <__aeabi_d2iz+0x2a00>
   13590:	e1a03002 	mov	r3, r2
   13594:	e1a03083 	mov	r3, r3, lsl #1
   13598:	e0833002 	add	r3, r3, r2
   1359c:	e1a03103 	mov	r3, r3, lsl #2
   135a0:	e0833002 	add	r3, r3, r2
   135a4:	e0833001 	add	r3, r3, r1
   135a8:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   135ac:	e59f3b94 	ldr	r3, [pc, #2964]	; 14148 <__aeabi_d2iz+0x29f0>
   135b0:	e5932000 	ldr	r2, [r3]
   135b4:	e59f3bac 	ldr	r3, [pc, #2988]	; 14168 <__aeabi_d2iz+0x2a10>
   135b8:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   135bc:	e1a00001 	mov	r0, r1
   135c0:	e1a01003 	mov	r1, r3
   135c4:	eb001467 	bl	18768 <__aeabi_fmul>
   135c8:	e1a03000 	mov	r3, r0
   135cc:	e1a02003 	mov	r2, r3
   135d0:	e59f3b94 	ldr	r3, [pc, #2964]	; 1416c <__aeabi_d2iz+0x2a14>
   135d4:	e5832000 	str	r2, [r3]
   135d8:	e59f3b68 	ldr	r3, [pc, #2920]	; 14148 <__aeabi_d2iz+0x29f0>
   135dc:	e5932000 	ldr	r2, [r3]
   135e0:	e59f3b5c 	ldr	r3, [pc, #2908]	; 14144 <__aeabi_d2iz+0x29ec>
   135e4:	e5931000 	ldr	r1, [r3]
   135e8:	e59f0b68 	ldr	r0, [pc, #2920]	; 14158 <__aeabi_d2iz+0x2a00>
   135ec:	e1a03002 	mov	r3, r2
   135f0:	e1a03083 	mov	r3, r3, lsl #1
   135f4:	e0833002 	add	r3, r3, r2
   135f8:	e1a03103 	mov	r3, r3, lsl #2
   135fc:	e0833002 	add	r3, r3, r2
   13600:	e0833001 	add	r3, r3, r1
   13604:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13608:	e59f3b38 	ldr	r3, [pc, #2872]	; 14148 <__aeabi_d2iz+0x29f0>
   1360c:	e5932000 	ldr	r2, [r3]
   13610:	e59f3b58 	ldr	r3, [pc, #2904]	; 14170 <__aeabi_d2iz+0x2a18>
   13614:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13618:	e1a00001 	mov	r0, r1
   1361c:	e1a01003 	mov	r1, r3
   13620:	eb001450 	bl	18768 <__aeabi_fmul>
   13624:	e1a03000 	mov	r3, r0
   13628:	e1a02003 	mov	r2, r3
   1362c:	e59f3b40 	ldr	r3, [pc, #2880]	; 14174 <__aeabi_d2iz+0x2a1c>
   13630:	e5832000 	str	r2, [r3]
   13634:	ea000061 	b	137c0 <__aeabi_d2iz+0x2068>
   13638:	e59f3b08 	ldr	r3, [pc, #2824]	; 14148 <__aeabi_d2iz+0x29f0>
   1363c:	e5932000 	ldr	r2, [r3]
   13640:	e59f3afc 	ldr	r3, [pc, #2812]	; 14144 <__aeabi_d2iz+0x29ec>
   13644:	e5931000 	ldr	r1, [r3]
   13648:	e59f0b08 	ldr	r0, [pc, #2824]	; 14158 <__aeabi_d2iz+0x2a00>
   1364c:	e1a03002 	mov	r3, r2
   13650:	e1a03083 	mov	r3, r3, lsl #1
   13654:	e0833002 	add	r3, r3, r2
   13658:	e1a03103 	mov	r3, r3, lsl #2
   1365c:	e0833002 	add	r3, r3, r2
   13660:	e0833001 	add	r3, r3, r1
   13664:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13668:	e59f3ad8 	ldr	r3, [pc, #2776]	; 14148 <__aeabi_d2iz+0x29f0>
   1366c:	e5932000 	ldr	r2, [r3]
   13670:	e59f3af0 	ldr	r3, [pc, #2800]	; 14168 <__aeabi_d2iz+0x2a10>
   13674:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13678:	e1a00001 	mov	r0, r1
   1367c:	e1a01003 	mov	r1, r3
   13680:	eb001438 	bl	18768 <__aeabi_fmul>
   13684:	e1a03000 	mov	r3, r0
   13688:	e1a04003 	mov	r4, r3
   1368c:	e59f3ab0 	ldr	r3, [pc, #2736]	; 14144 <__aeabi_d2iz+0x29ec>
   13690:	e5932000 	ldr	r2, [r3]
   13694:	e59f3aac 	ldr	r3, [pc, #2732]	; 14148 <__aeabi_d2iz+0x29f0>
   13698:	e5933000 	ldr	r3, [r3]
   1369c:	e2431001 	sub	r1, r3, #1	; 0x1
   136a0:	e59f0ab0 	ldr	r0, [pc, #2736]	; 14158 <__aeabi_d2iz+0x2a00>
   136a4:	e1a03002 	mov	r3, r2
   136a8:	e1a03083 	mov	r3, r3, lsl #1
   136ac:	e0833002 	add	r3, r3, r2
   136b0:	e1a03103 	mov	r3, r3, lsl #2
   136b4:	e0833002 	add	r3, r3, r2
   136b8:	e0833001 	add	r3, r3, r1
   136bc:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   136c0:	e59f3a80 	ldr	r3, [pc, #2688]	; 14148 <__aeabi_d2iz+0x29f0>
   136c4:	e5932000 	ldr	r2, [r3]
   136c8:	e59f3aa0 	ldr	r3, [pc, #2720]	; 14170 <__aeabi_d2iz+0x2a18>
   136cc:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   136d0:	e1a00001 	mov	r0, r1
   136d4:	e1a01003 	mov	r1, r3
   136d8:	eb001422 	bl	18768 <__aeabi_fmul>
   136dc:	e1a03000 	mov	r3, r0
   136e0:	e1a00004 	mov	r0, r4
   136e4:	e1a01003 	mov	r1, r3
   136e8:	eb001376 	bl	184c8 <__addsf3>
   136ec:	e1a03000 	mov	r3, r0
   136f0:	e1a02003 	mov	r2, r3
   136f4:	e59f3a70 	ldr	r3, [pc, #2672]	; 1416c <__aeabi_d2iz+0x2a14>
   136f8:	e5832000 	str	r2, [r3]
   136fc:	e59f3a44 	ldr	r3, [pc, #2628]	; 14148 <__aeabi_d2iz+0x29f0>
   13700:	e5932000 	ldr	r2, [r3]
   13704:	e59f3a38 	ldr	r3, [pc, #2616]	; 14144 <__aeabi_d2iz+0x29ec>
   13708:	e5931000 	ldr	r1, [r3]
   1370c:	e59f0a44 	ldr	r0, [pc, #2628]	; 14158 <__aeabi_d2iz+0x2a00>
   13710:	e1a03002 	mov	r3, r2
   13714:	e1a03083 	mov	r3, r3, lsl #1
   13718:	e0833002 	add	r3, r3, r2
   1371c:	e1a03103 	mov	r3, r3, lsl #2
   13720:	e0833002 	add	r3, r3, r2
   13724:	e0833001 	add	r3, r3, r1
   13728:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   1372c:	e59f3a14 	ldr	r3, [pc, #2580]	; 14148 <__aeabi_d2iz+0x29f0>
   13730:	e5932000 	ldr	r2, [r3]
   13734:	e59f3a34 	ldr	r3, [pc, #2612]	; 14170 <__aeabi_d2iz+0x2a18>
   13738:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   1373c:	e1a00001 	mov	r0, r1
   13740:	e1a01003 	mov	r1, r3
   13744:	eb001407 	bl	18768 <__aeabi_fmul>
   13748:	e1a03000 	mov	r3, r0
   1374c:	e1a04003 	mov	r4, r3
   13750:	e59f39ec 	ldr	r3, [pc, #2540]	; 14144 <__aeabi_d2iz+0x29ec>
   13754:	e5932000 	ldr	r2, [r3]
   13758:	e59f39e8 	ldr	r3, [pc, #2536]	; 14148 <__aeabi_d2iz+0x29f0>
   1375c:	e5933000 	ldr	r3, [r3]
   13760:	e2431001 	sub	r1, r3, #1	; 0x1
   13764:	e59f09ec 	ldr	r0, [pc, #2540]	; 14158 <__aeabi_d2iz+0x2a00>
   13768:	e1a03002 	mov	r3, r2
   1376c:	e1a03083 	mov	r3, r3, lsl #1
   13770:	e0833002 	add	r3, r3, r2
   13774:	e1a03103 	mov	r3, r3, lsl #2
   13778:	e0833002 	add	r3, r3, r2
   1377c:	e0833001 	add	r3, r3, r1
   13780:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13784:	e59f39bc 	ldr	r3, [pc, #2492]	; 14148 <__aeabi_d2iz+0x29f0>
   13788:	e5932000 	ldr	r2, [r3]
   1378c:	e59f39d4 	ldr	r3, [pc, #2516]	; 14168 <__aeabi_d2iz+0x2a10>
   13790:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13794:	e1a00001 	mov	r0, r1
   13798:	e1a01003 	mov	r1, r3
   1379c:	eb0013f1 	bl	18768 <__aeabi_fmul>
   137a0:	e1a03000 	mov	r3, r0
   137a4:	e1a00004 	mov	r0, r4
   137a8:	e1a01003 	mov	r1, r3
   137ac:	eb001344 	bl	184c4 <__aeabi_fsub>
   137b0:	e1a03000 	mov	r3, r0
   137b4:	e1a02003 	mov	r2, r3
   137b8:	e59f39b4 	ldr	r3, [pc, #2484]	; 14174 <__aeabi_d2iz+0x2a1c>
   137bc:	e5832000 	str	r2, [r3]
   137c0:	e59f39b0 	ldr	r3, [pc, #2480]	; 14178 <__aeabi_d2iz+0x2a20>
   137c4:	e5934000 	ldr	r4, [r3]
   137c8:	e59f3990 	ldr	r3, [pc, #2448]	; 14160 <__aeabi_d2iz+0x2a08>
   137cc:	e5932000 	ldr	r2, [r3]
   137d0:	e59f3994 	ldr	r3, [pc, #2452]	; 1416c <__aeabi_d2iz+0x2a14>
   137d4:	e5933000 	ldr	r3, [r3]
   137d8:	e1a00002 	mov	r0, r2
   137dc:	e1a01003 	mov	r1, r3
   137e0:	eb0013e0 	bl	18768 <__aeabi_fmul>
   137e4:	e1a03000 	mov	r3, r0
   137e8:	e1a0c003 	mov	ip, r3
   137ec:	e59f3954 	ldr	r3, [pc, #2388]	; 14148 <__aeabi_d2iz+0x29f0>
   137f0:	e5932000 	ldr	r2, [r3]
   137f4:	e59f3948 	ldr	r3, [pc, #2376]	; 14144 <__aeabi_d2iz+0x29ec>
   137f8:	e5931000 	ldr	r1, [r3]
   137fc:	e59f0978 	ldr	r0, [pc, #2424]	; 1417c <__aeabi_d2iz+0x2a24>
   13800:	e1a03002 	mov	r3, r2
   13804:	e1a03083 	mov	r3, r3, lsl #1
   13808:	e0833002 	add	r3, r3, r2
   1380c:	e1a03103 	mov	r3, r3, lsl #2
   13810:	e0833002 	add	r3, r3, r2
   13814:	e0833001 	add	r3, r3, r1
   13818:	e7903103 	ldr	r3, [r0, r3, lsl #2]
   1381c:	e1a0000c 	mov	r0, ip
   13820:	e1a01003 	mov	r1, r3
   13824:	eb0013cf 	bl	18768 <__aeabi_fmul>
   13828:	e1a03000 	mov	r3, r0
   1382c:	e1a00004 	mov	r0, r4
   13830:	e1a01003 	mov	r1, r3
   13834:	eb001322 	bl	184c4 <__aeabi_fsub>
   13838:	e1a03000 	mov	r3, r0
   1383c:	e1a02003 	mov	r2, r3
   13840:	e59f3930 	ldr	r3, [pc, #2352]	; 14178 <__aeabi_d2iz+0x2a20>
   13844:	e5832000 	str	r2, [r3]
   13848:	e59f38f8 	ldr	r3, [pc, #2296]	; 14148 <__aeabi_d2iz+0x29f0>
   1384c:	e5932000 	ldr	r2, [r3]
   13850:	e59f3928 	ldr	r3, [pc, #2344]	; 14180 <__aeabi_d2iz+0x2a28>
   13854:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13858:	e59f3914 	ldr	r3, [pc, #2324]	; 14174 <__aeabi_d2iz+0x2a1c>
   1385c:	e5933000 	ldr	r3, [r3]
   13860:	e1a00002 	mov	r0, r2
   13864:	e1a01003 	mov	r1, r3
   13868:	eb0013be 	bl	18768 <__aeabi_fmul>
   1386c:	e1a03000 	mov	r3, r0
   13870:	e1a02003 	mov	r2, r3
   13874:	e59f38e8 	ldr	r3, [pc, #2280]	; 14164 <__aeabi_d2iz+0x2a0c>
   13878:	e5933000 	ldr	r3, [r3]
   1387c:	e1a00002 	mov	r0, r2
   13880:	e1a01003 	mov	r1, r3
   13884:	eb0013b7 	bl	18768 <__aeabi_fmul>
   13888:	e1a03000 	mov	r3, r0
   1388c:	e1a02003 	mov	r2, r3
   13890:	e59f38ec 	ldr	r3, [pc, #2284]	; 14184 <__aeabi_d2iz+0x2a2c>
   13894:	e5933000 	ldr	r3, [r3]
   13898:	e1a00002 	mov	r0, r2
   1389c:	e1a01003 	mov	r1, r3
   138a0:	eb001308 	bl	184c8 <__addsf3>
   138a4:	e1a03000 	mov	r3, r0
   138a8:	e1a02003 	mov	r2, r3
   138ac:	e59f38d0 	ldr	r3, [pc, #2256]	; 14184 <__aeabi_d2iz+0x2a2c>
   138b0:	e5832000 	str	r2, [r3]
   138b4:	e59f3888 	ldr	r3, [pc, #2184]	; 14144 <__aeabi_d2iz+0x29ec>
   138b8:	e5932000 	ldr	r2, [r3]
   138bc:	e59f38c4 	ldr	r3, [pc, #2244]	; 14188 <__aeabi_d2iz+0x2a30>
   138c0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   138c4:	e59f38a0 	ldr	r3, [pc, #2208]	; 1416c <__aeabi_d2iz+0x2a14>
   138c8:	e5933000 	ldr	r3, [r3]
   138cc:	e1a00002 	mov	r0, r2
   138d0:	e1a01003 	mov	r1, r3
   138d4:	eb0013a3 	bl	18768 <__aeabi_fmul>
   138d8:	e1a03000 	mov	r3, r0
   138dc:	e1a02003 	mov	r2, r3
   138e0:	e59f387c 	ldr	r3, [pc, #2172]	; 14164 <__aeabi_d2iz+0x2a0c>
   138e4:	e5933000 	ldr	r3, [r3]
   138e8:	e1a00002 	mov	r0, r2
   138ec:	e1a01003 	mov	r1, r3
   138f0:	eb00139c 	bl	18768 <__aeabi_fmul>
   138f4:	e1a03000 	mov	r3, r0
   138f8:	e1a02003 	mov	r2, r3
   138fc:	e59f3888 	ldr	r3, [pc, #2184]	; 1418c <__aeabi_d2iz+0x2a34>
   13900:	e5933000 	ldr	r3, [r3]
   13904:	e1a00002 	mov	r0, r2
   13908:	e1a01003 	mov	r1, r3
   1390c:	eb0012ed 	bl	184c8 <__addsf3>
   13910:	e1a03000 	mov	r3, r0
   13914:	e1a02003 	mov	r2, r3
   13918:	e59f386c 	ldr	r3, [pc, #2156]	; 1418c <__aeabi_d2iz+0x2a34>
   1391c:	e5832000 	str	r2, [r3]
   13920:	e59f3868 	ldr	r3, [pc, #2152]	; 14190 <__aeabi_d2iz+0x2a38>
   13924:	e5933000 	ldr	r3, [r3]
   13928:	e1a00003 	mov	r0, r3
   1392c:	e59f1860 	ldr	r1, [pc, #2144]	; 14194 <__aeabi_d2iz+0x2a3c>
   13930:	eb00144e 	bl	18a70 <__cmpsf2>
   13934:	e1a03000 	mov	r3, r0
   13938:	e3530000 	cmp	r3, #0	; 0x0
   1393c:	0a000000 	beq	13944 <__aeabi_d2iz+0x21ec>
   13940:	ea000063 	b	13ad4 <__aeabi_d2iz+0x237c>
   13944:	e59f37fc 	ldr	r3, [pc, #2044]	; 14148 <__aeabi_d2iz+0x29f0>
   13948:	e5933000 	ldr	r3, [r3]
   1394c:	e3530001 	cmp	r3, #1	; 0x1
   13950:	1a00005f 	bne	13ad4 <__aeabi_d2iz+0x237c>
   13954:	e59f37e8 	ldr	r3, [pc, #2024]	; 14144 <__aeabi_d2iz+0x29ec>
   13958:	e5933000 	ldr	r3, [r3]
   1395c:	e3530001 	cmp	r3, #1	; 0x1
   13960:	1a000009 	bne	1398c <__aeabi_d2iz+0x2234>
   13964:	e59f37d8 	ldr	r3, [pc, #2008]	; 14144 <__aeabi_d2iz+0x29ec>
   13968:	e5931000 	ldr	r1, [r3]
   1396c:	e59f37d0 	ldr	r3, [pc, #2000]	; 14144 <__aeabi_d2iz+0x29ec>
   13970:	e5933000 	ldr	r3, [r3]
   13974:	e2432001 	sub	r2, r3, #1	; 0x1
   13978:	e59f3818 	ldr	r3, [pc, #2072]	; 14198 <__aeabi_d2iz+0x2a40>
   1397c:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13980:	e59f3810 	ldr	r3, [pc, #2064]	; 14198 <__aeabi_d2iz+0x2a40>
   13984:	e7832101 	str	r2, [r3, r1, lsl #2]
   13988:	ea000029 	b	13a34 <__aeabi_d2iz+0x22dc>
   1398c:	e59f37b0 	ldr	r3, [pc, #1968]	; 14144 <__aeabi_d2iz+0x29ec>
   13990:	e5934000 	ldr	r4, [r3]
   13994:	e59f37a8 	ldr	r3, [pc, #1960]	; 14144 <__aeabi_d2iz+0x29ec>
   13998:	e5933000 	ldr	r3, [r3]
   1399c:	e2432001 	sub	r2, r3, #1	; 0x1
   139a0:	e59f37f0 	ldr	r3, [pc, #2032]	; 14198 <__aeabi_d2iz+0x2a40>
   139a4:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   139a8:	e59f37ec 	ldr	r3, [pc, #2028]	; 1419c <__aeabi_d2iz+0x2a44>
   139ac:	e5933000 	ldr	r3, [r3]
   139b0:	e1a00002 	mov	r0, r2
   139b4:	e1a01003 	mov	r1, r3
   139b8:	eb00136a 	bl	18768 <__aeabi_fmul>
   139bc:	e1a03000 	mov	r3, r0
   139c0:	e1a05003 	mov	r5, r3
   139c4:	e59f377c 	ldr	r3, [pc, #1916]	; 14148 <__aeabi_d2iz+0x29f0>
   139c8:	e5932000 	ldr	r2, [r3]
   139cc:	e59f3770 	ldr	r3, [pc, #1904]	; 14144 <__aeabi_d2iz+0x29ec>
   139d0:	e5931000 	ldr	r1, [r3]
   139d4:	e59f07c4 	ldr	r0, [pc, #1988]	; 141a0 <__aeabi_d2iz+0x2a48>
   139d8:	e1a03002 	mov	r3, r2
   139dc:	e1a03083 	mov	r3, r3, lsl #1
   139e0:	e0833002 	add	r3, r3, r2
   139e4:	e1a03103 	mov	r3, r3, lsl #2
   139e8:	e0833002 	add	r3, r3, r2
   139ec:	e0833001 	add	r3, r3, r1
   139f0:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   139f4:	e59f3748 	ldr	r3, [pc, #1864]	; 14144 <__aeabi_d2iz+0x29ec>
   139f8:	e5933000 	ldr	r3, [r3]
   139fc:	e2432002 	sub	r2, r3, #2	; 0x2
   13a00:	e59f3790 	ldr	r3, [pc, #1936]	; 14198 <__aeabi_d2iz+0x2a40>
   13a04:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13a08:	e1a00001 	mov	r0, r1
   13a0c:	e1a01003 	mov	r1, r3
   13a10:	eb001354 	bl	18768 <__aeabi_fmul>
   13a14:	e1a03000 	mov	r3, r0
   13a18:	e1a00005 	mov	r0, r5
   13a1c:	e1a01003 	mov	r1, r3
   13a20:	eb0012a7 	bl	184c4 <__aeabi_fsub>
   13a24:	e1a03000 	mov	r3, r0
   13a28:	e1a02003 	mov	r2, r3
   13a2c:	e59f3764 	ldr	r3, [pc, #1892]	; 14198 <__aeabi_d2iz+0x2a40>
   13a30:	e7832104 	str	r2, [r3, r4, lsl #2]
   13a34:	e59f3708 	ldr	r3, [pc, #1800]	; 14144 <__aeabi_d2iz+0x29ec>
   13a38:	e5932000 	ldr	r2, [r3]
   13a3c:	e59f3754 	ldr	r3, [pc, #1876]	; 14198 <__aeabi_d2iz+0x2a40>
   13a40:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13a44:	e59f3714 	ldr	r3, [pc, #1812]	; 14160 <__aeabi_d2iz+0x2a08>
   13a48:	e5933000 	ldr	r3, [r3]
   13a4c:	e1a00002 	mov	r0, r2
   13a50:	e1a01003 	mov	r1, r3
   13a54:	eb001343 	bl	18768 <__aeabi_fmul>
   13a58:	e1a03000 	mov	r3, r0
   13a5c:	e1a02003 	mov	r2, r3
   13a60:	e59f373c 	ldr	r3, [pc, #1852]	; 141a4 <__aeabi_d2iz+0x2a4c>
   13a64:	e5832000 	str	r2, [r3]
   13a68:	e59f36d8 	ldr	r3, [pc, #1752]	; 14148 <__aeabi_d2iz+0x29f0>
   13a6c:	e5932000 	ldr	r2, [r3]
   13a70:	e59f3708 	ldr	r3, [pc, #1800]	; 14180 <__aeabi_d2iz+0x2a28>
   13a74:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13a78:	e59f36f4 	ldr	r3, [pc, #1780]	; 14174 <__aeabi_d2iz+0x2a1c>
   13a7c:	e5933000 	ldr	r3, [r3]
   13a80:	e1a00002 	mov	r0, r2
   13a84:	e1a01003 	mov	r1, r3
   13a88:	eb001336 	bl	18768 <__aeabi_fmul>
   13a8c:	e1a03000 	mov	r3, r0
   13a90:	e1a02003 	mov	r2, r3
   13a94:	e59f3708 	ldr	r3, [pc, #1800]	; 141a4 <__aeabi_d2iz+0x2a4c>
   13a98:	e5933000 	ldr	r3, [r3]
   13a9c:	e1a00002 	mov	r0, r2
   13aa0:	e1a01003 	mov	r1, r3
   13aa4:	eb00132f 	bl	18768 <__aeabi_fmul>
   13aa8:	e1a03000 	mov	r3, r0
   13aac:	e1a02003 	mov	r2, r3
   13ab0:	e59f36f0 	ldr	r3, [pc, #1776]	; 141a8 <__aeabi_d2iz+0x2a50>
   13ab4:	e5933000 	ldr	r3, [r3]
   13ab8:	e1a00002 	mov	r0, r2
   13abc:	e1a01003 	mov	r1, r3
   13ac0:	eb001280 	bl	184c8 <__addsf3>
   13ac4:	e1a03000 	mov	r3, r0
   13ac8:	e1a02003 	mov	r2, r3
   13acc:	e59f36d4 	ldr	r3, [pc, #1748]	; 141a8 <__aeabi_d2iz+0x2a50>
   13ad0:	e5832000 	str	r2, [r3]
   13ad4:	e59f36d0 	ldr	r3, [pc, #1744]	; 141ac <__aeabi_d2iz+0x2a54>
   13ad8:	e5933000 	ldr	r3, [r3]
   13adc:	e2432001 	sub	r2, r3, #1	; 0x1
   13ae0:	e59f36c4 	ldr	r3, [pc, #1732]	; 141ac <__aeabi_d2iz+0x2a54>
   13ae4:	e5832000 	str	r2, [r3]
   13ae8:	e59f3658 	ldr	r3, [pc, #1624]	; 14148 <__aeabi_d2iz+0x29f0>
   13aec:	e5932000 	ldr	r2, [r3]
   13af0:	e59f36b8 	ldr	r3, [pc, #1720]	; 141b0 <__aeabi_d2iz+0x2a58>
   13af4:	e5933000 	ldr	r3, [r3]
   13af8:	e0822003 	add	r2, r2, r3
   13afc:	e59f3644 	ldr	r3, [pc, #1604]	; 14148 <__aeabi_d2iz+0x29f0>
   13b00:	e5832000 	str	r2, [r3]
   13b04:	e59f36a0 	ldr	r3, [pc, #1696]	; 141ac <__aeabi_d2iz+0x2a54>
   13b08:	e5933000 	ldr	r3, [r3]
   13b0c:	e3530000 	cmp	r3, #0	; 0x0
   13b10:	cafffc3f 	bgt	12c14 <__aeabi_d2iz+0x14bc>
   13b14:	e59f3628 	ldr	r3, [pc, #1576]	; 14144 <__aeabi_d2iz+0x29ec>
   13b18:	e5933000 	ldr	r3, [r3]
   13b1c:	e2832001 	add	r2, r3, #1	; 0x1
   13b20:	e59f361c 	ldr	r3, [pc, #1564]	; 14144 <__aeabi_d2iz+0x29ec>
   13b24:	e5832000 	str	r2, [r3]
   13b28:	e59f3614 	ldr	r3, [pc, #1556]	; 14144 <__aeabi_d2iz+0x29ec>
   13b2c:	e5932000 	ldr	r2, [r3]
   13b30:	e59f367c 	ldr	r3, [pc, #1660]	; 141b4 <__aeabi_d2iz+0x2a5c>
   13b34:	e5933000 	ldr	r3, [r3]
   13b38:	e1520003 	cmp	r2, r3
   13b3c:	dafffc11 	ble	12b88 <__aeabi_d2iz+0x1430>
   13b40:	e59f3648 	ldr	r3, [pc, #1608]	; 14190 <__aeabi_d2iz+0x2a38>
   13b44:	e5933000 	ldr	r3, [r3]
   13b48:	e1a00003 	mov	r0, r3
   13b4c:	e59f1640 	ldr	r1, [pc, #1600]	; 14194 <__aeabi_d2iz+0x2a3c>
   13b50:	eb0013c6 	bl	18a70 <__cmpsf2>
   13b54:	e1a03000 	mov	r3, r0
   13b58:	e3530000 	cmp	r3, #0	; 0x0
   13b5c:	0a000000 	beq	13b64 <__aeabi_d2iz+0x240c>
   13b60:	ea000004 	b	13b78 <__aeabi_d2iz+0x2420>
   13b64:	e59f363c 	ldr	r3, [pc, #1596]	; 141a8 <__aeabi_d2iz+0x2a50>
   13b68:	e5932000 	ldr	r2, [r3]
   13b6c:	e59f3610 	ldr	r3, [pc, #1552]	; 14184 <__aeabi_d2iz+0x2a2c>
   13b70:	e5832000 	str	r2, [r3]
   13b74:	ea00000a 	b	13ba4 <__aeabi_d2iz+0x244c>
   13b78:	e59f3604 	ldr	r3, [pc, #1540]	; 14184 <__aeabi_d2iz+0x2a2c>
   13b7c:	e5932000 	ldr	r2, [r3]
   13b80:	e59f3608 	ldr	r3, [pc, #1544]	; 14190 <__aeabi_d2iz+0x2a38>
   13b84:	e5933000 	ldr	r3, [r3]
   13b88:	e1a00002 	mov	r0, r2
   13b8c:	e1a01003 	mov	r1, r3
   13b90:	eb00135a 	bl	18900 <__aeabi_fdiv>
   13b94:	e1a03000 	mov	r3, r0
   13b98:	e1a02003 	mov	r2, r3
   13b9c:	e59f35e0 	ldr	r3, [pc, #1504]	; 14184 <__aeabi_d2iz+0x2a2c>
   13ba0:	e5832000 	str	r2, [r3]
   13ba4:	e59f35cc 	ldr	r3, [pc, #1484]	; 14178 <__aeabi_d2iz+0x2a20>
   13ba8:	e5933000 	ldr	r3, [r3]
   13bac:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
   13bb0:	e59f3600 	ldr	r3, [pc, #1536]	; 141b8 <__aeabi_d2iz+0x2a60>
   13bb4:	e5933000 	ldr	r3, [r3]
   13bb8:	e1a00002 	mov	r0, r2
   13bbc:	e1a01003 	mov	r1, r3
   13bc0:	eb0012e8 	bl	18768 <__aeabi_fmul>
   13bc4:	e1a03000 	mov	r3, r0
   13bc8:	e1a04003 	mov	r4, r3
   13bcc:	e59f35b8 	ldr	r3, [pc, #1464]	; 1418c <__aeabi_d2iz+0x2a34>
   13bd0:	e5932000 	ldr	r2, [r3]
   13bd4:	e59f35e0 	ldr	r3, [pc, #1504]	; 141bc <__aeabi_d2iz+0x2a64>
   13bd8:	e5933000 	ldr	r3, [r3]
   13bdc:	e1a00002 	mov	r0, r2
   13be0:	e1a01003 	mov	r1, r3
   13be4:	eb0012df 	bl	18768 <__aeabi_fmul>
   13be8:	e1a03000 	mov	r3, r0
   13bec:	e1a00004 	mov	r0, r4
   13bf0:	e1a01003 	mov	r1, r3
   13bf4:	eb001232 	bl	184c4 <__aeabi_fsub>
   13bf8:	e1a03000 	mov	r3, r0
   13bfc:	e1a02003 	mov	r2, r3
   13c00:	e59f35b8 	ldr	r3, [pc, #1464]	; 141c0 <__aeabi_d2iz+0x2a68>
   13c04:	e5832000 	str	r2, [r3]
   13c08:	e59f3574 	ldr	r3, [pc, #1396]	; 14184 <__aeabi_d2iz+0x2a2c>
   13c0c:	e5932000 	ldr	r2, [r3]
   13c10:	e59f35ac 	ldr	r3, [pc, #1452]	; 141c4 <__aeabi_d2iz+0x2a6c>
   13c14:	e5832000 	str	r2, [r3]
   13c18:	e59f3558 	ldr	r3, [pc, #1368]	; 14178 <__aeabi_d2iz+0x2a20>
   13c1c:	e5932000 	ldr	r2, [r3]
   13c20:	e59f3594 	ldr	r3, [pc, #1428]	; 141bc <__aeabi_d2iz+0x2a64>
   13c24:	e5933000 	ldr	r3, [r3]
   13c28:	e1a00002 	mov	r0, r2
   13c2c:	e1a01003 	mov	r1, r3
   13c30:	eb0012cc 	bl	18768 <__aeabi_fmul>
   13c34:	e1a03000 	mov	r3, r0
   13c38:	e1a04003 	mov	r4, r3
   13c3c:	e59f3548 	ldr	r3, [pc, #1352]	; 1418c <__aeabi_d2iz+0x2a34>
   13c40:	e5932000 	ldr	r2, [r3]
   13c44:	e59f356c 	ldr	r3, [pc, #1388]	; 141b8 <__aeabi_d2iz+0x2a60>
   13c48:	e5933000 	ldr	r3, [r3]
   13c4c:	e1a00002 	mov	r0, r2
   13c50:	e1a01003 	mov	r1, r3
   13c54:	eb0012c3 	bl	18768 <__aeabi_fmul>
   13c58:	e1a03000 	mov	r3, r0
   13c5c:	e1a00004 	mov	r0, r4
   13c60:	e1a01003 	mov	r1, r3
   13c64:	eb001216 	bl	184c4 <__aeabi_fsub>
   13c68:	e1a03000 	mov	r3, r0
   13c6c:	e1a02003 	mov	r2, r3
   13c70:	e59f3550 	ldr	r3, [pc, #1360]	; 141c8 <__aeabi_d2iz+0x2a70>
   13c74:	e5832000 	str	r2, [r3]
   13c78:	e59f3540 	ldr	r3, [pc, #1344]	; 141c0 <__aeabi_d2iz+0x2a68>
   13c7c:	e5932000 	ldr	r2, [r3]
   13c80:	e59f3538 	ldr	r3, [pc, #1336]	; 141c0 <__aeabi_d2iz+0x2a68>
   13c84:	e5933000 	ldr	r3, [r3]
   13c88:	e1a00002 	mov	r0, r2
   13c8c:	e1a01003 	mov	r1, r3
   13c90:	eb0012b4 	bl	18768 <__aeabi_fmul>
   13c94:	e1a03000 	mov	r3, r0
   13c98:	e1a04003 	mov	r4, r3
   13c9c:	e59f3520 	ldr	r3, [pc, #1312]	; 141c4 <__aeabi_d2iz+0x2a6c>
   13ca0:	e5932000 	ldr	r2, [r3]
   13ca4:	e59f3518 	ldr	r3, [pc, #1304]	; 141c4 <__aeabi_d2iz+0x2a6c>
   13ca8:	e5933000 	ldr	r3, [r3]
   13cac:	e1a00002 	mov	r0, r2
   13cb0:	e1a01003 	mov	r1, r3
   13cb4:	eb0012ab 	bl	18768 <__aeabi_fmul>
   13cb8:	e1a03000 	mov	r3, r0
   13cbc:	e1a00004 	mov	r0, r4
   13cc0:	e1a01003 	mov	r1, r3
   13cc4:	eb0011ff 	bl	184c8 <__addsf3>
   13cc8:	e1a03000 	mov	r3, r0
   13ccc:	e1a00003 	mov	r0, r3
   13cd0:	ebfff4f9 	bl	110bc <__aeabi_f2d>
   13cd4:	e1a03000 	mov	r3, r0
   13cd8:	e1a04001 	mov	r4, r1
   13cdc:	e1a00003 	mov	r0, r3
   13ce0:	e1a01004 	mov	r1, r4
   13ce4:	eb0013d0 	bl	18c2c <__sqrt_from_arm>
   13ce8:	e1a03000 	mov	r3, r0
   13cec:	e1a04001 	mov	r4, r1
   13cf0:	e1a00003 	mov	r0, r3
   13cf4:	e1a01004 	mov	r1, r4
   13cf8:	eb0011c7 	bl	1841c <__aeabi_d2f>
   13cfc:	e1a02000 	mov	r2, r0
   13d00:	e59f34c4 	ldr	r3, [pc, #1220]	; 141cc <__aeabi_d2iz+0x2a74>
   13d04:	e5832000 	str	r2, [r3]
   13d08:	e59f34bc 	ldr	r3, [pc, #1212]	; 141cc <__aeabi_d2iz+0x2a74>
   13d0c:	e5932000 	ldr	r2, [r3]
   13d10:	e59f34b4 	ldr	r3, [pc, #1204]	; 141cc <__aeabi_d2iz+0x2a74>
   13d14:	e5933000 	ldr	r3, [r3]
   13d18:	e1a00002 	mov	r0, r2
   13d1c:	e1a01003 	mov	r1, r3
   13d20:	eb001290 	bl	18768 <__aeabi_fmul>
   13d24:	e1a03000 	mov	r3, r0
   13d28:	e1a04003 	mov	r4, r3
   13d2c:	e59f3494 	ldr	r3, [pc, #1172]	; 141c8 <__aeabi_d2iz+0x2a70>
   13d30:	e5932000 	ldr	r2, [r3]
   13d34:	e59f348c 	ldr	r3, [pc, #1164]	; 141c8 <__aeabi_d2iz+0x2a70>
   13d38:	e5933000 	ldr	r3, [r3]
   13d3c:	e1a00002 	mov	r0, r2
   13d40:	e1a01003 	mov	r1, r3
   13d44:	eb001287 	bl	18768 <__aeabi_fmul>
   13d48:	e1a03000 	mov	r3, r0
   13d4c:	e1a00004 	mov	r0, r4
   13d50:	e1a01003 	mov	r1, r3
   13d54:	eb0011db 	bl	184c8 <__addsf3>
   13d58:	e1a03000 	mov	r3, r0
   13d5c:	e1a00003 	mov	r0, r3
   13d60:	ebfff4d5 	bl	110bc <__aeabi_f2d>
   13d64:	e1a03000 	mov	r3, r0
   13d68:	e1a04001 	mov	r4, r1
   13d6c:	e1a00003 	mov	r0, r3
   13d70:	e1a01004 	mov	r1, r4
   13d74:	eb0013ac 	bl	18c2c <__sqrt_from_arm>
   13d78:	e1a03000 	mov	r3, r0
   13d7c:	e1a04001 	mov	r4, r1
   13d80:	e1a00003 	mov	r0, r3
   13d84:	e1a01004 	mov	r1, r4
   13d88:	eb0011a3 	bl	1841c <__aeabi_d2f>
   13d8c:	e1a02000 	mov	r2, r0
   13d90:	e59b3014 	ldr	r3, [fp, #20]
   13d94:	e5832000 	str	r2, [r3]
   13d98:	e59f3424 	ldr	r3, [pc, #1060]	; 141c4 <__aeabi_d2iz+0x2a6c>
   13d9c:	e5933000 	ldr	r3, [r3]
   13da0:	e1a00003 	mov	r0, r3
   13da4:	ebfff4c4 	bl	110bc <__aeabi_f2d>
   13da8:	e1a05000 	mov	r5, r0
   13dac:	e1a06001 	mov	r6, r1
   13db0:	e59f3408 	ldr	r3, [pc, #1032]	; 141c0 <__aeabi_d2iz+0x2a68>
   13db4:	e5933000 	ldr	r3, [r3]
   13db8:	e1a00003 	mov	r0, r3
   13dbc:	ebfff4be 	bl	110bc <__aeabi_f2d>
   13dc0:	e1a03000 	mov	r3, r0
   13dc4:	e1a04001 	mov	r4, r1
   13dc8:	e1a00005 	mov	r0, r5
   13dcc:	e1a01006 	mov	r1, r6
   13dd0:	e1a02003 	mov	r2, r3
   13dd4:	e1a03004 	mov	r3, r4
   13dd8:	eb001399 	bl	18c44 <__atan2_from_arm>
   13ddc:	e1a05000 	mov	r5, r0
   13de0:	e1a06001 	mov	r6, r1
   13de4:	e59f33e4 	ldr	r3, [pc, #996]	; 141d0 <__aeabi_d2iz+0x2a78>
   13de8:	e5933000 	ldr	r3, [r3]
   13dec:	e1a00003 	mov	r0, r3
   13df0:	ebfff4b1 	bl	110bc <__aeabi_f2d>
   13df4:	e1a03000 	mov	r3, r0
   13df8:	e1a04001 	mov	r4, r1
   13dfc:	e1a00005 	mov	r0, r5
   13e00:	e1a01006 	mov	r1, r6
   13e04:	e1a02003 	mov	r2, r3
   13e08:	e1a03004 	mov	r3, r4
   13e0c:	ebfff57e 	bl	1140c <__aeabi_ddiv>
   13e10:	e1a03000 	mov	r3, r0
   13e14:	e1a04001 	mov	r4, r1
   13e18:	e1a00003 	mov	r0, r3
   13e1c:	e1a01004 	mov	r1, r4
   13e20:	eb00117d 	bl	1841c <__aeabi_d2f>
   13e24:	e1a02000 	mov	r2, r0
   13e28:	e59b300c 	ldr	r3, [fp, #12]
   13e2c:	e5832000 	str	r2, [r3]
   13e30:	e59f3390 	ldr	r3, [pc, #912]	; 141c8 <__aeabi_d2iz+0x2a70>
   13e34:	e5933000 	ldr	r3, [r3]
   13e38:	e1a00003 	mov	r0, r3
   13e3c:	ebfff49e 	bl	110bc <__aeabi_f2d>
   13e40:	e1a05000 	mov	r5, r0
   13e44:	e1a06001 	mov	r6, r1
   13e48:	e59f337c 	ldr	r3, [pc, #892]	; 141cc <__aeabi_d2iz+0x2a74>
   13e4c:	e5933000 	ldr	r3, [r3]
   13e50:	e1a00003 	mov	r0, r3
   13e54:	ebfff498 	bl	110bc <__aeabi_f2d>
   13e58:	e1a03000 	mov	r3, r0
   13e5c:	e1a04001 	mov	r4, r1
   13e60:	e1a00005 	mov	r0, r5
   13e64:	e1a01006 	mov	r1, r6
   13e68:	e1a02003 	mov	r2, r3
   13e6c:	e1a03004 	mov	r3, r4
   13e70:	eb001373 	bl	18c44 <__atan2_from_arm>
   13e74:	e1a05000 	mov	r5, r0
   13e78:	e1a06001 	mov	r6, r1
   13e7c:	e59f334c 	ldr	r3, [pc, #844]	; 141d0 <__aeabi_d2iz+0x2a78>
   13e80:	e5933000 	ldr	r3, [r3]
   13e84:	e1a00003 	mov	r0, r3
   13e88:	ebfff48b 	bl	110bc <__aeabi_f2d>
   13e8c:	e1a03000 	mov	r3, r0
   13e90:	e1a04001 	mov	r4, r1
   13e94:	e1a00005 	mov	r0, r5
   13e98:	e1a01006 	mov	r1, r6
   13e9c:	e1a02003 	mov	r2, r3
   13ea0:	e1a03004 	mov	r3, r4
   13ea4:	ebfff558 	bl	1140c <__aeabi_ddiv>
   13ea8:	e1a03000 	mov	r3, r0
   13eac:	e1a04001 	mov	r4, r1
   13eb0:	e1a00003 	mov	r0, r3
   13eb4:	e1a01004 	mov	r1, r4
   13eb8:	eb001157 	bl	1841c <__aeabi_d2f>
   13ebc:	e1a02000 	mov	r2, r0
   13ec0:	e59b3010 	ldr	r3, [fp, #16]
   13ec4:	e5832000 	str	r2, [r3]
   13ec8:	e59b2018 	ldr	r2, [fp, #24]
   13ecc:	e59f3300 	ldr	r3, [pc, #768]	; 141d4 <__aeabi_d2iz+0x2a7c>
   13ed0:	e5823000 	str	r3, [r2]
   13ed4:	e51b302c 	ldr	r3, [fp, #-44]
   13ed8:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   13edc:	e1a00003 	mov	r0, r3
   13ee0:	e59f12f0 	ldr	r1, [pc, #752]	; 141d8 <__aeabi_d2iz+0x2a80>
   13ee4:	eb0012dd 	bl	18a60 <__gesf2>
   13ee8:	e1a03000 	mov	r3, r0
   13eec:	e3530000 	cmp	r3, #0	; 0x0
   13ef0:	aa000000 	bge	13ef8 <__aeabi_d2iz+0x27a0>
   13ef4:	ea000083 	b	14108 <__aeabi_d2iz+0x29b0>
   13ef8:	e51b002c 	ldr	r0, [fp, #-44]
   13efc:	e59f1290 	ldr	r1, [pc, #656]	; 14194 <__aeabi_d2iz+0x2a3c>
   13f00:	eb0012d6 	bl	18a60 <__gesf2>
   13f04:	e1a03000 	mov	r3, r0
   13f08:	e3530000 	cmp	r3, #0	; 0x0
   13f0c:	ca000000 	bgt	13f14 <__aeabi_d2iz+0x27bc>
   13f10:	ea00000f 	b	13f54 <__aeabi_d2iz+0x27fc>
   13f14:	e59b0004 	ldr	r0, [fp, #4]
   13f18:	e59f1274 	ldr	r1, [pc, #628]	; 14194 <__aeabi_d2iz+0x2a3c>
   13f1c:	eb0012cf 	bl	18a60 <__gesf2>
   13f20:	e1a03000 	mov	r3, r0
   13f24:	e3530000 	cmp	r3, #0	; 0x0
   13f28:	aa000000 	bge	13f30 <__aeabi_d2iz+0x27d8>
   13f2c:	ea000008 	b	13f54 <__aeabi_d2iz+0x27fc>
   13f30:	e59b300c 	ldr	r3, [fp, #12]
   13f34:	e5933000 	ldr	r3, [r3]
   13f38:	e1a00003 	mov	r0, r3
   13f3c:	e59b1004 	ldr	r1, [fp, #4]
   13f40:	eb00115f 	bl	184c4 <__aeabi_fsub>
   13f44:	e1a03000 	mov	r3, r0
   13f48:	e1a02003 	mov	r2, r3
   13f4c:	e59b3018 	ldr	r3, [fp, #24]
   13f50:	e5832000 	str	r2, [r3]
   13f54:	e51b002c 	ldr	r0, [fp, #-44]
   13f58:	e59f1234 	ldr	r1, [pc, #564]	; 14194 <__aeabi_d2iz+0x2a3c>
   13f5c:	eb0012bf 	bl	18a60 <__gesf2>
   13f60:	e1a03000 	mov	r3, r0
   13f64:	e3530000 	cmp	r3, #0	; 0x0
   13f68:	ca000000 	bgt	13f70 <__aeabi_d2iz+0x2818>
   13f6c:	ea000011 	b	13fb8 <__aeabi_d2iz+0x2860>
   13f70:	e59b0004 	ldr	r0, [fp, #4]
   13f74:	e59f1218 	ldr	r1, [pc, #536]	; 14194 <__aeabi_d2iz+0x2a3c>
   13f78:	eb0012ba 	bl	18a68 <__lesf2>
   13f7c:	e1a03000 	mov	r3, r0
   13f80:	e3530000 	cmp	r3, #0	; 0x0
   13f84:	ba000000 	blt	13f8c <__aeabi_d2iz+0x2834>
   13f88:	ea00000a 	b	13fb8 <__aeabi_d2iz+0x2860>
   13f8c:	e59b300c 	ldr	r3, [fp, #12]
   13f90:	e5932000 	ldr	r2, [r3]
   13f94:	e59b3004 	ldr	r3, [fp, #4]
   13f98:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   13f9c:	e1a00002 	mov	r0, r2
   13fa0:	e1a01003 	mov	r1, r3
   13fa4:	eb001147 	bl	184c8 <__addsf3>
   13fa8:	e1a03000 	mov	r3, r0
   13fac:	e1a02003 	mov	r2, r3
   13fb0:	e59b3018 	ldr	r3, [fp, #24]
   13fb4:	e5832000 	str	r2, [r3]
   13fb8:	e51b002c 	ldr	r0, [fp, #-44]
   13fbc:	e59f11d0 	ldr	r1, [pc, #464]	; 14194 <__aeabi_d2iz+0x2a3c>
   13fc0:	eb0012a8 	bl	18a68 <__lesf2>
   13fc4:	e1a03000 	mov	r3, r0
   13fc8:	e3530000 	cmp	r3, #0	; 0x0
   13fcc:	ba000000 	blt	13fd4 <__aeabi_d2iz+0x287c>
   13fd0:	ea00000f 	b	14014 <__aeabi_d2iz+0x28bc>
   13fd4:	e59b0004 	ldr	r0, [fp, #4]
   13fd8:	e59f11b4 	ldr	r1, [pc, #436]	; 14194 <__aeabi_d2iz+0x2a3c>
   13fdc:	eb00129f 	bl	18a60 <__gesf2>
   13fe0:	e1a03000 	mov	r3, r0
   13fe4:	e3530000 	cmp	r3, #0	; 0x0
   13fe8:	aa000000 	bge	13ff0 <__aeabi_d2iz+0x2898>
   13fec:	ea000008 	b	14014 <__aeabi_d2iz+0x28bc>
   13ff0:	e59b300c 	ldr	r3, [fp, #12]
   13ff4:	e5933000 	ldr	r3, [r3]
   13ff8:	e1a00003 	mov	r0, r3
   13ffc:	e59b1004 	ldr	r1, [fp, #4]
   14000:	eb001130 	bl	184c8 <__addsf3>
   14004:	e1a03000 	mov	r3, r0
   14008:	e1a02003 	mov	r2, r3
   1400c:	e59b3018 	ldr	r3, [fp, #24]
   14010:	e5832000 	str	r2, [r3]
   14014:	e51b002c 	ldr	r0, [fp, #-44]
   14018:	e59f1174 	ldr	r1, [pc, #372]	; 14194 <__aeabi_d2iz+0x2a3c>
   1401c:	eb001291 	bl	18a68 <__lesf2>
   14020:	e1a03000 	mov	r3, r0
   14024:	e3530000 	cmp	r3, #0	; 0x0
   14028:	ba000000 	blt	14030 <__aeabi_d2iz+0x28d8>
   1402c:	ea000011 	b	14078 <__aeabi_d2iz+0x2920>
   14030:	e59b0004 	ldr	r0, [fp, #4]
   14034:	e59f1158 	ldr	r1, [pc, #344]	; 14194 <__aeabi_d2iz+0x2a3c>
   14038:	eb00128a 	bl	18a68 <__lesf2>
   1403c:	e1a03000 	mov	r3, r0
   14040:	e3530000 	cmp	r3, #0	; 0x0
   14044:	ba000000 	blt	1404c <__aeabi_d2iz+0x28f4>
   14048:	ea00000a 	b	14078 <__aeabi_d2iz+0x2920>
   1404c:	e59b300c 	ldr	r3, [fp, #12]
   14050:	e5932000 	ldr	r2, [r3]
   14054:	e59b3004 	ldr	r3, [fp, #4]
   14058:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   1405c:	e1a00002 	mov	r0, r2
   14060:	e1a01003 	mov	r1, r3
   14064:	eb001116 	bl	184c4 <__aeabi_fsub>
   14068:	e1a03000 	mov	r3, r0
   1406c:	e1a02003 	mov	r2, r3
   14070:	e59b3018 	ldr	r3, [fp, #24]
   14074:	e5832000 	str	r2, [r3]
   14078:	e59b3018 	ldr	r3, [fp, #24]
   1407c:	e5933000 	ldr	r3, [r3]
   14080:	e1a00003 	mov	r0, r3
   14084:	e59f1150 	ldr	r1, [pc, #336]	; 141dc <__aeabi_d2iz+0x2a84>
   14088:	eb001274 	bl	18a60 <__gesf2>
   1408c:	e1a03000 	mov	r3, r0
   14090:	e3530000 	cmp	r3, #0	; 0x0
   14094:	ca000000 	bgt	1409c <__aeabi_d2iz+0x2944>
   14098:	ea000008 	b	140c0 <__aeabi_d2iz+0x2968>
   1409c:	e59b3018 	ldr	r3, [fp, #24]
   140a0:	e5933000 	ldr	r3, [r3]
   140a4:	e1a00003 	mov	r0, r3
   140a8:	e59f1130 	ldr	r1, [pc, #304]	; 141e0 <__aeabi_d2iz+0x2a88>
   140ac:	eb001104 	bl	184c4 <__aeabi_fsub>
   140b0:	e1a03000 	mov	r3, r0
   140b4:	e1a02003 	mov	r2, r3
   140b8:	e59b3018 	ldr	r3, [fp, #24]
   140bc:	e5832000 	str	r2, [r3]
   140c0:	e59b3018 	ldr	r3, [fp, #24]
   140c4:	e5933000 	ldr	r3, [r3]
   140c8:	e1a00003 	mov	r0, r3
   140cc:	e59f1110 	ldr	r1, [pc, #272]	; 141e4 <__aeabi_d2iz+0x2a8c>
   140d0:	eb001264 	bl	18a68 <__lesf2>
   140d4:	e1a03000 	mov	r3, r0
   140d8:	e3530000 	cmp	r3, #0	; 0x0
   140dc:	ba000000 	blt	140e4 <__aeabi_d2iz+0x298c>
   140e0:	ea000008 	b	14108 <__aeabi_d2iz+0x29b0>
   140e4:	e59b3018 	ldr	r3, [fp, #24]
   140e8:	e5933000 	ldr	r3, [r3]
   140ec:	e1a00003 	mov	r0, r3
   140f0:	e59f10e8 	ldr	r1, [pc, #232]	; 141e0 <__aeabi_d2iz+0x2a88>
   140f4:	eb0010f3 	bl	184c8 <__addsf3>
   140f8:	e1a03000 	mov	r3, r0
   140fc:	e1a02003 	mov	r2, r3
   14100:	e59b3018 	ldr	r3, [fp, #24]
   14104:	e5832000 	str	r2, [r3]
   14108:	e59f20d8 	ldr	r2, [pc, #216]	; 141e8 <__aeabi_d2iz+0x2a90>
   1410c:	e59b3008 	ldr	r3, [fp, #8]
   14110:	e5823000 	str	r3, [r2]
   14114:	e59f20d0 	ldr	r2, [pc, #208]	; 141ec <__aeabi_d2iz+0x2a94>
   14118:	e51b3028 	ldr	r3, [fp, #-40]
   1411c:	e5823000 	str	r3, [r2]
   14120:	e59f20c8 	ldr	r2, [pc, #200]	; 141f0 <__aeabi_d2iz+0x2a98>
   14124:	e51b302c 	ldr	r3, [fp, #-44]
   14128:	e5823000 	str	r3, [r2]
   1412c:	e59f20c0 	ldr	r2, [pc, #192]	; 141f4 <__aeabi_d2iz+0x2a9c>
   14130:	e59b3004 	ldr	r3, [fp, #4]
   14134:	e5823000 	str	r3, [r2]
   14138:	e24bd01c 	sub	sp, fp, #28	; 0x1c
   1413c:	e89d68f0 	ldmia	sp, {r4, r5, r6, r7, fp, sp, lr}
   14140:	e12fff1e 	bx	lr
   14144:	40001f48 	andmi	r1, r0, r8, asr #30
   14148:	40001f44 	andmi	r1, r0, r4, asr #30
   1414c:	40000864 	andmi	r0, r0, r4, ror #16
   14150:	40000b08 	andmi	r0, r0, r8, lsl #22
   14154:	40001354 	andmi	r1, r0, r4, asr r3
   14158:	40001c8c 	andmi	r1, r0, ip, lsl #25
   1415c:	40000860 	andmi	r0, r0, r0, ror #16
   14160:	40001304 	andmi	r1, r0, r4, lsl #6
   14164:	400012f0 	strmid	r1, [r0], -r0
   14168:	400016dc 	ldrmid	r1, [r0], -ip
   1416c:	400012ec 	andmi	r1, r0, ip, ror #5
   14170:	40001710 	andmi	r1, r0, r0, lsl r7
   14174:	400012e8 	andmi	r1, r0, r8, ror #5
   14178:	400012fc 	strmid	r1, [r0], -ip
   1417c:	400019e8 	andmi	r1, r0, r8, ror #19
   14180:	40001674 	andmi	r1, r0, r4, ror r6
   14184:	400012f8 	strmid	r1, [r0], -r8
   14188:	400016a8 	andmi	r1, r0, r8, lsr #13
   1418c:	40001300 	andmi	r1, r0, r0, lsl #6
   14190:	40001320 	andmi	r1, r0, r0, lsr #6
   14194:	00000000 	andeq	r0, r0, r0
   14198:	40001640 	andmi	r1, r0, r0, asr #12
   1419c:	40001324 	andmi	r1, r0, r4, lsr #6
   141a0:	4000139c 	mulmi	r0, ip, r3
   141a4:	400012e4 	andmi	r1, r0, r4, ror #5
   141a8:	400012f4 	strmid	r1, [r0], -r4
   141ac:	40001f30 	andmi	r1, r0, r0, lsr pc
   141b0:	40001f34 	andmi	r1, r0, r4, lsr pc
   141b4:	40001f4c 	andmi	r1, r0, ip, asr #30
   141b8:	40001310 	andmi	r1, r0, r0, lsl r3
   141bc:	4000130c 	andmi	r1, r0, ip, lsl #6
   141c0:	400012e0 	andmi	r1, r0, r0, ror #5
   141c4:	400012dc 	ldrmid	r1, [r0], -ip
   141c8:	400012d8 	ldrmid	r1, [r0], -r8
   141cc:	400012d4 	ldrmid	r1, [r0], -r4
   141d0:	40001394 	mulmi	r0, r4, r3
   141d4:	c479c000 	ldrgtbt	ip, [r9]
   141d8:	425c0000 	submis	r0, ip, #0	; 0x0
   141dc:	43340000 	teqmi	r4, #0	; 0x0
   141e0:	43b40000 	movmis	r0, #0	; 0x0
   141e4:	c3340000 	teqgt	r4, #0	; 0x0
   141e8:	40001364 	andmi	r1, r0, r4, ror #6
   141ec:	40001360 	andmi	r1, r0, r0, ror #6
   141f0:	4000135c 	andmi	r1, r0, ip, asr r3
   141f4:	40001358 	andmi	r1, r0, r8, asr r3

000141f8 <geomag>:
   141f8:	e1a0c00d 	mov	ip, sp
   141fc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14200:	e24cb004 	sub	fp, ip, #4	; 0x4
   14204:	e24dd01c 	sub	sp, sp, #28	; 0x1c
   14208:	e50b0010 	str	r0, [fp, #-16]
   1420c:	e59f3048 	ldr	r3, [pc, #72]	; 1425c <geomag+0x64>
   14210:	e58d3000 	str	r3, [sp]
   14214:	e59f3040 	ldr	r3, [pc, #64]	; 1425c <geomag+0x64>
   14218:	e58d3004 	str	r3, [sp, #4]
   1421c:	e3a03000 	mov	r3, #0	; 0x0
   14220:	e58d3008 	str	r3, [sp, #8]
   14224:	e3a03000 	mov	r3, #0	; 0x0
   14228:	e58d300c 	str	r3, [sp, #12]
   1422c:	e3a03000 	mov	r3, #0	; 0x0
   14230:	e58d3010 	str	r3, [sp, #16]
   14234:	e3a03000 	mov	r3, #0	; 0x0
   14238:	e58d3014 	str	r3, [sp, #20]
   1423c:	e3a00000 	mov	r0, #0	; 0x0
   14240:	e51b1010 	ldr	r1, [fp, #-16]
   14244:	e59f2010 	ldr	r2, [pc, #16]	; 1425c <geomag+0x64>
   14248:	e59f300c 	ldr	r3, [pc, #12]	; 1425c <geomag+0x64>
   1424c:	ebfff558 	bl	117b4 <__aeabi_d2iz+0x5c>
   14250:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14254:	e89d6800 	ldmia	sp, {fp, sp, lr}
   14258:	e12fff1e 	bx	lr
   1425c:	00000000 	andeq	r0, r0, r0

00014260 <geomg1>:
   14260:	e1a0c00d 	mov	ip, sp
   14264:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14268:	e24cb004 	sub	fp, ip, #4	; 0x4
   1426c:	e24dd028 	sub	sp, sp, #40	; 0x28
   14270:	e50b0010 	str	r0, [fp, #-16]
   14274:	e50b1014 	str	r1, [fp, #-20]
   14278:	e50b2018 	str	r2, [fp, #-24]
   1427c:	e50b301c 	str	r3, [fp, #-28]
   14280:	e51b3018 	ldr	r3, [fp, #-24]
   14284:	e58d3000 	str	r3, [sp]
   14288:	e51b301c 	ldr	r3, [fp, #-28]
   1428c:	e58d3004 	str	r3, [sp, #4]
   14290:	e59b3004 	ldr	r3, [fp, #4]
   14294:	e58d3008 	str	r3, [sp, #8]
   14298:	e59b3008 	ldr	r3, [fp, #8]
   1429c:	e58d300c 	str	r3, [sp, #12]
   142a0:	e59b300c 	ldr	r3, [fp, #12]
   142a4:	e58d3010 	str	r3, [sp, #16]
   142a8:	e59b3010 	ldr	r3, [fp, #16]
   142ac:	e58d3014 	str	r3, [sp, #20]
   142b0:	e3a00001 	mov	r0, #1	; 0x1
   142b4:	e3a01000 	mov	r1, #0	; 0x0
   142b8:	e51b2010 	ldr	r2, [fp, #-16]
   142bc:	e51b3014 	ldr	r3, [fp, #-20]
   142c0:	ebfff53b 	bl	117b4 <__aeabi_d2iz+0x5c>
   142c4:	e24bd00c 	sub	sp, fp, #12	; 0xc
   142c8:	e89d6800 	ldmia	sp, {fp, sp, lr}
   142cc:	e12fff1e 	bx	lr

000142d0 <getDeclination>:
   142d0:	e1a0c00d 	mov	ip, sp
   142d4:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
   142d8:	e24cb004 	sub	fp, ip, #4	; 0x4
   142dc:	e24dd060 	sub	sp, sp, #96	; 0x60
   142e0:	e50b0060 	str	r0, [fp, #-96]
   142e4:	e50b1064 	str	r1, [fp, #-100]
   142e8:	e50b2068 	str	r2, [fp, #-104]
   142ec:	e50b306c 	str	r3, [fp, #-108]
   142f0:	e59f36ac 	ldr	r3, [pc, #1708]	; 149a4 <getDeclination+0x6d4>
   142f4:	e50b3038 	str	r3, [fp, #-56]
   142f8:	e59f36a8 	ldr	r3, [pc, #1704]	; 149a8 <getDeclination+0x6d8>
   142fc:	e50b3034 	str	r3, [fp, #-52]
   14300:	e59f36a4 	ldr	r3, [pc, #1700]	; 149ac <getDeclination+0x6dc>
   14304:	e50b302c 	str	r3, [fp, #-44]
   14308:	e59f26a0 	ldr	r2, [pc, #1696]	; 149b0 <getDeclination+0x6e0>
   1430c:	e3a0300c 	mov	r3, #12	; 0xc
   14310:	e5823000 	str	r3, [r2]
   14314:	e3a03000 	mov	r3, #0	; 0x0
   14318:	e50b305c 	str	r3, [fp, #-92]
   1431c:	e59f3690 	ldr	r3, [pc, #1680]	; 149b4 <getDeclination+0x6e4>
   14320:	e50b3028 	str	r3, [fp, #-40]
   14324:	e3a03000 	mov	r3, #0	; 0x0
   14328:	e50b3058 	str	r3, [fp, #-88]
   1432c:	e59f3680 	ldr	r3, [pc, #1664]	; 149b4 <getDeclination+0x6e4>
   14330:	e50b3024 	str	r3, [fp, #-36]
   14334:	e3a03000 	mov	r3, #0	; 0x0
   14338:	e50b3054 	str	r3, [fp, #-84]
   1433c:	e59f066c 	ldr	r0, [pc, #1644]	; 149b0 <getDeclination+0x6e0>
   14340:	ebffffac 	bl	141f8 <geomag>
   14344:	e51b0060 	ldr	r0, [fp, #-96]
   14348:	eb0010cf 	bl	1868c <__aeabi_i2f>
   1434c:	e1a03000 	mov	r3, r0
   14350:	e1a00003 	mov	r0, r3
   14354:	e59f165c 	ldr	r1, [pc, #1628]	; 149b8 <getDeclination+0x6e8>
   14358:	eb001168 	bl	18900 <__aeabi_fdiv>
   1435c:	e1a03000 	mov	r3, r0
   14360:	e1a02003 	mov	r2, r3
   14364:	e59f3650 	ldr	r3, [pc, #1616]	; 149bc <getDeclination+0x6ec>
   14368:	e5832000 	str	r2, [r3]
   1436c:	e51b0064 	ldr	r0, [fp, #-100]
   14370:	eb0010c5 	bl	1868c <__aeabi_i2f>
   14374:	e1a03000 	mov	r3, r0
   14378:	e1a00003 	mov	r0, r3
   1437c:	e59f1634 	ldr	r1, [pc, #1588]	; 149b8 <getDeclination+0x6e8>
   14380:	eb00115e 	bl	18900 <__aeabi_fdiv>
   14384:	e1a03000 	mov	r3, r0
   14388:	e1a02003 	mov	r2, r3
   1438c:	e59f362c 	ldr	r3, [pc, #1580]	; 149c0 <getDeclination+0x6f0>
   14390:	e5832000 	str	r2, [r3]
   14394:	e51b0068 	ldr	r0, [fp, #-104]
   14398:	eb0010bb 	bl	1868c <__aeabi_i2f>
   1439c:	e1a02000 	mov	r2, r0
   143a0:	e59f361c 	ldr	r3, [pc, #1564]	; 149c4 <getDeclination+0x6f4>
   143a4:	e5832000 	str	r2, [r3]
   143a8:	e59f3614 	ldr	r3, [pc, #1556]	; 149c4 <getDeclination+0x6f4>
   143ac:	e5933000 	ldr	r3, [r3]
   143b0:	e1a00003 	mov	r0, r3
   143b4:	e59f160c 	ldr	r1, [pc, #1548]	; 149c8 <getDeclination+0x6f8>
   143b8:	eb001150 	bl	18900 <__aeabi_fdiv>
   143bc:	e1a03000 	mov	r3, r0
   143c0:	e1a02003 	mov	r2, r3
   143c4:	e59f3600 	ldr	r3, [pc, #1536]	; 149cc <getDeclination+0x6fc>
   143c8:	e5832000 	str	r2, [r3]
   143cc:	e51b0034 	ldr	r0, [fp, #-52]
   143d0:	e51b102c 	ldr	r1, [fp, #-44]
   143d4:	eb00103b 	bl	184c8 <__addsf3>
   143d8:	e1a03000 	mov	r3, r0
   143dc:	e50b3030 	str	r3, [fp, #-48]
   143e0:	e51b006c 	ldr	r0, [fp, #-108]
   143e4:	eb0010a8 	bl	1868c <__aeabi_i2f>
   143e8:	e1a02000 	mov	r2, r0
   143ec:	e59f35dc 	ldr	r3, [pc, #1500]	; 149d0 <getDeclination+0x700>
   143f0:	e5832000 	str	r2, [r3]
   143f4:	e59f35d0 	ldr	r3, [pc, #1488]	; 149cc <getDeclination+0x6fc>
   143f8:	e5932000 	ldr	r2, [r3]
   143fc:	e59f35b8 	ldr	r3, [pc, #1464]	; 149bc <getDeclination+0x6ec>
   14400:	e5931000 	ldr	r1, [r3]
   14404:	e59f35b4 	ldr	r3, [pc, #1460]	; 149c0 <getDeclination+0x6f0>
   14408:	e593c000 	ldr	ip, [r3]
   1440c:	e59f35bc 	ldr	r3, [pc, #1468]	; 149d0 <getDeclination+0x700>
   14410:	e593e000 	ldr	lr, [r3]
   14414:	e59f35b8 	ldr	r3, [pc, #1464]	; 149d4 <getDeclination+0x704>
   14418:	e58d3000 	str	r3, [sp]
   1441c:	e59f35b4 	ldr	r3, [pc, #1460]	; 149d8 <getDeclination+0x708>
   14420:	e58d3004 	str	r3, [sp, #4]
   14424:	e59f35b0 	ldr	r3, [pc, #1456]	; 149dc <getDeclination+0x70c>
   14428:	e58d3008 	str	r3, [sp, #8]
   1442c:	e59f35ac 	ldr	r3, [pc, #1452]	; 149e0 <getDeclination+0x710>
   14430:	e58d300c 	str	r3, [sp, #12]
   14434:	e1a00002 	mov	r0, r2
   14438:	e1a0200c 	mov	r2, ip
   1443c:	e1a0300e 	mov	r3, lr
   14440:	ebffff86 	bl	14260 <geomg1>
   14444:	e59f3584 	ldr	r3, [pc, #1412]	; 149d0 <getDeclination+0x700>
   14448:	e5932000 	ldr	r2, [r3]
   1444c:	e59f3590 	ldr	r3, [pc, #1424]	; 149e4 <getDeclination+0x714>
   14450:	e5832000 	str	r2, [r3]
   14454:	e59f3578 	ldr	r3, [pc, #1400]	; 149d4 <getDeclination+0x704>
   14458:	e5932000 	ldr	r2, [r3]
   1445c:	e59f3584 	ldr	r3, [pc, #1412]	; 149e8 <getDeclination+0x718>
   14460:	e5832000 	str	r2, [r3]
   14464:	e59f356c 	ldr	r3, [pc, #1388]	; 149d8 <getDeclination+0x708>
   14468:	e5932000 	ldr	r2, [r3]
   1446c:	e59f3578 	ldr	r3, [pc, #1400]	; 149ec <getDeclination+0x71c>
   14470:	e5832000 	str	r2, [r3]
   14474:	e59f3560 	ldr	r3, [pc, #1376]	; 149dc <getDeclination+0x70c>
   14478:	e5932000 	ldr	r2, [r3]
   1447c:	e59f356c 	ldr	r3, [pc, #1388]	; 149f0 <getDeclination+0x720>
   14480:	e5832000 	str	r2, [r3]
   14484:	e59f3564 	ldr	r3, [pc, #1380]	; 149f0 <getDeclination+0x720>
   14488:	e5933000 	ldr	r3, [r3]
   1448c:	e1a00003 	mov	r0, r3
   14490:	ebfff309 	bl	110bc <__aeabi_f2d>
   14494:	e1a07000 	mov	r7, r0
   14498:	e1a08001 	mov	r8, r1
   1449c:	e59f3544 	ldr	r3, [pc, #1348]	; 149e8 <getDeclination+0x718>
   144a0:	e5933000 	ldr	r3, [r3]
   144a4:	e1a00003 	mov	r0, r3
   144a8:	e51b1038 	ldr	r1, [fp, #-56]
   144ac:	eb0010ad 	bl	18768 <__aeabi_fmul>
   144b0:	e1a03000 	mov	r3, r0
   144b4:	e1a00003 	mov	r0, r3
   144b8:	ebfff2ff 	bl	110bc <__aeabi_f2d>
   144bc:	e1a03000 	mov	r3, r0
   144c0:	e1a04001 	mov	r4, r1
   144c4:	e1a00003 	mov	r0, r3
   144c8:	e1a01004 	mov	r1, r4
   144cc:	eb0011c7 	bl	18bf0 <__cos_from_arm>
   144d0:	e1a05000 	mov	r5, r0
   144d4:	e1a06001 	mov	r6, r1
   144d8:	e59f350c 	ldr	r3, [pc, #1292]	; 149ec <getDeclination+0x71c>
   144dc:	e5933000 	ldr	r3, [r3]
   144e0:	e1a00003 	mov	r0, r3
   144e4:	e51b1038 	ldr	r1, [fp, #-56]
   144e8:	eb00109e 	bl	18768 <__aeabi_fmul>
   144ec:	e1a03000 	mov	r3, r0
   144f0:	e1a00003 	mov	r0, r3
   144f4:	ebfff2f0 	bl	110bc <__aeabi_f2d>
   144f8:	e1a03000 	mov	r3, r0
   144fc:	e1a04001 	mov	r4, r1
   14500:	e1a00003 	mov	r0, r3
   14504:	e1a01004 	mov	r1, r4
   14508:	eb0011b8 	bl	18bf0 <__cos_from_arm>
   1450c:	e1a03000 	mov	r3, r0
   14510:	e1a04001 	mov	r4, r1
   14514:	e1a00005 	mov	r0, r5
   14518:	e1a01006 	mov	r1, r6
   1451c:	e1a02003 	mov	r2, r3
   14520:	e1a03004 	mov	r3, r4
   14524:	ebfff314 	bl	1117c <__aeabi_dmul>
   14528:	e1a03000 	mov	r3, r0
   1452c:	e1a04001 	mov	r4, r1
   14530:	e1a00007 	mov	r0, r7
   14534:	e1a01008 	mov	r1, r8
   14538:	e1a02003 	mov	r2, r3
   1453c:	e1a03004 	mov	r3, r4
   14540:	ebfff30d 	bl	1117c <__aeabi_dmul>
   14544:	e1a03000 	mov	r3, r0
   14548:	e1a04001 	mov	r4, r1
   1454c:	e1a00003 	mov	r0, r3
   14550:	e1a01004 	mov	r1, r4
   14554:	eb000fb0 	bl	1841c <__aeabi_d2f>
   14558:	e1a03000 	mov	r3, r0
   1455c:	e50b3050 	str	r3, [fp, #-80]
   14560:	e59f3488 	ldr	r3, [pc, #1160]	; 149f0 <getDeclination+0x720>
   14564:	e5933000 	ldr	r3, [r3]
   14568:	e1a00003 	mov	r0, r3
   1456c:	ebfff2d2 	bl	110bc <__aeabi_f2d>
   14570:	e1a07000 	mov	r7, r0
   14574:	e1a08001 	mov	r8, r1
   14578:	e59f346c 	ldr	r3, [pc, #1132]	; 149ec <getDeclination+0x71c>
   1457c:	e5933000 	ldr	r3, [r3]
   14580:	e1a00003 	mov	r0, r3
   14584:	e51b1038 	ldr	r1, [fp, #-56]
   14588:	eb001076 	bl	18768 <__aeabi_fmul>
   1458c:	e1a03000 	mov	r3, r0
   14590:	e1a00003 	mov	r0, r3
   14594:	ebfff2c8 	bl	110bc <__aeabi_f2d>
   14598:	e1a03000 	mov	r3, r0
   1459c:	e1a04001 	mov	r4, r1
   145a0:	e1a00003 	mov	r0, r3
   145a4:	e1a01004 	mov	r1, r4
   145a8:	eb001190 	bl	18bf0 <__cos_from_arm>
   145ac:	e1a05000 	mov	r5, r0
   145b0:	e1a06001 	mov	r6, r1
   145b4:	e59f342c 	ldr	r3, [pc, #1068]	; 149e8 <getDeclination+0x718>
   145b8:	e5933000 	ldr	r3, [r3]
   145bc:	e1a00003 	mov	r0, r3
   145c0:	e51b1038 	ldr	r1, [fp, #-56]
   145c4:	eb001067 	bl	18768 <__aeabi_fmul>
   145c8:	e1a03000 	mov	r3, r0
   145cc:	e1a00003 	mov	r0, r3
   145d0:	ebfff2b9 	bl	110bc <__aeabi_f2d>
   145d4:	e1a03000 	mov	r3, r0
   145d8:	e1a04001 	mov	r4, r1
   145dc:	e1a00003 	mov	r0, r3
   145e0:	e1a01004 	mov	r1, r4
   145e4:	eb001193 	bl	18c38 <__sin_from_arm>
   145e8:	e1a03000 	mov	r3, r0
   145ec:	e1a04001 	mov	r4, r1
   145f0:	e1a00005 	mov	r0, r5
   145f4:	e1a01006 	mov	r1, r6
   145f8:	e1a02003 	mov	r2, r3
   145fc:	e1a03004 	mov	r3, r4
   14600:	ebfff2dd 	bl	1117c <__aeabi_dmul>
   14604:	e1a03000 	mov	r3, r0
   14608:	e1a04001 	mov	r4, r1
   1460c:	e1a00007 	mov	r0, r7
   14610:	e1a01008 	mov	r1, r8
   14614:	e1a02003 	mov	r2, r3
   14618:	e1a03004 	mov	r3, r4
   1461c:	ebfff2d6 	bl	1117c <__aeabi_dmul>
   14620:	e1a03000 	mov	r3, r0
   14624:	e1a04001 	mov	r4, r1
   14628:	e1a00003 	mov	r0, r3
   1462c:	e1a01004 	mov	r1, r4
   14630:	eb000f79 	bl	1841c <__aeabi_d2f>
   14634:	e1a03000 	mov	r3, r0
   14638:	e50b304c 	str	r3, [fp, #-76]
   1463c:	e59f33ac 	ldr	r3, [pc, #940]	; 149f0 <getDeclination+0x720>
   14640:	e5933000 	ldr	r3, [r3]
   14644:	e1a00003 	mov	r0, r3
   14648:	ebfff29b 	bl	110bc <__aeabi_f2d>
   1464c:	e1a05000 	mov	r5, r0
   14650:	e1a06001 	mov	r6, r1
   14654:	e59f3390 	ldr	r3, [pc, #912]	; 149ec <getDeclination+0x71c>
   14658:	e5933000 	ldr	r3, [r3]
   1465c:	e1a00003 	mov	r0, r3
   14660:	e51b1038 	ldr	r1, [fp, #-56]
   14664:	eb00103f 	bl	18768 <__aeabi_fmul>
   14668:	e1a03000 	mov	r3, r0
   1466c:	e1a00003 	mov	r0, r3
   14670:	ebfff291 	bl	110bc <__aeabi_f2d>
   14674:	e1a03000 	mov	r3, r0
   14678:	e1a04001 	mov	r4, r1
   1467c:	e1a00003 	mov	r0, r3
   14680:	e1a01004 	mov	r1, r4
   14684:	eb00116b 	bl	18c38 <__sin_from_arm>
   14688:	e1a03000 	mov	r3, r0
   1468c:	e1a04001 	mov	r4, r1
   14690:	e1a00005 	mov	r0, r5
   14694:	e1a01006 	mov	r1, r6
   14698:	e1a02003 	mov	r2, r3
   1469c:	e1a03004 	mov	r3, r4
   146a0:	ebfff2b5 	bl	1117c <__aeabi_dmul>
   146a4:	e1a03000 	mov	r3, r0
   146a8:	e1a04001 	mov	r4, r1
   146ac:	e1a00003 	mov	r0, r3
   146b0:	e1a01004 	mov	r1, r4
   146b4:	eb000f58 	bl	1841c <__aeabi_d2f>
   146b8:	e1a03000 	mov	r3, r0
   146bc:	e50b3048 	str	r3, [fp, #-72]
   146c0:	e59f3328 	ldr	r3, [pc, #808]	; 149f0 <getDeclination+0x720>
   146c4:	e5933000 	ldr	r3, [r3]
   146c8:	e1a00003 	mov	r0, r3
   146cc:	ebfff27a 	bl	110bc <__aeabi_f2d>
   146d0:	e1a05000 	mov	r5, r0
   146d4:	e1a06001 	mov	r6, r1
   146d8:	e59f330c 	ldr	r3, [pc, #780]	; 149ec <getDeclination+0x71c>
   146dc:	e5933000 	ldr	r3, [r3]
   146e0:	e1a00003 	mov	r0, r3
   146e4:	e51b1038 	ldr	r1, [fp, #-56]
   146e8:	eb00101e 	bl	18768 <__aeabi_fmul>
   146ec:	e1a03000 	mov	r3, r0
   146f0:	e1a00003 	mov	r0, r3
   146f4:	ebfff270 	bl	110bc <__aeabi_f2d>
   146f8:	e1a03000 	mov	r3, r0
   146fc:	e1a04001 	mov	r4, r1
   14700:	e1a00003 	mov	r0, r3
   14704:	e1a01004 	mov	r1, r4
   14708:	eb001138 	bl	18bf0 <__cos_from_arm>
   1470c:	e1a03000 	mov	r3, r0
   14710:	e1a04001 	mov	r4, r1
   14714:	e1a00005 	mov	r0, r5
   14718:	e1a01006 	mov	r1, r6
   1471c:	e1a02003 	mov	r2, r3
   14720:	e1a03004 	mov	r3, r4
   14724:	ebfff294 	bl	1117c <__aeabi_dmul>
   14728:	e1a03000 	mov	r3, r0
   1472c:	e1a04001 	mov	r4, r1
   14730:	e1a00003 	mov	r0, r3
   14734:	e1a01004 	mov	r1, r4
   14738:	eb000f37 	bl	1841c <__aeabi_d2f>
   1473c:	e1a03000 	mov	r3, r0
   14740:	e50b3044 	str	r3, [fp, #-68]
   14744:	e51b0044 	ldr	r0, [fp, #-68]
   14748:	e59f12a4 	ldr	r1, [pc, #676]	; 149f4 <getDeclination+0x724>
   1474c:	eb0010c5 	bl	18a68 <__lesf2>
   14750:	e1a03000 	mov	r3, r0
   14754:	e3530000 	cmp	r3, #0	; 0x0
   14758:	ba000000 	blt	14760 <getDeclination+0x490>
   1475c:	ea000005 	b	14778 <getDeclination+0x4a8>
   14760:	e59f2280 	ldr	r2, [pc, #640]	; 149e8 <getDeclination+0x718>
   14764:	e59f323c 	ldr	r3, [pc, #572]	; 149a8 <getDeclination+0x6d8>
   14768:	e5823000 	str	r3, [r2]
   1476c:	e59f2284 	ldr	r2, [pc, #644]	; 149f8 <getDeclination+0x728>
   14770:	e59f3230 	ldr	r3, [pc, #560]	; 149a8 <getDeclination+0x6d8>
   14774:	e5823000 	str	r3, [r2]
   14778:	e51b0044 	ldr	r0, [fp, #-68]
   1477c:	e59f1244 	ldr	r1, [pc, #580]	; 149c8 <getDeclination+0x6f8>
   14780:	eb0010b8 	bl	18a68 <__lesf2>
   14784:	e1a03000 	mov	r3, r0
   14788:	e3530000 	cmp	r3, #0	; 0x0
   1478c:	ba000000 	blt	14794 <getDeclination+0x4c4>
   14790:	ea000006 	b	147b0 <getDeclination+0x4e0>
   14794:	e3a03000 	mov	r3, #0	; 0x0
   14798:	e50b305c 	str	r3, [fp, #-92]
   1479c:	e3a03001 	mov	r3, #1	; 0x1
   147a0:	e50b3058 	str	r3, [fp, #-88]
   147a4:	e51b3044 	ldr	r3, [fp, #-68]
   147a8:	e50b3024 	str	r3, [fp, #-36]
   147ac:	ea00000d 	b	147e8 <getDeclination+0x518>
   147b0:	e51b0044 	ldr	r0, [fp, #-68]
   147b4:	e59f1240 	ldr	r1, [pc, #576]	; 149fc <getDeclination+0x72c>
   147b8:	eb0010aa 	bl	18a68 <__lesf2>
   147bc:	e1a03000 	mov	r3, r0
   147c0:	e3530000 	cmp	r3, #0	; 0x0
   147c4:	ba000000 	blt	147cc <getDeclination+0x4fc>
   147c8:	ea000006 	b	147e8 <getDeclination+0x518>
   147cc:	e51b3058 	ldr	r3, [fp, #-88]
   147d0:	e3530000 	cmp	r3, #0	; 0x0
   147d4:	1a000003 	bne	147e8 <getDeclination+0x518>
   147d8:	e3a03001 	mov	r3, #1	; 0x1
   147dc:	e50b305c 	str	r3, [fp, #-92]
   147e0:	e51b3044 	ldr	r3, [fp, #-68]
   147e4:	e50b3028 	str	r3, [fp, #-40]
   147e8:	e59f31cc 	ldr	r3, [pc, #460]	; 149bc <getDeclination+0x6ec>
   147ec:	e5933000 	ldr	r3, [r3]
   147f0:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   147f4:	e1a00003 	mov	r0, r3
   147f8:	ebfff22f 	bl	110bc <__aeabi_f2d>
   147fc:	e1a03000 	mov	r3, r0
   14800:	e1a04001 	mov	r4, r1
   14804:	e3a00101 	mov	r0, #1073741824	; 0x40000000
   14808:	e2800856 	add	r0, r0, #5636096	; 0x560000
   1480c:	e2800902 	add	r0, r0, #32768	; 0x8000
   14810:	e3a01000 	mov	r1, #0	; 0x0
   14814:	e1a02003 	mov	r2, r3
   14818:	e1a03004 	mov	r3, r4
   1481c:	ebfff14c 	bl	10d54 <__aeabi_dsub>
   14820:	e1a03000 	mov	r3, r0
   14824:	e1a04001 	mov	r4, r1
   14828:	e1a00003 	mov	r0, r3
   1482c:	e1a01004 	mov	r1, r4
   14830:	e28f2f59 	add	r2, pc, #356	; 0x164
   14834:	e892000c 	ldmia	r2, {r2, r3}
   14838:	ebfff378 	bl	11620 <__ledf2>
   1483c:	e1a03000 	mov	r3, r0
   14840:	e3530000 	cmp	r3, #0	; 0x0
   14844:	da000000 	ble	1484c <getDeclination+0x57c>
   14848:	ea000013 	b	1489c <getDeclination+0x5cc>
   1484c:	e59f3154 	ldr	r3, [pc, #340]	; 149a8 <getDeclination+0x6d8>
   14850:	e50b3050 	str	r3, [fp, #-80]
   14854:	e59f314c 	ldr	r3, [pc, #332]	; 149a8 <getDeclination+0x6d8>
   14858:	e50b304c 	str	r3, [fp, #-76]
   1485c:	e59f2184 	ldr	r2, [pc, #388]	; 149e8 <getDeclination+0x718>
   14860:	e59f3140 	ldr	r3, [pc, #320]	; 149a8 <getDeclination+0x6d8>
   14864:	e5823000 	str	r3, [r2]
   14868:	e59f3138 	ldr	r3, [pc, #312]	; 149a8 <getDeclination+0x6d8>
   1486c:	e50b3040 	str	r3, [fp, #-64]
   14870:	e59f3130 	ldr	r3, [pc, #304]	; 149a8 <getDeclination+0x6d8>
   14874:	e50b303c 	str	r3, [fp, #-60]
   14878:	e59f2178 	ldr	r2, [pc, #376]	; 149f8 <getDeclination+0x728>
   1487c:	e59f3124 	ldr	r3, [pc, #292]	; 149a8 <getDeclination+0x6d8>
   14880:	e5823000 	str	r3, [r2]
   14884:	e3a03001 	mov	r3, #1	; 0x1
   14888:	e50b3054 	str	r3, [fp, #-84]
   1488c:	e3a03000 	mov	r3, #0	; 0x0
   14890:	e50b305c 	str	r3, [fp, #-92]
   14894:	e3a03000 	mov	r3, #0	; 0x0
   14898:	e50b3058 	str	r3, [fp, #-88]
   1489c:	e59b3004 	ldr	r3, [fp, #4]
   148a0:	e3a02000 	mov	r2, #0	; 0x0
   148a4:	e5832000 	str	r2, [r3]
   148a8:	e51b305c 	ldr	r3, [fp, #-92]
   148ac:	e3530000 	cmp	r3, #0	; 0x0
   148b0:	0a000004 	beq	148c8 <getDeclination+0x5f8>
   148b4:	e59b3004 	ldr	r3, [fp, #4]
   148b8:	e5933000 	ldr	r3, [r3]
   148bc:	e3832001 	orr	r2, r3, #1	; 0x1
   148c0:	e59b3004 	ldr	r3, [fp, #4]
   148c4:	e5832000 	str	r2, [r3]
   148c8:	e51b3058 	ldr	r3, [fp, #-88]
   148cc:	e3530000 	cmp	r3, #0	; 0x0
   148d0:	0a000004 	beq	148e8 <getDeclination+0x618>
   148d4:	e59b3004 	ldr	r3, [fp, #4]
   148d8:	e5933000 	ldr	r3, [r3]
   148dc:	e3832002 	orr	r2, r3, #2	; 0x2
   148e0:	e59b3004 	ldr	r3, [fp, #4]
   148e4:	e5832000 	str	r2, [r3]
   148e8:	e51b3054 	ldr	r3, [fp, #-84]
   148ec:	e3530000 	cmp	r3, #0	; 0x0
   148f0:	0a000007 	beq	14914 <getDeclination+0x644>
   148f4:	e59b3004 	ldr	r3, [fp, #4]
   148f8:	e5933000 	ldr	r3, [r3]
   148fc:	e3832004 	orr	r2, r3, #4	; 0x4
   14900:	e59b3004 	ldr	r3, [fp, #4]
   14904:	e5832000 	str	r2, [r3]
   14908:	e3a03000 	mov	r3, #0	; 0x0
   1490c:	e50b3070 	str	r3, [fp, #-112]
   14910:	ea00001c 	b	14988 <getDeclination+0x6b8>
   14914:	e59f30d0 	ldr	r3, [pc, #208]	; 149ec <getDeclination+0x71c>
   14918:	e5933000 	ldr	r3, [r3]
   1491c:	e1a00003 	mov	r0, r3
   14920:	ebfff1e5 	bl	110bc <__aeabi_f2d>
   14924:	e1a03000 	mov	r3, r0
   14928:	e1a04001 	mov	r4, r1
   1492c:	e1a00003 	mov	r0, r3
   14930:	e1a01004 	mov	r1, r4
   14934:	e3a02101 	mov	r2, #1073741824	; 0x40000000
   14938:	e2822709 	add	r2, r2, #2359296	; 0x240000
   1493c:	e3a03000 	mov	r3, #0	; 0x0
   14940:	ebfff20d 	bl	1117c <__aeabi_dmul>
   14944:	e1a03000 	mov	r3, r0
   14948:	e1a04001 	mov	r4, r1
   1494c:	e1a00003 	mov	r0, r3
   14950:	e1a01004 	mov	r1, r4
   14954:	ebfff37f 	bl	11758 <__aeabi_d2iz>
   14958:	e1a02000 	mov	r2, r0
   1495c:	e59f309c 	ldr	r3, [pc, #156]	; 14a00 <getDeclination+0x730>
   14960:	e5832000 	str	r2, [r3]
   14964:	e59f307c 	ldr	r3, [pc, #124]	; 149e8 <getDeclination+0x718>
   14968:	e5933000 	ldr	r3, [r3]
   1496c:	e1a00003 	mov	r0, r3
   14970:	e59f1050 	ldr	r1, [pc, #80]	; 149c8 <getDeclination+0x6f8>
   14974:	eb000f7b 	bl	18768 <__aeabi_fmul>
   14978:	e1a03000 	mov	r3, r0
   1497c:	e1a00003 	mov	r0, r3
   14980:	eb00107a 	bl	18b70 <__aeabi_f2iz>
   14984:	e50b0070 	str	r0, [fp, #-112]
   14988:	e51b3070 	ldr	r3, [fp, #-112]
   1498c:	e1a00003 	mov	r0, r3
   14990:	e24bd020 	sub	sp, fp, #32	; 0x20
   14994:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
   14998:	e12fff1e 	bx	lr
   1499c:	3f50624d 	svccc	0x0050624d
   149a0:	d2f1a9fc 	rscles	sl, r1, #4128768	; 0x3f0000
   149a4:	3c8efa35 	fstmiascc	lr, {s30-s82}
   149a8:	00000000 	andeq	r0, r0, r0
   149ac:	40a00000 	adcmi	r0, r0, r0
   149b0:	40001f88 	andmi	r1, r0, r8, lsl #31
   149b4:	47c34f80 	strmib	r4, [r3, r0, lsl #31]
   149b8:	4b189680 	blmi	63a3c0 <__ctors_end__+0x620c2c>
   149bc:	40001f80 	andmi	r1, r0, r0, lsl #31
   149c0:	40001f7c 	andmi	r1, r0, ip, ror pc
   149c4:	40001f84 	andmi	r1, r0, r4, lsl #31
   149c8:	447a0000 	ldrmibt	r0, [sl]
   149cc:	40001f74 	andmi	r1, r0, r4, ror pc
   149d0:	40001f70 	andmi	r1, r0, r0, ror pc
   149d4:	40001f6c 	andmi	r1, r0, ip, ror #30
   149d8:	40001f68 	andmi	r1, r0, r8, ror #30
   149dc:	40001f64 	andmi	r1, r0, r4, ror #30
   149e0:	40001f60 	andmi	r1, r0, r0, ror #30
   149e4:	40001f5c 	andmi	r1, r0, ip, asr pc
   149e8:	40001f58 	andmi	r1, r0, r8, asr pc
   149ec:	40001f54 	andmi	r1, r0, r4, asr pc
   149f0:	40001f50 	andmi	r1, r0, r0, asr pc
   149f4:	42c80000 	sbcmi	r0, r8, #0	; 0x0
   149f8:	40001f78 	andmi	r1, r0, r8, ror pc
   149fc:	459c4000 	ldrmi	r4, [ip]
   14a00:	400012cc 	andmi	r1, r0, ip, asr #5

00014a04 <uBloxSendMessage>:
   14a04:	e1a0c00d 	mov	ip, sp
   14a08:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14a0c:	e24cb004 	sub	fp, ip, #4	; 0x4
   14a10:	e24dd01c 	sub	sp, sp, #28	; 0x1c
   14a14:	e50b2024 	str	r2, [fp, #-36]
   14a18:	e1a02003 	mov	r2, r3
   14a1c:	e1a03000 	mov	r3, r0
   14a20:	e54b301c 	strb	r3, [fp, #-28]
   14a24:	e1a03001 	mov	r3, r1
   14a28:	e54b3020 	strb	r3, [fp, #-32]
   14a2c:	e1a03002 	mov	r3, r2
   14a30:	e54b3028 	strb	r3, [fp, #-40]
   14a34:	e3e0304a 	mvn	r3, #74	; 0x4a
   14a38:	e54b3014 	strb	r3, [fp, #-20]
   14a3c:	e3a03062 	mov	r3, #98	; 0x62
   14a40:	e54b3013 	strb	r3, [fp, #-19]
   14a44:	e3a03000 	mov	r3, #0	; 0x0
   14a48:	e54b3011 	strb	r3, [fp, #-17]
   14a4c:	e3a03000 	mov	r3, #0	; 0x0
   14a50:	e54b3012 	strb	r3, [fp, #-18]
   14a54:	e55b2011 	ldrb	r2, [fp, #-17]
   14a58:	e55b301c 	ldrb	r3, [fp, #-28]
   14a5c:	e0823003 	add	r3, r2, r3
   14a60:	e20330ff 	and	r3, r3, #255	; 0xff
   14a64:	e54b3011 	strb	r3, [fp, #-17]
   14a68:	e55b2012 	ldrb	r2, [fp, #-18]
   14a6c:	e55b3011 	ldrb	r3, [fp, #-17]
   14a70:	e0823003 	add	r3, r2, r3
   14a74:	e20330ff 	and	r3, r3, #255	; 0xff
   14a78:	e54b3012 	strb	r3, [fp, #-18]
   14a7c:	e55b2011 	ldrb	r2, [fp, #-17]
   14a80:	e55b3020 	ldrb	r3, [fp, #-32]
   14a84:	e0823003 	add	r3, r2, r3
   14a88:	e20330ff 	and	r3, r3, #255	; 0xff
   14a8c:	e54b3011 	strb	r3, [fp, #-17]
   14a90:	e55b2012 	ldrb	r2, [fp, #-18]
   14a94:	e55b3011 	ldrb	r3, [fp, #-17]
   14a98:	e0823003 	add	r3, r2, r3
   14a9c:	e20330ff 	and	r3, r3, #255	; 0xff
   14aa0:	e54b3012 	strb	r3, [fp, #-18]
   14aa4:	e55b2011 	ldrb	r2, [fp, #-17]
   14aa8:	e55b3028 	ldrb	r3, [fp, #-40]
   14aac:	e0823003 	add	r3, r2, r3
   14ab0:	e20330ff 	and	r3, r3, #255	; 0xff
   14ab4:	e54b3011 	strb	r3, [fp, #-17]
   14ab8:	e55b2012 	ldrb	r2, [fp, #-18]
   14abc:	e55b3011 	ldrb	r3, [fp, #-17]
   14ac0:	e0823003 	add	r3, r2, r3
   14ac4:	e20330ff 	and	r3, r3, #255	; 0xff
   14ac8:	e54b3012 	strb	r3, [fp, #-18]
   14acc:	e55b3028 	ldrb	r3, [fp, #-40]
   14ad0:	e1a03443 	mov	r3, r3, asr #8
   14ad4:	e20320ff 	and	r2, r3, #255	; 0xff
   14ad8:	e55b3011 	ldrb	r3, [fp, #-17]
   14adc:	e0823003 	add	r3, r2, r3
   14ae0:	e20330ff 	and	r3, r3, #255	; 0xff
   14ae4:	e54b3011 	strb	r3, [fp, #-17]
   14ae8:	e55b2012 	ldrb	r2, [fp, #-18]
   14aec:	e55b3011 	ldrb	r3, [fp, #-17]
   14af0:	e0823003 	add	r3, r2, r3
   14af4:	e20330ff 	and	r3, r3, #255	; 0xff
   14af8:	e54b3012 	strb	r3, [fp, #-18]
   14afc:	e3a03000 	mov	r3, #0	; 0x0
   14b00:	e50b3010 	str	r3, [fp, #-16]
   14b04:	ea000010 	b	14b4c <uBloxSendMessage+0x148>
   14b08:	e51b3010 	ldr	r3, [fp, #-16]
   14b0c:	e1a02003 	mov	r2, r3
   14b10:	e51b3024 	ldr	r3, [fp, #-36]
   14b14:	e0823003 	add	r3, r2, r3
   14b18:	e5d32000 	ldrb	r2, [r3]
   14b1c:	e55b3011 	ldrb	r3, [fp, #-17]
   14b20:	e0823003 	add	r3, r2, r3
   14b24:	e20330ff 	and	r3, r3, #255	; 0xff
   14b28:	e54b3011 	strb	r3, [fp, #-17]
   14b2c:	e55b2012 	ldrb	r2, [fp, #-18]
   14b30:	e55b3011 	ldrb	r3, [fp, #-17]
   14b34:	e0823003 	add	r3, r2, r3
   14b38:	e20330ff 	and	r3, r3, #255	; 0xff
   14b3c:	e54b3012 	strb	r3, [fp, #-18]
   14b40:	e51b3010 	ldr	r3, [fp, #-16]
   14b44:	e2833001 	add	r3, r3, #1	; 0x1
   14b48:	e50b3010 	str	r3, [fp, #-16]
   14b4c:	e55b2028 	ldrb	r2, [fp, #-40]
   14b50:	e51b3010 	ldr	r3, [fp, #-16]
   14b54:	e1520003 	cmp	r2, r3
   14b58:	caffffea 	bgt	14b08 <uBloxSendMessage+0x104>
   14b5c:	e24b3014 	sub	r3, fp, #20	; 0x14
   14b60:	e1a00003 	mov	r0, r3
   14b64:	e3a01002 	mov	r1, #2	; 0x2
   14b68:	ebffcbde 	bl	7ae8 <UART1_send>
   14b6c:	e24b301c 	sub	r3, fp, #28	; 0x1c
   14b70:	e1a00003 	mov	r0, r3
   14b74:	e3a01001 	mov	r1, #1	; 0x1
   14b78:	ebffcbda 	bl	7ae8 <UART1_send>
   14b7c:	e24b3020 	sub	r3, fp, #32	; 0x20
   14b80:	e1a00003 	mov	r0, r3
   14b84:	e3a01001 	mov	r1, #1	; 0x1
   14b88:	ebffcbd6 	bl	7ae8 <UART1_send>
   14b8c:	e55b3028 	ldrb	r3, [fp, #-40]
   14b90:	e54b3015 	strb	r3, [fp, #-21]
   14b94:	e24b3015 	sub	r3, fp, #21	; 0x15
   14b98:	e1a00003 	mov	r0, r3
   14b9c:	e3a01001 	mov	r1, #1	; 0x1
   14ba0:	ebffcbd0 	bl	7ae8 <UART1_send>
   14ba4:	e55b3028 	ldrb	r3, [fp, #-40]
   14ba8:	e1a03443 	mov	r3, r3, asr #8
   14bac:	e20330ff 	and	r3, r3, #255	; 0xff
   14bb0:	e54b3015 	strb	r3, [fp, #-21]
   14bb4:	e24b3015 	sub	r3, fp, #21	; 0x15
   14bb8:	e1a00003 	mov	r0, r3
   14bbc:	e3a01001 	mov	r1, #1	; 0x1
   14bc0:	ebffcbc8 	bl	7ae8 <UART1_send>
   14bc4:	e55b3028 	ldrb	r3, [fp, #-40]
   14bc8:	e51b0024 	ldr	r0, [fp, #-36]
   14bcc:	e1a01003 	mov	r1, r3
   14bd0:	ebffcbc4 	bl	7ae8 <UART1_send>
   14bd4:	e24b3011 	sub	r3, fp, #17	; 0x11
   14bd8:	e1a00003 	mov	r0, r3
   14bdc:	e3a01001 	mov	r1, #1	; 0x1
   14be0:	ebffcbc0 	bl	7ae8 <UART1_send>
   14be4:	e24b3012 	sub	r3, fp, #18	; 0x12
   14be8:	e1a00003 	mov	r0, r3
   14bec:	e3a01001 	mov	r1, #1	; 0x1
   14bf0:	ebffcbbc 	bl	7ae8 <UART1_send>
   14bf4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   14bf8:	e2833801 	add	r3, r3, #65536	; 0x10000
   14bfc:	e2833014 	add	r3, r3, #20	; 0x14
   14c00:	e5933000 	ldr	r3, [r3]
   14c04:	e2033040 	and	r3, r3, #64	; 0x40
   14c08:	e3530000 	cmp	r3, #0	; 0x0
   14c0c:	0afffff8 	beq	14bf4 <uBloxSendMessage+0x1f0>
   14c10:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14c14:	e89d6800 	ldmia	sp, {fp, sp, lr}
   14c18:	e12fff1e 	bx	lr

00014c1c <pollMessageRate>:
   14c1c:	e1a0c00d 	mov	ip, sp
   14c20:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14c24:	e24cb004 	sub	fp, ip, #4	; 0x4
   14c28:	e24dd00c 	sub	sp, sp, #12	; 0xc
   14c2c:	e1a03000 	mov	r3, r0
   14c30:	e1a02001 	mov	r2, r1
   14c34:	e54b3014 	strb	r3, [fp, #-20]
   14c38:	e1a03002 	mov	r3, r2
   14c3c:	e54b3018 	strb	r3, [fp, #-24]
   14c40:	e55b3014 	ldrb	r3, [fp, #-20]
   14c44:	e54b300e 	strb	r3, [fp, #-14]
   14c48:	e55b3018 	ldrb	r3, [fp, #-24]
   14c4c:	e54b300d 	strb	r3, [fp, #-13]
   14c50:	e24b300e 	sub	r3, fp, #14	; 0xe
   14c54:	e3a00006 	mov	r0, #6	; 0x6
   14c58:	e3a01001 	mov	r1, #1	; 0x1
   14c5c:	e1a02003 	mov	r2, r3
   14c60:	e3a03002 	mov	r3, #2	; 0x2
   14c64:	ebffff66 	bl	14a04 <uBloxSendMessage>
   14c68:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14c6c:	e89d6800 	ldmia	sp, {fp, sp, lr}
   14c70:	e12fff1e 	bx	lr

00014c74 <setMessageRate>:
   14c74:	e1a0c00d 	mov	ip, sp
   14c78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14c7c:	e24cb004 	sub	fp, ip, #4	; 0x4
   14c80:	e24dd010 	sub	sp, sp, #16	; 0x10
   14c84:	e1a03000 	mov	r3, r0
   14c88:	e54b3014 	strb	r3, [fp, #-20]
   14c8c:	e1a03001 	mov	r3, r1
   14c90:	e54b3018 	strb	r3, [fp, #-24]
   14c94:	e1a03002 	mov	r3, r2
   14c98:	e54b301c 	strb	r3, [fp, #-28]
   14c9c:	e55b3014 	ldrb	r3, [fp, #-20]
   14ca0:	e54b300f 	strb	r3, [fp, #-15]
   14ca4:	e55b3018 	ldrb	r3, [fp, #-24]
   14ca8:	e54b300e 	strb	r3, [fp, #-14]
   14cac:	e55b301c 	ldrb	r3, [fp, #-28]
   14cb0:	e54b300d 	strb	r3, [fp, #-13]
   14cb4:	e24b300f 	sub	r3, fp, #15	; 0xf
   14cb8:	e3a00006 	mov	r0, #6	; 0x6
   14cbc:	e3a01001 	mov	r1, #1	; 0x1
   14cc0:	e1a02003 	mov	r2, r3
   14cc4:	e3a03003 	mov	r3, #3	; 0x3
   14cc8:	ebffff4d 	bl	14a04 <uBloxSendMessage>
   14ccc:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14cd0:	e89d6800 	ldmia	sp, {fp, sp, lr}
   14cd4:	e12fff1e 	bx	lr

00014cd8 <uBloxResetConfiguration>:
   14cd8:	e1a0c00d 	mov	ip, sp
   14cdc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14ce0:	e24cb004 	sub	fp, ip, #4	; 0x4
   14ce4:	e24dd010 	sub	sp, sp, #16	; 0x10
   14ce8:	e3e03000 	mvn	r3, #0	; 0x0
   14cec:	e54b3019 	strb	r3, [fp, #-25]
   14cf0:	e3e03000 	mvn	r3, #0	; 0x0
   14cf4:	e54b3018 	strb	r3, [fp, #-24]
   14cf8:	e3a03000 	mov	r3, #0	; 0x0
   14cfc:	e54b3017 	strb	r3, [fp, #-23]
   14d00:	e3a03000 	mov	r3, #0	; 0x0
   14d04:	e54b3016 	strb	r3, [fp, #-22]
   14d08:	e3e03000 	mvn	r3, #0	; 0x0
   14d0c:	e54b3011 	strb	r3, [fp, #-17]
   14d10:	e3e03000 	mvn	r3, #0	; 0x0
   14d14:	e54b3010 	strb	r3, [fp, #-16]
   14d18:	e3a03000 	mov	r3, #0	; 0x0
   14d1c:	e54b300f 	strb	r3, [fp, #-15]
   14d20:	e3a03000 	mov	r3, #0	; 0x0
   14d24:	e54b300e 	strb	r3, [fp, #-14]
   14d28:	e3a03000 	mov	r3, #0	; 0x0
   14d2c:	e54b3015 	strb	r3, [fp, #-21]
   14d30:	e3a03000 	mov	r3, #0	; 0x0
   14d34:	e54b3014 	strb	r3, [fp, #-20]
   14d38:	e3a03000 	mov	r3, #0	; 0x0
   14d3c:	e54b3013 	strb	r3, [fp, #-19]
   14d40:	e3a03000 	mov	r3, #0	; 0x0
   14d44:	e54b3012 	strb	r3, [fp, #-18]
   14d48:	e3a03007 	mov	r3, #7	; 0x7
   14d4c:	e54b300d 	strb	r3, [fp, #-13]
   14d50:	e24b3019 	sub	r3, fp, #25	; 0x19
   14d54:	e3a00006 	mov	r0, #6	; 0x6
   14d58:	e3a01009 	mov	r1, #9	; 0x9
   14d5c:	e1a02003 	mov	r2, r3
   14d60:	e3a0300d 	mov	r3, #13	; 0xd
   14d64:	ebffff26 	bl	14a04 <uBloxSendMessage>
   14d68:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14d6c:	e89d6800 	ldmia	sp, {fp, sp, lr}
   14d70:	e12fff1e 	bx	lr

00014d74 <uBloxHandleMessage>:
   14d74:	e1a0c00d 	mov	ip, sp
   14d78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14d7c:	e24cb004 	sub	fp, ip, #4	; 0x4
   14d80:	e24dd034 	sub	sp, sp, #52	; 0x34
   14d84:	e50b2034 	str	r2, [fp, #-52]
   14d88:	e1a02003 	mov	r2, r3
   14d8c:	e1a03000 	mov	r3, r0
   14d90:	e54b302c 	strb	r3, [fp, #-44]
   14d94:	e1a03001 	mov	r3, r1
   14d98:	e54b3030 	strb	r3, [fp, #-48]
   14d9c:	e14b23b8 	strh	r2, [fp, #-56]
   14da0:	e59f3738 	ldr	r3, [pc, #1848]	; 154e0 <uBloxHandleMessage+0x76c>
   14da4:	e1d330b0 	ldrh	r3, [r3]
   14da8:	e2833001 	add	r3, r3, #1	; 0x1
   14dac:	e1a03803 	mov	r3, r3, lsl #16
   14db0:	e1a02823 	mov	r2, r3, lsr #16
   14db4:	e59f3724 	ldr	r3, [pc, #1828]	; 154e0 <uBloxHandleMessage+0x76c>
   14db8:	e1c320b0 	strh	r2, [r3]
   14dbc:	e55b102c 	ldrb	r1, [fp, #-44]
   14dc0:	e50b1040 	str	r1, [fp, #-64]
   14dc4:	e51b2040 	ldr	r2, [fp, #-64]
   14dc8:	e3520005 	cmp	r2, #5	; 0x5
   14dcc:	0a00014a 	beq	152fc <uBloxHandleMessage+0x588>
   14dd0:	e51b3040 	ldr	r3, [fp, #-64]
   14dd4:	e353000a 	cmp	r3, #10	; 0xa
   14dd8:	0a00017b 	beq	153cc <uBloxHandleMessage+0x658>
   14ddc:	e51b1040 	ldr	r1, [fp, #-64]
   14de0:	e3510001 	cmp	r1, #1	; 0x1
   14de4:	0a000000 	beq	14dec <uBloxHandleMessage+0x78>
   14de8:	ea0001b9 	b	154d4 <uBloxHandleMessage+0x760>
   14dec:	e55b3030 	ldrb	r3, [fp, #-48]
   14df0:	e2433002 	sub	r3, r3, #2	; 0x2
   14df4:	e353002e 	cmp	r3, #46	; 0x2e
   14df8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   14dfc:	ea0001b4 	b	154d4 <uBloxHandleMessage+0x760>
   14e00:	00014ebc 	streqh	r4, [r1], -ip
   14e04:	00014fe0 	andeq	r4, r1, r0, ror #31
   14e08:	000154d4 	ldreqd	r5, [r1], -r4
   14e0c:	000154d4 	ldreqd	r5, [r1], -r4
   14e10:	0001501c 	andeq	r5, r1, ip, lsl r0
   14e14:	000154d4 	ldreqd	r5, [r1], -r4
   14e18:	000154d4 	ldreqd	r5, [r1], -r4
   14e1c:	000154d4 	ldreqd	r5, [r1], -r4
   14e20:	000154d4 	ldreqd	r5, [r1], -r4
   14e24:	000154d4 	ldreqd	r5, [r1], -r4
   14e28:	000154d4 	ldreqd	r5, [r1], -r4
   14e2c:	000154d4 	ldreqd	r5, [r1], -r4
   14e30:	000154d4 	ldreqd	r5, [r1], -r4
   14e34:	000154d4 	ldreqd	r5, [r1], -r4
   14e38:	000154d4 	ldreqd	r5, [r1], -r4
   14e3c:	000154d4 	ldreqd	r5, [r1], -r4
   14e40:	000150a8 	andeq	r5, r1, r8, lsr #1
   14e44:	000154d4 	ldreqd	r5, [r1], -r4
   14e48:	000154d4 	ldreqd	r5, [r1], -r4
   14e4c:	000154d4 	ldreqd	r5, [r1], -r4
   14e50:	000154d4 	ldreqd	r5, [r1], -r4
   14e54:	000154d4 	ldreqd	r5, [r1], -r4
   14e58:	000154d4 	ldreqd	r5, [r1], -r4
   14e5c:	000154d4 	ldreqd	r5, [r1], -r4
   14e60:	000154d4 	ldreqd	r5, [r1], -r4
   14e64:	000154d4 	ldreqd	r5, [r1], -r4
   14e68:	000154d4 	ldreqd	r5, [r1], -r4
   14e6c:	000154d4 	ldreqd	r5, [r1], -r4
   14e70:	000154d4 	ldreqd	r5, [r1], -r4
   14e74:	000154d4 	ldreqd	r5, [r1], -r4
   14e78:	000154d4 	ldreqd	r5, [r1], -r4
   14e7c:	000154d4 	ldreqd	r5, [r1], -r4
   14e80:	000154d4 	ldreqd	r5, [r1], -r4
   14e84:	000154d4 	ldreqd	r5, [r1], -r4
   14e88:	000154d4 	ldreqd	r5, [r1], -r4
   14e8c:	000154d4 	ldreqd	r5, [r1], -r4
   14e90:	000154d4 	ldreqd	r5, [r1], -r4
   14e94:	000154d4 	ldreqd	r5, [r1], -r4
   14e98:	000154d4 	ldreqd	r5, [r1], -r4
   14e9c:	000154d4 	ldreqd	r5, [r1], -r4
   14ea0:	000154d4 	ldreqd	r5, [r1], -r4
   14ea4:	000154d4 	ldreqd	r5, [r1], -r4
   14ea8:	000154d4 	ldreqd	r5, [r1], -r4
   14eac:	000154d4 	ldreqd	r5, [r1], -r4
   14eb0:	000154d4 	ldreqd	r5, [r1], -r4
   14eb4:	000154d4 	ldreqd	r5, [r1], -r4
   14eb8:	0001529c 	muleq	r1, ip, r2
   14ebc:	e51b3034 	ldr	r3, [fp, #-52]
   14ec0:	e50b3028 	str	r3, [fp, #-40]
   14ec4:	e51b2028 	ldr	r2, [fp, #-40]
   14ec8:	e5d21008 	ldrb	r1, [r2, #8]
   14ecc:	e5d23009 	ldrb	r3, [r2, #9]
   14ed0:	e1a03403 	mov	r3, r3, lsl #8
   14ed4:	e1831001 	orr	r1, r3, r1
   14ed8:	e5d2300a 	ldrb	r3, [r2, #10]
   14edc:	e1a03803 	mov	r3, r3, lsl #16
   14ee0:	e1831001 	orr	r1, r3, r1
   14ee4:	e5d2300b 	ldrb	r3, [r2, #11]
   14ee8:	e1a03c03 	mov	r3, r3, lsl #24
   14eec:	e1833001 	orr	r3, r3, r1
   14ef0:	e1a02003 	mov	r2, r3
   14ef4:	e59f35e8 	ldr	r3, [pc, #1512]	; 154e4 <uBloxHandleMessage+0x770>
   14ef8:	e5832000 	str	r2, [r3]
   14efc:	e51b2028 	ldr	r2, [fp, #-40]
   14f00:	e5d21004 	ldrb	r1, [r2, #4]
   14f04:	e5d23005 	ldrb	r3, [r2, #5]
   14f08:	e1a03403 	mov	r3, r3, lsl #8
   14f0c:	e1831001 	orr	r1, r3, r1
   14f10:	e5d23006 	ldrb	r3, [r2, #6]
   14f14:	e1a03803 	mov	r3, r3, lsl #16
   14f18:	e1831001 	orr	r1, r3, r1
   14f1c:	e5d23007 	ldrb	r3, [r2, #7]
   14f20:	e1a03c03 	mov	r3, r3, lsl #24
   14f24:	e1833001 	orr	r3, r3, r1
   14f28:	e1a02003 	mov	r2, r3
   14f2c:	e59f35b0 	ldr	r3, [pc, #1456]	; 154e4 <uBloxHandleMessage+0x770>
   14f30:	e5832004 	str	r2, [r3, #4]
   14f34:	e51b2028 	ldr	r2, [fp, #-40]
   14f38:	e5d2100c 	ldrb	r1, [r2, #12]
   14f3c:	e5d2300d 	ldrb	r3, [r2, #13]
   14f40:	e1a03403 	mov	r3, r3, lsl #8
   14f44:	e1831001 	orr	r1, r3, r1
   14f48:	e5d2300e 	ldrb	r3, [r2, #14]
   14f4c:	e1a03803 	mov	r3, r3, lsl #16
   14f50:	e1831001 	orr	r1, r3, r1
   14f54:	e5d2300f 	ldrb	r3, [r2, #15]
   14f58:	e1a03c03 	mov	r3, r3, lsl #24
   14f5c:	e1833001 	orr	r3, r3, r1
   14f60:	e1a02003 	mov	r2, r3
   14f64:	e59f3578 	ldr	r3, [pc, #1400]	; 154e4 <uBloxHandleMessage+0x770>
   14f68:	e5832008 	str	r2, [r3, #8]
   14f6c:	e51b2028 	ldr	r2, [fp, #-40]
   14f70:	e5d21014 	ldrb	r1, [r2, #20]
   14f74:	e5d23015 	ldrb	r3, [r2, #21]
   14f78:	e1a03403 	mov	r3, r3, lsl #8
   14f7c:	e1831001 	orr	r1, r3, r1
   14f80:	e5d23016 	ldrb	r3, [r2, #22]
   14f84:	e1a03803 	mov	r3, r3, lsl #16
   14f88:	e1831001 	orr	r1, r3, r1
   14f8c:	e5d23017 	ldrb	r3, [r2, #23]
   14f90:	e1a03c03 	mov	r3, r3, lsl #24
   14f94:	e1833001 	orr	r3, r3, r1
   14f98:	e1a02003 	mov	r2, r3
   14f9c:	e59f3540 	ldr	r3, [pc, #1344]	; 154e4 <uBloxHandleMessage+0x770>
   14fa0:	e5832018 	str	r2, [r3, #24]
   14fa4:	e51b2028 	ldr	r2, [fp, #-40]
   14fa8:	e5d21018 	ldrb	r1, [r2, #24]
   14fac:	e5d23019 	ldrb	r3, [r2, #25]
   14fb0:	e1a03403 	mov	r3, r3, lsl #8
   14fb4:	e1831001 	orr	r1, r3, r1
   14fb8:	e5d2301a 	ldrb	r3, [r2, #26]
   14fbc:	e1a03803 	mov	r3, r3, lsl #16
   14fc0:	e1831001 	orr	r1, r3, r1
   14fc4:	e5d2301b 	ldrb	r3, [r2, #27]
   14fc8:	e1a03c03 	mov	r3, r3, lsl #24
   14fcc:	e1833001 	orr	r3, r3, r1
   14fd0:	e1a02003 	mov	r2, r3
   14fd4:	e59f3508 	ldr	r3, [pc, #1288]	; 154e4 <uBloxHandleMessage+0x770>
   14fd8:	e583201c 	str	r2, [r3, #28]
   14fdc:	ea00013c 	b	154d4 <uBloxHandleMessage+0x760>
   14fe0:	e51b3034 	ldr	r3, [fp, #-52]
   14fe4:	e50b3024 	str	r3, [fp, #-36]
   14fe8:	e51b3024 	ldr	r3, [fp, #-36]
   14fec:	e5d33005 	ldrb	r3, [r3, #5]
   14ff0:	e1a02403 	mov	r2, r3, lsl #8
   14ff4:	e51b3024 	ldr	r3, [fp, #-36]
   14ff8:	e5d33006 	ldrb	r3, [r3, #6]
   14ffc:	e1a03803 	mov	r3, r3, lsl #16
   15000:	e1822003 	orr	r2, r2, r3
   15004:	e51b3024 	ldr	r3, [fp, #-36]
   15008:	e5d33004 	ldrb	r3, [r3, #4]
   1500c:	e1822003 	orr	r2, r2, r3
   15010:	e59f34cc 	ldr	r3, [pc, #1228]	; 154e4 <uBloxHandleMessage+0x770>
   15014:	e5832028 	str	r2, [r3, #40]
   15018:	ea00012d 	b	154d4 <uBloxHandleMessage+0x760>
   1501c:	e51b3034 	ldr	r3, [fp, #-52]
   15020:	e50b3020 	str	r3, [fp, #-32]
   15024:	e51b3020 	ldr	r3, [fp, #-32]
   15028:	e5d32008 	ldrb	r2, [r3, #8]
   1502c:	e5d33009 	ldrb	r3, [r3, #9]
   15030:	e1a03403 	mov	r3, r3, lsl #8
   15034:	e1833002 	orr	r3, r3, r2
   15038:	e1a03803 	mov	r3, r3, lsl #16
   1503c:	e1a03843 	mov	r3, r3, asr #16
   15040:	e1a03803 	mov	r3, r3, lsl #16
   15044:	e1a03823 	mov	r3, r3, lsr #16
   15048:	e1a03803 	mov	r3, r3, lsl #16
   1504c:	e1a02823 	mov	r2, r3, lsr #16
   15050:	e59f3490 	ldr	r3, [pc, #1168]	; 154e8 <uBloxHandleMessage+0x774>
   15054:	e1c320b4 	strh	r2, [r3, #4]
   15058:	e51b2020 	ldr	r2, [fp, #-32]
   1505c:	e5d21000 	ldrb	r1, [r2]
   15060:	e5d23001 	ldrb	r3, [r2, #1]
   15064:	e1a03403 	mov	r3, r3, lsl #8
   15068:	e1831001 	orr	r1, r3, r1
   1506c:	e5d23002 	ldrb	r3, [r2, #2]
   15070:	e1a03803 	mov	r3, r3, lsl #16
   15074:	e1831001 	orr	r1, r3, r1
   15078:	e5d23003 	ldrb	r3, [r2, #3]
   1507c:	e1a03c03 	mov	r3, r3, lsl #24
   15080:	e1833001 	orr	r3, r3, r1
   15084:	e1a02003 	mov	r2, r3
   15088:	e59f3458 	ldr	r3, [pc, #1112]	; 154e8 <uBloxHandleMessage+0x774>
   1508c:	e5832000 	str	r2, [r3]
   15090:	e51b3020 	ldr	r3, [fp, #-32]
   15094:	e5d3302f 	ldrb	r3, [r3, #47]
   15098:	e1a02003 	mov	r2, r3
   1509c:	e59f3440 	ldr	r3, [pc, #1088]	; 154e4 <uBloxHandleMessage+0x770>
   150a0:	e5832024 	str	r2, [r3, #36]
   150a4:	ea00010a 	b	154d4 <uBloxHandleMessage+0x760>
   150a8:	e51b3034 	ldr	r3, [fp, #-52]
   150ac:	e50b301c 	str	r3, [fp, #-28]
   150b0:	e51b201c 	ldr	r2, [fp, #-28]
   150b4:	e5d21008 	ldrb	r1, [r2, #8]
   150b8:	e5d23009 	ldrb	r3, [r2, #9]
   150bc:	e1a03403 	mov	r3, r3, lsl #8
   150c0:	e1831001 	orr	r1, r3, r1
   150c4:	e5d2300a 	ldrb	r3, [r2, #10]
   150c8:	e1a03803 	mov	r3, r3, lsl #16
   150cc:	e1831001 	orr	r1, r3, r1
   150d0:	e5d2300b 	ldrb	r3, [r2, #11]
   150d4:	e1a03c03 	mov	r3, r3, lsl #24
   150d8:	e1833001 	orr	r3, r3, r1
   150dc:	e1a02003 	mov	r2, r3
   150e0:	e1a03002 	mov	r3, r2
   150e4:	e1a03103 	mov	r3, r3, lsl #2
   150e8:	e0833002 	add	r3, r3, r2
   150ec:	e1a03083 	mov	r3, r3, lsl #1
   150f0:	e1a02003 	mov	r2, r3
   150f4:	e59f33e8 	ldr	r3, [pc, #1000]	; 154e4 <uBloxHandleMessage+0x770>
   150f8:	e583200c 	str	r2, [r3, #12]
   150fc:	e51b201c 	ldr	r2, [fp, #-28]
   15100:	e5d21004 	ldrb	r1, [r2, #4]
   15104:	e5d23005 	ldrb	r3, [r2, #5]
   15108:	e1a03403 	mov	r3, r3, lsl #8
   1510c:	e1831001 	orr	r1, r3, r1
   15110:	e5d23006 	ldrb	r3, [r2, #6]
   15114:	e1a03803 	mov	r3, r3, lsl #16
   15118:	e1831001 	orr	r1, r3, r1
   1511c:	e5d23007 	ldrb	r3, [r2, #7]
   15120:	e1a03c03 	mov	r3, r3, lsl #24
   15124:	e1833001 	orr	r3, r3, r1
   15128:	e1a02003 	mov	r2, r3
   1512c:	e1a03002 	mov	r3, r2
   15130:	e1a03103 	mov	r3, r3, lsl #2
   15134:	e0833002 	add	r3, r3, r2
   15138:	e1a03083 	mov	r3, r3, lsl #1
   1513c:	e1a02003 	mov	r2, r3
   15140:	e59f339c 	ldr	r3, [pc, #924]	; 154e4 <uBloxHandleMessage+0x770>
   15144:	e5832010 	str	r2, [r3, #16]
   15148:	e51b201c 	ldr	r2, [fp, #-28]
   1514c:	e5d2101c 	ldrb	r1, [r2, #28]
   15150:	e5d2301d 	ldrb	r3, [r2, #29]
   15154:	e1a03403 	mov	r3, r3, lsl #8
   15158:	e1831001 	orr	r1, r3, r1
   1515c:	e5d2301e 	ldrb	r3, [r2, #30]
   15160:	e1a03803 	mov	r3, r3, lsl #16
   15164:	e1831001 	orr	r1, r3, r1
   15168:	e5d2301f 	ldrb	r3, [r2, #31]
   1516c:	e1a03c03 	mov	r3, r3, lsl #24
   15170:	e1833001 	orr	r3, r3, r1
   15174:	e1a02003 	mov	r2, r3
   15178:	e1a03002 	mov	r3, r2
   1517c:	e1a03103 	mov	r3, r3, lsl #2
   15180:	e0833002 	add	r3, r3, r2
   15184:	e1a03083 	mov	r3, r3, lsl #1
   15188:	e1a02003 	mov	r2, r3
   1518c:	e59f3350 	ldr	r3, [pc, #848]	; 154e4 <uBloxHandleMessage+0x770>
   15190:	e5832020 	str	r2, [r3, #32]
   15194:	e51b201c 	ldr	r2, [fp, #-28]
   15198:	e5d21018 	ldrb	r1, [r2, #24]
   1519c:	e5d23019 	ldrb	r3, [r2, #25]
   151a0:	e1a03403 	mov	r3, r3, lsl #8
   151a4:	e1831001 	orr	r1, r3, r1
   151a8:	e5d2301a 	ldrb	r3, [r2, #26]
   151ac:	e1a03803 	mov	r3, r3, lsl #16
   151b0:	e1831001 	orr	r1, r3, r1
   151b4:	e5d2301b 	ldrb	r3, [r2, #27]
   151b8:	e1a03c03 	mov	r3, r3, lsl #24
   151bc:	e1833001 	orr	r3, r3, r1
   151c0:	e1a01003 	mov	r1, r3
   151c4:	e59f3320 	ldr	r3, [pc, #800]	; 154ec <uBloxHandleMessage+0x778>
   151c8:	e0c32391 	smull	r2, r3, r1, r3
   151cc:	e1a022c3 	mov	r2, r3, asr #5
   151d0:	e1a03fc1 	mov	r3, r1, asr #31
   151d4:	e0632002 	rsb	r2, r3, r2
   151d8:	e59f3304 	ldr	r3, [pc, #772]	; 154e4 <uBloxHandleMessage+0x770>
   151dc:	e5832014 	str	r2, [r3, #20]
   151e0:	e59f3308 	ldr	r3, [pc, #776]	; 154f0 <uBloxHandleMessage+0x77c>
   151e4:	e5933000 	ldr	r3, [r3]
   151e8:	e1a03083 	mov	r3, r3, lsl #1
   151ec:	e1a00003 	mov	r0, r3
   151f0:	e51b201c 	ldr	r2, [fp, #-28]
   151f4:	e5d2101c 	ldrb	r1, [r2, #28]
   151f8:	e5d2301d 	ldrb	r3, [r2, #29]
   151fc:	e1a03403 	mov	r3, r3, lsl #8
   15200:	e1831001 	orr	r1, r3, r1
   15204:	e5d2301e 	ldrb	r3, [r2, #30]
   15208:	e1a03803 	mov	r3, r3, lsl #16
   1520c:	e1831001 	orr	r1, r3, r1
   15210:	e5d2301f 	ldrb	r3, [r2, #31]
   15214:	e1a03c03 	mov	r3, r3, lsl #24
   15218:	e1833001 	orr	r3, r3, r1
   1521c:	e0802003 	add	r2, r0, r3
   15220:	e59f32cc 	ldr	r3, [pc, #716]	; 154f4 <uBloxHandleMessage+0x780>
   15224:	e0831392 	umull	r1, r3, r2, r3
   15228:	e1a030a3 	mov	r3, r3, lsr #1
   1522c:	e1a02003 	mov	r2, r3
   15230:	e59f32b8 	ldr	r3, [pc, #696]	; 154f0 <uBloxHandleMessage+0x77c>
   15234:	e5832000 	str	r2, [r3]
   15238:	e59f32a4 	ldr	r3, [pc, #676]	; 154e4 <uBloxHandleMessage+0x770>
   1523c:	e5932018 	ldr	r2, [r3, #24]
   15240:	e3a03dea 	mov	r3, #14976	; 0x3a80
   15244:	e2833018 	add	r3, r3, #24	; 0x18
   15248:	e1520003 	cmp	r2, r3
   1524c:	8a000003 	bhi	15260 <uBloxHandleMessage+0x4ec>
   15250:	e59f3298 	ldr	r3, [pc, #664]	; 154f0 <uBloxHandleMessage+0x77c>
   15254:	e5933000 	ldr	r3, [r3]
   15258:	e35300e6 	cmp	r3, #230	; 0xe6
   1525c:	da000004 	ble	15274 <uBloxHandleMessage+0x500>
   15260:	e59f327c 	ldr	r3, [pc, #636]	; 154e4 <uBloxHandleMessage+0x770>
   15264:	e5933028 	ldr	r3, [r3, #40]
   15268:	e3c32003 	bic	r2, r3, #3	; 0x3
   1526c:	e59f3270 	ldr	r3, [pc, #624]	; 154e4 <uBloxHandleMessage+0x770>
   15270:	e5832028 	str	r2, [r3, #40]
   15274:	e59f227c 	ldr	r2, [pc, #636]	; 154f8 <uBloxHandleMessage+0x784>
   15278:	e3a03001 	mov	r3, #1	; 0x1
   1527c:	e5823000 	str	r3, [r2]
   15280:	e59f2274 	ldr	r2, [pc, #628]	; 154fc <uBloxHandleMessage+0x788>
   15284:	e3a03001 	mov	r3, #1	; 0x1
   15288:	e5c23000 	strb	r3, [r2]
   1528c:	e59f226c 	ldr	r2, [pc, #620]	; 15500 <uBloxHandleMessage+0x78c>
   15290:	e3a03000 	mov	r3, #0	; 0x0
   15294:	e5823000 	str	r3, [r2]
   15298:	ea00008d 	b	154d4 <uBloxHandleMessage+0x760>
   1529c:	e51b3034 	ldr	r3, [fp, #-52]
   152a0:	e50b3018 	str	r3, [fp, #-24]
   152a4:	e51b3018 	ldr	r3, [fp, #-24]
   152a8:	e5d33004 	ldrb	r3, [r3, #4]
   152ac:	e3530010 	cmp	r3, #16	; 0x10
   152b0:	8a000087 	bhi	154d4 <uBloxHandleMessage+0x760>
   152b4:	e51b3034 	ldr	r3, [fp, #-52]
   152b8:	e2830008 	add	r0, r3, #8	; 0x8
   152bc:	e51b3018 	ldr	r3, [fp, #-24]
   152c0:	e5d33004 	ldrb	r3, [r3, #4]
   152c4:	e1a02003 	mov	r2, r3
   152c8:	e1a03002 	mov	r3, r2
   152cc:	e1a03083 	mov	r3, r3, lsl #1
   152d0:	e0833002 	add	r3, r3, r2
   152d4:	e1a03103 	mov	r3, r3, lsl #2
   152d8:	e1a01003 	mov	r1, r3
   152dc:	e59f3220 	ldr	r3, [pc, #544]	; 15504 <uBloxHandleMessage+0x790>
   152e0:	e1a02000 	mov	r2, r0
   152e4:	e1a0c001 	mov	ip, r1
   152e8:	e1a00003 	mov	r0, r3
   152ec:	e1a01002 	mov	r1, r2
   152f0:	e1a0200c 	mov	r2, ip
   152f4:	eb000e37 	bl	18bd8 <__memcpy_from_arm>
   152f8:	ea000075 	b	154d4 <uBloxHandleMessage+0x760>
   152fc:	e51b3034 	ldr	r3, [fp, #-52]
   15300:	e5d33000 	ldrb	r3, [r3]
   15304:	e59f21fc 	ldr	r2, [pc, #508]	; 15508 <uBloxHandleMessage+0x794>
   15308:	e5c23000 	strb	r3, [r2]
   1530c:	e51b3034 	ldr	r3, [fp, #-52]
   15310:	e2833001 	add	r3, r3, #1	; 0x1
   15314:	e5d33000 	ldrb	r3, [r3]
   15318:	e59f21ec 	ldr	r2, [pc, #492]	; 1550c <uBloxHandleMessage+0x798>
   1531c:	e5c23000 	strb	r3, [r2]
   15320:	e59f31e8 	ldr	r3, [pc, #488]	; 15510 <uBloxHandleMessage+0x79c>
   15324:	e5d33000 	ldrb	r3, [r3]
   15328:	e20330ff 	and	r3, r3, #255	; 0xff
   1532c:	e3530000 	cmp	r3, #0	; 0x0
   15330:	0a00001d 	beq	153ac <uBloxHandleMessage+0x638>
   15334:	e59f31cc 	ldr	r3, [pc, #460]	; 15508 <uBloxHandleMessage+0x794>
   15338:	e5d33000 	ldrb	r3, [r3]
   1533c:	e20330ff 	and	r3, r3, #255	; 0xff
   15340:	e3530006 	cmp	r3, #6	; 0x6
   15344:	1a000018 	bne	153ac <uBloxHandleMessage+0x638>
   15348:	e59f31bc 	ldr	r3, [pc, #444]	; 1550c <uBloxHandleMessage+0x798>
   1534c:	e5d33000 	ldrb	r3, [r3]
   15350:	e20330ff 	and	r3, r3, #255	; 0xff
   15354:	e3530024 	cmp	r3, #36	; 0x24
   15358:	1a000013 	bne	153ac <uBloxHandleMessage+0x638>
   1535c:	e59f21ac 	ldr	r2, [pc, #428]	; 15510 <uBloxHandleMessage+0x79c>
   15360:	e3a03000 	mov	r3, #0	; 0x0
   15364:	e5c23000 	strb	r3, [r2]
   15368:	e55b3030 	ldrb	r3, [fp, #-48]
   1536c:	e3530001 	cmp	r3, #1	; 0x1
   15370:	1a000006 	bne	15390 <uBloxHandleMessage+0x61c>
   15374:	e59f2198 	ldr	r2, [pc, #408]	; 15514 <uBloxHandleMessage+0x7a0>
   15378:	e3a03002 	mov	r3, #2	; 0x2
   1537c:	e5c23000 	strb	r3, [r2]
   15380:	e59f2190 	ldr	r2, [pc, #400]	; 15518 <uBloxHandleMessage+0x7a4>
   15384:	e59f3190 	ldr	r3, [pc, #400]	; 1551c <uBloxHandleMessage+0x7a8>
   15388:	e5823000 	str	r3, [r2]
   1538c:	ea000050 	b	154d4 <uBloxHandleMessage+0x760>
   15390:	e59f217c 	ldr	r2, [pc, #380]	; 15514 <uBloxHandleMessage+0x7a0>
   15394:	e3a03001 	mov	r3, #1	; 0x1
   15398:	e5c23000 	strb	r3, [r2]
   1539c:	e59f2174 	ldr	r2, [pc, #372]	; 15518 <uBloxHandleMessage+0x7a4>
   153a0:	e59f3178 	ldr	r3, [pc, #376]	; 15520 <uBloxHandleMessage+0x7ac>
   153a4:	e5823000 	str	r3, [r2]
   153a8:	ea000049 	b	154d4 <uBloxHandleMessage+0x760>
   153ac:	e55b3030 	ldrb	r3, [fp, #-48]
   153b0:	e3530001 	cmp	r3, #1	; 0x1
   153b4:	0a000000 	beq	153bc <uBloxHandleMessage+0x648>
   153b8:	ea000045 	b	154d4 <uBloxHandleMessage+0x760>
   153bc:	e59f3160 	ldr	r3, [pc, #352]	; 15524 <uBloxHandleMessage+0x7b0>
   153c0:	e3a02001 	mov	r2, #1	; 0x1
   153c4:	e5c32000 	strb	r2, [r3]
   153c8:	ea000041 	b	154d4 <uBloxHandleMessage+0x760>
   153cc:	e55b2030 	ldrb	r2, [fp, #-48]
   153d0:	e50b203c 	str	r2, [fp, #-60]
   153d4:	e51b303c 	ldr	r3, [fp, #-60]
   153d8:	e3530001 	cmp	r3, #1	; 0x1
   153dc:	0a000003 	beq	153f0 <uBloxHandleMessage+0x67c>
   153e0:	e51b103c 	ldr	r1, [fp, #-60]
   153e4:	e3510009 	cmp	r1, #9	; 0x9
   153e8:	0a000003 	beq	153fc <uBloxHandleMessage+0x688>
   153ec:	ea000038 	b	154d4 <uBloxHandleMessage+0x760>
   153f0:	e51b3034 	ldr	r3, [fp, #-52]
   153f4:	e50b3010 	str	r3, [fp, #-16]
   153f8:	ea000035 	b	154d4 <uBloxHandleMessage+0x760>
   153fc:	e51b3034 	ldr	r3, [fp, #-52]
   15400:	e50b3014 	str	r3, [fp, #-20]
   15404:	e51b3014 	ldr	r3, [fp, #-20]
   15408:	e5d33014 	ldrb	r3, [r3, #20]
   1540c:	e59f2114 	ldr	r2, [pc, #276]	; 15528 <uBloxHandleMessage+0x7b4>
   15410:	e5c23000 	strb	r3, [r2]
   15414:	e51b3014 	ldr	r3, [fp, #-20]
   15418:	e5d33015 	ldrb	r3, [r3, #21]
   1541c:	e59f2104 	ldr	r2, [pc, #260]	; 15528 <uBloxHandleMessage+0x7b4>
   15420:	e5c23001 	strb	r3, [r2, #1]
   15424:	e51b3014 	ldr	r3, [fp, #-20]
   15428:	e5d32012 	ldrb	r2, [r3, #18]
   1542c:	e5d33013 	ldrb	r3, [r3, #19]
   15430:	e1a03403 	mov	r3, r3, lsl #8
   15434:	e1833002 	orr	r3, r3, r2
   15438:	e1a03803 	mov	r3, r3, lsl #16
   1543c:	e1a00823 	mov	r0, r3, lsr #16
   15440:	e59fc0e0 	ldr	ip, [pc, #224]	; 15528 <uBloxHandleMessage+0x7b4>
   15444:	e20010ff 	and	r1, r0, #255	; 0xff
   15448:	e3a03000 	mov	r3, #0	; 0x0
   1544c:	e1a02003 	mov	r2, r3
   15450:	e1a03001 	mov	r3, r1
   15454:	e1823003 	orr	r3, r2, r3
   15458:	e5cc3002 	strb	r3, [ip, #2]
   1545c:	e1a03420 	mov	r3, r0, lsr #8
   15460:	e1a03803 	mov	r3, r3, lsl #16
   15464:	e1a01823 	mov	r1, r3, lsr #16
   15468:	e3a03000 	mov	r3, #0	; 0x0
   1546c:	e1a02003 	mov	r2, r3
   15470:	e1a03001 	mov	r3, r1
   15474:	e1823003 	orr	r3, r2, r3
   15478:	e5cc3003 	strb	r3, [ip, #3]
   1547c:	e51b3014 	ldr	r3, [fp, #-20]
   15480:	e5d32010 	ldrb	r2, [r3, #16]
   15484:	e5d33011 	ldrb	r3, [r3, #17]
   15488:	e1a03403 	mov	r3, r3, lsl #8
   1548c:	e1833002 	orr	r3, r3, r2
   15490:	e1a03803 	mov	r3, r3, lsl #16
   15494:	e1a00823 	mov	r0, r3, lsr #16
   15498:	e59fc088 	ldr	ip, [pc, #136]	; 15528 <uBloxHandleMessage+0x7b4>
   1549c:	e20010ff 	and	r1, r0, #255	; 0xff
   154a0:	e3a03000 	mov	r3, #0	; 0x0
   154a4:	e1a02003 	mov	r2, r3
   154a8:	e1a03001 	mov	r3, r1
   154ac:	e1823003 	orr	r3, r2, r3
   154b0:	e5cc3004 	strb	r3, [ip, #4]
   154b4:	e1a03420 	mov	r3, r0, lsr #8
   154b8:	e1a03803 	mov	r3, r3, lsl #16
   154bc:	e1a01823 	mov	r1, r3, lsr #16
   154c0:	e3a03000 	mov	r3, #0	; 0x0
   154c4:	e1a02003 	mov	r2, r3
   154c8:	e1a03001 	mov	r3, r1
   154cc:	e1823003 	orr	r3, r2, r3
   154d0:	e5cc3005 	strb	r3, [ip, #5]
   154d4:	e24bd00c 	sub	sp, fp, #12	; 0xc
   154d8:	e89d6800 	ldmia	sp, {fp, sp, lr}
   154dc:	e12fff1e 	bx	lr
   154e0:	40001f9a 	mulmi	r0, sl, pc
   154e4:	40002064 	andmi	r2, r0, r4, rrx
   154e8:	40004e9c 	mulmi	r0, ip, lr
   154ec:	51eb851f 	mvnpl	r8, pc, lsl r5
   154f0:	40001fa0 	andmi	r1, r0, r0, lsr #31
   154f4:	aaaaaaab 	bge	feabffa8 <VPBDIV+0x1e8c3ea8>
   154f8:	40000dd8 	ldrmid	r0, [r0], -r8
   154fc:	40000dac 	andmi	r0, r0, ip, lsr #27
   15500:	40000ee0 	andmi	r0, r0, r0, ror #29
   15504:	4000559c 	mulmi	r0, ip, r5
   15508:	40001f95 	mulmi	r0, r5, pc
   1550c:	40001f96 	mulmi	r0, r6, pc
   15510:	40001f98 	mulmi	r0, r8, pc
   15514:	40001f9c 	mulmi	r0, ip, pc
   15518:	40005660 	andmi	r5, r0, r0, ror #12
   1551c:	000191d4 	ldreqd	r9, [r1], -r4
   15520:	000191da 	ldreqd	r9, [r1], -sl
   15524:	40001f94 	mulmi	r0, r4, pc
   15528:	40005664 	andmi	r5, r0, r4, ror #12

0001552c <uBloxReceiveHandler>:
   1552c:	e1a0c00d 	mov	ip, sp
   15530:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   15534:	e24cb004 	sub	fp, ip, #4	; 0x4
   15538:	e24dd004 	sub	sp, sp, #4	; 0x4
   1553c:	e1a03000 	mov	r3, r0
   15540:	e54b3010 	strb	r3, [fp, #-16]
   15544:	e59f3670 	ldr	r3, [pc, #1648]	; 15bbc <uBloxReceiveHandler+0x690>
   15548:	e5d3200a 	ldrb	r2, [r3, #10]
   1554c:	e5d3300b 	ldrb	r3, [r3, #11]
   15550:	e1a03403 	mov	r3, r3, lsl #8
   15554:	e1833002 	orr	r3, r3, r2
   15558:	e1a03803 	mov	r3, r3, lsl #16
   1555c:	e1a03823 	mov	r3, r3, lsr #16
   15560:	e2833001 	add	r3, r3, #1	; 0x1
   15564:	e1a03803 	mov	r3, r3, lsl #16
   15568:	e1a00823 	mov	r0, r3, lsr #16
   1556c:	e59fc648 	ldr	ip, [pc, #1608]	; 15bbc <uBloxReceiveHandler+0x690>
   15570:	e20010ff 	and	r1, r0, #255	; 0xff
   15574:	e3a03000 	mov	r3, #0	; 0x0
   15578:	e1a02003 	mov	r2, r3
   1557c:	e1a03001 	mov	r3, r1
   15580:	e1823003 	orr	r3, r2, r3
   15584:	e5cc300a 	strb	r3, [ip, #10]
   15588:	e1a03420 	mov	r3, r0, lsr #8
   1558c:	e1a03803 	mov	r3, r3, lsl #16
   15590:	e1a01823 	mov	r1, r3, lsr #16
   15594:	e3a03000 	mov	r3, #0	; 0x0
   15598:	e1a02003 	mov	r2, r3
   1559c:	e1a03001 	mov	r3, r1
   155a0:	e1823003 	orr	r3, r2, r3
   155a4:	e5cc300b 	strb	r3, [ip, #11]
   155a8:	e59f3610 	ldr	r3, [pc, #1552]	; 15bc0 <uBloxReceiveHandler+0x694>
   155ac:	e5d33000 	ldrb	r3, [r3]
   155b0:	e3530009 	cmp	r3, #9	; 0x9
   155b4:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   155b8:	ea000179 	b	15ba4 <uBloxReceiveHandler+0x678>
   155bc:	000155e4 	andeq	r5, r1, r4, ror #11
   155c0:	00015600 	andeq	r5, r1, r0, lsl #12
   155c4:	000156a8 	andeq	r5, r1, r8, lsr #13
   155c8:	00015700 	andeq	r5, r1, r0, lsl #14
   155cc:	00015758 	andeq	r5, r1, r8, asr r7
   155d0:	000157b0 	streqh	r5, [r1], -r0
   155d4:	000158dc 	ldreqd	r5, [r1], -ip
   155d8:	0001598c 	andeq	r5, r1, ip, lsl #19
   155dc:	000159a8 	andeq	r5, r1, r8, lsr #19
   155e0:	00015a88 	andeq	r5, r1, r8, lsl #21
   155e4:	e55b3010 	ldrb	r3, [fp, #-16]
   155e8:	e35300b5 	cmp	r3, #181	; 0xb5
   155ec:	1a00016f 	bne	15bb0 <uBloxReceiveHandler+0x684>
   155f0:	e59f35c8 	ldr	r3, [pc, #1480]	; 15bc0 <uBloxReceiveHandler+0x694>
   155f4:	e3a02001 	mov	r2, #1	; 0x1
   155f8:	e5c32000 	strb	r2, [r3]
   155fc:	ea00016b 	b	15bb0 <uBloxReceiveHandler+0x684>
   15600:	e55b3010 	ldrb	r3, [fp, #-16]
   15604:	e3530062 	cmp	r3, #98	; 0x62
   15608:	1a000022 	bne	15698 <uBloxReceiveHandler+0x16c>
   1560c:	e59f25ac 	ldr	r2, [pc, #1452]	; 15bc0 <uBloxReceiveHandler+0x694>
   15610:	e3a03002 	mov	r3, #2	; 0x2
   15614:	e5c23000 	strb	r3, [r2]
   15618:	e59f25a4 	ldr	r2, [pc, #1444]	; 15bc4 <uBloxReceiveHandler+0x698>
   1561c:	e3a03000 	mov	r3, #0	; 0x0
   15620:	e5c23000 	strb	r3, [r2]
   15624:	e59f259c 	ldr	r2, [pc, #1436]	; 15bc8 <uBloxReceiveHandler+0x69c>
   15628:	e3a03000 	mov	r3, #0	; 0x0
   1562c:	e5c23000 	strb	r3, [r2]
   15630:	e59f3584 	ldr	r3, [pc, #1412]	; 15bbc <uBloxReceiveHandler+0x690>
   15634:	e5d32008 	ldrb	r2, [r3, #8]
   15638:	e5d33009 	ldrb	r3, [r3, #9]
   1563c:	e1a03403 	mov	r3, r3, lsl #8
   15640:	e1833002 	orr	r3, r3, r2
   15644:	e1a03803 	mov	r3, r3, lsl #16
   15648:	e1a03823 	mov	r3, r3, lsr #16
   1564c:	e2833001 	add	r3, r3, #1	; 0x1
   15650:	e1a03803 	mov	r3, r3, lsl #16
   15654:	e1a00823 	mov	r0, r3, lsr #16
   15658:	e59fc55c 	ldr	ip, [pc, #1372]	; 15bbc <uBloxReceiveHandler+0x690>
   1565c:	e20010ff 	and	r1, r0, #255	; 0xff
   15660:	e3a03000 	mov	r3, #0	; 0x0
   15664:	e1a02003 	mov	r2, r3
   15668:	e1a03001 	mov	r3, r1
   1566c:	e1823003 	orr	r3, r2, r3
   15670:	e5cc3008 	strb	r3, [ip, #8]
   15674:	e1a03420 	mov	r3, r0, lsr #8
   15678:	e1a03803 	mov	r3, r3, lsl #16
   1567c:	e1a01823 	mov	r1, r3, lsr #16
   15680:	e3a03000 	mov	r3, #0	; 0x0
   15684:	e1a02003 	mov	r2, r3
   15688:	e1a03001 	mov	r3, r1
   1568c:	e1823003 	orr	r3, r2, r3
   15690:	e5cc3009 	strb	r3, [ip, #9]
   15694:	ea000145 	b	15bb0 <uBloxReceiveHandler+0x684>
   15698:	e59f3520 	ldr	r3, [pc, #1312]	; 15bc0 <uBloxReceiveHandler+0x694>
   1569c:	e3a02000 	mov	r2, #0	; 0x0
   156a0:	e5c32000 	strb	r2, [r3]
   156a4:	ea000141 	b	15bb0 <uBloxReceiveHandler+0x684>
   156a8:	e59f251c 	ldr	r2, [pc, #1308]	; 15bcc <uBloxReceiveHandler+0x6a0>
   156ac:	e55b3010 	ldrb	r3, [fp, #-16]
   156b0:	e5c23000 	strb	r3, [r2]
   156b4:	e59f2504 	ldr	r2, [pc, #1284]	; 15bc0 <uBloxReceiveHandler+0x694>
   156b8:	e3a03003 	mov	r3, #3	; 0x3
   156bc:	e5c23000 	strb	r3, [r2]
   156c0:	e59f34fc 	ldr	r3, [pc, #1276]	; 15bc4 <uBloxReceiveHandler+0x698>
   156c4:	e5d32000 	ldrb	r2, [r3]
   156c8:	e55b3010 	ldrb	r3, [fp, #-16]
   156cc:	e0823003 	add	r3, r2, r3
   156d0:	e20330ff 	and	r3, r3, #255	; 0xff
   156d4:	e59f24e8 	ldr	r2, [pc, #1256]	; 15bc4 <uBloxReceiveHandler+0x698>
   156d8:	e5c23000 	strb	r3, [r2]
   156dc:	e59f34e4 	ldr	r3, [pc, #1252]	; 15bc8 <uBloxReceiveHandler+0x69c>
   156e0:	e5d32000 	ldrb	r2, [r3]
   156e4:	e59f34d8 	ldr	r3, [pc, #1240]	; 15bc4 <uBloxReceiveHandler+0x698>
   156e8:	e5d33000 	ldrb	r3, [r3]
   156ec:	e0823003 	add	r3, r2, r3
   156f0:	e20330ff 	and	r3, r3, #255	; 0xff
   156f4:	e59f24cc 	ldr	r2, [pc, #1228]	; 15bc8 <uBloxReceiveHandler+0x69c>
   156f8:	e5c23000 	strb	r3, [r2]
   156fc:	ea00012b 	b	15bb0 <uBloxReceiveHandler+0x684>
   15700:	e59f24c8 	ldr	r2, [pc, #1224]	; 15bd0 <uBloxReceiveHandler+0x6a4>
   15704:	e55b3010 	ldrb	r3, [fp, #-16]
   15708:	e5c23000 	strb	r3, [r2]
   1570c:	e59f24ac 	ldr	r2, [pc, #1196]	; 15bc0 <uBloxReceiveHandler+0x694>
   15710:	e3a03004 	mov	r3, #4	; 0x4
   15714:	e5c23000 	strb	r3, [r2]
   15718:	e59f34a4 	ldr	r3, [pc, #1188]	; 15bc4 <uBloxReceiveHandler+0x698>
   1571c:	e5d32000 	ldrb	r2, [r3]
   15720:	e55b3010 	ldrb	r3, [fp, #-16]
   15724:	e0823003 	add	r3, r2, r3
   15728:	e20330ff 	and	r3, r3, #255	; 0xff
   1572c:	e59f2490 	ldr	r2, [pc, #1168]	; 15bc4 <uBloxReceiveHandler+0x698>
   15730:	e5c23000 	strb	r3, [r2]
   15734:	e59f348c 	ldr	r3, [pc, #1164]	; 15bc8 <uBloxReceiveHandler+0x69c>
   15738:	e5d32000 	ldrb	r2, [r3]
   1573c:	e59f3480 	ldr	r3, [pc, #1152]	; 15bc4 <uBloxReceiveHandler+0x698>
   15740:	e5d33000 	ldrb	r3, [r3]
   15744:	e0823003 	add	r3, r2, r3
   15748:	e20330ff 	and	r3, r3, #255	; 0xff
   1574c:	e59f2474 	ldr	r2, [pc, #1140]	; 15bc8 <uBloxReceiveHandler+0x69c>
   15750:	e5c23000 	strb	r3, [r2]
   15754:	ea000115 	b	15bb0 <uBloxReceiveHandler+0x684>
   15758:	e55b2010 	ldrb	r2, [fp, #-16]
   1575c:	e59f3470 	ldr	r3, [pc, #1136]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15760:	e1c320b0 	strh	r2, [r3]
   15764:	e59f2454 	ldr	r2, [pc, #1108]	; 15bc0 <uBloxReceiveHandler+0x694>
   15768:	e3a03005 	mov	r3, #5	; 0x5
   1576c:	e5c23000 	strb	r3, [r2]
   15770:	e59f344c 	ldr	r3, [pc, #1100]	; 15bc4 <uBloxReceiveHandler+0x698>
   15774:	e5d32000 	ldrb	r2, [r3]
   15778:	e55b3010 	ldrb	r3, [fp, #-16]
   1577c:	e0823003 	add	r3, r2, r3
   15780:	e20330ff 	and	r3, r3, #255	; 0xff
   15784:	e59f2438 	ldr	r2, [pc, #1080]	; 15bc4 <uBloxReceiveHandler+0x698>
   15788:	e5c23000 	strb	r3, [r2]
   1578c:	e59f3434 	ldr	r3, [pc, #1076]	; 15bc8 <uBloxReceiveHandler+0x69c>
   15790:	e5d32000 	ldrb	r2, [r3]
   15794:	e59f3428 	ldr	r3, [pc, #1064]	; 15bc4 <uBloxReceiveHandler+0x698>
   15798:	e5d33000 	ldrb	r3, [r3]
   1579c:	e0823003 	add	r3, r2, r3
   157a0:	e20330ff 	and	r3, r3, #255	; 0xff
   157a4:	e59f241c 	ldr	r2, [pc, #1052]	; 15bc8 <uBloxReceiveHandler+0x69c>
   157a8:	e5c23000 	strb	r3, [r2]
   157ac:	ea0000ff 	b	15bb0 <uBloxReceiveHandler+0x684>
   157b0:	e55b3010 	ldrb	r3, [fp, #-16]
   157b4:	e1a03403 	mov	r3, r3, lsl #8
   157b8:	e1a03803 	mov	r3, r3, lsl #16
   157bc:	e1a02823 	mov	r2, r3, lsr #16
   157c0:	e59f340c 	ldr	r3, [pc, #1036]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   157c4:	e1d330b0 	ldrh	r3, [r3]
   157c8:	e1823003 	orr	r3, r2, r3
   157cc:	e1a03803 	mov	r3, r3, lsl #16
   157d0:	e1a03823 	mov	r3, r3, lsr #16
   157d4:	e1a03803 	mov	r3, r3, lsl #16
   157d8:	e1a02823 	mov	r2, r3, lsr #16
   157dc:	e59f33f0 	ldr	r3, [pc, #1008]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   157e0:	e1c320b0 	strh	r2, [r3]
   157e4:	e59f23ec 	ldr	r2, [pc, #1004]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   157e8:	e3a03000 	mov	r3, #0	; 0x0
   157ec:	e1c230b0 	strh	r3, [r2]
   157f0:	e59f33cc 	ldr	r3, [pc, #972]	; 15bc4 <uBloxReceiveHandler+0x698>
   157f4:	e5d32000 	ldrb	r2, [r3]
   157f8:	e55b3010 	ldrb	r3, [fp, #-16]
   157fc:	e0823003 	add	r3, r2, r3
   15800:	e20330ff 	and	r3, r3, #255	; 0xff
   15804:	e59f23b8 	ldr	r2, [pc, #952]	; 15bc4 <uBloxReceiveHandler+0x698>
   15808:	e5c23000 	strb	r3, [r2]
   1580c:	e59f33b4 	ldr	r3, [pc, #948]	; 15bc8 <uBloxReceiveHandler+0x69c>
   15810:	e5d32000 	ldrb	r2, [r3]
   15814:	e59f33a8 	ldr	r3, [pc, #936]	; 15bc4 <uBloxReceiveHandler+0x698>
   15818:	e5d33000 	ldrb	r3, [r3]
   1581c:	e0823003 	add	r3, r2, r3
   15820:	e20330ff 	and	r3, r3, #255	; 0xff
   15824:	e59f239c 	ldr	r2, [pc, #924]	; 15bc8 <uBloxReceiveHandler+0x69c>
   15828:	e5c23000 	strb	r3, [r2]
   1582c:	e59f3398 	ldr	r3, [pc, #920]	; 15bcc <uBloxReceiveHandler+0x6a0>
   15830:	e5d33000 	ldrb	r3, [r3]
   15834:	e3530002 	cmp	r3, #2	; 0x2
   15838:	1a000015 	bne	15894 <uBloxReceiveHandler+0x368>
   1583c:	e59f338c 	ldr	r3, [pc, #908]	; 15bd0 <uBloxReceiveHandler+0x6a4>
   15840:	e5d33000 	ldrb	r3, [r3]
   15844:	e3530010 	cmp	r3, #16	; 0x10
   15848:	1a000011 	bne	15894 <uBloxReceiveHandler+0x368>
   1584c:	e59f3380 	ldr	r3, [pc, #896]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15850:	e1d330b0 	ldrh	r3, [r3]
   15854:	e3530f5e 	cmp	r3, #376	; 0x178
   15858:	da000009 	ble	15884 <uBloxReceiveHandler+0x358>
   1585c:	e59f235c 	ldr	r2, [pc, #860]	; 15bc0 <uBloxReceiveHandler+0x694>
   15860:	e3a03000 	mov	r3, #0	; 0x0
   15864:	e5c23000 	strb	r3, [r2]
   15868:	e59f334c 	ldr	r3, [pc, #844]	; 15bbc <uBloxReceiveHandler+0x690>
   1586c:	e5d3300c 	ldrb	r3, [r3, #12]
   15870:	e2833001 	add	r3, r3, #1	; 0x1
   15874:	e20330ff 	and	r3, r3, #255	; 0xff
   15878:	e59f233c 	ldr	r2, [pc, #828]	; 15bbc <uBloxReceiveHandler+0x690>
   1587c:	e5c2300c 	strb	r3, [r2, #12]
   15880:	ea0000ca 	b	15bb0 <uBloxReceiveHandler+0x684>
   15884:	e59f3334 	ldr	r3, [pc, #820]	; 15bc0 <uBloxReceiveHandler+0x694>
   15888:	e3a02009 	mov	r2, #9	; 0x9
   1588c:	e5c32000 	strb	r2, [r3]
   15890:	ea0000c6 	b	15bb0 <uBloxReceiveHandler+0x684>
   15894:	e59f3338 	ldr	r3, [pc, #824]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15898:	e1d330b0 	ldrh	r3, [r3]
   1589c:	e3530c01 	cmp	r3, #256	; 0x100
   158a0:	9a000009 	bls	158cc <uBloxReceiveHandler+0x3a0>
   158a4:	e59f2314 	ldr	r2, [pc, #788]	; 15bc0 <uBloxReceiveHandler+0x694>
   158a8:	e3a03000 	mov	r3, #0	; 0x0
   158ac:	e5c23000 	strb	r3, [r2]
   158b0:	e59f3304 	ldr	r3, [pc, #772]	; 15bbc <uBloxReceiveHandler+0x690>
   158b4:	e5d3300c 	ldrb	r3, [r3, #12]
   158b8:	e2833001 	add	r3, r3, #1	; 0x1
   158bc:	e20330ff 	and	r3, r3, #255	; 0xff
   158c0:	e59f22f4 	ldr	r2, [pc, #756]	; 15bbc <uBloxReceiveHandler+0x690>
   158c4:	e5c2300c 	strb	r3, [r2, #12]
   158c8:	ea0000b8 	b	15bb0 <uBloxReceiveHandler+0x684>
   158cc:	e59f32ec 	ldr	r3, [pc, #748]	; 15bc0 <uBloxReceiveHandler+0x694>
   158d0:	e3a02006 	mov	r2, #6	; 0x6
   158d4:	e5c32000 	strb	r2, [r3]
   158d8:	ea0000b4 	b	15bb0 <uBloxReceiveHandler+0x684>
   158dc:	e59f32e0 	ldr	r3, [pc, #736]	; 15bc4 <uBloxReceiveHandler+0x698>
   158e0:	e5d32000 	ldrb	r2, [r3]
   158e4:	e55b3010 	ldrb	r3, [fp, #-16]
   158e8:	e0823003 	add	r3, r2, r3
   158ec:	e20330ff 	and	r3, r3, #255	; 0xff
   158f0:	e59f22cc 	ldr	r2, [pc, #716]	; 15bc4 <uBloxReceiveHandler+0x698>
   158f4:	e5c23000 	strb	r3, [r2]
   158f8:	e59f32c8 	ldr	r3, [pc, #712]	; 15bc8 <uBloxReceiveHandler+0x69c>
   158fc:	e5d32000 	ldrb	r2, [r3]
   15900:	e59f32bc 	ldr	r3, [pc, #700]	; 15bc4 <uBloxReceiveHandler+0x698>
   15904:	e5d33000 	ldrb	r3, [r3]
   15908:	e0823003 	add	r3, r2, r3
   1590c:	e20330ff 	and	r3, r3, #255	; 0xff
   15910:	e59f22b0 	ldr	r2, [pc, #688]	; 15bc8 <uBloxReceiveHandler+0x69c>
   15914:	e5c23000 	strb	r3, [r2]
   15918:	e59f32b8 	ldr	r3, [pc, #696]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   1591c:	e1d330b0 	ldrh	r3, [r3]
   15920:	e35300ff 	cmp	r3, #255	; 0xff
   15924:	9a000003 	bls	15938 <uBloxReceiveHandler+0x40c>
   15928:	e59f3290 	ldr	r3, [pc, #656]	; 15bc0 <uBloxReceiveHandler+0x694>
   1592c:	e3a02000 	mov	r2, #0	; 0x0
   15930:	e5c32000 	strb	r2, [r3]
   15934:	ea00009d 	b	15bb0 <uBloxReceiveHandler+0x684>
   15938:	e59f3298 	ldr	r3, [pc, #664]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   1593c:	e1d310b0 	ldrh	r1, [r3]
   15940:	e1a00001 	mov	r0, r1
   15944:	e59f2290 	ldr	r2, [pc, #656]	; 15bdc <uBloxReceiveHandler+0x6b0>
   15948:	e55b3010 	ldrb	r3, [fp, #-16]
   1594c:	e7c23000 	strb	r3, [r2, r0]
   15950:	e2813001 	add	r3, r1, #1	; 0x1
   15954:	e1a03803 	mov	r3, r3, lsl #16
   15958:	e1a02823 	mov	r2, r3, lsr #16
   1595c:	e59f3274 	ldr	r3, [pc, #628]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   15960:	e1c320b0 	strh	r2, [r3]
   15964:	e59f326c 	ldr	r3, [pc, #620]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   15968:	e1d320b0 	ldrh	r2, [r3]
   1596c:	e59f3260 	ldr	r3, [pc, #608]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15970:	e1d330b0 	ldrh	r3, [r3]
   15974:	e1520003 	cmp	r2, r3
   15978:	1a00008c 	bne	15bb0 <uBloxReceiveHandler+0x684>
   1597c:	e59f323c 	ldr	r3, [pc, #572]	; 15bc0 <uBloxReceiveHandler+0x694>
   15980:	e3a02007 	mov	r2, #7	; 0x7
   15984:	e5c32000 	strb	r2, [r3]
   15988:	ea000088 	b	15bb0 <uBloxReceiveHandler+0x684>
   1598c:	e59f224c 	ldr	r2, [pc, #588]	; 15be0 <uBloxReceiveHandler+0x6b4>
   15990:	e55b3010 	ldrb	r3, [fp, #-16]
   15994:	e5c23000 	strb	r3, [r2]
   15998:	e59f2220 	ldr	r2, [pc, #544]	; 15bc0 <uBloxReceiveHandler+0x694>
   1599c:	e3a03008 	mov	r3, #8	; 0x8
   159a0:	e5c23000 	strb	r3, [r2]
   159a4:	ea000081 	b	15bb0 <uBloxReceiveHandler+0x684>
   159a8:	e59f2234 	ldr	r2, [pc, #564]	; 15be4 <uBloxReceiveHandler+0x6b8>
   159ac:	e55b3010 	ldrb	r3, [fp, #-16]
   159b0:	e5c23000 	strb	r3, [r2]
   159b4:	e59f3208 	ldr	r3, [pc, #520]	; 15bc4 <uBloxReceiveHandler+0x698>
   159b8:	e5d32000 	ldrb	r2, [r3]
   159bc:	e59f321c 	ldr	r3, [pc, #540]	; 15be0 <uBloxReceiveHandler+0x6b4>
   159c0:	e5d33000 	ldrb	r3, [r3]
   159c4:	e1520003 	cmp	r2, r3
   159c8:	1a00002a 	bne	15a78 <uBloxReceiveHandler+0x54c>
   159cc:	e59f31f4 	ldr	r3, [pc, #500]	; 15bc8 <uBloxReceiveHandler+0x69c>
   159d0:	e5d32000 	ldrb	r2, [r3]
   159d4:	e59f3208 	ldr	r3, [pc, #520]	; 15be4 <uBloxReceiveHandler+0x6b8>
   159d8:	e5d33000 	ldrb	r3, [r3]
   159dc:	e1520003 	cmp	r2, r3
   159e0:	1a000024 	bne	15a78 <uBloxReceiveHandler+0x54c>
   159e4:	e59f31d0 	ldr	r3, [pc, #464]	; 15bbc <uBloxReceiveHandler+0x690>
   159e8:	e5d32006 	ldrb	r2, [r3, #6]
   159ec:	e5d33007 	ldrb	r3, [r3, #7]
   159f0:	e1a03403 	mov	r3, r3, lsl #8
   159f4:	e1833002 	orr	r3, r3, r2
   159f8:	e1a03803 	mov	r3, r3, lsl #16
   159fc:	e1a03823 	mov	r3, r3, lsr #16
   15a00:	e2833001 	add	r3, r3, #1	; 0x1
   15a04:	e1a03803 	mov	r3, r3, lsl #16
   15a08:	e1a00823 	mov	r0, r3, lsr #16
   15a0c:	e59fc1a8 	ldr	ip, [pc, #424]	; 15bbc <uBloxReceiveHandler+0x690>
   15a10:	e20010ff 	and	r1, r0, #255	; 0xff
   15a14:	e3a03000 	mov	r3, #0	; 0x0
   15a18:	e1a02003 	mov	r2, r3
   15a1c:	e1a03001 	mov	r3, r1
   15a20:	e1823003 	orr	r3, r2, r3
   15a24:	e5cc3006 	strb	r3, [ip, #6]
   15a28:	e1a03420 	mov	r3, r0, lsr #8
   15a2c:	e1a03803 	mov	r3, r3, lsl #16
   15a30:	e1a01823 	mov	r1, r3, lsr #16
   15a34:	e3a03000 	mov	r3, #0	; 0x0
   15a38:	e1a02003 	mov	r2, r3
   15a3c:	e1a03001 	mov	r3, r1
   15a40:	e1823003 	orr	r3, r2, r3
   15a44:	e5cc3007 	strb	r3, [ip, #7]
   15a48:	e59f317c 	ldr	r3, [pc, #380]	; 15bcc <uBloxReceiveHandler+0x6a0>
   15a4c:	e5d33000 	ldrb	r3, [r3]
   15a50:	e1a01003 	mov	r1, r3
   15a54:	e59f3174 	ldr	r3, [pc, #372]	; 15bd0 <uBloxReceiveHandler+0x6a4>
   15a58:	e5d33000 	ldrb	r3, [r3]
   15a5c:	e1a02003 	mov	r2, r3
   15a60:	e59f316c 	ldr	r3, [pc, #364]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15a64:	e1d330b0 	ldrh	r3, [r3]
   15a68:	e1a00001 	mov	r0, r1
   15a6c:	e1a01002 	mov	r1, r2
   15a70:	e59f2164 	ldr	r2, [pc, #356]	; 15bdc <uBloxReceiveHandler+0x6b0>
   15a74:	ebfffcbe 	bl	14d74 <uBloxHandleMessage>
   15a78:	e59f3140 	ldr	r3, [pc, #320]	; 15bc0 <uBloxReceiveHandler+0x694>
   15a7c:	e3a02000 	mov	r2, #0	; 0x0
   15a80:	e5c32000 	strb	r2, [r3]
   15a84:	ea000049 	b	15bb0 <uBloxReceiveHandler+0x684>
   15a88:	e59f3148 	ldr	r3, [pc, #328]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   15a8c:	e1d330b0 	ldrh	r3, [r3]
   15a90:	e1a02003 	mov	r2, r3
   15a94:	e3a03f5e 	mov	r3, #376	; 0x178
   15a98:	e2833001 	add	r3, r3, #1	; 0x1
   15a9c:	e1520003 	cmp	r2, r3
   15aa0:	da000006 	ble	15ac0 <uBloxReceiveHandler+0x594>
   15aa4:	e59f212c 	ldr	r2, [pc, #300]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   15aa8:	e3a03000 	mov	r3, #0	; 0x0
   15aac:	e1c230b0 	strh	r3, [r2]
   15ab0:	e59f2108 	ldr	r2, [pc, #264]	; 15bc0 <uBloxReceiveHandler+0x694>
   15ab4:	e3a03000 	mov	r3, #0	; 0x0
   15ab8:	e5c23000 	strb	r3, [r2]
   15abc:	ea00003b 	b	15bb0 <uBloxReceiveHandler+0x684>
   15ac0:	e59f3110 	ldr	r3, [pc, #272]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   15ac4:	e1d330b0 	ldrh	r3, [r3]
   15ac8:	e2831006 	add	r1, r3, #6	; 0x6
   15acc:	e59f2114 	ldr	r2, [pc, #276]	; 15be8 <uBloxReceiveHandler+0x6bc>
   15ad0:	e55b3010 	ldrb	r3, [fp, #-16]
   15ad4:	e7c23001 	strb	r3, [r2, r1]
   15ad8:	e59f30f8 	ldr	r3, [pc, #248]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   15adc:	e1d330b0 	ldrh	r3, [r3]
   15ae0:	e2833001 	add	r3, r3, #1	; 0x1
   15ae4:	e1a03803 	mov	r3, r3, lsl #16
   15ae8:	e1a02823 	mov	r2, r3, lsr #16
   15aec:	e59f30e4 	ldr	r3, [pc, #228]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   15af0:	e1c320b0 	strh	r2, [r3]
   15af4:	e59f30dc 	ldr	r3, [pc, #220]	; 15bd8 <uBloxReceiveHandler+0x6ac>
   15af8:	e1d330b0 	ldrh	r3, [r3]
   15afc:	e1a02003 	mov	r2, r3
   15b00:	e59f30cc 	ldr	r3, [pc, #204]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15b04:	e1d330b0 	ldrh	r3, [r3]
   15b08:	e2833002 	add	r3, r3, #2	; 0x2
   15b0c:	e1520003 	cmp	r2, r3
   15b10:	1a000026 	bne	15bb0 <uBloxReceiveHandler+0x684>
   15b14:	e59f20cc 	ldr	r2, [pc, #204]	; 15be8 <uBloxReceiveHandler+0x6bc>
   15b18:	e3e0304a 	mvn	r3, #74	; 0x4a
   15b1c:	e5c23000 	strb	r3, [r2]
   15b20:	e59f20c0 	ldr	r2, [pc, #192]	; 15be8 <uBloxReceiveHandler+0x6bc>
   15b24:	e3a03062 	mov	r3, #98	; 0x62
   15b28:	e5c23001 	strb	r3, [r2, #1]
   15b2c:	e59f20b4 	ldr	r2, [pc, #180]	; 15be8 <uBloxReceiveHandler+0x6bc>
   15b30:	e3a03002 	mov	r3, #2	; 0x2
   15b34:	e5c23002 	strb	r3, [r2, #2]
   15b38:	e59f20a8 	ldr	r2, [pc, #168]	; 15be8 <uBloxReceiveHandler+0x6bc>
   15b3c:	e3a03010 	mov	r3, #16	; 0x10
   15b40:	e5c23003 	strb	r3, [r2, #3]
   15b44:	e59f3088 	ldr	r3, [pc, #136]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15b48:	e1d330b0 	ldrh	r3, [r3]
   15b4c:	e20330ff 	and	r3, r3, #255	; 0xff
   15b50:	e20330ff 	and	r3, r3, #255	; 0xff
   15b54:	e59f208c 	ldr	r2, [pc, #140]	; 15be8 <uBloxReceiveHandler+0x6bc>
   15b58:	e5c23004 	strb	r3, [r2, #4]
   15b5c:	e59f3070 	ldr	r3, [pc, #112]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15b60:	e1d330b0 	ldrh	r3, [r3]
   15b64:	e1a03423 	mov	r3, r3, lsr #8
   15b68:	e1a03803 	mov	r3, r3, lsl #16
   15b6c:	e1a03823 	mov	r3, r3, lsr #16
   15b70:	e20330ff 	and	r3, r3, #255	; 0xff
   15b74:	e59f206c 	ldr	r2, [pc, #108]	; 15be8 <uBloxReceiveHandler+0x6bc>
   15b78:	e5c23005 	strb	r3, [r2, #5]
   15b7c:	e59f3050 	ldr	r3, [pc, #80]	; 15bd4 <uBloxReceiveHandler+0x6a8>
   15b80:	e1d330b0 	ldrh	r3, [r3]
   15b84:	e2833008 	add	r3, r3, #8	; 0x8
   15b88:	e1a02003 	mov	r2, r3
   15b8c:	e59f3058 	ldr	r3, [pc, #88]	; 15bec <uBloxReceiveHandler+0x6c0>
   15b90:	e5832000 	str	r2, [r3]
   15b94:	e59f2024 	ldr	r2, [pc, #36]	; 15bc0 <uBloxReceiveHandler+0x694>
   15b98:	e3a03000 	mov	r3, #0	; 0x0
   15b9c:	e5c23000 	strb	r3, [r2]
   15ba0:	ea000002 	b	15bb0 <uBloxReceiveHandler+0x684>
   15ba4:	e59f3014 	ldr	r3, [pc, #20]	; 15bc0 <uBloxReceiveHandler+0x694>
   15ba8:	e3a02000 	mov	r2, #0	; 0x0
   15bac:	e5c32000 	strb	r2, [r3]
   15bb0:	e24bd00c 	sub	sp, fp, #12	; 0xc
   15bb4:	e89d6800 	ldmia	sp, {fp, sp, lr}
   15bb8:	e12fff1e 	bx	lr
   15bbc:	40005664 	andmi	r5, r0, r4, ror #12
   15bc0:	40001fae 	andmi	r1, r0, lr, lsr #31
   15bc4:	40001fa5 	andmi	r1, r0, r5, lsr #31
   15bc8:	40001fa4 	andmi	r1, r0, r4, lsr #31
   15bcc:	40001fad 	andmi	r1, r0, sp, lsr #31
   15bd0:	40001fac 	andmi	r1, r0, ip, lsr #31
   15bd4:	40001faa 	andmi	r1, r0, sl, lsr #31
   15bd8:	40001fa8 	andmi	r1, r0, r8, lsr #31
   15bdc:	4000549c 	mulmi	r0, ip, r4
   15be0:	40001fa7 	andmi	r1, r0, r7, lsr #31
   15be4:	40001fa6 	andmi	r1, r0, r6, lsr #31
   15be8:	4000531c 	andmi	r5, r0, ip, lsl r3
   15bec:	40001f90 	mulmi	r0, r0, pc

00015bf0 <uBloxReceiveEngine>:
   15bf0:	e1a0c00d 	mov	ip, sp
   15bf4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   15bf8:	e24cb004 	sub	fp, ip, #4	; 0x4
   15bfc:	e24dd014 	sub	sp, sp, #20	; 0x14
   15c00:	e59f3c10 	ldr	r3, [pc, #3088]	; 16818 <uBloxReceiveEngine+0xc28>
   15c04:	e24b2014 	sub	r2, fp, #20	; 0x14
   15c08:	e3a0c004 	mov	ip, #4	; 0x4
   15c0c:	e1a00002 	mov	r0, r2
   15c10:	e1a01003 	mov	r1, r3
   15c14:	e1a0200c 	mov	r2, ip
   15c18:	eb000bee 	bl	18bd8 <__memcpy_from_arm>
   15c1c:	e59f3bf8 	ldr	r3, [pc, #3064]	; 1681c <uBloxReceiveEngine+0xc2c>
   15c20:	e24b201c 	sub	r2, fp, #28	; 0x1c
   15c24:	e3a0c008 	mov	ip, #8	; 0x8
   15c28:	e1a00002 	mov	r0, r2
   15c2c:	e1a01003 	mov	r1, r3
   15c30:	e1a0200c 	mov	r2, ip
   15c34:	eb000be7 	bl	18bd8 <__memcpy_from_arm>
   15c38:	e59f3be0 	ldr	r3, [pc, #3040]	; 16820 <uBloxReceiveEngine+0xc30>
   15c3c:	e5933000 	ldr	r3, [r3]
   15c40:	e2832001 	add	r2, r3, #1	; 0x1
   15c44:	e59f3bd4 	ldr	r3, [pc, #3028]	; 16820 <uBloxReceiveEngine+0xc30>
   15c48:	e5832000 	str	r2, [r3]
   15c4c:	e59f3bcc 	ldr	r3, [pc, #3020]	; 16820 <uBloxReceiveEngine+0xc30>
   15c50:	e5932000 	ldr	r2, [r3]
   15c54:	e59f3bc8 	ldr	r3, [pc, #3016]	; 16824 <uBloxReceiveEngine+0xc34>
   15c58:	e0831392 	umull	r1, r3, r2, r3
   15c5c:	e1a031a3 	mov	r3, r3, lsr #3
   15c60:	e50b3020 	str	r3, [fp, #-32]
   15c64:	e51b3020 	ldr	r3, [fp, #-32]
   15c68:	e1a03103 	mov	r3, r3, lsl #2
   15c6c:	e51b1020 	ldr	r1, [fp, #-32]
   15c70:	e0833001 	add	r3, r3, r1
   15c74:	e1a03083 	mov	r3, r3, lsl #1
   15c78:	e0632002 	rsb	r2, r3, r2
   15c7c:	e50b2020 	str	r2, [fp, #-32]
   15c80:	e51b3020 	ldr	r3, [fp, #-32]
   15c84:	e3530000 	cmp	r3, #0	; 0x0
   15c88:	1a0002df 	bne	1680c <uBloxReceiveEngine+0xc1c>
   15c8c:	e59f3b94 	ldr	r3, [pc, #2964]	; 16828 <uBloxReceiveEngine+0xc38>
   15c90:	e5d33000 	ldrb	r3, [r3]
   15c94:	e3530000 	cmp	r3, #0	; 0x0
   15c98:	0a0002db 	beq	1680c <uBloxReceiveEngine+0xc1c>
   15c9c:	e59f3b88 	ldr	r3, [pc, #2952]	; 1682c <uBloxReceiveEngine+0xc3c>
   15ca0:	e5d33000 	ldrb	r3, [r3]
   15ca4:	e3530005 	cmp	r3, #5	; 0x5
   15ca8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   15cac:	ea0002d6 	b	1680c <uBloxReceiveEngine+0xc1c>
   15cb0:	00015cc8 	andeq	r5, r1, r8, asr #25
   15cb4:	00015da0 	andeq	r5, r1, r0, lsr #27
   15cb8:	00015eb8 	streqh	r5, [r1], -r8
   15cbc:	0001680c 	andeq	r6, r1, ip, lsl #16
   15cc0:	000160b4 	streqh	r6, [r1], -r4
   15cc4:	00016594 	muleq	r1, r4, r5
   15cc8:	e59f2b60 	ldr	r2, [pc, #2912]	; 16830 <uBloxReceiveEngine+0xc40>
   15ccc:	e3a03000 	mov	r3, #0	; 0x0
   15cd0:	e5c23006 	strb	r3, [r2, #6]
   15cd4:	e3a03000 	mov	r3, #0	; 0x0
   15cd8:	e5c23007 	strb	r3, [r2, #7]
   15cdc:	e59f2b4c 	ldr	r2, [pc, #2892]	; 16830 <uBloxReceiveEngine+0xc40>
   15ce0:	e3a03000 	mov	r3, #0	; 0x0
   15ce4:	e5c23008 	strb	r3, [r2, #8]
   15ce8:	e3a03000 	mov	r3, #0	; 0x0
   15cec:	e5c23009 	strb	r3, [r2, #9]
   15cf0:	e59f2b38 	ldr	r2, [pc, #2872]	; 16830 <uBloxReceiveEngine+0xc40>
   15cf4:	e3a03000 	mov	r3, #0	; 0x0
   15cf8:	e5c2300a 	strb	r3, [r2, #10]
   15cfc:	e3a03000 	mov	r3, #0	; 0x0
   15d00:	e5c2300b 	strb	r3, [r2, #11]
   15d04:	e59f2b24 	ldr	r2, [pc, #2852]	; 16830 <uBloxReceiveEngine+0xc40>
   15d08:	e3a03000 	mov	r3, #0	; 0x0
   15d0c:	e5c2300c 	strb	r3, [r2, #12]
   15d10:	e59f2b18 	ldr	r2, [pc, #2840]	; 16830 <uBloxReceiveEngine+0xc40>
   15d14:	e3a03000 	mov	r3, #0	; 0x0
   15d18:	e5c2300d 	strb	r3, [r2, #13]
   15d1c:	e59f2b10 	ldr	r2, [pc, #2832]	; 16834 <uBloxReceiveEngine+0xc44>
   15d20:	e3a03000 	mov	r3, #0	; 0x0
   15d24:	e5c23000 	strb	r3, [r2]
   15d28:	e59f3b04 	ldr	r3, [pc, #2820]	; 16834 <uBloxReceiveEngine+0xc44>
   15d2c:	e5d33000 	ldrb	r3, [r3]
   15d30:	e59f2b00 	ldr	r2, [pc, #2816]	; 16838 <uBloxReceiveEngine+0xc48>
   15d34:	e1a03083 	mov	r3, r3, lsl #1
   15d38:	e0833002 	add	r3, r3, r2
   15d3c:	e1d320b0 	ldrh	r2, [r3]
   15d40:	e59f3af4 	ldr	r3, [pc, #2804]	; 1683c <uBloxReceiveEngine+0xc4c>
   15d44:	e1c320b0 	strh	r2, [r3]
   15d48:	e59f2af0 	ldr	r2, [pc, #2800]	; 16840 <uBloxReceiveEngine+0xc50>
   15d4c:	e3a03000 	mov	r3, #0	; 0x0
   15d50:	e1c230b0 	strh	r3, [r2]
   15d54:	e59f2ae8 	ldr	r2, [pc, #2792]	; 16844 <uBloxReceiveEngine+0xc54>
   15d58:	e59f3ae8 	ldr	r3, [pc, #2792]	; 16848 <uBloxReceiveEngine+0xc58>
   15d5c:	e5823000 	str	r3, [r2]
   15d60:	e59f3ae4 	ldr	r3, [pc, #2788]	; 1684c <uBloxReceiveEngine+0xc5c>
   15d64:	e1d330b0 	ldrh	r3, [r3]
   15d68:	e3530000 	cmp	r3, #0	; 0x0
   15d6c:	0a000007 	beq	15d90 <uBloxReceiveEngine+0x1a0>
   15d70:	e59f3ad4 	ldr	r3, [pc, #2772]	; 1684c <uBloxReceiveEngine+0xc5c>
   15d74:	e1d330b0 	ldrh	r3, [r3]
   15d78:	e2433001 	sub	r3, r3, #1	; 0x1
   15d7c:	e1a03803 	mov	r3, r3, lsl #16
   15d80:	e1a02823 	mov	r2, r3, lsr #16
   15d84:	e59f3ac0 	ldr	r3, [pc, #2752]	; 1684c <uBloxReceiveEngine+0xc5c>
   15d88:	e1c320b0 	strh	r2, [r3]
   15d8c:	ea00029e 	b	1680c <uBloxReceiveEngine+0xc1c>
   15d90:	e59f3a94 	ldr	r3, [pc, #2708]	; 1682c <uBloxReceiveEngine+0xc3c>
   15d94:	e3a02001 	mov	r2, #1	; 0x1
   15d98:	e5c32000 	strb	r2, [r3]
   15d9c:	ea00029a 	b	1680c <uBloxReceiveEngine+0xc1c>
   15da0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   15da4:	e2833801 	add	r3, r3, #65536	; 0x10000
   15da8:	e2833014 	add	r3, r3, #20	; 0x14
   15dac:	e5933000 	ldr	r3, [r3]
   15db0:	e2033040 	and	r3, r3, #64	; 0x40
   15db4:	e3530000 	cmp	r3, #0	; 0x0
   15db8:	0afffff8 	beq	15da0 <uBloxReceiveEngine+0x1b0>
   15dbc:	e59f3a78 	ldr	r3, [pc, #2680]	; 1683c <uBloxReceiveEngine+0xc4c>
   15dc0:	e1d330b0 	ldrh	r3, [r3]
   15dc4:	e1a00003 	mov	r0, r3
   15dc8:	ebffc68f 	bl	780c <UART1Initialize>
   15dcc:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   15dd0:	e2833801 	add	r3, r3, #65536	; 0x10000
   15dd4:	e3a02003 	mov	r2, #3	; 0x3
   15dd8:	e5832000 	str	r2, [r3]
   15ddc:	ebfffbbd 	bl	14cd8 <uBloxResetConfiguration>
   15de0:	ebfffbbc 	bl	14cd8 <uBloxResetConfiguration>
   15de4:	ebfffbbb 	bl	14cd8 <uBloxResetConfiguration>
   15de8:	e59f3a44 	ldr	r3, [pc, #2628]	; 16834 <uBloxReceiveEngine+0xc44>
   15dec:	e5d33000 	ldrb	r3, [r3]
   15df0:	e2833001 	add	r3, r3, #1	; 0x1
   15df4:	e20330ff 	and	r3, r3, #255	; 0xff
   15df8:	e59f2a34 	ldr	r2, [pc, #2612]	; 16834 <uBloxReceiveEngine+0xc44>
   15dfc:	e5c23000 	strb	r3, [r2]
   15e00:	e59f3a2c 	ldr	r3, [pc, #2604]	; 16834 <uBloxReceiveEngine+0xc44>
   15e04:	e5d33000 	ldrb	r3, [r3]
   15e08:	e3530001 	cmp	r3, #1	; 0x1
   15e0c:	8a000008 	bhi	15e34 <uBloxReceiveEngine+0x244>
   15e10:	e59f3a1c 	ldr	r3, [pc, #2588]	; 16834 <uBloxReceiveEngine+0xc44>
   15e14:	e5d33000 	ldrb	r3, [r3]
   15e18:	e59f2a18 	ldr	r2, [pc, #2584]	; 16838 <uBloxReceiveEngine+0xc48>
   15e1c:	e1a03083 	mov	r3, r3, lsl #1
   15e20:	e0833002 	add	r3, r3, r2
   15e24:	e1d320b0 	ldrh	r2, [r3]
   15e28:	e59f3a0c 	ldr	r3, [pc, #2572]	; 1683c <uBloxReceiveEngine+0xc4c>
   15e2c:	e1c320b0 	strh	r2, [r3]
   15e30:	ea000275 	b	1680c <uBloxReceiveEngine+0xc1c>
   15e34:	e59f3a00 	ldr	r3, [pc, #2560]	; 1683c <uBloxReceiveEngine+0xc4c>
   15e38:	e3a02d96 	mov	r2, #9600	; 0x2580
   15e3c:	e1c320b0 	strh	r2, [r3]
   15e40:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   15e44:	e2833801 	add	r3, r3, #65536	; 0x10000
   15e48:	e2833014 	add	r3, r3, #20	; 0x14
   15e4c:	e5933000 	ldr	r3, [r3]
   15e50:	e2033040 	and	r3, r3, #64	; 0x40
   15e54:	e3530000 	cmp	r3, #0	; 0x0
   15e58:	0afffff8 	beq	15e40 <uBloxReceiveEngine+0x250>
   15e5c:	e59f39d8 	ldr	r3, [pc, #2520]	; 1683c <uBloxReceiveEngine+0xc4c>
   15e60:	e1d330b0 	ldrh	r3, [r3]
   15e64:	e1a00003 	mov	r0, r3
   15e68:	ebffc667 	bl	780c <UART1Initialize>
   15e6c:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   15e70:	e2833801 	add	r3, r3, #65536	; 0x10000
   15e74:	e3a02003 	mov	r2, #3	; 0x3
   15e78:	e5832000 	str	r2, [r3]
   15e7c:	e59f29a8 	ldr	r2, [pc, #2472]	; 1682c <uBloxReceiveEngine+0xc3c>
   15e80:	e3a03002 	mov	r3, #2	; 0x2
   15e84:	e5c23000 	strb	r3, [r2]
   15e88:	e59f29c0 	ldr	r2, [pc, #2496]	; 16850 <uBloxReceiveEngine+0xc60>
   15e8c:	e3a03001 	mov	r3, #1	; 0x1
   15e90:	e5c23000 	strb	r3, [r2]
   15e94:	e3a00006 	mov	r0, #6	; 0x6
   15e98:	e3a01024 	mov	r1, #36	; 0x24
   15e9c:	e3a02000 	mov	r2, #0	; 0x0
   15ea0:	e3a03000 	mov	r3, #0	; 0x0
   15ea4:	ebfffad6 	bl	14a04 <uBloxSendMessage>
   15ea8:	e59f29a4 	ldr	r2, [pc, #2468]	; 16854 <uBloxReceiveEngine+0xc64>
   15eac:	e3a0300a 	mov	r3, #10	; 0xa
   15eb0:	e5c23000 	strb	r3, [r2]
   15eb4:	ea000254 	b	1680c <uBloxReceiveEngine+0xc1c>
   15eb8:	e59f3990 	ldr	r3, [pc, #2448]	; 16850 <uBloxReceiveEngine+0xc60>
   15ebc:	e5d33000 	ldrb	r3, [r3]
   15ec0:	e3530000 	cmp	r3, #0	; 0x0
   15ec4:	1a000057 	bne	16028 <uBloxReceiveEngine+0x438>
   15ec8:	e59f396c 	ldr	r3, [pc, #2412]	; 1683c <uBloxReceiveEngine+0xc4c>
   15ecc:	e1d330b0 	ldrh	r3, [r3]
   15ed0:	e3530d96 	cmp	r3, #9600	; 0x2580
   15ed4:	1a000037 	bne	15fb8 <uBloxReceiveEngine+0x3c8>
   15ed8:	e3a03000 	mov	r3, #0	; 0x0
   15edc:	e50b3010 	str	r3, [fp, #-16]
   15ee0:	ea00001f 	b	15f64 <uBloxReceiveEngine+0x374>
   15ee4:	e59f396c 	ldr	r3, [pc, #2412]	; 16858 <uBloxReceiveEngine+0xc68>
   15ee8:	e5d33000 	ldrb	r3, [r3]
   15eec:	e3530001 	cmp	r3, #1	; 0x1
   15ef0:	1a00000c 	bne	15f28 <uBloxReceiveEngine+0x338>
   15ef4:	e59f3960 	ldr	r3, [pc, #2400]	; 1685c <uBloxReceiveEngine+0xc6c>
   15ef8:	e5d33000 	ldrb	r3, [r3]
   15efc:	e1a02003 	mov	r2, r3
   15f00:	e59f393c 	ldr	r3, [pc, #2364]	; 16844 <uBloxReceiveEngine+0xc54>
   15f04:	e5933000 	ldr	r3, [r3]
   15f08:	e0823003 	add	r3, r2, r3
   15f0c:	e5d33000 	ldrb	r3, [r3]
   15f10:	e3a00006 	mov	r0, #6	; 0x6
   15f14:	e1a01003 	mov	r1, r3
   15f18:	e59f2940 	ldr	r2, [pc, #2368]	; 16860 <uBloxReceiveEngine+0xc70>
   15f1c:	e3a03014 	mov	r3, #20	; 0x14
   15f20:	ebfffab7 	bl	14a04 <uBloxSendMessage>
   15f24:	ea00000b 	b	15f58 <uBloxReceiveEngine+0x368>
   15f28:	e59f392c 	ldr	r3, [pc, #2348]	; 1685c <uBloxReceiveEngine+0xc6c>
   15f2c:	e5d33000 	ldrb	r3, [r3]
   15f30:	e1a02003 	mov	r2, r3
   15f34:	e59f3908 	ldr	r3, [pc, #2312]	; 16844 <uBloxReceiveEngine+0xc54>
   15f38:	e5933000 	ldr	r3, [r3]
   15f3c:	e0823003 	add	r3, r2, r3
   15f40:	e5d33000 	ldrb	r3, [r3]
   15f44:	e3a00006 	mov	r0, #6	; 0x6
   15f48:	e1a01003 	mov	r1, r3
   15f4c:	e59f2910 	ldr	r2, [pc, #2320]	; 16864 <uBloxReceiveEngine+0xc74>
   15f50:	e3a03014 	mov	r3, #20	; 0x14
   15f54:	ebfffaaa 	bl	14a04 <uBloxSendMessage>
   15f58:	e51b3010 	ldr	r3, [fp, #-16]
   15f5c:	e2833001 	add	r3, r3, #1	; 0x1
   15f60:	e50b3010 	str	r3, [fp, #-16]
   15f64:	e51b3010 	ldr	r3, [fp, #-16]
   15f68:	e3530002 	cmp	r3, #2	; 0x2
   15f6c:	daffffdc 	ble	15ee4 <uBloxReceiveEngine+0x2f4>
   15f70:	e59f38c4 	ldr	r3, [pc, #2244]	; 1683c <uBloxReceiveEngine+0xc4c>
   15f74:	e3a02ce1 	mov	r2, #57600	; 0xe100
   15f78:	e1c320b0 	strh	r2, [r3]
   15f7c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   15f80:	e2833801 	add	r3, r3, #65536	; 0x10000
   15f84:	e2833014 	add	r3, r3, #20	; 0x14
   15f88:	e5933000 	ldr	r3, [r3]
   15f8c:	e2033040 	and	r3, r3, #64	; 0x40
   15f90:	e3530000 	cmp	r3, #0	; 0x0
   15f94:	0afffff8 	beq	15f7c <uBloxReceiveEngine+0x38c>
   15f98:	e59f389c 	ldr	r3, [pc, #2204]	; 1683c <uBloxReceiveEngine+0xc4c>
   15f9c:	e1d330b0 	ldrh	r3, [r3]
   15fa0:	e1a00003 	mov	r0, r3
   15fa4:	ebffc618 	bl	780c <UART1Initialize>
   15fa8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   15fac:	e2833801 	add	r3, r3, #65536	; 0x10000
   15fb0:	e3a02003 	mov	r2, #3	; 0x3
   15fb4:	e5832000 	str	r2, [r3]
   15fb8:	e59f286c 	ldr	r2, [pc, #2156]	; 1682c <uBloxReceiveEngine+0xc3c>
   15fbc:	e3a03004 	mov	r3, #4	; 0x4
   15fc0:	e5c23000 	strb	r3, [r2]
   15fc4:	e59f289c 	ldr	r2, [pc, #2204]	; 16868 <uBloxReceiveEngine+0xc78>
   15fc8:	e3a03000 	mov	r3, #0	; 0x0
   15fcc:	e5c23000 	strb	r3, [r2]
   15fd0:	e59f2884 	ldr	r2, [pc, #2180]	; 1685c <uBloxReceiveEngine+0xc6c>
   15fd4:	e3a03001 	mov	r3, #1	; 0x1
   15fd8:	e5c23000 	strb	r3, [r2]
   15fdc:	e59f2888 	ldr	r2, [pc, #2184]	; 1686c <uBloxReceiveEngine+0xc7c>
   15fe0:	e3a03000 	mov	r3, #0	; 0x0
   15fe4:	e5c23000 	strb	r3, [r2]
   15fe8:	e59f2864 	ldr	r2, [pc, #2148]	; 16854 <uBloxReceiveEngine+0xc64>
   15fec:	e3a0300a 	mov	r3, #10	; 0xa
   15ff0:	e5c23000 	strb	r3, [r2]
   15ff4:	e59f3860 	ldr	r3, [pc, #2144]	; 1685c <uBloxReceiveEngine+0xc6c>
   15ff8:	e5d33000 	ldrb	r3, [r3]
   15ffc:	e1a02003 	mov	r2, r3
   16000:	e59f383c 	ldr	r3, [pc, #2108]	; 16844 <uBloxReceiveEngine+0xc54>
   16004:	e5933000 	ldr	r3, [r3]
   16008:	e0823003 	add	r3, r2, r3
   1600c:	e5d33000 	ldrb	r3, [r3]
   16010:	e3a00006 	mov	r0, #6	; 0x6
   16014:	e1a01003 	mov	r1, r3
   16018:	e59f2850 	ldr	r2, [pc, #2128]	; 16870 <uBloxReceiveEngine+0xc80>
   1601c:	e3a03006 	mov	r3, #6	; 0x6
   16020:	ebfffa77 	bl	14a04 <uBloxSendMessage>
   16024:	ea0001f8 	b	1680c <uBloxReceiveEngine+0xc1c>
   16028:	e59f3824 	ldr	r3, [pc, #2084]	; 16854 <uBloxReceiveEngine+0xc64>
   1602c:	e5d33000 	ldrb	r3, [r3]
   16030:	e3530000 	cmp	r3, #0	; 0x0
   16034:	0a000006 	beq	16054 <uBloxReceiveEngine+0x464>
   16038:	e59f3814 	ldr	r3, [pc, #2068]	; 16854 <uBloxReceiveEngine+0xc64>
   1603c:	e5d33000 	ldrb	r3, [r3]
   16040:	e2433001 	sub	r3, r3, #1	; 0x1
   16044:	e20330ff 	and	r3, r3, #255	; 0xff
   16048:	e59f2804 	ldr	r2, [pc, #2052]	; 16854 <uBloxReceiveEngine+0xc64>
   1604c:	e5c23000 	strb	r3, [r2]
   16050:	ea0001ed 	b	1680c <uBloxReceiveEngine+0xc1c>
   16054:	e59f37cc 	ldr	r3, [pc, #1996]	; 16828 <uBloxReceiveEngine+0xc38>
   16058:	e5d33000 	ldrb	r3, [r3]
   1605c:	e2433001 	sub	r3, r3, #1	; 0x1
   16060:	e20330ff 	and	r3, r3, #255	; 0xff
   16064:	e59f27bc 	ldr	r2, [pc, #1980]	; 16828 <uBloxReceiveEngine+0xc38>
   16068:	e5c23000 	strb	r3, [r2]
   1606c:	e59f27cc 	ldr	r2, [pc, #1996]	; 16840 <uBloxReceiveEngine+0xc50>
   16070:	e3a03000 	mov	r3, #0	; 0x0
   16074:	e1c230b0 	strh	r3, [r2]
   16078:	e59f27ac 	ldr	r2, [pc, #1964]	; 1682c <uBloxReceiveEngine+0xc3c>
   1607c:	e3a03002 	mov	r3, #2	; 0x2
   16080:	e5c23000 	strb	r3, [r2]
   16084:	e59f27c4 	ldr	r2, [pc, #1988]	; 16850 <uBloxReceiveEngine+0xc60>
   16088:	e3a03001 	mov	r3, #1	; 0x1
   1608c:	e5c23000 	strb	r3, [r2]
   16090:	e3a00006 	mov	r0, #6	; 0x6
   16094:	e3a01024 	mov	r1, #36	; 0x24
   16098:	e3a02000 	mov	r2, #0	; 0x0
   1609c:	e3a03000 	mov	r3, #0	; 0x0
   160a0:	ebfffa57 	bl	14a04 <uBloxSendMessage>
   160a4:	e59f27a8 	ldr	r2, [pc, #1960]	; 16854 <uBloxReceiveEngine+0xc64>
   160a8:	e3a0300a 	mov	r3, #10	; 0xa
   160ac:	e5c23000 	strb	r3, [r2]
   160b0:	ea0001d5 	b	1680c <uBloxReceiveEngine+0xc1c>
   160b4:	e59f37ac 	ldr	r3, [pc, #1964]	; 16868 <uBloxReceiveEngine+0xc78>
   160b8:	e5d33000 	ldrb	r3, [r3]
   160bc:	e3530000 	cmp	r3, #0	; 0x0
   160c0:	0a0000bc 	beq	163b8 <uBloxReceiveEngine+0x7c8>
   160c4:	e59f37a8 	ldr	r3, [pc, #1960]	; 16874 <uBloxReceiveEngine+0xc84>
   160c8:	e5d33000 	ldrb	r3, [r3]
   160cc:	e3530006 	cmp	r3, #6	; 0x6
   160d0:	1a0000b8 	bne	163b8 <uBloxReceiveEngine+0x7c8>
   160d4:	e59f3780 	ldr	r3, [pc, #1920]	; 1685c <uBloxReceiveEngine+0xc6c>
   160d8:	e5d33000 	ldrb	r3, [r3]
   160dc:	e1a02003 	mov	r2, r3
   160e0:	e59f375c 	ldr	r3, [pc, #1884]	; 16844 <uBloxReceiveEngine+0xc54>
   160e4:	e5933000 	ldr	r3, [r3]
   160e8:	e0823003 	add	r3, r2, r3
   160ec:	e5d32000 	ldrb	r2, [r3]
   160f0:	e59f3780 	ldr	r3, [pc, #1920]	; 16878 <uBloxReceiveEngine+0xc88>
   160f4:	e5d33000 	ldrb	r3, [r3]
   160f8:	e1520003 	cmp	r2, r3
   160fc:	1a0000ad 	bne	163b8 <uBloxReceiveEngine+0x7c8>
   16100:	e59f2760 	ldr	r2, [pc, #1888]	; 16868 <uBloxReceiveEngine+0xc78>
   16104:	e3a03000 	mov	r3, #0	; 0x0
   16108:	e5c23000 	strb	r3, [r2]
   1610c:	e59f2714 	ldr	r2, [pc, #1812]	; 16828 <uBloxReceiveEngine+0xc38>
   16110:	e3a03050 	mov	r3, #80	; 0x50
   16114:	e5c23000 	strb	r3, [r2]
   16118:	e59f373c 	ldr	r3, [pc, #1852]	; 1685c <uBloxReceiveEngine+0xc6c>
   1611c:	e5d33000 	ldrb	r3, [r3]
   16120:	e2833001 	add	r3, r3, #1	; 0x1
   16124:	e20330ff 	and	r3, r3, #255	; 0xff
   16128:	e59f272c 	ldr	r2, [pc, #1836]	; 1685c <uBloxReceiveEngine+0xc6c>
   1612c:	e5c23000 	strb	r3, [r2]
   16130:	e59f3720 	ldr	r3, [pc, #1824]	; 16858 <uBloxReceiveEngine+0xc68>
   16134:	e5d33000 	ldrb	r3, [r3]
   16138:	e3530002 	cmp	r3, #2	; 0x2
   1613c:	1a000003 	bne	16150 <uBloxReceiveEngine+0x560>
   16140:	e59f3714 	ldr	r3, [pc, #1812]	; 1685c <uBloxReceiveEngine+0xc6c>
   16144:	e5d33000 	ldrb	r3, [r3]
   16148:	e3530006 	cmp	r3, #6	; 0x6
   1614c:	0a000007 	beq	16170 <uBloxReceiveEngine+0x580>
   16150:	e59f3700 	ldr	r3, [pc, #1792]	; 16858 <uBloxReceiveEngine+0xc68>
   16154:	e5d33000 	ldrb	r3, [r3]
   16158:	e3530001 	cmp	r3, #1	; 0x1
   1615c:	1a000032 	bne	1622c <uBloxReceiveEngine+0x63c>
   16160:	e59f36f4 	ldr	r3, [pc, #1780]	; 1685c <uBloxReceiveEngine+0xc6c>
   16164:	e5d33000 	ldrb	r3, [r3]
   16168:	e3530005 	cmp	r3, #5	; 0x5
   1616c:	1a00002e 	bne	1622c <uBloxReceiveEngine+0x63c>
   16170:	e59f26b4 	ldr	r2, [pc, #1716]	; 1682c <uBloxReceiveEngine+0xc3c>
   16174:	e3a03005 	mov	r3, #5	; 0x5
   16178:	e5c23000 	strb	r3, [r2]
   1617c:	e59f26d8 	ldr	r2, [pc, #1752]	; 1685c <uBloxReceiveEngine+0xc6c>
   16180:	e3a03000 	mov	r3, #0	; 0x0
   16184:	e5c23000 	strb	r3, [r2]
   16188:	e59f26c4 	ldr	r2, [pc, #1732]	; 16854 <uBloxReceiveEngine+0xc64>
   1618c:	e3a0300a 	mov	r3, #10	; 0xa
   16190:	e5c23000 	strb	r3, [r2]
   16194:	e59f36c0 	ldr	r3, [pc, #1728]	; 1685c <uBloxReceiveEngine+0xc6c>
   16198:	e5d33000 	ldrb	r3, [r3]
   1619c:	e1a02003 	mov	r2, r3
   161a0:	e59f16d4 	ldr	r1, [pc, #1748]	; 1687c <uBloxReceiveEngine+0xc8c>
   161a4:	e1a03002 	mov	r3, r2
   161a8:	e1a03083 	mov	r3, r3, lsl #1
   161ac:	e0833002 	add	r3, r3, r2
   161b0:	e0833001 	add	r3, r3, r1
   161b4:	e5d33000 	ldrb	r3, [r3]
   161b8:	e1a0c003 	mov	ip, r3
   161bc:	e59f3698 	ldr	r3, [pc, #1688]	; 1685c <uBloxReceiveEngine+0xc6c>
   161c0:	e5d33000 	ldrb	r3, [r3]
   161c4:	e1a02003 	mov	r2, r3
   161c8:	e59f16ac 	ldr	r1, [pc, #1708]	; 1687c <uBloxReceiveEngine+0xc8c>
   161cc:	e3a00001 	mov	r0, #1	; 0x1
   161d0:	e1a03002 	mov	r3, r2
   161d4:	e1a03083 	mov	r3, r3, lsl #1
   161d8:	e0833002 	add	r3, r3, r2
   161dc:	e0833001 	add	r3, r3, r1
   161e0:	e0833000 	add	r3, r3, r0
   161e4:	e5d33000 	ldrb	r3, [r3]
   161e8:	e1a0e003 	mov	lr, r3
   161ec:	e59f3668 	ldr	r3, [pc, #1640]	; 1685c <uBloxReceiveEngine+0xc6c>
   161f0:	e5d33000 	ldrb	r3, [r3]
   161f4:	e1a02003 	mov	r2, r3
   161f8:	e59f167c 	ldr	r1, [pc, #1660]	; 1687c <uBloxReceiveEngine+0xc8c>
   161fc:	e3a00002 	mov	r0, #2	; 0x2
   16200:	e1a03002 	mov	r3, r2
   16204:	e1a03083 	mov	r3, r3, lsl #1
   16208:	e0833002 	add	r3, r3, r2
   1620c:	e0833001 	add	r3, r3, r1
   16210:	e0833000 	add	r3, r3, r0
   16214:	e5d33000 	ldrb	r3, [r3]
   16218:	e1a0000c 	mov	r0, ip
   1621c:	e1a0100e 	mov	r1, lr
   16220:	e1a02003 	mov	r2, r3
   16224:	ebfffa92 	bl	14c74 <setMessageRate>
   16228:	ea000177 	b	1680c <uBloxReceiveEngine+0xc1c>
   1622c:	e59f2620 	ldr	r2, [pc, #1568]	; 16854 <uBloxReceiveEngine+0xc64>
   16230:	e3a0300a 	mov	r3, #10	; 0xa
   16234:	e5c23000 	strb	r3, [r2]
   16238:	e59f361c 	ldr	r3, [pc, #1564]	; 1685c <uBloxReceiveEngine+0xc6c>
   1623c:	e5d33000 	ldrb	r3, [r3]
   16240:	e3530001 	cmp	r3, #1	; 0x1
   16244:	1a00000c 	bne	1627c <uBloxReceiveEngine+0x68c>
   16248:	e59f360c 	ldr	r3, [pc, #1548]	; 1685c <uBloxReceiveEngine+0xc6c>
   1624c:	e5d33000 	ldrb	r3, [r3]
   16250:	e1a02003 	mov	r2, r3
   16254:	e59f35e8 	ldr	r3, [pc, #1512]	; 16844 <uBloxReceiveEngine+0xc54>
   16258:	e5933000 	ldr	r3, [r3]
   1625c:	e0823003 	add	r3, r2, r3
   16260:	e5d33000 	ldrb	r3, [r3]
   16264:	e3a00006 	mov	r0, #6	; 0x6
   16268:	e1a01003 	mov	r1, r3
   1626c:	e59f25fc 	ldr	r2, [pc, #1532]	; 16870 <uBloxReceiveEngine+0xc80>
   16270:	e3a03006 	mov	r3, #6	; 0x6
   16274:	ebfff9e2 	bl	14a04 <uBloxSendMessage>
   16278:	ea000163 	b	1680c <uBloxReceiveEngine+0xc1c>
   1627c:	e59f35d8 	ldr	r3, [pc, #1496]	; 1685c <uBloxReceiveEngine+0xc6c>
   16280:	e5d33000 	ldrb	r3, [r3]
   16284:	e3530002 	cmp	r3, #2	; 0x2
   16288:	1a00000c 	bne	162c0 <uBloxReceiveEngine+0x6d0>
   1628c:	e59f35c8 	ldr	r3, [pc, #1480]	; 1685c <uBloxReceiveEngine+0xc6c>
   16290:	e5d33000 	ldrb	r3, [r3]
   16294:	e1a02003 	mov	r2, r3
   16298:	e59f35a4 	ldr	r3, [pc, #1444]	; 16844 <uBloxReceiveEngine+0xc54>
   1629c:	e5933000 	ldr	r3, [r3]
   162a0:	e0823003 	add	r3, r2, r3
   162a4:	e5d33000 	ldrb	r3, [r3]
   162a8:	e24b2014 	sub	r2, fp, #20	; 0x14
   162ac:	e3a00006 	mov	r0, #6	; 0x6
   162b0:	e1a01003 	mov	r1, r3
   162b4:	e3a03004 	mov	r3, #4	; 0x4
   162b8:	ebfff9d1 	bl	14a04 <uBloxSendMessage>
   162bc:	ea000152 	b	1680c <uBloxReceiveEngine+0xc1c>
   162c0:	e59f3594 	ldr	r3, [pc, #1428]	; 1685c <uBloxReceiveEngine+0xc6c>
   162c4:	e5d33000 	ldrb	r3, [r3]
   162c8:	e3530003 	cmp	r3, #3	; 0x3
   162cc:	1a00000c 	bne	16304 <uBloxReceiveEngine+0x714>
   162d0:	e59f3584 	ldr	r3, [pc, #1412]	; 1685c <uBloxReceiveEngine+0xc6c>
   162d4:	e5d33000 	ldrb	r3, [r3]
   162d8:	e1a02003 	mov	r2, r3
   162dc:	e59f3560 	ldr	r3, [pc, #1376]	; 16844 <uBloxReceiveEngine+0xc54>
   162e0:	e5933000 	ldr	r3, [r3]
   162e4:	e0823003 	add	r3, r2, r3
   162e8:	e5d33000 	ldrb	r3, [r3]
   162ec:	e24b201c 	sub	r2, fp, #28	; 0x1c
   162f0:	e3a00006 	mov	r0, #6	; 0x6
   162f4:	e1a01003 	mov	r1, r3
   162f8:	e3a03008 	mov	r3, #8	; 0x8
   162fc:	ebfff9c0 	bl	14a04 <uBloxSendMessage>
   16300:	ea000141 	b	1680c <uBloxReceiveEngine+0xc1c>
   16304:	e59f3550 	ldr	r3, [pc, #1360]	; 1685c <uBloxReceiveEngine+0xc6c>
   16308:	e5d33000 	ldrb	r3, [r3]
   1630c:	e1a02003 	mov	r2, r3
   16310:	e59f352c 	ldr	r3, [pc, #1324]	; 16844 <uBloxReceiveEngine+0xc54>
   16314:	e5933000 	ldr	r3, [r3]
   16318:	e0823003 	add	r3, r2, r3
   1631c:	e5d33000 	ldrb	r3, [r3]
   16320:	e3530023 	cmp	r3, #35	; 0x23
   16324:	1a000005 	bne	16340 <uBloxReceiveEngine+0x750>
   16328:	e3a00006 	mov	r0, #6	; 0x6
   1632c:	e3a01023 	mov	r1, #35	; 0x23
   16330:	e59f2548 	ldr	r2, [pc, #1352]	; 16880 <uBloxReceiveEngine+0xc90>
   16334:	e3a03028 	mov	r3, #40	; 0x28
   16338:	ebfff9b1 	bl	14a04 <uBloxSendMessage>
   1633c:	ea000132 	b	1680c <uBloxReceiveEngine+0xc1c>
   16340:	e59f3514 	ldr	r3, [pc, #1300]	; 1685c <uBloxReceiveEngine+0xc6c>
   16344:	e5d33000 	ldrb	r3, [r3]
   16348:	e1a02003 	mov	r2, r3
   1634c:	e59f34f0 	ldr	r3, [pc, #1264]	; 16844 <uBloxReceiveEngine+0xc54>
   16350:	e5933000 	ldr	r3, [r3]
   16354:	e0823003 	add	r3, r2, r3
   16358:	e5d33000 	ldrb	r3, [r3]
   1635c:	e3530024 	cmp	r3, #36	; 0x24
   16360:	1a000005 	bne	1637c <uBloxReceiveEngine+0x78c>
   16364:	e3a00006 	mov	r0, #6	; 0x6
   16368:	e3a01024 	mov	r1, #36	; 0x24
   1636c:	e59f2510 	ldr	r2, [pc, #1296]	; 16884 <uBloxReceiveEngine+0xc94>
   16370:	e3a03024 	mov	r3, #36	; 0x24
   16374:	ebfff9a2 	bl	14a04 <uBloxSendMessage>
   16378:	ea000123 	b	1680c <uBloxReceiveEngine+0xc1c>
   1637c:	e59f34d8 	ldr	r3, [pc, #1240]	; 1685c <uBloxReceiveEngine+0xc6c>
   16380:	e5d33000 	ldrb	r3, [r3]
   16384:	e1a02003 	mov	r2, r3
   16388:	e59f34b4 	ldr	r3, [pc, #1204]	; 16844 <uBloxReceiveEngine+0xc54>
   1638c:	e5933000 	ldr	r3, [r3]
   16390:	e0823003 	add	r3, r2, r3
   16394:	e5d33000 	ldrb	r3, [r3]
   16398:	e353001a 	cmp	r3, #26	; 0x1a
   1639c:	1a00011a 	bne	1680c <uBloxReceiveEngine+0xc1c>
   163a0:	e3a00006 	mov	r0, #6	; 0x6
   163a4:	e3a0101a 	mov	r1, #26	; 0x1a
   163a8:	e59f24d8 	ldr	r2, [pc, #1240]	; 16888 <uBloxReceiveEngine+0xc98>
   163ac:	e3a03028 	mov	r3, #40	; 0x28
   163b0:	ebfff993 	bl	14a04 <uBloxSendMessage>
   163b4:	ea000114 	b	1680c <uBloxReceiveEngine+0xc1c>
   163b8:	e59f3494 	ldr	r3, [pc, #1172]	; 16854 <uBloxReceiveEngine+0xc64>
   163bc:	e5d33000 	ldrb	r3, [r3]
   163c0:	e3530000 	cmp	r3, #0	; 0x0
   163c4:	0a000006 	beq	163e4 <uBloxReceiveEngine+0x7f4>
   163c8:	e59f3484 	ldr	r3, [pc, #1156]	; 16854 <uBloxReceiveEngine+0xc64>
   163cc:	e5d33000 	ldrb	r3, [r3]
   163d0:	e2433001 	sub	r3, r3, #1	; 0x1
   163d4:	e20330ff 	and	r3, r3, #255	; 0xff
   163d8:	e59f2474 	ldr	r2, [pc, #1140]	; 16854 <uBloxReceiveEngine+0xc64>
   163dc:	e5c23000 	strb	r3, [r2]
   163e0:	ea000109 	b	1680c <uBloxReceiveEngine+0xc1c>
   163e4:	e59f343c 	ldr	r3, [pc, #1084]	; 16828 <uBloxReceiveEngine+0xc38>
   163e8:	e5d33000 	ldrb	r3, [r3]
   163ec:	e2433001 	sub	r3, r3, #1	; 0x1
   163f0:	e20330ff 	and	r3, r3, #255	; 0xff
   163f4:	e59f242c 	ldr	r2, [pc, #1068]	; 16828 <uBloxReceiveEngine+0xc38>
   163f8:	e5c23000 	strb	r3, [r2]
   163fc:	e59f2464 	ldr	r2, [pc, #1124]	; 16868 <uBloxReceiveEngine+0xc78>
   16400:	e3a03000 	mov	r3, #0	; 0x0
   16404:	e5c23000 	strb	r3, [r2]
   16408:	e59f2444 	ldr	r2, [pc, #1092]	; 16854 <uBloxReceiveEngine+0xc64>
   1640c:	e3a0300a 	mov	r3, #10	; 0xa
   16410:	e5c23000 	strb	r3, [r2]
   16414:	e59f3440 	ldr	r3, [pc, #1088]	; 1685c <uBloxReceiveEngine+0xc6c>
   16418:	e5d33000 	ldrb	r3, [r3]
   1641c:	e3530001 	cmp	r3, #1	; 0x1
   16420:	1a00000c 	bne	16458 <uBloxReceiveEngine+0x868>
   16424:	e59f3430 	ldr	r3, [pc, #1072]	; 1685c <uBloxReceiveEngine+0xc6c>
   16428:	e5d33000 	ldrb	r3, [r3]
   1642c:	e1a02003 	mov	r2, r3
   16430:	e59f340c 	ldr	r3, [pc, #1036]	; 16844 <uBloxReceiveEngine+0xc54>
   16434:	e5933000 	ldr	r3, [r3]
   16438:	e0823003 	add	r3, r2, r3
   1643c:	e5d33000 	ldrb	r3, [r3]
   16440:	e3a00006 	mov	r0, #6	; 0x6
   16444:	e1a01003 	mov	r1, r3
   16448:	e59f2420 	ldr	r2, [pc, #1056]	; 16870 <uBloxReceiveEngine+0xc80>
   1644c:	e3a03006 	mov	r3, #6	; 0x6
   16450:	ebfff96b 	bl	14a04 <uBloxSendMessage>
   16454:	ea0000ec 	b	1680c <uBloxReceiveEngine+0xc1c>
   16458:	e59f33fc 	ldr	r3, [pc, #1020]	; 1685c <uBloxReceiveEngine+0xc6c>
   1645c:	e5d33000 	ldrb	r3, [r3]
   16460:	e3530002 	cmp	r3, #2	; 0x2
   16464:	1a00000c 	bne	1649c <uBloxReceiveEngine+0x8ac>
   16468:	e59f33ec 	ldr	r3, [pc, #1004]	; 1685c <uBloxReceiveEngine+0xc6c>
   1646c:	e5d33000 	ldrb	r3, [r3]
   16470:	e1a02003 	mov	r2, r3
   16474:	e59f33c8 	ldr	r3, [pc, #968]	; 16844 <uBloxReceiveEngine+0xc54>
   16478:	e5933000 	ldr	r3, [r3]
   1647c:	e0823003 	add	r3, r2, r3
   16480:	e5d33000 	ldrb	r3, [r3]
   16484:	e24b2014 	sub	r2, fp, #20	; 0x14
   16488:	e3a00006 	mov	r0, #6	; 0x6
   1648c:	e1a01003 	mov	r1, r3
   16490:	e3a03004 	mov	r3, #4	; 0x4
   16494:	ebfff95a 	bl	14a04 <uBloxSendMessage>
   16498:	ea0000db 	b	1680c <uBloxReceiveEngine+0xc1c>
   1649c:	e59f33b8 	ldr	r3, [pc, #952]	; 1685c <uBloxReceiveEngine+0xc6c>
   164a0:	e5d33000 	ldrb	r3, [r3]
   164a4:	e3530003 	cmp	r3, #3	; 0x3
   164a8:	1a00000c 	bne	164e0 <uBloxReceiveEngine+0x8f0>
   164ac:	e59f33a8 	ldr	r3, [pc, #936]	; 1685c <uBloxReceiveEngine+0xc6c>
   164b0:	e5d33000 	ldrb	r3, [r3]
   164b4:	e1a02003 	mov	r2, r3
   164b8:	e59f3384 	ldr	r3, [pc, #900]	; 16844 <uBloxReceiveEngine+0xc54>
   164bc:	e5933000 	ldr	r3, [r3]
   164c0:	e0823003 	add	r3, r2, r3
   164c4:	e5d33000 	ldrb	r3, [r3]
   164c8:	e24b201c 	sub	r2, fp, #28	; 0x1c
   164cc:	e3a00006 	mov	r0, #6	; 0x6
   164d0:	e1a01003 	mov	r1, r3
   164d4:	e3a03008 	mov	r3, #8	; 0x8
   164d8:	ebfff949 	bl	14a04 <uBloxSendMessage>
   164dc:	ea0000ca 	b	1680c <uBloxReceiveEngine+0xc1c>
   164e0:	e59f3374 	ldr	r3, [pc, #884]	; 1685c <uBloxReceiveEngine+0xc6c>
   164e4:	e5d33000 	ldrb	r3, [r3]
   164e8:	e1a02003 	mov	r2, r3
   164ec:	e59f3350 	ldr	r3, [pc, #848]	; 16844 <uBloxReceiveEngine+0xc54>
   164f0:	e5933000 	ldr	r3, [r3]
   164f4:	e0823003 	add	r3, r2, r3
   164f8:	e5d33000 	ldrb	r3, [r3]
   164fc:	e3530023 	cmp	r3, #35	; 0x23
   16500:	1a000005 	bne	1651c <uBloxReceiveEngine+0x92c>
   16504:	e3a00006 	mov	r0, #6	; 0x6
   16508:	e3a01023 	mov	r1, #35	; 0x23
   1650c:	e59f236c 	ldr	r2, [pc, #876]	; 16880 <uBloxReceiveEngine+0xc90>
   16510:	e3a03028 	mov	r3, #40	; 0x28
   16514:	ebfff93a 	bl	14a04 <uBloxSendMessage>
   16518:	ea0000bb 	b	1680c <uBloxReceiveEngine+0xc1c>
   1651c:	e59f3338 	ldr	r3, [pc, #824]	; 1685c <uBloxReceiveEngine+0xc6c>
   16520:	e5d33000 	ldrb	r3, [r3]
   16524:	e1a02003 	mov	r2, r3
   16528:	e59f3314 	ldr	r3, [pc, #788]	; 16844 <uBloxReceiveEngine+0xc54>
   1652c:	e5933000 	ldr	r3, [r3]
   16530:	e0823003 	add	r3, r2, r3
   16534:	e5d33000 	ldrb	r3, [r3]
   16538:	e3530024 	cmp	r3, #36	; 0x24
   1653c:	1a000005 	bne	16558 <uBloxReceiveEngine+0x968>
   16540:	e3a00006 	mov	r0, #6	; 0x6
   16544:	e3a01024 	mov	r1, #36	; 0x24
   16548:	e59f2334 	ldr	r2, [pc, #820]	; 16884 <uBloxReceiveEngine+0xc94>
   1654c:	e3a03024 	mov	r3, #36	; 0x24
   16550:	ebfff92b 	bl	14a04 <uBloxSendMessage>
   16554:	ea0000ac 	b	1680c <uBloxReceiveEngine+0xc1c>
   16558:	e59f32fc 	ldr	r3, [pc, #764]	; 1685c <uBloxReceiveEngine+0xc6c>
   1655c:	e5d33000 	ldrb	r3, [r3]
   16560:	e1a02003 	mov	r2, r3
   16564:	e59f32d8 	ldr	r3, [pc, #728]	; 16844 <uBloxReceiveEngine+0xc54>
   16568:	e5933000 	ldr	r3, [r3]
   1656c:	e0823003 	add	r3, r2, r3
   16570:	e5d33000 	ldrb	r3, [r3]
   16574:	e353001a 	cmp	r3, #26	; 0x1a
   16578:	1a0000a3 	bne	1680c <uBloxReceiveEngine+0xc1c>
   1657c:	e3a00006 	mov	r0, #6	; 0x6
   16580:	e3a0101a 	mov	r1, #26	; 0x1a
   16584:	e59f22fc 	ldr	r2, [pc, #764]	; 16888 <uBloxReceiveEngine+0xc98>
   16588:	e3a03028 	mov	r3, #40	; 0x28
   1658c:	ebfff91c 	bl	14a04 <uBloxSendMessage>
   16590:	ea00009d 	b	1680c <uBloxReceiveEngine+0xc1c>
   16594:	e59f32cc 	ldr	r3, [pc, #716]	; 16868 <uBloxReceiveEngine+0xc78>
   16598:	e5d33000 	ldrb	r3, [r3]
   1659c:	e3530000 	cmp	r3, #0	; 0x0
   165a0:	0a00005a 	beq	16710 <uBloxReceiveEngine+0xb20>
   165a4:	e59f22bc 	ldr	r2, [pc, #700]	; 16868 <uBloxReceiveEngine+0xc78>
   165a8:	e3a03000 	mov	r3, #0	; 0x0
   165ac:	e5c23000 	strb	r3, [r2]
   165b0:	e59f32a4 	ldr	r3, [pc, #676]	; 1685c <uBloxReceiveEngine+0xc6c>
   165b4:	e5d33000 	ldrb	r3, [r3]
   165b8:	e2833001 	add	r3, r3, #1	; 0x1
   165bc:	e20330ff 	and	r3, r3, #255	; 0xff
   165c0:	e59f2294 	ldr	r2, [pc, #660]	; 1685c <uBloxReceiveEngine+0xc6c>
   165c4:	e5c23000 	strb	r3, [r2]
   165c8:	e59f2258 	ldr	r2, [pc, #600]	; 16828 <uBloxReceiveEngine+0xc38>
   165cc:	e3a03050 	mov	r3, #80	; 0x50
   165d0:	e5c23000 	strb	r3, [r2]
   165d4:	e59f327c 	ldr	r3, [pc, #636]	; 16858 <uBloxReceiveEngine+0xc68>
   165d8:	e5d33000 	ldrb	r3, [r3]
   165dc:	e3530002 	cmp	r3, #2	; 0x2
   165e0:	1a000009 	bne	1660c <uBloxReceiveEngine+0xa1c>
   165e4:	e59f3270 	ldr	r3, [pc, #624]	; 1685c <uBloxReceiveEngine+0xc6c>
   165e8:	e5d33000 	ldrb	r3, [r3]
   165ec:	e3530006 	cmp	r3, #6	; 0x6
   165f0:	1a000005 	bne	1660c <uBloxReceiveEngine+0xa1c>
   165f4:	e59f3260 	ldr	r3, [pc, #608]	; 1685c <uBloxReceiveEngine+0xc6c>
   165f8:	e5d33000 	ldrb	r3, [r3]
   165fc:	e2833001 	add	r3, r3, #1	; 0x1
   16600:	e20330ff 	and	r3, r3, #255	; 0xff
   16604:	e59f2250 	ldr	r2, [pc, #592]	; 1685c <uBloxReceiveEngine+0xc6c>
   16608:	e5c23000 	strb	r3, [r2]
   1660c:	e59f3248 	ldr	r3, [pc, #584]	; 1685c <uBloxReceiveEngine+0xc6c>
   16610:	e5d33000 	ldrb	r3, [r3]
   16614:	e3530007 	cmp	r3, #7	; 0x7
   16618:	1a000005 	bne	16634 <uBloxReceiveEngine+0xa44>
   1661c:	e59f3238 	ldr	r3, [pc, #568]	; 1685c <uBloxReceiveEngine+0xc6c>
   16620:	e5d33000 	ldrb	r3, [r3]
   16624:	e2833001 	add	r3, r3, #1	; 0x1
   16628:	e20330ff 	and	r3, r3, #255	; 0xff
   1662c:	e59f2228 	ldr	r2, [pc, #552]	; 1685c <uBloxReceiveEngine+0xc6c>
   16630:	e5c23000 	strb	r3, [r2]
   16634:	e59f3220 	ldr	r3, [pc, #544]	; 1685c <uBloxReceiveEngine+0xc6c>
   16638:	e5d33000 	ldrb	r3, [r3]
   1663c:	e3530008 	cmp	r3, #8	; 0x8
   16640:	1a000003 	bne	16654 <uBloxReceiveEngine+0xa64>
   16644:	e59f31e0 	ldr	r3, [pc, #480]	; 1682c <uBloxReceiveEngine+0xc3c>
   16648:	e3a02006 	mov	r2, #6	; 0x6
   1664c:	e5c32000 	strb	r2, [r3]
   16650:	ea00006d 	b	1680c <uBloxReceiveEngine+0xc1c>
   16654:	e59f21d0 	ldr	r2, [pc, #464]	; 1682c <uBloxReceiveEngine+0xc3c>
   16658:	e3a03005 	mov	r3, #5	; 0x5
   1665c:	e5c23000 	strb	r3, [r2]
   16660:	e59f2204 	ldr	r2, [pc, #516]	; 1686c <uBloxReceiveEngine+0xc7c>
   16664:	e3a03000 	mov	r3, #0	; 0x0
   16668:	e5c23000 	strb	r3, [r2]
   1666c:	e59f21e0 	ldr	r2, [pc, #480]	; 16854 <uBloxReceiveEngine+0xc64>
   16670:	e3a0300a 	mov	r3, #10	; 0xa
   16674:	e5c23000 	strb	r3, [r2]
   16678:	e59f31dc 	ldr	r3, [pc, #476]	; 1685c <uBloxReceiveEngine+0xc6c>
   1667c:	e5d33000 	ldrb	r3, [r3]
   16680:	e1a02003 	mov	r2, r3
   16684:	e59f11f0 	ldr	r1, [pc, #496]	; 1687c <uBloxReceiveEngine+0xc8c>
   16688:	e1a03002 	mov	r3, r2
   1668c:	e1a03083 	mov	r3, r3, lsl #1
   16690:	e0833002 	add	r3, r3, r2
   16694:	e0833001 	add	r3, r3, r1
   16698:	e5d33000 	ldrb	r3, [r3]
   1669c:	e1a0c003 	mov	ip, r3
   166a0:	e59f31b4 	ldr	r3, [pc, #436]	; 1685c <uBloxReceiveEngine+0xc6c>
   166a4:	e5d33000 	ldrb	r3, [r3]
   166a8:	e1a02003 	mov	r2, r3
   166ac:	e59f11c8 	ldr	r1, [pc, #456]	; 1687c <uBloxReceiveEngine+0xc8c>
   166b0:	e3a00001 	mov	r0, #1	; 0x1
   166b4:	e1a03002 	mov	r3, r2
   166b8:	e1a03083 	mov	r3, r3, lsl #1
   166bc:	e0833002 	add	r3, r3, r2
   166c0:	e0833001 	add	r3, r3, r1
   166c4:	e0833000 	add	r3, r3, r0
   166c8:	e5d33000 	ldrb	r3, [r3]
   166cc:	e1a0e003 	mov	lr, r3
   166d0:	e59f3184 	ldr	r3, [pc, #388]	; 1685c <uBloxReceiveEngine+0xc6c>
   166d4:	e5d33000 	ldrb	r3, [r3]
   166d8:	e1a02003 	mov	r2, r3
   166dc:	e59f1198 	ldr	r1, [pc, #408]	; 1687c <uBloxReceiveEngine+0xc8c>
   166e0:	e3a00002 	mov	r0, #2	; 0x2
   166e4:	e1a03002 	mov	r3, r2
   166e8:	e1a03083 	mov	r3, r3, lsl #1
   166ec:	e0833002 	add	r3, r3, r2
   166f0:	e0833001 	add	r3, r3, r1
   166f4:	e0833000 	add	r3, r3, r0
   166f8:	e5d33000 	ldrb	r3, [r3]
   166fc:	e1a0000c 	mov	r0, ip
   16700:	e1a0100e 	mov	r1, lr
   16704:	e1a02003 	mov	r2, r3
   16708:	ebfff959 	bl	14c74 <setMessageRate>
   1670c:	ea00003e 	b	1680c <uBloxReceiveEngine+0xc1c>
   16710:	e59f313c 	ldr	r3, [pc, #316]	; 16854 <uBloxReceiveEngine+0xc64>
   16714:	e5d33000 	ldrb	r3, [r3]
   16718:	e3530000 	cmp	r3, #0	; 0x0
   1671c:	0a000006 	beq	1673c <uBloxReceiveEngine+0xb4c>
   16720:	e59f312c 	ldr	r3, [pc, #300]	; 16854 <uBloxReceiveEngine+0xc64>
   16724:	e5d33000 	ldrb	r3, [r3]
   16728:	e2433001 	sub	r3, r3, #1	; 0x1
   1672c:	e20330ff 	and	r3, r3, #255	; 0xff
   16730:	e59f211c 	ldr	r2, [pc, #284]	; 16854 <uBloxReceiveEngine+0xc64>
   16734:	e5c23000 	strb	r3, [r2]
   16738:	ea000033 	b	1680c <uBloxReceiveEngine+0xc1c>
   1673c:	e59f30e4 	ldr	r3, [pc, #228]	; 16828 <uBloxReceiveEngine+0xc38>
   16740:	e5d33000 	ldrb	r3, [r3]
   16744:	e2433001 	sub	r3, r3, #1	; 0x1
   16748:	e20330ff 	and	r3, r3, #255	; 0xff
   1674c:	e59f20d4 	ldr	r2, [pc, #212]	; 16828 <uBloxReceiveEngine+0xc38>
   16750:	e5c23000 	strb	r3, [r2]
   16754:	e59f3100 	ldr	r3, [pc, #256]	; 1685c <uBloxReceiveEngine+0xc6c>
   16758:	e5d33000 	ldrb	r3, [r3]
   1675c:	e1a02003 	mov	r2, r3
   16760:	e59f1114 	ldr	r1, [pc, #276]	; 1687c <uBloxReceiveEngine+0xc8c>
   16764:	e1a03002 	mov	r3, r2
   16768:	e1a03083 	mov	r3, r3, lsl #1
   1676c:	e0833002 	add	r3, r3, r2
   16770:	e0833001 	add	r3, r3, r1
   16774:	e5d33000 	ldrb	r3, [r3]
   16778:	e1a0c003 	mov	ip, r3
   1677c:	e59f30d8 	ldr	r3, [pc, #216]	; 1685c <uBloxReceiveEngine+0xc6c>
   16780:	e5d33000 	ldrb	r3, [r3]
   16784:	e1a02003 	mov	r2, r3
   16788:	e59f10ec 	ldr	r1, [pc, #236]	; 1687c <uBloxReceiveEngine+0xc8c>
   1678c:	e3a00001 	mov	r0, #1	; 0x1
   16790:	e1a03002 	mov	r3, r2
   16794:	e1a03083 	mov	r3, r3, lsl #1
   16798:	e0833002 	add	r3, r3, r2
   1679c:	e0833001 	add	r3, r3, r1
   167a0:	e0833000 	add	r3, r3, r0
   167a4:	e5d33000 	ldrb	r3, [r3]
   167a8:	e1a0e003 	mov	lr, r3
   167ac:	e59f30a8 	ldr	r3, [pc, #168]	; 1685c <uBloxReceiveEngine+0xc6c>
   167b0:	e5d33000 	ldrb	r3, [r3]
   167b4:	e1a02003 	mov	r2, r3
   167b8:	e59f10bc 	ldr	r1, [pc, #188]	; 1687c <uBloxReceiveEngine+0xc8c>
   167bc:	e3a00002 	mov	r0, #2	; 0x2
   167c0:	e1a03002 	mov	r3, r2
   167c4:	e1a03083 	mov	r3, r3, lsl #1
   167c8:	e0833002 	add	r3, r3, r2
   167cc:	e0833001 	add	r3, r3, r1
   167d0:	e0833000 	add	r3, r3, r0
   167d4:	e5d33000 	ldrb	r3, [r3]
   167d8:	e1a0000c 	mov	r0, ip
   167dc:	e1a0100e 	mov	r1, lr
   167e0:	e1a02003 	mov	r2, r3
   167e4:	ebfff922 	bl	14c74 <setMessageRate>
   167e8:	e59f2064 	ldr	r2, [pc, #100]	; 16854 <uBloxReceiveEngine+0xc64>
   167ec:	e3a0300a 	mov	r3, #10	; 0xa
   167f0:	e5c23000 	strb	r3, [r2]
   167f4:	e59f206c 	ldr	r2, [pc, #108]	; 16868 <uBloxReceiveEngine+0xc78>
   167f8:	e3a03000 	mov	r3, #0	; 0x0
   167fc:	e5c23000 	strb	r3, [r2]
   16800:	e59f2024 	ldr	r2, [pc, #36]	; 1682c <uBloxReceiveEngine+0xc3c>
   16804:	e3a03005 	mov	r3, #5	; 0x5
   16808:	e5c23000 	strb	r3, [r2]
   1680c:	e24bd00c 	sub	sp, fp, #12	; 0xc
   16810:	e89d6800 	ldmia	sp, {fp, sp, lr}
   16814:	e12fff1e 	bx	lr
   16818:	000192b1 	streqh	r9, [r1], -r1
   1681c:	000192a9 	andeq	r9, r1, r9, lsr #5
   16820:	40001f8c 	andmi	r1, r0, ip, lsl #31
   16824:	cccccccd 	stcgtl	12, cr12, [ip], {205}
   16828:	40000db2 	strmih	r0, [r0], -r2
   1682c:	40001fb1 	strmih	r1, [r0], -r1
   16830:	40005664 	andmi	r5, r0, r4, ror #12
   16834:	40001faf 	andmi	r1, r0, pc, lsr #31
   16838:	000191e0 	andeq	r9, r1, r0, ror #3
   1683c:	40000db0 	strmih	r0, [r0], -r0
   16840:	40001f9a 	mulmi	r0, sl, pc
   16844:	40005660 	andmi	r5, r0, r0, ror #12
   16848:	000191ea 	andeq	r9, r1, sl, ror #3
   1684c:	40000dae 	andmi	r0, r0, lr, lsr #27
   16850:	40001f98 	mulmi	r0, r8, pc
   16854:	40001fb0 	strmih	r1, [r0], -r0
   16858:	40001f9c 	mulmi	r0, ip, pc
   1685c:	4000565c 	andmi	r5, r0, ip, asr r6
   16860:	00019295 	muleq	r1, r5, r2
   16864:	00019281 	andeq	r9, r1, r1, lsl #5
   16868:	40001f94 	mulmi	r0, r4, pc
   1686c:	40001f97 	mulmi	r0, r7, pc
   16870:	0001927b 	andeq	r9, r1, fp, ror r2
   16874:	40001f95 	mulmi	r0, r5, pc
   16878:	40001f96 	mulmi	r0, r6, pc
   1687c:	00019263 	andeq	r9, r1, r3, ror #4
   16880:	000191ef 	andeq	r9, r1, pc, ror #3
   16884:	00019217 	andeq	r9, r1, r7, lsl r2
   16888:	0001923b 	andeq	r9, r1, fp, lsr r2

0001688c <cos>:
   1688c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1688e:	4a24      	ldr	r2, [pc, #144]	(16920 <.text+0x16920>)
   16890:	4b24      	ldr	r3, [pc, #144]	(16924 <.text+0x16924>)
   16892:	4002      	ands	r2, r0
   16894:	b085      	sub	sp, #20
   16896:	1c05      	adds	r5, r0, #0
   16898:	1c0e      	adds	r6, r1, #0
   1689a:	429a      	cmp	r2, r3
   1689c:	dc02      	bgt.n	168a4 <cos+0x18>
   1689e:	4a22      	ldr	r2, [pc, #136]	(16928 <.text+0x16928>)
   168a0:	4b22      	ldr	r3, [pc, #136]	(1692c <.text+0x1692c>)
   168a2:	e019      	b.n	168d8 <cos+0x4c>
   168a4:	4b22      	ldr	r3, [pc, #136]	(16930 <.text+0x16930>)
   168a6:	429a      	cmp	r2, r3
   168a8:	dd04      	ble.n	168b4 <cos+0x28>
   168aa:	1c2a      	adds	r2, r5, #0
   168ac:	1c33      	adds	r3, r6, #0
   168ae:	f002 f9e3 	bl	18c78 <____subdf3_from_thumb>
   168b2:	e02d      	b.n	16910 <cos+0x84>
   168b4:	aa01      	add	r2, sp, #4
   168b6:	f000 fa55 	bl	16d64 <__ieee754_rem_pio2>
   168ba:	2303      	movs	r3, #3
   168bc:	1c05      	adds	r5, r0, #0
   168be:	401d      	ands	r5, r3
   168c0:	2d01      	cmp	r5, #1
   168c2:	d00c      	beq.n	168de <cos+0x52>
   168c4:	2d02      	cmp	r5, #2
   168c6:	d012      	beq.n	168ee <cos+0x62>
   168c8:	9801      	ldr	r0, [sp, #4]
   168ca:	9902      	ldr	r1, [sp, #8]
   168cc:	9e03      	ldr	r6, [sp, #12]
   168ce:	9f04      	ldr	r7, [sp, #16]
   168d0:	2d00      	cmp	r5, #0
   168d2:	d117      	bne.n	16904 <cos+0x78>
   168d4:	1c32      	adds	r2, r6, #0
   168d6:	1c3b      	adds	r3, r7, #0
   168d8:	f000 fd24 	bl	17324 <__kernel_cos>
   168dc:	e018      	b.n	16910 <cos+0x84>
   168de:	9801      	ldr	r0, [sp, #4]
   168e0:	9902      	ldr	r1, [sp, #8]
   168e2:	9a03      	ldr	r2, [sp, #12]
   168e4:	9b04      	ldr	r3, [sp, #16]
   168e6:	9500      	str	r5, [sp, #0]
   168e8:	f001 f9f0 	bl	17ccc <__kernel_sin>
   168ec:	e005      	b.n	168fa <cos+0x6e>
   168ee:	9801      	ldr	r0, [sp, #4]
   168f0:	9902      	ldr	r1, [sp, #8]
   168f2:	9a03      	ldr	r2, [sp, #12]
   168f4:	9b04      	ldr	r3, [sp, #16]
   168f6:	f000 fd15 	bl	17324 <__kernel_cos>
   168fa:	2480      	movs	r4, #128
   168fc:	0624      	lsls	r4, r4, #24
   168fe:	1902      	adds	r2, r0, r4
   16900:	1c0b      	adds	r3, r1, #0
   16902:	e007      	b.n	16914 <cos+0x88>
   16904:	2301      	movs	r3, #1
   16906:	9300      	str	r3, [sp, #0]
   16908:	1c32      	adds	r2, r6, #0
   1690a:	1c3b      	adds	r3, r7, #0
   1690c:	f001 f9de 	bl	17ccc <__kernel_sin>
   16910:	1c02      	adds	r2, r0, #0
   16912:	1c0b      	adds	r3, r1, #0
   16914:	1c10      	adds	r0, r2, #0
   16916:	1c19      	adds	r1, r3, #0
   16918:	b005      	add	sp, #20
   1691a:	bcf0      	pop	{r4, r5, r6, r7}
   1691c:	bc04      	pop	{r2}
   1691e:	4710      	bx	r2
   16920:	ffff 7fff 	undefined
   16924:	21fb      	movs	r1, #251
   16926:	3fe9      	subs	r7, #233
	...
   16930:	ffff 7fef 	undefined

00016934 <sin>:
   16934:	b570      	push	{r4, r5, r6, lr}
   16936:	4a25      	ldr	r2, [pc, #148]	(169cc <.text+0x169cc>)
   16938:	4b25      	ldr	r3, [pc, #148]	(169d0 <.text+0x169d0>)
   1693a:	4002      	ands	r2, r0
   1693c:	b085      	sub	sp, #20
   1693e:	1c05      	adds	r5, r0, #0
   16940:	1c0e      	adds	r6, r1, #0
   16942:	429a      	cmp	r2, r3
   16944:	dc04      	bgt.n	16950 <sin+0x1c>
   16946:	2300      	movs	r3, #0
   16948:	9300      	str	r3, [sp, #0]
   1694a:	4a22      	ldr	r2, [pc, #136]	(169d4 <.text+0x169d4>)
   1694c:	4b22      	ldr	r3, [pc, #136]	(169d8 <.text+0x169d8>)
   1694e:	e01c      	b.n	1698a <sin+0x56>
   16950:	4b22      	ldr	r3, [pc, #136]	(169dc <.text+0x169dc>)
   16952:	429a      	cmp	r2, r3
   16954:	dd06      	ble.n	16964 <sin+0x30>
   16956:	1c2a      	adds	r2, r5, #0
   16958:	1c33      	adds	r3, r6, #0
   1695a:	f002 f98d 	bl	18c78 <____subdf3_from_thumb>
   1695e:	1c03      	adds	r3, r0, #0
   16960:	1c0c      	adds	r4, r1, #0
   16962:	e02d      	b.n	169c0 <sin+0x8c>
   16964:	aa01      	add	r2, sp, #4
   16966:	f000 f9fd 	bl	16d64 <__ieee754_rem_pio2>
   1696a:	2303      	movs	r3, #3
   1696c:	4003      	ands	r3, r0
   1696e:	2b01      	cmp	r3, #1
   16970:	d00e      	beq.n	16990 <sin+0x5c>
   16972:	2b02      	cmp	r3, #2
   16974:	d013      	beq.n	1699e <sin+0x6a>
   16976:	9801      	ldr	r0, [sp, #4]
   16978:	9902      	ldr	r1, [sp, #8]
   1697a:	9c03      	ldr	r4, [sp, #12]
   1697c:	9d04      	ldr	r5, [sp, #16]
   1697e:	2b00      	cmp	r3, #0
   16980:	d116      	bne.n	169b0 <sin+0x7c>
   16982:	2301      	movs	r3, #1
   16984:	9300      	str	r3, [sp, #0]
   16986:	1c22      	adds	r2, r4, #0
   16988:	1c2b      	adds	r3, r5, #0
   1698a:	f001 f99f 	bl	17ccc <__kernel_sin>
   1698e:	e7e6      	b.n	1695e <sin+0x2a>
   16990:	9801      	ldr	r0, [sp, #4]
   16992:	9902      	ldr	r1, [sp, #8]
   16994:	9a03      	ldr	r2, [sp, #12]
   16996:	9b04      	ldr	r3, [sp, #16]
   16998:	f000 fcc4 	bl	17324 <__kernel_cos>
   1699c:	e7df      	b.n	1695e <sin+0x2a>
   1699e:	2401      	movs	r4, #1
   169a0:	9801      	ldr	r0, [sp, #4]
   169a2:	9902      	ldr	r1, [sp, #8]
   169a4:	9a03      	ldr	r2, [sp, #12]
   169a6:	9b04      	ldr	r3, [sp, #16]
   169a8:	9400      	str	r4, [sp, #0]
   169aa:	f001 f98f 	bl	17ccc <__kernel_sin>
   169ae:	e003      	b.n	169b8 <sin+0x84>
   169b0:	1c22      	adds	r2, r4, #0
   169b2:	1c2b      	adds	r3, r5, #0
   169b4:	f000 fcb6 	bl	17324 <__kernel_cos>
   169b8:	2280      	movs	r2, #128
   169ba:	0612      	lsls	r2, r2, #24
   169bc:	1883      	adds	r3, r0, r2
   169be:	1c0c      	adds	r4, r1, #0
   169c0:	1c18      	adds	r0, r3, #0
   169c2:	1c21      	adds	r1, r4, #0
   169c4:	b005      	add	sp, #20
   169c6:	bc70      	pop	{r4, r5, r6}
   169c8:	bc04      	pop	{r2}
   169ca:	4710      	bx	r2
   169cc:	ffff 7fff 	undefined
   169d0:	21fb      	movs	r1, #251
   169d2:	3fe9      	subs	r7, #233
	...
   169dc:	ffff 7fef 	undefined

000169e0 <atan2>:
   169e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   169e2:	b08d      	sub	sp, #52
   169e4:	1c1f      	adds	r7, r3, #0
   169e6:	1c04      	adds	r4, r0, #0
   169e8:	1c0d      	adds	r5, r1, #0
   169ea:	1c16      	adds	r6, r2, #0
   169ec:	f000 f8b4 	bl	16b58 <__ieee754_atan2>
   169f0:	4b27      	ldr	r3, [pc, #156]	(16a90 <.text+0x16a90>)
   169f2:	681b      	ldr	r3, [r3, #0]
   169f4:	9002      	str	r0, [sp, #8]
   169f6:	9103      	str	r1, [sp, #12]
   169f8:	9300      	str	r3, [sp, #0]
   169fa:	3301      	adds	r3, #1
   169fc:	d041      	beq.n	16a82 <atan2+0xa2>
   169fe:	1c30      	adds	r0, r6, #0
   16a00:	1c39      	adds	r1, r7, #0
   16a02:	f7f9 ff29 	bl	10858 <isnan>
   16a06:	2800      	cmp	r0, #0
   16a08:	d13b      	bne.n	16a82 <atan2+0xa2>
   16a0a:	1c20      	adds	r0, r4, #0
   16a0c:	1c29      	adds	r1, r5, #0
   16a0e:	f7f9 ff23 	bl	10858 <isnan>
   16a12:	9001      	str	r0, [sp, #4]
   16a14:	2800      	cmp	r0, #0
   16a16:	d134      	bne.n	16a82 <atan2+0xa2>
   16a18:	1c30      	adds	r0, r6, #0
   16a1a:	1c39      	adds	r1, r7, #0
   16a1c:	4a1d      	ldr	r2, [pc, #116]	(16a94 <.text+0x16a94>)
   16a1e:	4b1e      	ldr	r3, [pc, #120]	(16a98 <.text+0x16a98>)
   16a20:	f002 f91e 	bl	18c60 <____eqdf2_from_thumb>
   16a24:	2800      	cmp	r0, #0
   16a26:	d12c      	bne.n	16a82 <atan2+0xa2>
   16a28:	1c20      	adds	r0, r4, #0
   16a2a:	1c29      	adds	r1, r5, #0
   16a2c:	4a19      	ldr	r2, [pc, #100]	(16a94 <.text+0x16a94>)
   16a2e:	4b1a      	ldr	r3, [pc, #104]	(16a98 <.text+0x16a98>)
   16a30:	f002 f916 	bl	18c60 <____eqdf2_from_thumb>
   16a34:	2800      	cmp	r0, #0
   16a36:	d124      	bne.n	16a82 <atan2+0xa2>
   16a38:	2301      	movs	r3, #1
   16a3a:	9304      	str	r3, [sp, #16]
   16a3c:	4b17      	ldr	r3, [pc, #92]	(16a9c <.text+0x16a9c>)
   16a3e:	9305      	str	r3, [sp, #20]
   16a40:	9b01      	ldr	r3, [sp, #4]
   16a42:	9406      	str	r4, [sp, #24]
   16a44:	9507      	str	r5, [sp, #28]
   16a46:	930c      	str	r3, [sp, #48]
   16a48:	4b12      	ldr	r3, [pc, #72]	(16a94 <.text+0x16a94>)
   16a4a:	4c13      	ldr	r4, [pc, #76]	(16a98 <.text+0x16a98>)
   16a4c:	930a      	str	r3, [sp, #40]
   16a4e:	940b      	str	r4, [sp, #44]
   16a50:	9c00      	ldr	r4, [sp, #0]
   16a52:	9608      	str	r6, [sp, #32]
   16a54:	9709      	str	r7, [sp, #36]
   16a56:	2c02      	cmp	r4, #2
   16a58:	d004      	beq.n	16a64 <atan2+0x84>
   16a5a:	a804      	add	r0, sp, #16
   16a5c:	f001 fc42 	bl	182e4 <matherr>
   16a60:	2800      	cmp	r0, #0
   16a62:	d103      	bne.n	16a6c <atan2+0x8c>
   16a64:	f002 f8b2 	bl	18bcc <__errno>
   16a68:	2321      	movs	r3, #33
   16a6a:	6003      	str	r3, [r0, #0]
   16a6c:	9b0c      	ldr	r3, [sp, #48]
   16a6e:	2b00      	cmp	r3, #0
   16a70:	d003      	beq.n	16a7a <atan2+0x9a>
   16a72:	f002 f8ab 	bl	18bcc <__errno>
   16a76:	9b0c      	ldr	r3, [sp, #48]
   16a78:	6003      	str	r3, [r0, #0]
   16a7a:	9b0a      	ldr	r3, [sp, #40]
   16a7c:	9c0b      	ldr	r4, [sp, #44]
   16a7e:	9302      	str	r3, [sp, #8]
   16a80:	9403      	str	r4, [sp, #12]
   16a82:	9802      	ldr	r0, [sp, #8]
   16a84:	9903      	ldr	r1, [sp, #12]
   16a86:	b00d      	add	sp, #52
   16a88:	bcf0      	pop	{r4, r5, r6, r7}
   16a8a:	bc04      	pop	{r2}
   16a8c:	4710      	bx	r2
   16a8e:	0000      	lsls	r0, r0, #0
   16a90:	94d0      	str	r4, [sp, #832]
   16a92:	0001      	lsls	r1, r0, #0
	...
   16a9c:	9784      	str	r7, [sp, #528]
   16a9e:	0001      	lsls	r1, r0, #0

00016aa0 <sqrt>:
   16aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
   16aa2:	b08d      	sub	sp, #52
   16aa4:	1c04      	adds	r4, r0, #0
   16aa6:	1c0d      	adds	r5, r1, #0
   16aa8:	f000 fb6c 	bl	17184 <__ieee754_sqrt>
   16aac:	4b26      	ldr	r3, [pc, #152]	(16b48 <.text+0x16b48>)
   16aae:	681b      	ldr	r3, [r3, #0]
   16ab0:	9002      	str	r0, [sp, #8]
   16ab2:	9103      	str	r1, [sp, #12]
   16ab4:	9300      	str	r3, [sp, #0]
   16ab6:	3301      	adds	r3, #1
   16ab8:	d03f      	beq.n	16b3a <sqrt+0x9a>
   16aba:	1c20      	adds	r0, r4, #0
   16abc:	1c29      	adds	r1, r5, #0
   16abe:	f7f9 fecb 	bl	10858 <isnan>
   16ac2:	9001      	str	r0, [sp, #4]
   16ac4:	2800      	cmp	r0, #0
   16ac6:	d138      	bne.n	16b3a <sqrt+0x9a>
   16ac8:	4e20      	ldr	r6, [pc, #128]	(16b4c <.text+0x16b4c>)
   16aca:	4f21      	ldr	r7, [pc, #132]	(16b50 <.text+0x16b50>)
   16acc:	1c20      	adds	r0, r4, #0
   16ace:	1c29      	adds	r1, r5, #0
   16ad0:	1c32      	adds	r2, r6, #0
   16ad2:	1c3b      	adds	r3, r7, #0
   16ad4:	f002 f8bc 	bl	18c50 <____ltdf2_from_thumb>
   16ad8:	2800      	cmp	r0, #0
   16ada:	da2e      	bge.n	16b3a <sqrt+0x9a>
   16adc:	2301      	movs	r3, #1
   16ade:	9304      	str	r3, [sp, #16]
   16ae0:	4b1c      	ldr	r3, [pc, #112]	(16b54 <.text+0x16b54>)
   16ae2:	9408      	str	r4, [sp, #32]
   16ae4:	9509      	str	r5, [sp, #36]
   16ae6:	9305      	str	r3, [sp, #20]
   16ae8:	9406      	str	r4, [sp, #24]
   16aea:	9507      	str	r5, [sp, #28]
   16aec:	9b01      	ldr	r3, [sp, #4]
   16aee:	9c00      	ldr	r4, [sp, #0]
   16af0:	930c      	str	r3, [sp, #48]
   16af2:	2c00      	cmp	r4, #0
   16af4:	d102      	bne.n	16afc <sqrt+0x5c>
   16af6:	960a      	str	r6, [sp, #40]
   16af8:	970b      	str	r7, [sp, #44]
   16afa:	e00a      	b.n	16b12 <sqrt+0x72>
   16afc:	1c3b      	adds	r3, r7, #0
   16afe:	1c30      	adds	r0, r6, #0
   16b00:	1c39      	adds	r1, r7, #0
   16b02:	1c32      	adds	r2, r6, #0
   16b04:	f002 f8c4 	bl	18c90 <____divdf3_from_thumb>
   16b08:	9b00      	ldr	r3, [sp, #0]
   16b0a:	900a      	str	r0, [sp, #40]
   16b0c:	910b      	str	r1, [sp, #44]
   16b0e:	2b02      	cmp	r3, #2
   16b10:	d004      	beq.n	16b1c <sqrt+0x7c>
   16b12:	a804      	add	r0, sp, #16
   16b14:	f001 fbe6 	bl	182e4 <matherr>
   16b18:	2800      	cmp	r0, #0
   16b1a:	d103      	bne.n	16b24 <sqrt+0x84>
   16b1c:	f002 f856 	bl	18bcc <__errno>
   16b20:	2321      	movs	r3, #33
   16b22:	6003      	str	r3, [r0, #0]
   16b24:	9b0c      	ldr	r3, [sp, #48]
   16b26:	2b00      	cmp	r3, #0
   16b28:	d003      	beq.n	16b32 <sqrt+0x92>
   16b2a:	f002 f84f 	bl	18bcc <__errno>
   16b2e:	9b0c      	ldr	r3, [sp, #48]
   16b30:	6003      	str	r3, [r0, #0]
   16b32:	9b0a      	ldr	r3, [sp, #40]
   16b34:	9c0b      	ldr	r4, [sp, #44]
   16b36:	9302      	str	r3, [sp, #8]
   16b38:	9403      	str	r4, [sp, #12]
   16b3a:	9802      	ldr	r0, [sp, #8]
   16b3c:	9903      	ldr	r1, [sp, #12]
   16b3e:	b00d      	add	sp, #52
   16b40:	bcf0      	pop	{r4, r5, r6, r7}
   16b42:	bc04      	pop	{r2}
   16b44:	4710      	bx	r2
   16b46:	0000      	lsls	r0, r0, #0
   16b48:	94d0      	str	r4, [sp, #832]
   16b4a:	0001      	lsls	r1, r0, #0
	...
   16b54:	978c      	str	r7, [sp, #560]
   16b56:	0001      	lsls	r1, r0, #0

00016b58 <__ieee754_atan2>:
   16b58:	b5f0      	push	{r4, r5, r6, r7, lr}
   16b5a:	4f69      	ldr	r7, [pc, #420]	(16d00 <.text+0x16d00>)
   16b5c:	1c05      	adds	r5, r0, #0
   16b5e:	1c10      	adds	r0, r2, #0
   16b60:	b085      	sub	sp, #20
   16b62:	1c1c      	adds	r4, r3, #0
   16b64:	4038      	ands	r0, r7
   16b66:	9004      	str	r0, [sp, #16]
   16b68:	9200      	str	r2, [sp, #0]
   16b6a:	9301      	str	r3, [sp, #4]
   16b6c:	4263      	negs	r3, r4
   16b6e:	4323      	orrs	r3, r4
   16b70:	46a4      	mov	ip, r4
   16b72:	9c04      	ldr	r4, [sp, #16]
   16b74:	0fdb      	lsrs	r3, r3, #31
   16b76:	4323      	orrs	r3, r4
   16b78:	4c62      	ldr	r4, [pc, #392]	(16d04 <.text+0x16d04>)
   16b7a:	1c0e      	adds	r6, r1, #0
   16b7c:	9202      	str	r2, [sp, #8]
   16b7e:	1c30      	adds	r0, r6, #0
   16b80:	42a3      	cmp	r3, r4
   16b82:	d807      	bhi.n	16b94 <__ieee754_atan2+0x3c>
   16b84:	4273      	negs	r3, r6
   16b86:	4333      	orrs	r3, r6
   16b88:	402f      	ands	r7, r5
   16b8a:	0fdb      	lsrs	r3, r3, #31
   16b8c:	433b      	orrs	r3, r7
   16b8e:	9503      	str	r5, [sp, #12]
   16b90:	42a3      	cmp	r3, r4
   16b92:	d906      	bls.n	16ba2 <__ieee754_atan2+0x4a>
   16b94:	1c28      	adds	r0, r5, #0
   16b96:	1c31      	adds	r1, r6, #0
   16b98:	9a00      	ldr	r2, [sp, #0]
   16b9a:	9b01      	ldr	r3, [sp, #4]
   16b9c:	f002 f868 	bl	18c70 <____adddf3_from_thumb>
   16ba0:	e0a5      	b.n	16cee <__ieee754_atan2+0x196>
   16ba2:	9902      	ldr	r1, [sp, #8]
   16ba4:	4a58      	ldr	r2, [pc, #352]	(16d08 <.text+0x16d08>)
   16ba6:	4664      	mov	r4, ip
   16ba8:	188b      	adds	r3, r1, r2
   16baa:	431c      	orrs	r4, r3
   16bac:	d104      	bne.n	16bb8 <__ieee754_atan2+0x60>
   16bae:	1c28      	adds	r0, r5, #0
   16bb0:	1c31      	adds	r1, r6, #0
   16bb2:	f001 f947 	bl	17e44 <atan>
   16bb6:	e09a      	b.n	16cee <__ieee754_atan2+0x196>
   16bb8:	9903      	ldr	r1, [sp, #12]
   16bba:	9c02      	ldr	r4, [sp, #8]
   16bbc:	0fcb      	lsrs	r3, r1, #31
   16bbe:	17a2      	asrs	r2, r4, #30
   16bc0:	2102      	movs	r1, #2
   16bc2:	400a      	ands	r2, r1
   16bc4:	1c1c      	adds	r4, r3, #0
   16bc6:	4314      	orrs	r4, r2
   16bc8:	4338      	orrs	r0, r7
   16bca:	d109      	bne.n	16be0 <__ieee754_atan2+0x88>
   16bcc:	2c02      	cmp	r4, #2
   16bce:	d039      	beq.n	16c44 <__ieee754_atan2+0xec>
   16bd0:	2c02      	cmp	r4, #2
   16bd2:	dc03      	bgt.n	16bdc <__ieee754_atan2+0x84>
   16bd4:	2c00      	cmp	r4, #0
   16bd6:	db00      	blt.n	16bda <__ieee754_atan2+0x82>
   16bd8:	e08b      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16bda:	e001      	b.n	16be0 <__ieee754_atan2+0x88>
   16bdc:	2c03      	cmp	r4, #3
   16bde:	d034      	beq.n	16c4a <__ieee754_atan2+0xf2>
   16be0:	9804      	ldr	r0, [sp, #16]
   16be2:	4661      	mov	r1, ip
   16be4:	4308      	orrs	r0, r1
   16be6:	d103      	bne.n	16bf0 <__ieee754_atan2+0x98>
   16be8:	9a03      	ldr	r2, [sp, #12]
   16bea:	2a00      	cmp	r2, #0
   16bec:	db3c      	blt.n	16c68 <__ieee754_atan2+0x110>
   16bee:	e03e      	b.n	16c6e <__ieee754_atan2+0x116>
   16bf0:	4b44      	ldr	r3, [pc, #272]	(16d04 <.text+0x16d04>)
   16bf2:	9804      	ldr	r0, [sp, #16]
   16bf4:	4298      	cmp	r0, r3
   16bf6:	d131      	bne.n	16c5c <__ieee754_atan2+0x104>
   16bf8:	4287      	cmp	r7, r0
   16bfa:	d117      	bne.n	16c2c <__ieee754_atan2+0xd4>
   16bfc:	2c01      	cmp	r4, #1
   16bfe:	d012      	beq.n	16c26 <__ieee754_atan2+0xce>
   16c00:	2c01      	cmp	r4, #1
   16c02:	dc02      	bgt.n	16c0a <__ieee754_atan2+0xb2>
   16c04:	2c00      	cmp	r4, #0
   16c06:	d00b      	beq.n	16c20 <__ieee754_atan2+0xc8>
   16c08:	e028      	b.n	16c5c <__ieee754_atan2+0x104>
   16c0a:	2c02      	cmp	r4, #2
   16c0c:	d002      	beq.n	16c14 <__ieee754_atan2+0xbc>
   16c0e:	2c03      	cmp	r4, #3
   16c10:	d124      	bne.n	16c5c <__ieee754_atan2+0x104>
   16c12:	e002      	b.n	16c1a <__ieee754_atan2+0xc2>
   16c14:	4d3d      	ldr	r5, [pc, #244]	(16d0c <.text+0x16d0c>)
   16c16:	4e3e      	ldr	r6, [pc, #248]	(16d10 <.text+0x16d10>)
   16c18:	e06b      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c1a:	4d3e      	ldr	r5, [pc, #248]	(16d14 <.text+0x16d14>)
   16c1c:	4e3e      	ldr	r6, [pc, #248]	(16d18 <.text+0x16d18>)
   16c1e:	e068      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c20:	4d3e      	ldr	r5, [pc, #248]	(16d1c <.text+0x16d1c>)
   16c22:	4e3f      	ldr	r6, [pc, #252]	(16d20 <.text+0x16d20>)
   16c24:	e065      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c26:	4d3f      	ldr	r5, [pc, #252]	(16d24 <.text+0x16d24>)
   16c28:	4e3f      	ldr	r6, [pc, #252]	(16d28 <.text+0x16d28>)
   16c2a:	e062      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c2c:	2c01      	cmp	r4, #1
   16c2e:	d012      	beq.n	16c56 <__ieee754_atan2+0xfe>
   16c30:	2c01      	cmp	r4, #1
   16c32:	dc02      	bgt.n	16c3a <__ieee754_atan2+0xe2>
   16c34:	2c00      	cmp	r4, #0
   16c36:	d00b      	beq.n	16c50 <__ieee754_atan2+0xf8>
   16c38:	e010      	b.n	16c5c <__ieee754_atan2+0x104>
   16c3a:	2c02      	cmp	r4, #2
   16c3c:	d002      	beq.n	16c44 <__ieee754_atan2+0xec>
   16c3e:	2c03      	cmp	r4, #3
   16c40:	d10c      	bne.n	16c5c <__ieee754_atan2+0x104>
   16c42:	e002      	b.n	16c4a <__ieee754_atan2+0xf2>
   16c44:	4d39      	ldr	r5, [pc, #228]	(16d2c <.text+0x16d2c>)
   16c46:	4e3a      	ldr	r6, [pc, #232]	(16d30 <.text+0x16d30>)
   16c48:	e053      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c4a:	4d3a      	ldr	r5, [pc, #232]	(16d34 <.text+0x16d34>)
   16c4c:	4e3a      	ldr	r6, [pc, #232]	(16d38 <.text+0x16d38>)
   16c4e:	e050      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c50:	4d3a      	ldr	r5, [pc, #232]	(16d3c <.text+0x16d3c>)
   16c52:	4e3b      	ldr	r6, [pc, #236]	(16d40 <.text+0x16d40>)
   16c54:	e04d      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c56:	4d3b      	ldr	r5, [pc, #236]	(16d44 <.text+0x16d44>)
   16c58:	4e3b      	ldr	r6, [pc, #236]	(16d48 <.text+0x16d48>)
   16c5a:	e04a      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c5c:	4b29      	ldr	r3, [pc, #164]	(16d04 <.text+0x16d04>)
   16c5e:	429f      	cmp	r7, r3
   16c60:	d108      	bne.n	16c74 <__ieee754_atan2+0x11c>
   16c62:	9903      	ldr	r1, [sp, #12]
   16c64:	2900      	cmp	r1, #0
   16c66:	da02      	bge.n	16c6e <__ieee754_atan2+0x116>
   16c68:	4d38      	ldr	r5, [pc, #224]	(16d4c <.text+0x16d4c>)
   16c6a:	4e39      	ldr	r6, [pc, #228]	(16d50 <.text+0x16d50>)
   16c6c:	e041      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c6e:	4d39      	ldr	r5, [pc, #228]	(16d54 <.text+0x16d54>)
   16c70:	4e39      	ldr	r6, [pc, #228]	(16d58 <.text+0x16d58>)
   16c72:	e03e      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16c74:	9a04      	ldr	r2, [sp, #16]
   16c76:	1abb      	subs	r3, r7, r2
   16c78:	151b      	asrs	r3, r3, #20
   16c7a:	2b3c      	cmp	r3, #60
   16c7c:	dd02      	ble.n	16c84 <__ieee754_atan2+0x12c>
   16c7e:	4d35      	ldr	r5, [pc, #212]	(16d54 <.text+0x16d54>)
   16c80:	4e35      	ldr	r6, [pc, #212]	(16d58 <.text+0x16d58>)
   16c82:	e013      	b.n	16cac <__ieee754_atan2+0x154>
   16c84:	9802      	ldr	r0, [sp, #8]
   16c86:	2800      	cmp	r0, #0
   16c88:	da04      	bge.n	16c94 <__ieee754_atan2+0x13c>
   16c8a:	333c      	adds	r3, #60
   16c8c:	da02      	bge.n	16c94 <__ieee754_atan2+0x13c>
   16c8e:	4d2b      	ldr	r5, [pc, #172]	(16d3c <.text+0x16d3c>)
   16c90:	4e2b      	ldr	r6, [pc, #172]	(16d40 <.text+0x16d40>)
   16c92:	e00b      	b.n	16cac <__ieee754_atan2+0x154>
   16c94:	9a00      	ldr	r2, [sp, #0]
   16c96:	9b01      	ldr	r3, [sp, #4]
   16c98:	1c28      	adds	r0, r5, #0
   16c9a:	1c31      	adds	r1, r6, #0
   16c9c:	f001 fff8 	bl	18c90 <____divdf3_from_thumb>
   16ca0:	f001 fa7e 	bl	181a0 <fabs>
   16ca4:	f001 f8ce 	bl	17e44 <atan>
   16ca8:	1c05      	adds	r5, r0, #0
   16caa:	1c0e      	adds	r6, r1, #0
   16cac:	2c01      	cmp	r4, #1
   16cae:	d004      	beq.n	16cba <__ieee754_atan2+0x162>
   16cb0:	2c02      	cmp	r4, #2
   16cb2:	d007      	beq.n	16cc4 <__ieee754_atan2+0x16c>
   16cb4:	2c00      	cmp	r4, #0
   16cb6:	d110      	bne.n	16cda <__ieee754_atan2+0x182>
   16cb8:	e01b      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16cba:	2080      	movs	r0, #128
   16cbc:	0600      	lsls	r0, r0, #24
   16cbe:	182b      	adds	r3, r5, r0
   16cc0:	1c1d      	adds	r5, r3, #0
   16cc2:	e016      	b.n	16cf2 <__ieee754_atan2+0x19a>
   16cc4:	4a25      	ldr	r2, [pc, #148]	(16d5c <.text+0x16d5c>)
   16cc6:	4b26      	ldr	r3, [pc, #152]	(16d60 <.text+0x16d60>)
   16cc8:	1c28      	adds	r0, r5, #0
   16cca:	1c31      	adds	r1, r6, #0
   16ccc:	f001 ffd4 	bl	18c78 <____subdf3_from_thumb>
   16cd0:	1c02      	adds	r2, r0, #0
   16cd2:	1c0b      	adds	r3, r1, #0
   16cd4:	4815      	ldr	r0, [pc, #84]	(16d2c <.text+0x16d2c>)
   16cd6:	4916      	ldr	r1, [pc, #88]	(16d30 <.text+0x16d30>)
   16cd8:	e007      	b.n	16cea <__ieee754_atan2+0x192>
   16cda:	4a20      	ldr	r2, [pc, #128]	(16d5c <.text+0x16d5c>)
   16cdc:	4b20      	ldr	r3, [pc, #128]	(16d60 <.text+0x16d60>)
   16cde:	1c28      	adds	r0, r5, #0
   16ce0:	1c31      	adds	r1, r6, #0
   16ce2:	f001 ffc9 	bl	18c78 <____subdf3_from_thumb>
   16ce6:	4a11      	ldr	r2, [pc, #68]	(16d2c <.text+0x16d2c>)
   16ce8:	4b11      	ldr	r3, [pc, #68]	(16d30 <.text+0x16d30>)
   16cea:	f001 ffc5 	bl	18c78 <____subdf3_from_thumb>
   16cee:	1c05      	adds	r5, r0, #0
   16cf0:	1c0e      	adds	r6, r1, #0
   16cf2:	1c28      	adds	r0, r5, #0
   16cf4:	1c31      	adds	r1, r6, #0
   16cf6:	b005      	add	sp, #20
   16cf8:	bcf0      	pop	{r4, r5, r6, r7}
   16cfa:	bc04      	pop	{r2}
   16cfc:	4710      	bx	r2
   16cfe:	0000      	lsls	r0, r0, #0
   16d00:	ffff 7fff 	undefined
   16d04:	0000      	lsls	r0, r0, #0
   16d06:	7ff0      	ldrb	r0, [r6, #31]
   16d08:	0000      	lsls	r0, r0, #0
   16d0a:	c010      	stmia	r0!, {r4}
   16d0c:	d97c      	bls.n	16e08 <__ieee754_rem_pio2+0xa4>
   16d0e:	4002      	ands	r2, r0
   16d10:	21d2      	movs	r1, #210
   16d12:	7f33      	ldrb	r3, [r6, #28]
   16d14:	d97c      	bls.n	16e10 <__ieee754_rem_pio2+0xac>
   16d16:	c002      	stmia	r0!, {r1}
   16d18:	21d2      	movs	r1, #210
   16d1a:	7f33      	ldrb	r3, [r6, #28]
   16d1c:	21fb      	movs	r1, #251
   16d1e:	3fe9      	subs	r7, #233
   16d20:	2d18      	cmp	r5, #24
   16d22:	5444      	strb	r4, [r0, r1]
   16d24:	21fb      	movs	r1, #251
   16d26:	bfe9      	itett	al
   16d28:	2d18      	cmp	r5, #24
   16d2a:	5444      	strb	r4, [r0, r1]
   16d2c:	21fb      	movs	r1, #251
   16d2e:	4009      	ands	r1, r1
   16d30:	2d18      	cmp	r5, #24
   16d32:	5444      	strb	r4, [r0, r1]
   16d34:	21fb      	movs	r1, #251
   16d36:	c009      	stmia	r0!, {r0, r3}
   16d38:	2d18      	cmp	r5, #24
   16d3a:	5444      	strb	r4, [r0, r1]
	...
   16d44:	0000      	lsls	r0, r0, #0
   16d46:	8000      	strh	r0, [r0, #0]
   16d48:	0000      	lsls	r0, r0, #0
   16d4a:	0000      	lsls	r0, r0, #0
   16d4c:	21fb      	movs	r1, #251
   16d4e:	bff9      	ittee	<und>
   16d50:	2d18      	cmp	r5, #24
   16d52:	5444      	strb	r4, [r0, r1]
   16d54:	21fb      	movs	r1, #251
   16d56:	3ff9      	subs	r7, #249
   16d58:	2d18      	cmp	r5, #24
   16d5a:	5444      	strb	r4, [r0, r1]
   16d5c:	a626      	add	r6, pc, #152	(adr r6,16df8 <__ieee754_rem_pio2+0x94>)
   16d5e:	3ca1      	subs	r4, #161
   16d60:	5c07      	ldrb	r7, [r0, r0]
   16d62:	3314      	adds	r3, #20

00016d64 <__ieee754_rem_pio2>:
   16d64:	b5f0      	push	{r4, r5, r6, r7, lr}
   16d66:	b093      	sub	sp, #76
   16d68:	9009      	str	r0, [sp, #36]
   16d6a:	4bd7      	ldr	r3, [pc, #860]	(170c8 <.text+0x170c8>)
   16d6c:	9f09      	ldr	r7, [sp, #36]
   16d6e:	401f      	ands	r7, r3
   16d70:	4bd6      	ldr	r3, [pc, #856]	(170cc <.text+0x170cc>)
   16d72:	1c05      	adds	r5, r0, #0
   16d74:	1c0e      	adds	r6, r1, #0
   16d76:	9202      	str	r2, [sp, #8]
   16d78:	429f      	cmp	r7, r3
   16d7a:	dc07      	bgt.n	16d8c <__ieee754_rem_pio2+0x28>
   16d7c:	4bd4      	ldr	r3, [pc, #848]	(170d0 <.text+0x170d0>)
   16d7e:	4cd5      	ldr	r4, [pc, #852]	(170d4 <.text+0x170d4>)
   16d80:	6093      	str	r3, [r2, #8]
   16d82:	60d4      	str	r4, [r2, #12]
   16d84:	2300      	movs	r3, #0
   16d86:	6015      	str	r5, [r2, #0]
   16d88:	6056      	str	r6, [r2, #4]
   16d8a:	e023      	b.n	16dd4 <__ieee754_rem_pio2+0x70>
   16d8c:	4bd2      	ldr	r3, [pc, #840]	(170d8 <.text+0x170d8>)
   16d8e:	429f      	cmp	r7, r3
   16d90:	dc6e      	bgt.n	16e70 <__ieee754_rem_pio2+0x10c>
   16d92:	9b09      	ldr	r3, [sp, #36]
   16d94:	2b00      	cmp	r3, #0
   16d96:	dd35      	ble.n	16e04 <__ieee754_rem_pio2+0xa0>
   16d98:	4ad0      	ldr	r2, [pc, #832]	(170dc <.text+0x170dc>)
   16d9a:	4bd1      	ldr	r3, [pc, #836]	(170e0 <.text+0x170e0>)
   16d9c:	f001 ff6c 	bl	18c78 <____subdf3_from_thumb>
   16da0:	4bd0      	ldr	r3, [pc, #832]	(170e4 <.text+0x170e4>)
   16da2:	1c04      	adds	r4, r0, #0
   16da4:	1c0d      	adds	r5, r1, #0
   16da6:	429f      	cmp	r7, r3
   16da8:	d016      	beq.n	16dd8 <__ieee754_rem_pio2+0x74>
   16daa:	4acf      	ldr	r2, [pc, #828]	(170e8 <.text+0x170e8>)
   16dac:	4bcf      	ldr	r3, [pc, #828]	(170ec <.text+0x170ec>)
   16dae:	f001 ff63 	bl	18c78 <____subdf3_from_thumb>
   16db2:	1c0b      	adds	r3, r1, #0
   16db4:	9902      	ldr	r1, [sp, #8]
   16db6:	1c02      	adds	r2, r0, #0
   16db8:	600a      	str	r2, [r1, #0]
   16dba:	604b      	str	r3, [r1, #4]
   16dbc:	1c20      	adds	r0, r4, #0
   16dbe:	1c29      	adds	r1, r5, #0
   16dc0:	f001 ff5a 	bl	18c78 <____subdf3_from_thumb>
   16dc4:	4ac8      	ldr	r2, [pc, #800]	(170e8 <.text+0x170e8>)
   16dc6:	4bc9      	ldr	r3, [pc, #804]	(170ec <.text+0x170ec>)
   16dc8:	f001 ff56 	bl	18c78 <____subdf3_from_thumb>
   16dcc:	9a02      	ldr	r2, [sp, #8]
   16dce:	6090      	str	r0, [r2, #8]
   16dd0:	60d1      	str	r1, [r2, #12]
   16dd2:	2301      	movs	r3, #1
   16dd4:	9308      	str	r3, [sp, #32]
   16dd6:	e1ce      	b.n	17176 <.text+0x17176>
   16dd8:	4ac5      	ldr	r2, [pc, #788]	(170f0 <.text+0x170f0>)
   16dda:	4bc6      	ldr	r3, [pc, #792]	(170f4 <.text+0x170f4>)
   16ddc:	f001 ff4c 	bl	18c78 <____subdf3_from_thumb>
   16de0:	4ac5      	ldr	r2, [pc, #788]	(170f8 <.text+0x170f8>)
   16de2:	4bc6      	ldr	r3, [pc, #792]	(170fc <.text+0x170fc>)
   16de4:	1c04      	adds	r4, r0, #0
   16de6:	1c0d      	adds	r5, r1, #0
   16de8:	f001 ff46 	bl	18c78 <____subdf3_from_thumb>
   16dec:	1c0b      	adds	r3, r1, #0
   16dee:	9902      	ldr	r1, [sp, #8]
   16df0:	1c02      	adds	r2, r0, #0
   16df2:	600a      	str	r2, [r1, #0]
   16df4:	604b      	str	r3, [r1, #4]
   16df6:	1c20      	adds	r0, r4, #0
   16df8:	1c29      	adds	r1, r5, #0
   16dfa:	f001 ff3d 	bl	18c78 <____subdf3_from_thumb>
   16dfe:	4abe      	ldr	r2, [pc, #760]	(170f8 <.text+0x170f8>)
   16e00:	4bbe      	ldr	r3, [pc, #760]	(170fc <.text+0x170fc>)
   16e02:	e7e1      	b.n	16dc8 <__ieee754_rem_pio2+0x64>
   16e04:	4ab5      	ldr	r2, [pc, #724]	(170dc <.text+0x170dc>)
   16e06:	4bb6      	ldr	r3, [pc, #728]	(170e0 <.text+0x170e0>)
   16e08:	f001 ff32 	bl	18c70 <____adddf3_from_thumb>
   16e0c:	4bb5      	ldr	r3, [pc, #724]	(170e4 <.text+0x170e4>)
   16e0e:	1c04      	adds	r4, r0, #0
   16e10:	1c0d      	adds	r5, r1, #0
   16e12:	429f      	cmp	r7, r3
   16e14:	d00f      	beq.n	16e36 <__ieee754_rem_pio2+0xd2>
   16e16:	4ab4      	ldr	r2, [pc, #720]	(170e8 <.text+0x170e8>)
   16e18:	4bb4      	ldr	r3, [pc, #720]	(170ec <.text+0x170ec>)
   16e1a:	f001 ff29 	bl	18c70 <____adddf3_from_thumb>
   16e1e:	1c0b      	adds	r3, r1, #0
   16e20:	9902      	ldr	r1, [sp, #8]
   16e22:	1c02      	adds	r2, r0, #0
   16e24:	600a      	str	r2, [r1, #0]
   16e26:	604b      	str	r3, [r1, #4]
   16e28:	1c20      	adds	r0, r4, #0
   16e2a:	1c29      	adds	r1, r5, #0
   16e2c:	f001 ff24 	bl	18c78 <____subdf3_from_thumb>
   16e30:	4aad      	ldr	r2, [pc, #692]	(170e8 <.text+0x170e8>)
   16e32:	4bae      	ldr	r3, [pc, #696]	(170ec <.text+0x170ec>)
   16e34:	e014      	b.n	16e60 <__ieee754_rem_pio2+0xfc>
   16e36:	4aae      	ldr	r2, [pc, #696]	(170f0 <.text+0x170f0>)
   16e38:	4bae      	ldr	r3, [pc, #696]	(170f4 <.text+0x170f4>)
   16e3a:	f001 ff19 	bl	18c70 <____adddf3_from_thumb>
   16e3e:	4aae      	ldr	r2, [pc, #696]	(170f8 <.text+0x170f8>)
   16e40:	4bae      	ldr	r3, [pc, #696]	(170fc <.text+0x170fc>)
   16e42:	1c04      	adds	r4, r0, #0
   16e44:	1c0d      	adds	r5, r1, #0
   16e46:	f001 ff13 	bl	18c70 <____adddf3_from_thumb>
   16e4a:	1c0b      	adds	r3, r1, #0
   16e4c:	9902      	ldr	r1, [sp, #8]
   16e4e:	1c02      	adds	r2, r0, #0
   16e50:	600a      	str	r2, [r1, #0]
   16e52:	604b      	str	r3, [r1, #4]
   16e54:	1c20      	adds	r0, r4, #0
   16e56:	1c29      	adds	r1, r5, #0
   16e58:	f001 ff0e 	bl	18c78 <____subdf3_from_thumb>
   16e5c:	4aa6      	ldr	r2, [pc, #664]	(170f8 <.text+0x170f8>)
   16e5e:	4ba7      	ldr	r3, [pc, #668]	(170fc <.text+0x170fc>)
   16e60:	f001 ff06 	bl	18c70 <____adddf3_from_thumb>
   16e64:	9a02      	ldr	r2, [sp, #8]
   16e66:	2301      	movs	r3, #1
   16e68:	425b      	negs	r3, r3
   16e6a:	6090      	str	r0, [r2, #8]
   16e6c:	60d1      	str	r1, [r2, #12]
   16e6e:	e7b1      	b.n	16dd4 <__ieee754_rem_pio2+0x70>
   16e70:	4ba3      	ldr	r3, [pc, #652]	(17100 <.text+0x17100>)
   16e72:	429f      	cmp	r7, r3
   16e74:	dd00      	ble.n	16e78 <__ieee754_rem_pio2+0x114>
   16e76:	e0dc      	b.n	17032 <__ieee754_rem_pio2+0x2ce>
   16e78:	f001 f992 	bl	181a0 <fabs>
   16e7c:	4aa1      	ldr	r2, [pc, #644]	(17104 <.text+0x17104>)
   16e7e:	4ba2      	ldr	r3, [pc, #648]	(17108 <.text+0x17108>)
   16e80:	1c04      	adds	r4, r0, #0
   16e82:	1c0d      	adds	r5, r1, #0
   16e84:	f001 fefc 	bl	18c80 <____muldf3_from_thumb>
   16e88:	4aa0      	ldr	r2, [pc, #640]	(1710c <.text+0x1710c>)
   16e8a:	4ba1      	ldr	r3, [pc, #644]	(17110 <.text+0x17110>)
   16e8c:	f001 fef0 	bl	18c70 <____adddf3_from_thumb>
   16e90:	f001 fefa 	bl	18c88 <____fixdfsi_from_thumb>
   16e94:	9008      	str	r0, [sp, #32]
   16e96:	f001 fee7 	bl	18c68 <____floatsidf_from_thumb>
   16e9a:	4a9e      	ldr	r2, [pc, #632]	(17114 <.text+0x17114>)
   16e9c:	4b9e      	ldr	r3, [pc, #632]	(17118 <.text+0x17118>)
   16e9e:	9006      	str	r0, [sp, #24]
   16ea0:	9107      	str	r1, [sp, #28]
   16ea2:	f001 feed 	bl	18c80 <____muldf3_from_thumb>
   16ea6:	1c02      	adds	r2, r0, #0
   16ea8:	1c0b      	adds	r3, r1, #0
   16eaa:	1c20      	adds	r0, r4, #0
   16eac:	1c29      	adds	r1, r5, #0
   16eae:	f001 fedf 	bl	18c70 <____adddf3_from_thumb>
   16eb2:	4a8d      	ldr	r2, [pc, #564]	(170e8 <.text+0x170e8>)
   16eb4:	4b8d      	ldr	r3, [pc, #564]	(170ec <.text+0x170ec>)
   16eb6:	9004      	str	r0, [sp, #16]
   16eb8:	9105      	str	r1, [sp, #20]
   16eba:	9806      	ldr	r0, [sp, #24]
   16ebc:	9907      	ldr	r1, [sp, #28]
   16ebe:	f001 fedf 	bl	18c80 <____muldf3_from_thumb>
   16ec2:	9c08      	ldr	r4, [sp, #32]
   16ec4:	1c05      	adds	r5, r0, #0
   16ec6:	1c0e      	adds	r6, r1, #0
   16ec8:	2c1f      	cmp	r4, #31
   16eca:	dc10      	bgt.n	16eee <__ieee754_rem_pio2+0x18a>
   16ecc:	4b93      	ldr	r3, [pc, #588]	(1711c <.text+0x1711c>)
   16ece:	00a2      	lsls	r2, r4, #2
   16ed0:	18d2      	adds	r2, r2, r3
   16ed2:	3a04      	subs	r2, #4
   16ed4:	6813      	ldr	r3, [r2, #0]
   16ed6:	429f      	cmp	r7, r3
   16ed8:	d009      	beq.n	16eee <__ieee754_rem_pio2+0x18a>
   16eda:	1c2a      	adds	r2, r5, #0
   16edc:	9804      	ldr	r0, [sp, #16]
   16ede:	9905      	ldr	r1, [sp, #20]
   16ee0:	1c33      	adds	r3, r6, #0
   16ee2:	f001 fec9 	bl	18c78 <____subdf3_from_thumb>
   16ee6:	9a02      	ldr	r2, [sp, #8]
   16ee8:	6010      	str	r0, [r2, #0]
   16eea:	6051      	str	r1, [r2, #4]
   16eec:	e083      	b.n	16ff6 <__ieee754_rem_pio2+0x292>
   16eee:	1c33      	adds	r3, r6, #0
   16ef0:	9804      	ldr	r0, [sp, #16]
   16ef2:	9905      	ldr	r1, [sp, #20]
   16ef4:	1c2a      	adds	r2, r5, #0
   16ef6:	f001 febf 	bl	18c78 <____subdf3_from_thumb>
   16efa:	9b02      	ldr	r3, [sp, #8]
   16efc:	4c88      	ldr	r4, [pc, #544]	(17120 <.text+0x17120>)
   16efe:	6018      	str	r0, [r3, #0]
   16f00:	6059      	str	r1, [r3, #4]
   16f02:	0d03      	lsrs	r3, r0, #20
   16f04:	153f      	asrs	r7, r7, #20
   16f06:	4023      	ands	r3, r4
   16f08:	1afb      	subs	r3, r7, r3
   16f0a:	9703      	str	r7, [sp, #12]
   16f0c:	2b10      	cmp	r3, #16
   16f0e:	dc00      	bgt.n	16f12 <__ieee754_rem_pio2+0x1ae>
   16f10:	e071      	b.n	16ff6 <__ieee754_rem_pio2+0x292>
   16f12:	4a77      	ldr	r2, [pc, #476]	(170f0 <.text+0x170f0>)
   16f14:	4b77      	ldr	r3, [pc, #476]	(170f4 <.text+0x170f4>)
   16f16:	9806      	ldr	r0, [sp, #24]
   16f18:	9907      	ldr	r1, [sp, #28]
   16f1a:	f001 feb1 	bl	18c80 <____muldf3_from_thumb>
   16f1e:	1c06      	adds	r6, r0, #0
   16f20:	1c0f      	adds	r7, r1, #0
   16f22:	1c32      	adds	r2, r6, #0
   16f24:	1c3b      	adds	r3, r7, #0
   16f26:	9804      	ldr	r0, [sp, #16]
   16f28:	9905      	ldr	r1, [sp, #20]
   16f2a:	f001 fea5 	bl	18c78 <____subdf3_from_thumb>
   16f2e:	4a72      	ldr	r2, [pc, #456]	(170f8 <.text+0x170f8>)
   16f30:	4b72      	ldr	r3, [pc, #456]	(170fc <.text+0x170fc>)
   16f32:	900b      	str	r0, [sp, #44]
   16f34:	910c      	str	r1, [sp, #48]
   16f36:	9806      	ldr	r0, [sp, #24]
   16f38:	9907      	ldr	r1, [sp, #28]
   16f3a:	f001 fea1 	bl	18c80 <____muldf3_from_thumb>
   16f3e:	9a0b      	ldr	r2, [sp, #44]
   16f40:	9b0c      	ldr	r3, [sp, #48]
   16f42:	1c04      	adds	r4, r0, #0
   16f44:	1c0d      	adds	r5, r1, #0
   16f46:	9804      	ldr	r0, [sp, #16]
   16f48:	9905      	ldr	r1, [sp, #20]
   16f4a:	f001 fe95 	bl	18c78 <____subdf3_from_thumb>
   16f4e:	1c32      	adds	r2, r6, #0
   16f50:	1c3b      	adds	r3, r7, #0
   16f52:	f001 fe91 	bl	18c78 <____subdf3_from_thumb>
   16f56:	1c02      	adds	r2, r0, #0
   16f58:	1c0b      	adds	r3, r1, #0
   16f5a:	1c20      	adds	r0, r4, #0
   16f5c:	1c29      	adds	r1, r5, #0
   16f5e:	f001 fe8b 	bl	18c78 <____subdf3_from_thumb>
   16f62:	1c05      	adds	r5, r0, #0
   16f64:	1c0e      	adds	r6, r1, #0
   16f66:	1c2a      	adds	r2, r5, #0
   16f68:	1c33      	adds	r3, r6, #0
   16f6a:	980b      	ldr	r0, [sp, #44]
   16f6c:	990c      	ldr	r1, [sp, #48]
   16f6e:	f001 fe83 	bl	18c78 <____subdf3_from_thumb>
   16f72:	9a02      	ldr	r2, [sp, #8]
   16f74:	4c6a      	ldr	r4, [pc, #424]	(17120 <.text+0x17120>)
   16f76:	6010      	str	r0, [r2, #0]
   16f78:	6051      	str	r1, [r2, #4]
   16f7a:	0d03      	lsrs	r3, r0, #20
   16f7c:	9903      	ldr	r1, [sp, #12]
   16f7e:	4023      	ands	r3, r4
   16f80:	1acb      	subs	r3, r1, r3
   16f82:	2b31      	cmp	r3, #49
   16f84:	dc04      	bgt.n	16f90 <__ieee754_rem_pio2+0x22c>
   16f86:	9a0b      	ldr	r2, [sp, #44]
   16f88:	9b0c      	ldr	r3, [sp, #48]
   16f8a:	9204      	str	r2, [sp, #16]
   16f8c:	9305      	str	r3, [sp, #20]
   16f8e:	e032      	b.n	16ff6 <__ieee754_rem_pio2+0x292>
   16f90:	4a64      	ldr	r2, [pc, #400]	(17124 <.text+0x17124>)
   16f92:	4b65      	ldr	r3, [pc, #404]	(17128 <.text+0x17128>)
   16f94:	9806      	ldr	r0, [sp, #24]
   16f96:	9907      	ldr	r1, [sp, #28]
   16f98:	f001 fe72 	bl	18c80 <____muldf3_from_thumb>
   16f9c:	1c06      	adds	r6, r0, #0
   16f9e:	1c0f      	adds	r7, r1, #0
   16fa0:	1c32      	adds	r2, r6, #0
   16fa2:	1c3b      	adds	r3, r7, #0
   16fa4:	980b      	ldr	r0, [sp, #44]
   16fa6:	990c      	ldr	r1, [sp, #48]
   16fa8:	f001 fe66 	bl	18c78 <____subdf3_from_thumb>
   16fac:	4a5f      	ldr	r2, [pc, #380]	(1712c <.text+0x1712c>)
   16fae:	4b60      	ldr	r3, [pc, #384]	(17130 <.text+0x17130>)
   16fb0:	9004      	str	r0, [sp, #16]
   16fb2:	9105      	str	r1, [sp, #20]
   16fb4:	9806      	ldr	r0, [sp, #24]
   16fb6:	9907      	ldr	r1, [sp, #28]
   16fb8:	f001 fe62 	bl	18c80 <____muldf3_from_thumb>
   16fbc:	9a04      	ldr	r2, [sp, #16]
   16fbe:	9b05      	ldr	r3, [sp, #20]
   16fc0:	1c0d      	adds	r5, r1, #0
   16fc2:	1c04      	adds	r4, r0, #0
   16fc4:	980b      	ldr	r0, [sp, #44]
   16fc6:	990c      	ldr	r1, [sp, #48]
   16fc8:	f001 fe56 	bl	18c78 <____subdf3_from_thumb>
   16fcc:	1c32      	adds	r2, r6, #0
   16fce:	1c3b      	adds	r3, r7, #0
   16fd0:	f001 fe52 	bl	18c78 <____subdf3_from_thumb>
   16fd4:	1c02      	adds	r2, r0, #0
   16fd6:	1c0b      	adds	r3, r1, #0
   16fd8:	1c20      	adds	r0, r4, #0
   16fda:	1c29      	adds	r1, r5, #0
   16fdc:	f001 fe4c 	bl	18c78 <____subdf3_from_thumb>
   16fe0:	1c05      	adds	r5, r0, #0
   16fe2:	1c0e      	adds	r6, r1, #0
   16fe4:	1c33      	adds	r3, r6, #0
   16fe6:	9804      	ldr	r0, [sp, #16]
   16fe8:	9905      	ldr	r1, [sp, #20]
   16fea:	1c2a      	adds	r2, r5, #0
   16fec:	f001 fe44 	bl	18c78 <____subdf3_from_thumb>
   16ff0:	9b02      	ldr	r3, [sp, #8]
   16ff2:	6018      	str	r0, [r3, #0]
   16ff4:	6059      	str	r1, [r3, #4]
   16ff6:	9c02      	ldr	r4, [sp, #8]
   16ff8:	9804      	ldr	r0, [sp, #16]
   16ffa:	9905      	ldr	r1, [sp, #20]
   16ffc:	6822      	ldr	r2, [r4, #0]
   16ffe:	6863      	ldr	r3, [r4, #4]
   17000:	f001 fe3a 	bl	18c78 <____subdf3_from_thumb>
   17004:	1c2a      	adds	r2, r5, #0
   17006:	1c33      	adds	r3, r6, #0
   17008:	f001 fe36 	bl	18c78 <____subdf3_from_thumb>
   1700c:	9b09      	ldr	r3, [sp, #36]
   1700e:	1c22      	adds	r2, r4, #0
   17010:	60a0      	str	r0, [r4, #8]
   17012:	60e1      	str	r1, [r4, #12]
   17014:	2b00      	cmp	r3, #0
   17016:	db00      	blt.n	1701a <__ieee754_rem_pio2+0x2b6>
   17018:	e0ad      	b.n	17176 <.text+0x17176>
   1701a:	6823      	ldr	r3, [r4, #0]
   1701c:	2480      	movs	r4, #128
   1701e:	0624      	lsls	r4, r4, #24
   17020:	191b      	adds	r3, r3, r4
   17022:	9908      	ldr	r1, [sp, #32]
   17024:	6013      	str	r3, [r2, #0]
   17026:	6893      	ldr	r3, [r2, #8]
   17028:	4249      	negs	r1, r1
   1702a:	191b      	adds	r3, r3, r4
   1702c:	6093      	str	r3, [r2, #8]
   1702e:	9108      	str	r1, [sp, #32]
   17030:	e0a1      	b.n	17176 <.text+0x17176>
   17032:	4b40      	ldr	r3, [pc, #256]	(17134 <.text+0x17134>)
   17034:	429f      	cmp	r7, r3
   17036:	dd0b      	ble.n	17050 <__ieee754_rem_pio2+0x2ec>
   17038:	1c2a      	adds	r2, r5, #0
   1703a:	1c33      	adds	r3, r6, #0
   1703c:	f001 fe1c 	bl	18c78 <____subdf3_from_thumb>
   17040:	9a02      	ldr	r2, [sp, #8]
   17042:	2400      	movs	r4, #0
   17044:	6090      	str	r0, [r2, #8]
   17046:	60d1      	str	r1, [r2, #12]
   17048:	6010      	str	r0, [r2, #0]
   1704a:	6051      	str	r1, [r2, #4]
   1704c:	9408      	str	r4, [sp, #32]
   1704e:	e092      	b.n	17176 <.text+0x17176>
   17050:	4939      	ldr	r1, [pc, #228]	(17138 <.text+0x17138>)
   17052:	153a      	asrs	r2, r7, #20
   17054:	1851      	adds	r1, r2, r1
   17056:	050a      	lsls	r2, r1, #20
   17058:	1abb      	subs	r3, r7, r2
   1705a:	1c18      	adds	r0, r3, #0
   1705c:	910a      	str	r1, [sp, #40]
   1705e:	1c31      	adds	r1, r6, #0
   17060:	1c1c      	adds	r4, r3, #0
   17062:	f001 fe11 	bl	18c88 <____fixdfsi_from_thumb>
   17066:	f001 fdff 	bl	18c68 <____floatsidf_from_thumb>
   1706a:	1c02      	adds	r2, r0, #0
   1706c:	1c0b      	adds	r3, r1, #0
   1706e:	1c20      	adds	r0, r4, #0
   17070:	1c31      	adds	r1, r6, #0
   17072:	920d      	str	r2, [sp, #52]
   17074:	930e      	str	r3, [sp, #56]
   17076:	f001 fdff 	bl	18c78 <____subdf3_from_thumb>
   1707a:	4a30      	ldr	r2, [pc, #192]	(1713c <.text+0x1713c>)
   1707c:	4b30      	ldr	r3, [pc, #192]	(17140 <.text+0x17140>)
   1707e:	f001 fdff 	bl	18c80 <____muldf3_from_thumb>
   17082:	1c0d      	adds	r5, r1, #0
   17084:	1c04      	adds	r4, r0, #0
   17086:	f001 fdff 	bl	18c88 <____fixdfsi_from_thumb>
   1708a:	f001 fded 	bl	18c68 <____floatsidf_from_thumb>
   1708e:	1c02      	adds	r2, r0, #0
   17090:	1c0b      	adds	r3, r1, #0
   17092:	1c20      	adds	r0, r4, #0
   17094:	1c29      	adds	r1, r5, #0
   17096:	920f      	str	r2, [sp, #60]
   17098:	9310      	str	r3, [sp, #64]
   1709a:	f001 fded 	bl	18c78 <____subdf3_from_thumb>
   1709e:	4a27      	ldr	r2, [pc, #156]	(1713c <.text+0x1713c>)
   170a0:	4b27      	ldr	r3, [pc, #156]	(17140 <.text+0x17140>)
   170a2:	f001 fded 	bl	18c80 <____muldf3_from_thumb>
   170a6:	9011      	str	r0, [sp, #68]
   170a8:	9112      	str	r1, [sp, #72]
   170aa:	2503      	movs	r5, #3
   170ac:	1e6c      	subs	r4, r5, #1
   170ae:	ae0d      	add	r6, sp, #52
   170b0:	00e3      	lsls	r3, r4, #3
   170b2:	18f3      	adds	r3, r6, r3
   170b4:	6818      	ldr	r0, [r3, #0]
   170b6:	6859      	ldr	r1, [r3, #4]
   170b8:	4a05      	ldr	r2, [pc, #20]	(170d0 <.text+0x170d0>)
   170ba:	4b06      	ldr	r3, [pc, #24]	(170d4 <.text+0x170d4>)
   170bc:	f001 fdd0 	bl	18c60 <____eqdf2_from_thumb>
   170c0:	2800      	cmp	r0, #0
   170c2:	d13f      	bne.n	17144 <.text+0x17144>
   170c4:	1c25      	adds	r5, r4, #0
   170c6:	e7f1      	b.n	170ac <__ieee754_rem_pio2+0x348>
   170c8:	ffff 7fff 	undefined
   170cc:	21fb      	movs	r1, #251
   170ce:	3fe9      	subs	r7, #233
	...
   170d8:	d97b      	bls.n	171d2 <__ieee754_sqrt+0x4e>
   170da:	4002      	ands	r2, r0
   170dc:	21fb      	movs	r1, #251
   170de:	3ff9      	subs	r7, #249
   170e0:	0000      	lsls	r0, r0, #0
   170e2:	5440      	strb	r0, [r0, r1]
   170e4:	21fb      	movs	r1, #251
   170e6:	3ff9      	subs	r7, #249
   170e8:	b461      	push	{r0, r5, r6}
   170ea:	3dd0      	subs	r5, #208
   170ec:	6331      	str	r1, [r6, #48]
   170ee:	1a62      	subs	r2, r4, r1
   170f0:	b461      	push	{r0, r5, r6}
   170f2:	3dd0      	subs	r5, #208
   170f4:	0000      	lsls	r0, r0, #0
   170f6:	1a60      	subs	r0, r4, r1
   170f8:	198a      	adds	r2, r1, r6
   170fa:	3ba3      	subs	r3, #163
   170fc:	7073      	strb	r3, [r6, #1]
   170fe:	2e03      	cmp	r6, #3
   17100:	21fb      	movs	r1, #251
   17102:	4139      	asrs	r1, r7
   17104:	5f30      	ldrsh	r0, [r6, r4]
   17106:	3fe4      	subs	r7, #228
   17108:	c883      	ldmia	r0!, {r0, r1, r7}
   1710a:	6dc9      	ldr	r1, [r1, #92]
   1710c:	0000      	lsls	r0, r0, #0
   1710e:	3fe0      	subs	r7, #224
   17110:	0000      	lsls	r0, r0, #0
   17112:	0000      	lsls	r0, r0, #0
   17114:	21fb      	movs	r1, #251
   17116:	bff9      	ittee	<und>
   17118:	0000      	lsls	r0, r0, #0
   1711a:	5440      	strb	r0, [r0, r1]
   1711c:	92b8      	str	r2, [sp, #736]
   1711e:	0001      	lsls	r1, r0, #0
   17120:	07ff      	lsls	r7, r7, #31
   17122:	0000      	lsls	r0, r0, #0
   17124:	198a      	adds	r2, r1, r6
   17126:	3ba3      	subs	r3, #163
   17128:	0000      	lsls	r0, r0, #0
   1712a:	2e00      	cmp	r6, #0
   1712c:	839a      	strh	r2, [r3, #28]
   1712e:	397b      	subs	r1, #123
   17130:	49c1      	ldr	r1, [pc, #772]	(17438 <__kernel_cos+0x114>)
   17132:	2520      	movs	r5, #32
   17134:	ffff 7fef 	undefined
   17138:	fbea ffff 	undefined
   1713c:	0000      	lsls	r0, r0, #0
   1713e:	4170      	adcs	r0, r6
   17140:	0000      	lsls	r0, r0, #0
   17142:	0000      	lsls	r0, r0, #0
   17144:	2302      	movs	r3, #2
   17146:	9300      	str	r3, [sp, #0]
   17148:	4b0d      	ldr	r3, [pc, #52]	(17180 <.text+0x17180>)
   1714a:	9a0a      	ldr	r2, [sp, #40]
   1714c:	9301      	str	r3, [sp, #4]
   1714e:	1c30      	adds	r0, r6, #0
   17150:	9902      	ldr	r1, [sp, #8]
   17152:	1c2b      	adds	r3, r5, #0
   17154:	f000 fa18 	bl	17588 <__kernel_rem_pio2>
   17158:	9a09      	ldr	r2, [sp, #36]
   1715a:	9008      	str	r0, [sp, #32]
   1715c:	2a00      	cmp	r2, #0
   1715e:	da0a      	bge.n	17176 <.text+0x17176>
   17160:	9c02      	ldr	r4, [sp, #8]
   17162:	2180      	movs	r1, #128
   17164:	6823      	ldr	r3, [r4, #0]
   17166:	0609      	lsls	r1, r1, #24
   17168:	185b      	adds	r3, r3, r1
   1716a:	6023      	str	r3, [r4, #0]
   1716c:	68a3      	ldr	r3, [r4, #8]
   1716e:	4242      	negs	r2, r0
   17170:	185b      	adds	r3, r3, r1
   17172:	60a3      	str	r3, [r4, #8]
   17174:	9208      	str	r2, [sp, #32]
   17176:	9808      	ldr	r0, [sp, #32]
   17178:	b013      	add	sp, #76
   1717a:	bcf0      	pop	{r4, r5, r6, r7}
   1717c:	bc02      	pop	{r1}
   1717e:	4708      	bx	r1
   17180:	9338      	str	r3, [sp, #224]
   17182:	0001      	lsls	r1, r0, #0

00017184 <__ieee754_sqrt>:
   17184:	b5f0      	push	{r4, r5, r6, r7, lr}
   17186:	2300      	movs	r3, #0
   17188:	2400      	movs	r4, #0
   1718a:	1c05      	adds	r5, r0, #0
   1718c:	b085      	sub	sp, #20
   1718e:	4a60      	ldr	r2, [pc, #384]	(17310 <.text+0x17310>)
   17190:	9300      	str	r3, [sp, #0]
   17192:	9401      	str	r4, [sp, #4]
   17194:	1c2b      	adds	r3, r5, #0
   17196:	1c0e      	adds	r6, r1, #0
   17198:	4013      	ands	r3, r2
   1719a:	1c01      	adds	r1, r0, #0
   1719c:	1c30      	adds	r0, r6, #0
   1719e:	4293      	cmp	r3, r2
   171a0:	d10c      	bne.n	171bc <__ieee754_sqrt+0x38>
   171a2:	1c2a      	adds	r2, r5, #0
   171a4:	1c33      	adds	r3, r6, #0
   171a6:	1c28      	adds	r0, r5, #0
   171a8:	1c31      	adds	r1, r6, #0
   171aa:	f001 fd69 	bl	18c80 <____muldf3_from_thumb>
   171ae:	1c02      	adds	r2, r0, #0
   171b0:	1c0b      	adds	r3, r1, #0
   171b2:	1c28      	adds	r0, r5, #0
   171b4:	1c31      	adds	r1, r6, #0
   171b6:	f001 fd5b 	bl	18c70 <____adddf3_from_thumb>
   171ba:	e012      	b.n	171e2 <__ieee754_sqrt+0x5e>
   171bc:	2d00      	cmp	r5, #0
   171be:	dc13      	bgt.n	171e8 <__ieee754_sqrt+0x64>
   171c0:	4b54      	ldr	r3, [pc, #336]	(17314 <.text+0x17314>)
   171c2:	402b      	ands	r3, r5
   171c4:	4333      	orrs	r3, r6
   171c6:	d100      	bne.n	171ca <__ieee754_sqrt+0x46>
   171c8:	e09b      	b.n	17302 <__ieee754_sqrt+0x17e>
   171ca:	2d00      	cmp	r5, #0
   171cc:	d00c      	beq.n	171e8 <__ieee754_sqrt+0x64>
   171ce:	1c2a      	adds	r2, r5, #0
   171d0:	1c33      	adds	r3, r6, #0
   171d2:	1c28      	adds	r0, r5, #0
   171d4:	1c31      	adds	r1, r6, #0
   171d6:	f001 fd4f 	bl	18c78 <____subdf3_from_thumb>
   171da:	1c02      	adds	r2, r0, #0
   171dc:	1c0b      	adds	r3, r1, #0
   171de:	f001 fd57 	bl	18c90 <____divdf3_from_thumb>
   171e2:	1c05      	adds	r5, r0, #0
   171e4:	1c0e      	adds	r6, r1, #0
   171e6:	e08c      	b.n	17302 <__ieee754_sqrt+0x17e>
   171e8:	150a      	asrs	r2, r1, #20
   171ea:	2a00      	cmp	r2, #0
   171ec:	d003      	beq.n	171f6 <__ieee754_sqrt+0x72>
   171ee:	e012      	b.n	17216 <__ieee754_sqrt+0x92>
   171f0:	0ac1      	lsrs	r1, r0, #11
   171f2:	3a15      	subs	r2, #21
   171f4:	0540      	lsls	r0, r0, #21
   171f6:	2900      	cmp	r1, #0
   171f8:	d0fa      	beq.n	171f0 <__ieee754_sqrt+0x6c>
   171fa:	2500      	movs	r5, #0
   171fc:	e001      	b.n	17202 <__ieee754_sqrt+0x7e>
   171fe:	0049      	lsls	r1, r1, #1
   17200:	3501      	adds	r5, #1
   17202:	02cc      	lsls	r4, r1, #11
   17204:	d5fb      	bpl.n	171fe <__ieee754_sqrt+0x7a>
   17206:	1b53      	subs	r3, r2, r5
   17208:	1c5a      	adds	r2, r3, #1
   1720a:	2320      	movs	r3, #32
   1720c:	1c04      	adds	r4, r0, #0
   1720e:	1b5b      	subs	r3, r3, r5
   17210:	40dc      	lsrs	r4, r3
   17212:	4321      	orrs	r1, r4
   17214:	40a8      	lsls	r0, r5
   17216:	4b40      	ldr	r3, [pc, #256]	(17318 <.text+0x17318>)
   17218:	18d3      	adds	r3, r2, r3
   1721a:	9303      	str	r3, [sp, #12]
   1721c:	4b3f      	ldr	r3, [pc, #252]	(1731c <.text+0x1731c>)
   1721e:	1c0a      	adds	r2, r1, #0
   17220:	401a      	ands	r2, r3
   17222:	9c03      	ldr	r4, [sp, #12]
   17224:	2380      	movs	r3, #128
   17226:	035b      	lsls	r3, r3, #13
   17228:	431a      	orrs	r2, r3
   1722a:	07e4      	lsls	r4, r4, #31
   1722c:	d503      	bpl.n	17236 <__ieee754_sqrt+0xb2>
   1722e:	0fc3      	lsrs	r3, r0, #31
   17230:	18d3      	adds	r3, r2, r3
   17232:	18d2      	adds	r2, r2, r3
   17234:	0040      	lsls	r0, r0, #1
   17236:	0fc3      	lsrs	r3, r0, #31
   17238:	2400      	movs	r4, #0
   1723a:	18d3      	adds	r3, r2, r3
   1723c:	2180      	movs	r1, #128
   1723e:	9404      	str	r4, [sp, #16]
   17240:	18d2      	adds	r2, r2, r3
   17242:	0045      	lsls	r5, r0, #1
   17244:	0389      	lsls	r1, r1, #14
   17246:	2600      	movs	r6, #0
   17248:	1863      	adds	r3, r4, r1
   1724a:	4293      	cmp	r3, r2
   1724c:	dc04      	bgt.n	17258 <__ieee754_sqrt+0xd4>
   1724e:	9804      	ldr	r0, [sp, #16]
   17250:	1840      	adds	r0, r0, r1
   17252:	9004      	str	r0, [sp, #16]
   17254:	185c      	adds	r4, r3, r1
   17256:	1ad2      	subs	r2, r2, r3
   17258:	0feb      	lsrs	r3, r5, #31
   1725a:	2080      	movs	r0, #128
   1725c:	18d3      	adds	r3, r2, r3
   1725e:	3601      	adds	r6, #1
   17260:	0600      	lsls	r0, r0, #24
   17262:	18d2      	adds	r2, r2, r3
   17264:	006d      	lsls	r5, r5, #1
   17266:	0849      	lsrs	r1, r1, #1
   17268:	2e16      	cmp	r6, #22
   1726a:	d1ed      	bne.n	17248 <__ieee754_sqrt+0xc4>
   1726c:	2300      	movs	r3, #0
   1726e:	2600      	movs	r6, #0
   17270:	9302      	str	r3, [sp, #8]
   17272:	1c07      	adds	r7, r0, #0
   17274:	46b4      	mov	ip, r6
   17276:	9b02      	ldr	r3, [sp, #8]
   17278:	19d8      	adds	r0, r3, r7
   1727a:	4294      	cmp	r4, r2
   1727c:	db03      	blt.n	17286 <__ieee754_sqrt+0x102>
   1727e:	4294      	cmp	r4, r2
   17280:	d116      	bne.n	172b0 <__ieee754_sqrt+0x12c>
   17282:	42a8      	cmp	r0, r5
   17284:	d814      	bhi.n	172b0 <__ieee754_sqrt+0x12c>
   17286:	19c3      	adds	r3, r0, r7
   17288:	9302      	str	r3, [sp, #8]
   1728a:	2380      	movs	r3, #128
   1728c:	061b      	lsls	r3, r3, #24
   1728e:	1c01      	adds	r1, r0, #0
   17290:	4019      	ands	r1, r3
   17292:	4299      	cmp	r1, r3
   17294:	d104      	bne.n	172a0 <__ieee754_sqrt+0x11c>
   17296:	9b02      	ldr	r3, [sp, #8]
   17298:	420b      	tst	r3, r1
   1729a:	d101      	bne.n	172a0 <__ieee754_sqrt+0x11c>
   1729c:	1c63      	adds	r3, r4, #1
   1729e:	e000      	b.n	172a2 <__ieee754_sqrt+0x11e>
   172a0:	1c23      	adds	r3, r4, #0
   172a2:	1b12      	subs	r2, r2, r4
   172a4:	4285      	cmp	r5, r0
   172a6:	d200      	bcs.n	172aa <__ieee754_sqrt+0x126>
   172a8:	3a01      	subs	r2, #1
   172aa:	1a2d      	subs	r5, r5, r0
   172ac:	19f6      	adds	r6, r6, r7
   172ae:	1c1c      	adds	r4, r3, #0
   172b0:	0feb      	lsrs	r3, r5, #31
   172b2:	2001      	movs	r0, #1
   172b4:	18d3      	adds	r3, r2, r3
   172b6:	4484      	add	ip, r0
   172b8:	18d2      	adds	r2, r2, r3
   172ba:	4663      	mov	r3, ip
   172bc:	006d      	lsls	r5, r5, #1
   172be:	087f      	lsrs	r7, r7, #1
   172c0:	2b20      	cmp	r3, #32
   172c2:	d1d8      	bne.n	17276 <__ieee754_sqrt+0xf2>
   172c4:	432a      	orrs	r2, r5
   172c6:	d009      	beq.n	172dc <__ieee754_sqrt+0x158>
   172c8:	1c74      	adds	r4, r6, #1
   172ca:	d104      	bne.n	172d6 <__ieee754_sqrt+0x152>
   172cc:	9804      	ldr	r0, [sp, #16]
   172ce:	2600      	movs	r6, #0
   172d0:	3001      	adds	r0, #1
   172d2:	9004      	str	r0, [sp, #16]
   172d4:	e002      	b.n	172dc <__ieee754_sqrt+0x158>
   172d6:	2301      	movs	r3, #1
   172d8:	4033      	ands	r3, r6
   172da:	18f6      	adds	r6, r6, r3
   172dc:	9b04      	ldr	r3, [sp, #16]
   172de:	0871      	lsrs	r1, r6, #1
   172e0:	07db      	lsls	r3, r3, #31
   172e2:	d502      	bpl.n	172ea <__ieee754_sqrt+0x166>
   172e4:	2380      	movs	r3, #128
   172e6:	061b      	lsls	r3, r3, #24
   172e8:	4319      	orrs	r1, r3
   172ea:	9c04      	ldr	r4, [sp, #16]
   172ec:	1062      	asrs	r2, r4, #1
   172ee:	9c03      	ldr	r4, [sp, #12]
   172f0:	480b      	ldr	r0, [pc, #44]	(17320 <.text+0x17320>)
   172f2:	1063      	asrs	r3, r4, #1
   172f4:	1812      	adds	r2, r2, r0
   172f6:	051b      	lsls	r3, r3, #20
   172f8:	18d3      	adds	r3, r2, r3
   172fa:	9300      	str	r3, [sp, #0]
   172fc:	9101      	str	r1, [sp, #4]
   172fe:	9d00      	ldr	r5, [sp, #0]
   17300:	9e01      	ldr	r6, [sp, #4]
   17302:	1c28      	adds	r0, r5, #0
   17304:	1c31      	adds	r1, r6, #0
   17306:	b005      	add	sp, #20
   17308:	bcf0      	pop	{r4, r5, r6, r7}
   1730a:	bc04      	pop	{r2}
   1730c:	4710      	bx	r2
   1730e:	0000      	lsls	r0, r0, #0
   17310:	0000      	lsls	r0, r0, #0
   17312:	7ff0      	ldrb	r0, [r6, #31]
   17314:	ffff 7fff 	undefined
   17318:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   1731c:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   17320:	0000      	lsls	r0, r0, #0
   17322:	3fe0      	subs	r7, #224

00017324 <__kernel_cos>:
   17324:	b5f0      	push	{r4, r5, r6, r7, lr}
   17326:	b089      	sub	sp, #36
   17328:	9202      	str	r2, [sp, #8]
   1732a:	9303      	str	r3, [sp, #12]
   1732c:	4a7f      	ldr	r2, [pc, #508]	(1752c <.text+0x1752c>)
   1732e:	4b80      	ldr	r3, [pc, #512]	(17530 <.text+0x17530>)
   17330:	4002      	ands	r2, r0
   17332:	9004      	str	r0, [sp, #16]
   17334:	9105      	str	r1, [sp, #20]
   17336:	9208      	str	r2, [sp, #32]
   17338:	429a      	cmp	r2, r3
   1733a:	dc07      	bgt.n	1734c <__kernel_cos+0x28>
   1733c:	f001 fca4 	bl	18c88 <____fixdfsi_from_thumb>
   17340:	2800      	cmp	r0, #0
   17342:	d000      	beq.n	17346 <__kernel_cos+0x22>
   17344:	e0ad      	b.n	174a2 <__kernel_cos+0x17e>
   17346:	487b      	ldr	r0, [pc, #492]	(17534 <.text+0x17534>)
   17348:	497b      	ldr	r1, [pc, #492]	(17538 <.text+0x17538>)
   1734a:	e0eb      	b.n	17524 <__kernel_cos+0x200>
   1734c:	9804      	ldr	r0, [sp, #16]
   1734e:	9905      	ldr	r1, [sp, #20]
   17350:	1c02      	adds	r2, r0, #0
   17352:	1c0b      	adds	r3, r1, #0
   17354:	f001 fc94 	bl	18c80 <____muldf3_from_thumb>
   17358:	4a78      	ldr	r2, [pc, #480]	(1753c <.text+0x1753c>)
   1735a:	4b79      	ldr	r3, [pc, #484]	(17540 <.text+0x17540>)
   1735c:	1c04      	adds	r4, r0, #0
   1735e:	1c0d      	adds	r5, r1, #0
   17360:	f001 fc8e 	bl	18c80 <____muldf3_from_thumb>
   17364:	4a77      	ldr	r2, [pc, #476]	(17544 <.text+0x17544>)
   17366:	4b78      	ldr	r3, [pc, #480]	(17548 <.text+0x17548>)
   17368:	f001 fc82 	bl	18c70 <____adddf3_from_thumb>
   1736c:	1c02      	adds	r2, r0, #0
   1736e:	1c0b      	adds	r3, r1, #0
   17370:	1c20      	adds	r0, r4, #0
   17372:	1c29      	adds	r1, r5, #0
   17374:	f001 fc84 	bl	18c80 <____muldf3_from_thumb>
   17378:	4a74      	ldr	r2, [pc, #464]	(1754c <.text+0x1754c>)
   1737a:	4b75      	ldr	r3, [pc, #468]	(17550 <.text+0x17550>)
   1737c:	f001 fc7c 	bl	18c78 <____subdf3_from_thumb>
   17380:	1c02      	adds	r2, r0, #0
   17382:	1c0b      	adds	r3, r1, #0
   17384:	1c20      	adds	r0, r4, #0
   17386:	1c29      	adds	r1, r5, #0
   17388:	f001 fc7a 	bl	18c80 <____muldf3_from_thumb>
   1738c:	4a71      	ldr	r2, [pc, #452]	(17554 <.text+0x17554>)
   1738e:	4b72      	ldr	r3, [pc, #456]	(17558 <.text+0x17558>)
   17390:	f001 fc6e 	bl	18c70 <____adddf3_from_thumb>
   17394:	1c02      	adds	r2, r0, #0
   17396:	1c0b      	adds	r3, r1, #0
   17398:	1c20      	adds	r0, r4, #0
   1739a:	1c29      	adds	r1, r5, #0
   1739c:	f001 fc70 	bl	18c80 <____muldf3_from_thumb>
   173a0:	4a6e      	ldr	r2, [pc, #440]	(1755c <.text+0x1755c>)
   173a2:	4b6f      	ldr	r3, [pc, #444]	(17560 <.text+0x17560>)
   173a4:	f001 fc68 	bl	18c78 <____subdf3_from_thumb>
   173a8:	1c02      	adds	r2, r0, #0
   173aa:	1c0b      	adds	r3, r1, #0
   173ac:	1c20      	adds	r0, r4, #0
   173ae:	1c29      	adds	r1, r5, #0
   173b0:	f001 fc66 	bl	18c80 <____muldf3_from_thumb>
   173b4:	4a6b      	ldr	r2, [pc, #428]	(17564 <.text+0x17564>)
   173b6:	4b6c      	ldr	r3, [pc, #432]	(17568 <.text+0x17568>)
   173b8:	f001 fc5a 	bl	18c70 <____adddf3_from_thumb>
   173bc:	1c02      	adds	r2, r0, #0
   173be:	1c0b      	adds	r3, r1, #0
   173c0:	1c20      	adds	r0, r4, #0
   173c2:	1c29      	adds	r1, r5, #0
   173c4:	f001 fc5c 	bl	18c80 <____muldf3_from_thumb>
   173c8:	4b68      	ldr	r3, [pc, #416]	(1756c <.text+0x1756c>)
   173ca:	9a08      	ldr	r2, [sp, #32]
   173cc:	9006      	str	r0, [sp, #24]
   173ce:	9107      	str	r1, [sp, #28]
   173d0:	429a      	cmp	r2, r3
   173d2:	dc26      	bgt.n	17422 <__kernel_cos+0xfe>
   173d4:	1c20      	adds	r0, r4, #0
   173d6:	1c29      	adds	r1, r5, #0
   173d8:	4a65      	ldr	r2, [pc, #404]	(17570 <.text+0x17570>)
   173da:	4b66      	ldr	r3, [pc, #408]	(17574 <.text+0x17574>)
   173dc:	f001 fc50 	bl	18c80 <____muldf3_from_thumb>
   173e0:	9a06      	ldr	r2, [sp, #24]
   173e2:	9b07      	ldr	r3, [sp, #28]
   173e4:	1c06      	adds	r6, r0, #0
   173e6:	1c0f      	adds	r7, r1, #0
   173e8:	1c20      	adds	r0, r4, #0
   173ea:	1c29      	adds	r1, r5, #0
   173ec:	f001 fc48 	bl	18c80 <____muldf3_from_thumb>
   173f0:	9a02      	ldr	r2, [sp, #8]
   173f2:	9b03      	ldr	r3, [sp, #12]
   173f4:	1c04      	adds	r4, r0, #0
   173f6:	1c0d      	adds	r5, r1, #0
   173f8:	9804      	ldr	r0, [sp, #16]
   173fa:	9905      	ldr	r1, [sp, #20]
   173fc:	f001 fc40 	bl	18c80 <____muldf3_from_thumb>
   17400:	1c02      	adds	r2, r0, #0
   17402:	1c0b      	adds	r3, r1, #0
   17404:	1c20      	adds	r0, r4, #0
   17406:	1c29      	adds	r1, r5, #0
   17408:	f001 fc36 	bl	18c78 <____subdf3_from_thumb>
   1740c:	1c02      	adds	r2, r0, #0
   1740e:	1c0b      	adds	r3, r1, #0
   17410:	1c30      	adds	r0, r6, #0
   17412:	1c39      	adds	r1, r7, #0
   17414:	f001 fc30 	bl	18c78 <____subdf3_from_thumb>
   17418:	1c02      	adds	r2, r0, #0
   1741a:	1c0b      	adds	r3, r1, #0
   1741c:	4845      	ldr	r0, [pc, #276]	(17534 <.text+0x17534>)
   1741e:	4946      	ldr	r1, [pc, #280]	(17538 <.text+0x17538>)
   17420:	e03c      	b.n	1749c <__kernel_cos+0x178>
   17422:	4b55      	ldr	r3, [pc, #340]	(17578 <.text+0x17578>)
   17424:	9a08      	ldr	r2, [sp, #32]
   17426:	429a      	cmp	r2, r3
   17428:	dd02      	ble.n	17430 <__kernel_cos+0x10c>
   1742a:	4e54      	ldr	r6, [pc, #336]	(1757c <.text+0x1757c>)
   1742c:	4f54      	ldr	r7, [pc, #336]	(17580 <.text+0x17580>)
   1742e:	e003      	b.n	17438 <__kernel_cos+0x114>
   17430:	9b08      	ldr	r3, [sp, #32]
   17432:	4a54      	ldr	r2, [pc, #336]	(17584 <.text+0x17584>)
   17434:	2700      	movs	r7, #0
   17436:	189e      	adds	r6, r3, r2
   17438:	1c32      	adds	r2, r6, #0
   1743a:	1c3b      	adds	r3, r7, #0
   1743c:	483d      	ldr	r0, [pc, #244]	(17534 <.text+0x17534>)
   1743e:	493e      	ldr	r1, [pc, #248]	(17538 <.text+0x17538>)
   17440:	f001 fc1a 	bl	18c78 <____subdf3_from_thumb>
   17444:	4a4a      	ldr	r2, [pc, #296]	(17570 <.text+0x17570>)
   17446:	4b4b      	ldr	r3, [pc, #300]	(17574 <.text+0x17574>)
   17448:	9000      	str	r0, [sp, #0]
   1744a:	9101      	str	r1, [sp, #4]
   1744c:	1c20      	adds	r0, r4, #0
   1744e:	1c29      	adds	r1, r5, #0
   17450:	f001 fc16 	bl	18c80 <____muldf3_from_thumb>
   17454:	1c32      	adds	r2, r6, #0
   17456:	1c3b      	adds	r3, r7, #0
   17458:	f001 fc0e 	bl	18c78 <____subdf3_from_thumb>
   1745c:	9a06      	ldr	r2, [sp, #24]
   1745e:	9b07      	ldr	r3, [sp, #28]
   17460:	1c06      	adds	r6, r0, #0
   17462:	1c0f      	adds	r7, r1, #0
   17464:	1c20      	adds	r0, r4, #0
   17466:	1c29      	adds	r1, r5, #0
   17468:	f001 fc0a 	bl	18c80 <____muldf3_from_thumb>
   1746c:	9a02      	ldr	r2, [sp, #8]
   1746e:	9b03      	ldr	r3, [sp, #12]
   17470:	1c04      	adds	r4, r0, #0
   17472:	1c0d      	adds	r5, r1, #0
   17474:	9804      	ldr	r0, [sp, #16]
   17476:	9905      	ldr	r1, [sp, #20]
   17478:	f001 fc02 	bl	18c80 <____muldf3_from_thumb>
   1747c:	1c02      	adds	r2, r0, #0
   1747e:	1c0b      	adds	r3, r1, #0
   17480:	1c20      	adds	r0, r4, #0
   17482:	1c29      	adds	r1, r5, #0
   17484:	f001 fbf8 	bl	18c78 <____subdf3_from_thumb>
   17488:	1c02      	adds	r2, r0, #0
   1748a:	1c0b      	adds	r3, r1, #0
   1748c:	1c30      	adds	r0, r6, #0
   1748e:	1c39      	adds	r1, r7, #0
   17490:	f001 fbf2 	bl	18c78 <____subdf3_from_thumb>
   17494:	1c02      	adds	r2, r0, #0
   17496:	1c0b      	adds	r3, r1, #0
   17498:	9800      	ldr	r0, [sp, #0]
   1749a:	9901      	ldr	r1, [sp, #4]
   1749c:	f001 fbec 	bl	18c78 <____subdf3_from_thumb>
   174a0:	e040      	b.n	17524 <__kernel_cos+0x200>
   174a2:	9804      	ldr	r0, [sp, #16]
   174a4:	9905      	ldr	r1, [sp, #20]
   174a6:	1c02      	adds	r2, r0, #0
   174a8:	1c0b      	adds	r3, r1, #0
   174aa:	f001 fbe9 	bl	18c80 <____muldf3_from_thumb>
   174ae:	4a23      	ldr	r2, [pc, #140]	(1753c <.text+0x1753c>)
   174b0:	4b23      	ldr	r3, [pc, #140]	(17540 <.text+0x17540>)
   174b2:	1c04      	adds	r4, r0, #0
   174b4:	1c0d      	adds	r5, r1, #0
   174b6:	f001 fbe3 	bl	18c80 <____muldf3_from_thumb>
   174ba:	4a22      	ldr	r2, [pc, #136]	(17544 <.text+0x17544>)
   174bc:	4b22      	ldr	r3, [pc, #136]	(17548 <.text+0x17548>)
   174be:	f001 fbd7 	bl	18c70 <____adddf3_from_thumb>
   174c2:	1c02      	adds	r2, r0, #0
   174c4:	1c0b      	adds	r3, r1, #0
   174c6:	1c20      	adds	r0, r4, #0
   174c8:	1c29      	adds	r1, r5, #0
   174ca:	f001 fbd9 	bl	18c80 <____muldf3_from_thumb>
   174ce:	4a1f      	ldr	r2, [pc, #124]	(1754c <.text+0x1754c>)
   174d0:	4b1f      	ldr	r3, [pc, #124]	(17550 <.text+0x17550>)
   174d2:	f001 fbd1 	bl	18c78 <____subdf3_from_thumb>
   174d6:	1c02      	adds	r2, r0, #0
   174d8:	1c0b      	adds	r3, r1, #0
   174da:	1c20      	adds	r0, r4, #0
   174dc:	1c29      	adds	r1, r5, #0
   174de:	f001 fbcf 	bl	18c80 <____muldf3_from_thumb>
   174e2:	4a1c      	ldr	r2, [pc, #112]	(17554 <.text+0x17554>)
   174e4:	4b1c      	ldr	r3, [pc, #112]	(17558 <.text+0x17558>)
   174e6:	f001 fbc3 	bl	18c70 <____adddf3_from_thumb>
   174ea:	1c02      	adds	r2, r0, #0
   174ec:	1c0b      	adds	r3, r1, #0
   174ee:	1c20      	adds	r0, r4, #0
   174f0:	1c29      	adds	r1, r5, #0
   174f2:	f001 fbc5 	bl	18c80 <____muldf3_from_thumb>
   174f6:	4a19      	ldr	r2, [pc, #100]	(1755c <.text+0x1755c>)
   174f8:	4b19      	ldr	r3, [pc, #100]	(17560 <.text+0x17560>)
   174fa:	f001 fbbd 	bl	18c78 <____subdf3_from_thumb>
   174fe:	1c02      	adds	r2, r0, #0
   17500:	1c0b      	adds	r3, r1, #0
   17502:	1c20      	adds	r0, r4, #0
   17504:	1c29      	adds	r1, r5, #0
   17506:	f001 fbbb 	bl	18c80 <____muldf3_from_thumb>
   1750a:	4a16      	ldr	r2, [pc, #88]	(17564 <.text+0x17564>)
   1750c:	4b16      	ldr	r3, [pc, #88]	(17568 <.text+0x17568>)
   1750e:	f001 fbaf 	bl	18c70 <____adddf3_from_thumb>
   17512:	1c02      	adds	r2, r0, #0
   17514:	1c0b      	adds	r3, r1, #0
   17516:	1c20      	adds	r0, r4, #0
   17518:	1c29      	adds	r1, r5, #0
   1751a:	f001 fbb1 	bl	18c80 <____muldf3_from_thumb>
   1751e:	9006      	str	r0, [sp, #24]
   17520:	9107      	str	r1, [sp, #28]
   17522:	e757      	b.n	173d4 <__kernel_cos+0xb0>
   17524:	b009      	add	sp, #36
   17526:	bcf0      	pop	{r4, r5, r6, r7}
   17528:	bc04      	pop	{r2}
   1752a:	4710      	bx	r2
   1752c:	ffff 7fff 	undefined
   17530:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
   17534:	0000      	lsls	r0, r0, #0
   17536:	3ff0      	subs	r7, #240
   17538:	0000      	lsls	r0, r0, #0
   1753a:	0000      	lsls	r0, r0, #0
   1753c:	fae9 bda8 	undefined
   17540:	38d4      	subs	r0, #212
   17542:	be88      	bkpt	0x0088
   17544:	ee9e 3e21 	cdp	14, 9, cr3, cr14, cr1, {1}
   17548:	b1c4      	cbz	r4, 1757c <.text+0x1757c>
   1754a:	bdb4      	pop	{r2, r4, r5, r7, pc}
   1754c:	7e4f      	ldrb	r7, [r1, #25]
   1754e:	3e92      	subs	r6, #146
   17550:	52ad      	strh	r5, [r5, r2]
   17552:	809c      	strh	r4, [r3, #4]
   17554:	01a0      	lsls	r0, r4, #6
   17556:	3efa      	subs	r6, #250
   17558:	1590      	asrs	r0, r2, #22
   1755a:	19cb      	adds	r3, r1, r7
   1755c:	c16c      	stmia	r1!, {r2, r3, r5, r6}
   1755e:	3f56      	subs	r7, #86
   17560:	5177      	str	r7, [r6, r5]
   17562:	16c1      	asrs	r1, r0, #27
   17564:	5555      	strb	r5, [r2, r5]
   17566:	3fa5      	subs	r7, #165
   17568:	554c      	strb	r4, [r1, r5]
   1756a:	5555      	strb	r5, [r2, r5]
   1756c:	3332      	adds	r3, #50
   1756e:	3fd3      	subs	r7, #211
   17570:	0000      	lsls	r0, r0, #0
   17572:	3fe0      	subs	r7, #224
   17574:	0000      	lsls	r0, r0, #0
   17576:	0000      	lsls	r0, r0, #0
   17578:	0000      	lsls	r0, r0, #0
   1757a:	3fe9      	subs	r7, #233
   1757c:	0000      	lsls	r0, r0, #0
   1757e:	3fd2      	subs	r7, #210
   17580:	0000      	lsls	r0, r0, #0
   17582:	0000      	lsls	r0, r0, #0
   17584:	0000      	lsls	r0, r0, #0
   17586:	ffe0 b5f0 	vsli.64	<illegal reg q13.5>, q8, #32

00017588 <__kernel_rem_pio2>:
   17588:	b5f0      	push	{r4, r5, r6, r7, lr}
   1758a:	4ccf      	ldr	r4, [pc, #828]	(178c8 <.text+0x178c8>)
   1758c:	44a5      	add	sp, r4
   1758e:	9302      	str	r3, [sp, #8]
   17590:	9004      	str	r0, [sp, #16]
   17592:	98b3      	ldr	r0, [sp, #716]
   17594:	9103      	str	r1, [sp, #12]
   17596:	4bcd      	ldr	r3, [pc, #820]	(178cc <.text+0x178cc>)
   17598:	9902      	ldr	r1, [sp, #8]
   1759a:	1c14      	adds	r4, r2, #0
   1759c:	0082      	lsls	r2, r0, #2
   1759e:	58d2      	ldr	r2, [r2, r3]
   175a0:	3901      	subs	r1, #1
   175a2:	9107      	str	r1, [sp, #28]
   175a4:	1ee0      	subs	r0, r4, #3
   175a6:	2118      	movs	r1, #24
   175a8:	9208      	str	r2, [sp, #32]
   175aa:	f7f9 faab 	bl	10b04 <__aeabi_idiv>
   175ae:	9021      	str	r0, [sp, #132]
   175b0:	2800      	cmp	r0, #0
   175b2:	da01      	bge.n	175b8 <__kernel_rem_pio2+0x30>
   175b4:	2200      	movs	r2, #0
   175b6:	9221      	str	r2, [sp, #132]
   175b8:	9f21      	ldr	r7, [sp, #132]
   175ba:	06fb      	lsls	r3, r7, #27
   175bc:	1bdb      	subs	r3, r3, r7
   175be:	009b      	lsls	r3, r3, #2
   175c0:	19db      	adds	r3, r3, r7
   175c2:	00db      	lsls	r3, r3, #3
   175c4:	18e4      	adds	r4, r4, r3
   175c6:	9807      	ldr	r0, [sp, #28]
   175c8:	9405      	str	r4, [sp, #20]
   175ca:	3c18      	subs	r4, #24
   175cc:	940b      	str	r4, [sp, #44]
   175ce:	9908      	ldr	r1, [sp, #32]
   175d0:	1a3c      	subs	r4, r7, r0
   175d2:	9ab4      	ldr	r2, [sp, #720]
   175d4:	00a3      	lsls	r3, r4, #2
   175d6:	1847      	adds	r7, r0, r1
   175d8:	18d5      	adds	r5, r2, r3
   175da:	2600      	movs	r6, #0
   175dc:	e00f      	b.n	175fe <__kernel_rem_pio2+0x76>
   175de:	2c00      	cmp	r4, #0
   175e0:	da02      	bge.n	175e8 <__kernel_rem_pio2+0x60>
   175e2:	48bb      	ldr	r0, [pc, #748]	(178d0 <.text+0x178d0>)
   175e4:	49bb      	ldr	r1, [pc, #748]	(178d4 <.text+0x178d4>)
   175e6:	e002      	b.n	175ee <__kernel_rem_pio2+0x66>
   175e8:	6828      	ldr	r0, [r5, #0]
   175ea:	f001 fb3d 	bl	18c68 <____floatsidf_from_thumb>
   175ee:	00f2      	lsls	r2, r6, #3
   175f0:	ab22      	add	r3, sp, #136
   175f2:	189b      	adds	r3, r3, r2
   175f4:	6018      	str	r0, [r3, #0]
   175f6:	6059      	str	r1, [r3, #4]
   175f8:	3601      	adds	r6, #1
   175fa:	3401      	adds	r4, #1
   175fc:	3504      	adds	r5, #4
   175fe:	42be      	cmp	r6, r7
   17600:	dded      	ble.n	175de <__kernel_rem_pio2+0x56>
   17602:	9b07      	ldr	r3, [sp, #28]
   17604:	2400      	movs	r4, #0
   17606:	9317      	str	r3, [sp, #92]
   17608:	9418      	str	r4, [sp, #96]
   1760a:	e01e      	b.n	1764a <__kernel_rem_pio2+0xc2>
   1760c:	9a16      	ldr	r2, [sp, #88]
   1760e:	ca03      	ldmia	r2!, {r0, r1}
   17610:	9216      	str	r2, [sp, #88]
   17612:	683a      	ldr	r2, [r7, #0]
   17614:	687b      	ldr	r3, [r7, #4]
   17616:	f001 fb33 	bl	18c80 <____muldf3_from_thumb>
   1761a:	1c02      	adds	r2, r0, #0
   1761c:	1c0b      	adds	r3, r1, #0
   1761e:	1c20      	adds	r0, r4, #0
   17620:	1c29      	adds	r1, r5, #0
   17622:	f001 fb25 	bl	18c70 <____adddf3_from_thumb>
   17626:	3601      	adds	r6, #1
   17628:	1c04      	adds	r4, r0, #0
   1762a:	1c0d      	adds	r5, r1, #0
   1762c:	3f08      	subs	r7, #8
   1762e:	9b07      	ldr	r3, [sp, #28]
   17630:	429e      	cmp	r6, r3
   17632:	ddeb      	ble.n	1760c <__kernel_rem_pio2+0x84>
   17634:	9f18      	ldr	r7, [sp, #96]
   17636:	9817      	ldr	r0, [sp, #92]
   17638:	00fa      	lsls	r2, r7, #3
   1763a:	ab4a      	add	r3, sp, #296
   1763c:	189b      	adds	r3, r3, r2
   1763e:	3701      	adds	r7, #1
   17640:	3001      	adds	r0, #1
   17642:	601c      	str	r4, [r3, #0]
   17644:	605d      	str	r5, [r3, #4]
   17646:	9718      	str	r7, [sp, #96]
   17648:	9017      	str	r0, [sp, #92]
   1764a:	9918      	ldr	r1, [sp, #96]
   1764c:	9a08      	ldr	r2, [sp, #32]
   1764e:	4291      	cmp	r1, r2
   17650:	dc09      	bgt.n	17666 <__kernel_rem_pio2+0xde>
   17652:	9b04      	ldr	r3, [sp, #16]
   17654:	9c17      	ldr	r4, [sp, #92]
   17656:	9316      	str	r3, [sp, #88]
   17658:	00e2      	lsls	r2, r4, #3
   1765a:	ab22      	add	r3, sp, #136
   1765c:	4c9c      	ldr	r4, [pc, #624]	(178d0 <.text+0x178d0>)
   1765e:	4d9d      	ldr	r5, [pc, #628]	(178d4 <.text+0x178d4>)
   17660:	189f      	adds	r7, r3, r2
   17662:	2600      	movs	r6, #0
   17664:	e7e3      	b.n	1762e <__kernel_rem_pio2+0xa6>
   17666:	9f08      	ldr	r7, [sp, #32]
   17668:	9706      	str	r7, [sp, #24]
   1766a:	9806      	ldr	r0, [sp, #24]
   1766c:	ab4a      	add	r3, sp, #296
   1766e:	00c2      	lsls	r2, r0, #3
   17670:	18d2      	adds	r2, r2, r3
   17672:	3801      	subs	r0, #1
   17674:	6816      	ldr	r6, [r2, #0]
   17676:	6857      	ldr	r7, [r2, #4]
   17678:	00c2      	lsls	r2, r0, #3
   1767a:	189b      	adds	r3, r3, r2
   1767c:	229a      	movs	r2, #154
   1767e:	9906      	ldr	r1, [sp, #24]
   17680:	0092      	lsls	r2, r2, #2
   17682:	446a      	add	r2, sp
   17684:	9019      	str	r0, [sp, #100]
   17686:	9315      	str	r3, [sp, #84]
   17688:	911a      	str	r1, [sp, #104]
   1768a:	9214      	str	r2, [sp, #80]
   1768c:	e028      	b.n	176e0 <__kernel_rem_pio2+0x158>
   1768e:	4a92      	ldr	r2, [pc, #584]	(178d8 <.text+0x178d8>)
   17690:	4b92      	ldr	r3, [pc, #584]	(178dc <.text+0x178dc>)
   17692:	1c30      	adds	r0, r6, #0
   17694:	1c39      	adds	r1, r7, #0
   17696:	f001 faf3 	bl	18c80 <____muldf3_from_thumb>
   1769a:	f001 faf5 	bl	18c88 <____fixdfsi_from_thumb>
   1769e:	f001 fae3 	bl	18c68 <____floatsidf_from_thumb>
   176a2:	4a8f      	ldr	r2, [pc, #572]	(178e0 <.text+0x178e0>)
   176a4:	4b8f      	ldr	r3, [pc, #572]	(178e4 <.text+0x178e4>)
   176a6:	1c04      	adds	r4, r0, #0
   176a8:	1c0d      	adds	r5, r1, #0
   176aa:	f001 fae9 	bl	18c80 <____muldf3_from_thumb>
   176ae:	1c02      	adds	r2, r0, #0
   176b0:	1c0b      	adds	r3, r1, #0
   176b2:	1c30      	adds	r0, r6, #0
   176b4:	1c39      	adds	r1, r7, #0
   176b6:	f001 fadb 	bl	18c70 <____adddf3_from_thumb>
   176ba:	f001 fae5 	bl	18c88 <____fixdfsi_from_thumb>
   176be:	9b14      	ldr	r3, [sp, #80]
   176c0:	9f1a      	ldr	r7, [sp, #104]
   176c2:	c301      	stmia	r3!, {r0}
   176c4:	1c20      	adds	r0, r4, #0
   176c6:	9c15      	ldr	r4, [sp, #84]
   176c8:	9314      	str	r3, [sp, #80]
   176ca:	3f01      	subs	r7, #1
   176cc:	6822      	ldr	r2, [r4, #0]
   176ce:	6863      	ldr	r3, [r4, #4]
   176d0:	1c29      	adds	r1, r5, #0
   176d2:	971a      	str	r7, [sp, #104]
   176d4:	f001 facc 	bl	18c70 <____adddf3_from_thumb>
   176d8:	3c08      	subs	r4, #8
   176da:	9415      	str	r4, [sp, #84]
   176dc:	1c06      	adds	r6, r0, #0
   176de:	1c0f      	adds	r7, r1, #0
   176e0:	981a      	ldr	r0, [sp, #104]
   176e2:	2800      	cmp	r0, #0
   176e4:	dcd3      	bgt.n	1768e <__kernel_rem_pio2+0x106>
   176e6:	1c30      	adds	r0, r6, #0
   176e8:	9a0b      	ldr	r2, [sp, #44]
   176ea:	1c39      	adds	r1, r7, #0
   176ec:	f000 fdfc 	bl	182e8 <scalbn>
   176f0:	4a7d      	ldr	r2, [pc, #500]	(178e8 <.text+0x178e8>)
   176f2:	4b7e      	ldr	r3, [pc, #504]	(178ec <.text+0x178ec>)
   176f4:	1c04      	adds	r4, r0, #0
   176f6:	1c0d      	adds	r5, r1, #0
   176f8:	f001 fac2 	bl	18c80 <____muldf3_from_thumb>
   176fc:	f000 fd5c 	bl	181b8 <floor>
   17700:	4a7b      	ldr	r2, [pc, #492]	(178f0 <.text+0x178f0>)
   17702:	4b7c      	ldr	r3, [pc, #496]	(178f4 <.text+0x178f4>)
   17704:	f001 fabc 	bl	18c80 <____muldf3_from_thumb>
   17708:	1c02      	adds	r2, r0, #0
   1770a:	1c0b      	adds	r3, r1, #0
   1770c:	1c20      	adds	r0, r4, #0
   1770e:	1c29      	adds	r1, r5, #0
   17710:	f001 faae 	bl	18c70 <____adddf3_from_thumb>
   17714:	1c0d      	adds	r5, r1, #0
   17716:	1c04      	adds	r4, r0, #0
   17718:	f001 fab6 	bl	18c88 <____fixdfsi_from_thumb>
   1771c:	9009      	str	r0, [sp, #36]
   1771e:	f001 faa3 	bl	18c68 <____floatsidf_from_thumb>
   17722:	1c02      	adds	r2, r0, #0
   17724:	1c0b      	adds	r3, r1, #0
   17726:	1c20      	adds	r0, r4, #0
   17728:	1c29      	adds	r1, r5, #0
   1772a:	f001 faa5 	bl	18c78 <____subdf3_from_thumb>
   1772e:	1c0e      	adds	r6, r1, #0
   17730:	990b      	ldr	r1, [sp, #44]
   17732:	1c05      	adds	r5, r0, #0
   17734:	2900      	cmp	r1, #0
   17736:	dd14      	ble.n	17762 <__kernel_rem_pio2+0x1da>
   17738:	9a19      	ldr	r2, [sp, #100]
   1773a:	ac9a      	add	r4, sp, #616
   1773c:	0090      	lsls	r0, r2, #2
   1773e:	5901      	ldr	r1, [r0, r4]
   17740:	9b0b      	ldr	r3, [sp, #44]
   17742:	2218      	movs	r2, #24
   17744:	1ad2      	subs	r2, r2, r3
   17746:	9f09      	ldr	r7, [sp, #36]
   17748:	1c0b      	adds	r3, r1, #0
   1774a:	4113      	asrs	r3, r2
   1774c:	18ff      	adds	r7, r7, r3
   1774e:	4093      	lsls	r3, r2
   17750:	1ac9      	subs	r1, r1, r3
   17752:	5101      	str	r1, [r0, r4]
   17754:	980b      	ldr	r0, [sp, #44]
   17756:	2317      	movs	r3, #23
   17758:	1a1b      	subs	r3, r3, r0
   1775a:	4119      	asrs	r1, r3
   1775c:	9709      	str	r7, [sp, #36]
   1775e:	910c      	str	r1, [sp, #48]
   17760:	e017      	b.n	17792 <__kernel_rem_pio2+0x20a>
   17762:	990b      	ldr	r1, [sp, #44]
   17764:	2900      	cmp	r1, #0
   17766:	d106      	bne.n	17776 <__kernel_rem_pio2+0x1ee>
   17768:	9a19      	ldr	r2, [sp, #100]
   1776a:	0093      	lsls	r3, r2, #2
   1776c:	aa9a      	add	r2, sp, #616
   1776e:	589b      	ldr	r3, [r3, r2]
   17770:	15db      	asrs	r3, r3, #23
   17772:	930c      	str	r3, [sp, #48]
   17774:	e00d      	b.n	17792 <__kernel_rem_pio2+0x20a>
   17776:	1c28      	adds	r0, r5, #0
   17778:	1c31      	adds	r1, r6, #0
   1777a:	4a5f      	ldr	r2, [pc, #380]	(178f8 <.text+0x178f8>)
   1777c:	4b5f      	ldr	r3, [pc, #380]	(178fc <.text+0x178fc>)
   1777e:	f001 fa8f 	bl	18ca0 <____gedf2_from_thumb>
   17782:	2800      	cmp	r0, #0
   17784:	da02      	bge.n	1778c <__kernel_rem_pio2+0x204>
   17786:	2300      	movs	r3, #0
   17788:	930c      	str	r3, [sp, #48]
   1778a:	e04e      	b.n	1782a <__kernel_rem_pio2+0x2a2>
   1778c:	2402      	movs	r4, #2
   1778e:	940c      	str	r4, [sp, #48]
   17790:	e002      	b.n	17798 <__kernel_rem_pio2+0x210>
   17792:	9f0c      	ldr	r7, [sp, #48]
   17794:	2f00      	cmp	r7, #0
   17796:	dd48      	ble.n	1782a <__kernel_rem_pio2+0x2a2>
   17798:	9809      	ldr	r0, [sp, #36]
   1779a:	3001      	adds	r0, #1
   1779c:	9009      	str	r0, [sp, #36]
   1779e:	2400      	movs	r4, #0
   177a0:	2000      	movs	r0, #0
   177a2:	a99a      	add	r1, sp, #616
   177a4:	e00f      	b.n	177c6 <__kernel_rem_pio2+0x23e>
   177a6:	680a      	ldr	r2, [r1, #0]
   177a8:	2c00      	cmp	r4, #0
   177aa:	d107      	bne.n	177bc <__kernel_rem_pio2+0x234>
   177ac:	2a00      	cmp	r2, #0
   177ae:	d008      	beq.n	177c2 <__kernel_rem_pio2+0x23a>
   177b0:	2380      	movs	r3, #128
   177b2:	045b      	lsls	r3, r3, #17
   177b4:	1a9b      	subs	r3, r3, r2
   177b6:	2401      	movs	r4, #1
   177b8:	600b      	str	r3, [r1, #0]
   177ba:	e002      	b.n	177c2 <__kernel_rem_pio2+0x23a>
   177bc:	4b50      	ldr	r3, [pc, #320]	(17900 <.text+0x17900>)
   177be:	1a9b      	subs	r3, r3, r2
   177c0:	600b      	str	r3, [r1, #0]
   177c2:	3001      	adds	r0, #1
   177c4:	3104      	adds	r1, #4
   177c6:	9a06      	ldr	r2, [sp, #24]
   177c8:	4290      	cmp	r0, r2
   177ca:	dbec      	blt.n	177a6 <__kernel_rem_pio2+0x21e>
   177cc:	9b0b      	ldr	r3, [sp, #44]
   177ce:	2b00      	cmp	r3, #0
   177d0:	dd11      	ble.n	177f6 <__kernel_rem_pio2+0x26e>
   177d2:	2b01      	cmp	r3, #1
   177d4:	d002      	beq.n	177dc <__kernel_rem_pio2+0x254>
   177d6:	2b02      	cmp	r3, #2
   177d8:	d10d      	bne.n	177f6 <__kernel_rem_pio2+0x26e>
   177da:	e005      	b.n	177e8 <__kernel_rem_pio2+0x260>
   177dc:	9f19      	ldr	r7, [sp, #100]
   177de:	a89a      	add	r0, sp, #616
   177e0:	00b9      	lsls	r1, r7, #2
   177e2:	580b      	ldr	r3, [r1, r0]
   177e4:	4a47      	ldr	r2, [pc, #284]	(17904 <.text+0x17904>)
   177e6:	e004      	b.n	177f2 <__kernel_rem_pio2+0x26a>
   177e8:	9a19      	ldr	r2, [sp, #100]
   177ea:	a89a      	add	r0, sp, #616
   177ec:	0091      	lsls	r1, r2, #2
   177ee:	580b      	ldr	r3, [r1, r0]
   177f0:	4a45      	ldr	r2, [pc, #276]	(17908 <.text+0x17908>)
   177f2:	4013      	ands	r3, r2
   177f4:	500b      	str	r3, [r1, r0]
   177f6:	9b0c      	ldr	r3, [sp, #48]
   177f8:	2b02      	cmp	r3, #2
   177fa:	d116      	bne.n	1782a <__kernel_rem_pio2+0x2a2>
   177fc:	1c2a      	adds	r2, r5, #0
   177fe:	1c33      	adds	r3, r6, #0
   17800:	4842      	ldr	r0, [pc, #264]	(1790c <.text+0x1790c>)
   17802:	4943      	ldr	r1, [pc, #268]	(17910 <.text+0x17910>)
   17804:	f001 fa38 	bl	18c78 <____subdf3_from_thumb>
   17808:	1c05      	adds	r5, r0, #0
   1780a:	1c0e      	adds	r6, r1, #0
   1780c:	2c00      	cmp	r4, #0
   1780e:	d00c      	beq.n	1782a <__kernel_rem_pio2+0x2a2>
   17810:	9a0b      	ldr	r2, [sp, #44]
   17812:	483e      	ldr	r0, [pc, #248]	(1790c <.text+0x1790c>)
   17814:	493e      	ldr	r1, [pc, #248]	(17910 <.text+0x17910>)
   17816:	f000 fd67 	bl	182e8 <scalbn>
   1781a:	1c02      	adds	r2, r0, #0
   1781c:	1c0b      	adds	r3, r1, #0
   1781e:	1c28      	adds	r0, r5, #0
   17820:	1c31      	adds	r1, r6, #0
   17822:	f001 fa29 	bl	18c78 <____subdf3_from_thumb>
   17826:	1c05      	adds	r5, r0, #0
   17828:	1c0e      	adds	r6, r1, #0
   1782a:	1c28      	adds	r0, r5, #0
   1782c:	1c31      	adds	r1, r6, #0
   1782e:	4a28      	ldr	r2, [pc, #160]	(178d0 <.text+0x178d0>)
   17830:	4b28      	ldr	r3, [pc, #160]	(178d4 <.text+0x178d4>)
   17832:	f001 fa15 	bl	18c60 <____eqdf2_from_thumb>
   17836:	2800      	cmp	r0, #0
   17838:	d000      	beq.n	1783c <__kernel_rem_pio2+0x2b4>
   1783a:	e097      	b.n	1796c <.text+0x1796c>
   1783c:	9c19      	ldr	r4, [sp, #100]
   1783e:	ab9a      	add	r3, sp, #616
   17840:	00a2      	lsls	r2, r4, #2
   17842:	189a      	adds	r2, r3, r2
   17844:	2100      	movs	r1, #0
   17846:	e005      	b.n	17854 <__kernel_rem_pio2+0x2cc>
   17848:	9f19      	ldr	r7, [sp, #100]
   1784a:	6813      	ldr	r3, [r2, #0]
   1784c:	3f01      	subs	r7, #1
   1784e:	9719      	str	r7, [sp, #100]
   17850:	4319      	orrs	r1, r3
   17852:	3a04      	subs	r2, #4
   17854:	9819      	ldr	r0, [sp, #100]
   17856:	9b08      	ldr	r3, [sp, #32]
   17858:	4298      	cmp	r0, r3
   1785a:	daf5      	bge.n	17848 <__kernel_rem_pio2+0x2c0>
   1785c:	2900      	cmp	r1, #0
   1785e:	d000      	beq.n	17862 <__kernel_rem_pio2+0x2da>
   17860:	e08c      	b.n	1797c <.text+0x1797c>
   17862:	009b      	lsls	r3, r3, #2
   17864:	acae      	add	r4, sp, #696
   17866:	191b      	adds	r3, r3, r4
   17868:	1c1a      	adds	r2, r3, #0
   1786a:	2701      	movs	r7, #1
   1786c:	3a54      	subs	r2, #84
   1786e:	970a      	str	r7, [sp, #40]
   17870:	e002      	b.n	17878 <__kernel_rem_pio2+0x2f0>
   17872:	980a      	ldr	r0, [sp, #40]
   17874:	3001      	adds	r0, #1
   17876:	900a      	str	r0, [sp, #40]
   17878:	6813      	ldr	r3, [r2, #0]
   1787a:	3a04      	subs	r2, #4
   1787c:	2b00      	cmp	r3, #0
   1787e:	d0f8      	beq.n	17872 <__kernel_rem_pio2+0x2ea>
   17880:	9921      	ldr	r1, [sp, #132]
   17882:	9a06      	ldr	r2, [sp, #24]
   17884:	9cb4      	ldr	r4, [sp, #720]
   17886:	188b      	adds	r3, r1, r2
   17888:	009b      	lsls	r3, r3, #2
   1788a:	18e3      	adds	r3, r4, r3
   1788c:	3304      	adds	r3, #4
   1788e:	2700      	movs	r7, #0
   17890:	9313      	str	r3, [sp, #76]
   17892:	9712      	str	r7, [sp, #72]
   17894:	e060      	b.n	17958 <.text+0x17958>
   17896:	9802      	ldr	r0, [sp, #8]
   17898:	9913      	ldr	r1, [sp, #76]
   1789a:	ad22      	add	r5, sp, #136
   1789c:	00e4      	lsls	r4, r4, #3
   1789e:	00c3      	lsls	r3, r0, #3
   178a0:	192c      	adds	r4, r5, r4
   178a2:	6808      	ldr	r0, [r1, #0]
   178a4:	18e4      	adds	r4, r4, r3
   178a6:	f001 f9df 	bl	18c68 <____floatsidf_from_thumb>
   178aa:	9f06      	ldr	r7, [sp, #24]
   178ac:	6020      	str	r0, [r4, #0]
   178ae:	6061      	str	r1, [r4, #4]
   178b0:	9c02      	ldr	r4, [sp, #8]
   178b2:	9812      	ldr	r0, [sp, #72]
   178b4:	19e3      	adds	r3, r4, r7
   178b6:	181b      	adds	r3, r3, r0
   178b8:	9a04      	ldr	r2, [sp, #16]
   178ba:	00db      	lsls	r3, r3, #3
   178bc:	4e04      	ldr	r6, [pc, #16]	(178d0 <.text+0x178d0>)
   178be:	4f05      	ldr	r7, [pc, #20]	(178d4 <.text+0x178d4>)
   178c0:	18ed      	adds	r5, r5, r3
   178c2:	2400      	movs	r4, #0
   178c4:	9211      	str	r2, [sp, #68]
   178c6:	e036      	b.n	17936 <.text+0x17936>
   178c8:	fd48 ffff 	stc2l	15, cr15, [r8, #-1020]
   178cc:	9440      	str	r4, [sp, #256]
   178ce:	0001      	lsls	r1, r0, #0
	...
   178d8:	0000      	lsls	r0, r0, #0
   178da:	3e70      	subs	r6, #112
   178dc:	0000      	lsls	r0, r0, #0
   178de:	0000      	lsls	r0, r0, #0
   178e0:	0000      	lsls	r0, r0, #0
   178e2:	c170      	stmia	r1!, {r4, r5, r6}
   178e4:	0000      	lsls	r0, r0, #0
   178e6:	0000      	lsls	r0, r0, #0
   178e8:	0000      	lsls	r0, r0, #0
   178ea:	3fc0      	subs	r7, #192
   178ec:	0000      	lsls	r0, r0, #0
   178ee:	0000      	lsls	r0, r0, #0
   178f0:	0000      	lsls	r0, r0, #0
   178f2:	c020      	stmia	r0!, {r5}
   178f4:	0000      	lsls	r0, r0, #0
   178f6:	0000      	lsls	r0, r0, #0
   178f8:	0000      	lsls	r0, r0, #0
   178fa:	3fe0      	subs	r7, #224
   178fc:	0000      	lsls	r0, r0, #0
   178fe:	0000      	lsls	r0, r0, #0
   17900:	ffff 00ff 	vshr.u64	q8, <illegal reg q15.5>, #1
   17904:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
   17908:	ffff 003f 	vshr.u32	d16, d31, #1
   1790c:	0000      	lsls	r0, r0, #0
   1790e:	3ff0      	subs	r7, #240
   17910:	0000      	lsls	r0, r0, #0
   17912:	0000      	lsls	r0, r0, #0
   17914:	9a11      	ldr	r2, [sp, #68]
   17916:	ca03      	ldmia	r2!, {r0, r1}
   17918:	9211      	str	r2, [sp, #68]
   1791a:	682a      	ldr	r2, [r5, #0]
   1791c:	686b      	ldr	r3, [r5, #4]
   1791e:	f001 f9af 	bl	18c80 <____muldf3_from_thumb>
   17922:	1c02      	adds	r2, r0, #0
   17924:	1c0b      	adds	r3, r1, #0
   17926:	1c30      	adds	r0, r6, #0
   17928:	1c39      	adds	r1, r7, #0
   1792a:	f001 f9a1 	bl	18c70 <____adddf3_from_thumb>
   1792e:	3401      	adds	r4, #1
   17930:	1c06      	adds	r6, r0, #0
   17932:	1c0f      	adds	r7, r1, #0
   17934:	3d08      	subs	r5, #8
   17936:	9b07      	ldr	r3, [sp, #28]
   17938:	429c      	cmp	r4, r3
   1793a:	ddeb      	ble.n	17914 <.text+0x17914>
   1793c:	9c12      	ldr	r4, [sp, #72]
   1793e:	9806      	ldr	r0, [sp, #24]
   17940:	00e3      	lsls	r3, r4, #3
   17942:	aa4a      	add	r2, sp, #296
   17944:	18d2      	adds	r2, r2, r3
   17946:	9913      	ldr	r1, [sp, #76]
   17948:	00c3      	lsls	r3, r0, #3
   1794a:	18d2      	adds	r2, r2, r3
   1794c:	3401      	adds	r4, #1
   1794e:	3104      	adds	r1, #4
   17950:	6096      	str	r6, [r2, #8]
   17952:	60d7      	str	r7, [r2, #12]
   17954:	9412      	str	r4, [sp, #72]
   17956:	9113      	str	r1, [sp, #76]
   17958:	9b06      	ldr	r3, [sp, #24]
   1795a:	9c0a      	ldr	r4, [sp, #40]
   1795c:	9f12      	ldr	r7, [sp, #72]
   1795e:	191a      	adds	r2, r3, r4
   17960:	19dc      	adds	r4, r3, r7
   17962:	1c63      	adds	r3, r4, #1
   17964:	4293      	cmp	r3, r2
   17966:	dd96      	ble.n	17896 <__kernel_rem_pio2+0x30e>
   17968:	9206      	str	r2, [sp, #24]
   1796a:	e67e      	b.n	1766a <__kernel_rem_pio2+0xe2>
   1796c:	1c28      	adds	r0, r5, #0
   1796e:	1c31      	adds	r1, r6, #0
   17970:	4bbf      	ldr	r3, [pc, #764]	(17c70 <.text+0x17c70>)
   17972:	4abe      	ldr	r2, [pc, #760]	(17c6c <.text+0x17c6c>)
   17974:	f001 f974 	bl	18c60 <____eqdf2_from_thumb>
   17978:	2800      	cmp	r0, #0
   1797a:	d116      	bne.n	179aa <.text+0x179aa>
   1797c:	9806      	ldr	r0, [sp, #24]
   1797e:	a9ae      	add	r1, sp, #696
   17980:	0083      	lsls	r3, r0, #2
   17982:	185b      	adds	r3, r3, r1
   17984:	1c1a      	adds	r2, r3, #0
   17986:	3a54      	subs	r2, #84
   17988:	2100      	movs	r1, #0
   1798a:	6813      	ldr	r3, [r2, #0]
   1798c:	3101      	adds	r1, #1
   1798e:	3a04      	subs	r2, #4
   17990:	2b00      	cmp	r3, #0
   17992:	d0fa      	beq.n	1798a <.text+0x1798a>
   17994:	004b      	lsls	r3, r1, #1
   17996:	185b      	adds	r3, r3, r1
   17998:	9c05      	ldr	r4, [sp, #20]
   1799a:	9a06      	ldr	r2, [sp, #24]
   1799c:	00db      	lsls	r3, r3, #3
   1799e:	1ae3      	subs	r3, r4, r3
   179a0:	1a52      	subs	r2, r2, r1
   179a2:	3b18      	subs	r3, #24
   179a4:	9206      	str	r2, [sp, #24]
   179a6:	930b      	str	r3, [sp, #44]
   179a8:	e038      	b.n	17a1c <.text+0x17a1c>
   179aa:	9f0b      	ldr	r7, [sp, #44]
   179ac:	1c28      	adds	r0, r5, #0
   179ae:	427a      	negs	r2, r7
   179b0:	1c31      	adds	r1, r6, #0
   179b2:	f000 fc99 	bl	182e8 <scalbn>
   179b6:	4aaf      	ldr	r2, [pc, #700]	(17c74 <.text+0x17c74>)
   179b8:	4baf      	ldr	r3, [pc, #700]	(17c78 <.text+0x17c78>)
   179ba:	901b      	str	r0, [sp, #108]
   179bc:	911c      	str	r1, [sp, #112]
   179be:	f001 f96f 	bl	18ca0 <____gedf2_from_thumb>
   179c2:	9906      	ldr	r1, [sp, #24]
   179c4:	af9a      	add	r7, sp, #616
   179c6:	008c      	lsls	r4, r1, #2
   179c8:	2800      	cmp	r0, #0
   179ca:	db22      	blt.n	17a12 <.text+0x17a12>
   179cc:	4aab      	ldr	r2, [pc, #684]	(17c7c <.text+0x17c7c>)
   179ce:	4bac      	ldr	r3, [pc, #688]	(17c80 <.text+0x17c80>)
   179d0:	981b      	ldr	r0, [sp, #108]
   179d2:	991c      	ldr	r1, [sp, #112]
   179d4:	f001 f954 	bl	18c80 <____muldf3_from_thumb>
   179d8:	f001 f956 	bl	18c88 <____fixdfsi_from_thumb>
   179dc:	f001 f944 	bl	18c68 <____floatsidf_from_thumb>
   179e0:	4aa8      	ldr	r2, [pc, #672]	(17c84 <.text+0x17c84>)
   179e2:	4ba9      	ldr	r3, [pc, #676]	(17c88 <.text+0x17c88>)
   179e4:	1c05      	adds	r5, r0, #0
   179e6:	1c0e      	adds	r6, r1, #0
   179e8:	f001 f94a 	bl	18c80 <____muldf3_from_thumb>
   179ec:	1c02      	adds	r2, r0, #0
   179ee:	1c0b      	adds	r3, r1, #0
   179f0:	981b      	ldr	r0, [sp, #108]
   179f2:	991c      	ldr	r1, [sp, #112]
   179f4:	f001 f93c 	bl	18c70 <____adddf3_from_thumb>
   179f8:	f001 f946 	bl	18c88 <____fixdfsi_from_thumb>
   179fc:	9a06      	ldr	r2, [sp, #24]
   179fe:	9b0b      	ldr	r3, [sp, #44]
   17a00:	3201      	adds	r2, #1
   17a02:	51e0      	str	r0, [r4, r7]
   17a04:	3318      	adds	r3, #24
   17a06:	0094      	lsls	r4, r2, #2
   17a08:	1c28      	adds	r0, r5, #0
   17a0a:	1c31      	adds	r1, r6, #0
   17a0c:	9206      	str	r2, [sp, #24]
   17a0e:	930b      	str	r3, [sp, #44]
   17a10:	e001      	b.n	17a16 <.text+0x17a16>
   17a12:	981b      	ldr	r0, [sp, #108]
   17a14:	991c      	ldr	r1, [sp, #112]
   17a16:	f001 f937 	bl	18c88 <____fixdfsi_from_thumb>
   17a1a:	51e0      	str	r0, [r4, r7]
   17a1c:	9a0b      	ldr	r2, [sp, #44]
   17a1e:	489b      	ldr	r0, [pc, #620]	(17c8c <.text+0x17c8c>)
   17a20:	499b      	ldr	r1, [pc, #620]	(17c90 <.text+0x17c90>)
   17a22:	f000 fc61 	bl	182e8 <scalbn>
   17a26:	9f06      	ldr	r7, [sp, #24]
   17a28:	ab9a      	add	r3, sp, #616
   17a2a:	00ba      	lsls	r2, r7, #2
   17a2c:	189b      	adds	r3, r3, r2
   17a2e:	9310      	str	r3, [sp, #64]
   17a30:	00fa      	lsls	r2, r7, #3
   17a32:	ab4a      	add	r3, sp, #296
   17a34:	9e06      	ldr	r6, [sp, #24]
   17a36:	1c04      	adds	r4, r0, #0
   17a38:	1c0d      	adds	r5, r1, #0
   17a3a:	189f      	adds	r7, r3, r2
   17a3c:	e018      	b.n	17a70 <.text+0x17a70>
   17a3e:	9910      	ldr	r1, [sp, #64]
   17a40:	6808      	ldr	r0, [r1, #0]
   17a42:	f001 f911 	bl	18c68 <____floatsidf_from_thumb>
   17a46:	1c02      	adds	r2, r0, #0
   17a48:	1c0b      	adds	r3, r1, #0
   17a4a:	1c20      	adds	r0, r4, #0
   17a4c:	1c29      	adds	r1, r5, #0
   17a4e:	f001 f917 	bl	18c80 <____muldf3_from_thumb>
   17a52:	4a8a      	ldr	r2, [pc, #552]	(17c7c <.text+0x17c7c>)
   17a54:	4b8a      	ldr	r3, [pc, #552]	(17c80 <.text+0x17c80>)
   17a56:	6038      	str	r0, [r7, #0]
   17a58:	6079      	str	r1, [r7, #4]
   17a5a:	1c20      	adds	r0, r4, #0
   17a5c:	1c29      	adds	r1, r5, #0
   17a5e:	f001 f90f 	bl	18c80 <____muldf3_from_thumb>
   17a62:	9a10      	ldr	r2, [sp, #64]
   17a64:	3a04      	subs	r2, #4
   17a66:	9210      	str	r2, [sp, #64]
   17a68:	1c04      	adds	r4, r0, #0
   17a6a:	1c0d      	adds	r5, r1, #0
   17a6c:	3e01      	subs	r6, #1
   17a6e:	3f08      	subs	r7, #8
   17a70:	2e00      	cmp	r6, #0
   17a72:	dae4      	bge.n	17a3e <.text+0x17a3e>
   17a74:	9f06      	ldr	r7, [sp, #24]
   17a76:	2300      	movs	r3, #0
   17a78:	930f      	str	r3, [sp, #60]
   17a7a:	e024      	b.n	17ac6 <.text+0x17ac6>
   17a7c:	4a85      	ldr	r2, [pc, #532]	(17c94 <.text+0x17c94>)
   17a7e:	00f3      	lsls	r3, r6, #3
   17a80:	9c0e      	ldr	r4, [sp, #56]
   17a82:	189b      	adds	r3, r3, r2
   17a84:	6818      	ldr	r0, [r3, #0]
   17a86:	6859      	ldr	r1, [r3, #4]
   17a88:	cc0c      	ldmia	r4!, {r2, r3}
   17a8a:	940e      	str	r4, [sp, #56]
   17a8c:	f001 f8f8 	bl	18c80 <____muldf3_from_thumb>
   17a90:	1c02      	adds	r2, r0, #0
   17a92:	1c0b      	adds	r3, r1, #0
   17a94:	9800      	ldr	r0, [sp, #0]
   17a96:	9901      	ldr	r1, [sp, #4]
   17a98:	f001 f8ea 	bl	18c70 <____adddf3_from_thumb>
   17a9c:	9000      	str	r0, [sp, #0]
   17a9e:	9101      	str	r1, [sp, #4]
   17aa0:	3601      	adds	r6, #1
   17aa2:	9808      	ldr	r0, [sp, #32]
   17aa4:	4286      	cmp	r6, r0
   17aa6:	dc02      	bgt.n	17aae <.text+0x17aae>
   17aa8:	990f      	ldr	r1, [sp, #60]
   17aaa:	428e      	cmp	r6, r1
   17aac:	dde6      	ble.n	17a7c <.text+0x17a7c>
   17aae:	9b0f      	ldr	r3, [sp, #60]
   17ab0:	9800      	ldr	r0, [sp, #0]
   17ab2:	9901      	ldr	r1, [sp, #4]
   17ab4:	00da      	lsls	r2, r3, #3
   17ab6:	ab72      	add	r3, sp, #456
   17ab8:	189b      	adds	r3, r3, r2
   17aba:	6018      	str	r0, [r3, #0]
   17abc:	6059      	str	r1, [r3, #4]
   17abe:	990f      	ldr	r1, [sp, #60]
   17ac0:	3101      	adds	r1, #1
   17ac2:	910f      	str	r1, [sp, #60]
   17ac4:	3f01      	subs	r7, #1
   17ac6:	2f00      	cmp	r7, #0
   17ac8:	db09      	blt.n	17ade <.text+0x17ade>
   17aca:	00fa      	lsls	r2, r7, #3
   17acc:	ab4a      	add	r3, sp, #296
   17ace:	189b      	adds	r3, r3, r2
   17ad0:	930e      	str	r3, [sp, #56]
   17ad2:	4b67      	ldr	r3, [pc, #412]	(17c70 <.text+0x17c70>)
   17ad4:	4a65      	ldr	r2, [pc, #404]	(17c6c <.text+0x17c6c>)
   17ad6:	2600      	movs	r6, #0
   17ad8:	9200      	str	r2, [sp, #0]
   17ada:	9301      	str	r3, [sp, #4]
   17adc:	e7e1      	b.n	17aa2 <.text+0x17aa2>
   17ade:	9bb3      	ldr	r3, [sp, #716]
   17ae0:	2b02      	cmp	r3, #2
   17ae2:	dc04      	bgt.n	17aee <.text+0x17aee>
   17ae4:	2b01      	cmp	r3, #1
   17ae6:	da0e      	bge.n	17b06 <.text+0x17b06>
   17ae8:	2b00      	cmp	r3, #0
   17aea:	d014      	beq.n	17b16 <.text+0x17b16>
   17aec:	e0e4      	b.n	17cb8 <.text+0x17cb8>
   17aee:	9cb3      	ldr	r4, [sp, #716]
   17af0:	2c03      	cmp	r4, #3
   17af2:	d000      	beq.n	17af6 <.text+0x17af6>
   17af4:	e0e0      	b.n	17cb8 <.text+0x17cb8>
   17af6:	9f06      	ldr	r7, [sp, #24]
   17af8:	3f01      	subs	r7, #1
   17afa:	00fa      	lsls	r2, r7, #3
   17afc:	970d      	str	r7, [sp, #52]
   17afe:	ab72      	add	r3, sp, #456
   17b00:	9f06      	ldr	r7, [sp, #24]
   17b02:	189e      	adds	r6, r3, r2
   17b04:	e06d      	b.n	17be2 <.text+0x17be2>
   17b06:	9806      	ldr	r0, [sp, #24]
   17b08:	ab72      	add	r3, sp, #456
   17b0a:	00c2      	lsls	r2, r0, #3
   17b0c:	1c04      	adds	r4, r0, #0
   17b0e:	4958      	ldr	r1, [pc, #352]	(17c70 <.text+0x17c70>)
   17b10:	4856      	ldr	r0, [pc, #344]	(17c6c <.text+0x17c6c>)
   17b12:	189d      	adds	r5, r3, r2
   17b14:	e01f      	b.n	17b56 <.text+0x17b56>
   17b16:	9906      	ldr	r1, [sp, #24]
   17b18:	ab72      	add	r3, sp, #456
   17b1a:	00ca      	lsls	r2, r1, #3
   17b1c:	1c0c      	adds	r4, r1, #0
   17b1e:	4954      	ldr	r1, [pc, #336]	(17c70 <.text+0x17c70>)
   17b20:	4852      	ldr	r0, [pc, #328]	(17c6c <.text+0x17c6c>)
   17b22:	189d      	adds	r5, r3, r2
   17b24:	e005      	b.n	17b32 <.text+0x17b32>
   17b26:	682a      	ldr	r2, [r5, #0]
   17b28:	686b      	ldr	r3, [r5, #4]
   17b2a:	f001 f8a1 	bl	18c70 <____adddf3_from_thumb>
   17b2e:	3c01      	subs	r4, #1
   17b30:	3d08      	subs	r5, #8
   17b32:	2c00      	cmp	r4, #0
   17b34:	daf7      	bge.n	17b26 <.text+0x17b26>
   17b36:	9a0c      	ldr	r2, [sp, #48]
   17b38:	2a00      	cmp	r2, #0
   17b3a:	d002      	beq.n	17b42 <.text+0x17b42>
   17b3c:	2780      	movs	r7, #128
   17b3e:	063f      	lsls	r7, r7, #24
   17b40:	19c0      	adds	r0, r0, r7
   17b42:	9a03      	ldr	r2, [sp, #12]
   17b44:	6010      	str	r0, [r2, #0]
   17b46:	6051      	str	r1, [r2, #4]
   17b48:	e0b6      	b.n	17cb8 <.text+0x17cb8>
   17b4a:	682a      	ldr	r2, [r5, #0]
   17b4c:	686b      	ldr	r3, [r5, #4]
   17b4e:	f001 f88f 	bl	18c70 <____adddf3_from_thumb>
   17b52:	3c01      	subs	r4, #1
   17b54:	3d08      	subs	r5, #8
   17b56:	2c00      	cmp	r4, #0
   17b58:	daf7      	bge.n	17b4a <.text+0x17b4a>
   17b5a:	9c0c      	ldr	r4, [sp, #48]
   17b5c:	1c02      	adds	r2, r0, #0
   17b5e:	1c0b      	adds	r3, r1, #0
   17b60:	2c00      	cmp	r4, #0
   17b62:	d002      	beq.n	17b6a <.text+0x17b6a>
   17b64:	2780      	movs	r7, #128
   17b66:	063f      	lsls	r7, r7, #24
   17b68:	19c0      	adds	r0, r0, r7
   17b6a:	9c03      	ldr	r4, [sp, #12]
   17b6c:	6020      	str	r0, [r4, #0]
   17b6e:	6061      	str	r1, [r4, #4]
   17b70:	9872      	ldr	r0, [sp, #456]
   17b72:	9973      	ldr	r1, [sp, #460]
   17b74:	f001 f880 	bl	18c78 <____subdf3_from_thumb>
   17b78:	2401      	movs	r4, #1
   17b7a:	e007      	b.n	17b8c <.text+0x17b8c>
   17b7c:	00e2      	lsls	r2, r4, #3
   17b7e:	ab72      	add	r3, sp, #456
   17b80:	189b      	adds	r3, r3, r2
   17b82:	681a      	ldr	r2, [r3, #0]
   17b84:	685b      	ldr	r3, [r3, #4]
   17b86:	f001 f873 	bl	18c70 <____adddf3_from_thumb>
   17b8a:	3401      	adds	r4, #1
   17b8c:	9f06      	ldr	r7, [sp, #24]
   17b8e:	42bc      	cmp	r4, r7
   17b90:	ddf4      	ble.n	17b7c <.text+0x17b7c>
   17b92:	9a0c      	ldr	r2, [sp, #48]
   17b94:	2a00      	cmp	r2, #0
   17b96:	d002      	beq.n	17b9e <.text+0x17b9e>
   17b98:	2780      	movs	r7, #128
   17b9a:	063f      	lsls	r7, r7, #24
   17b9c:	19c0      	adds	r0, r0, r7
   17b9e:	9a03      	ldr	r2, [sp, #12]
   17ba0:	6090      	str	r0, [r2, #8]
   17ba2:	60d1      	str	r1, [r2, #12]
   17ba4:	e088      	b.n	17cb8 <.text+0x17cb8>
   17ba6:	68b0      	ldr	r0, [r6, #8]
   17ba8:	68f1      	ldr	r1, [r6, #12]
   17baa:	6834      	ldr	r4, [r6, #0]
   17bac:	6875      	ldr	r5, [r6, #4]
   17bae:	901f      	str	r0, [sp, #124]
   17bb0:	9120      	str	r1, [sp, #128]
   17bb2:	9a1f      	ldr	r2, [sp, #124]
   17bb4:	9b20      	ldr	r3, [sp, #128]
   17bb6:	1c20      	adds	r0, r4, #0
   17bb8:	1c29      	adds	r1, r5, #0
   17bba:	f001 f859 	bl	18c70 <____adddf3_from_thumb>
   17bbe:	6030      	str	r0, [r6, #0]
   17bc0:	6071      	str	r1, [r6, #4]
   17bc2:	1c20      	adds	r0, r4, #0
   17bc4:	6832      	ldr	r2, [r6, #0]
   17bc6:	6873      	ldr	r3, [r6, #4]
   17bc8:	1c29      	adds	r1, r5, #0
   17bca:	f001 f855 	bl	18c78 <____subdf3_from_thumb>
   17bce:	1c02      	adds	r2, r0, #0
   17bd0:	1c0b      	adds	r3, r1, #0
   17bd2:	981f      	ldr	r0, [sp, #124]
   17bd4:	9920      	ldr	r1, [sp, #128]
   17bd6:	f001 f84b 	bl	18c70 <____adddf3_from_thumb>
   17bda:	3f01      	subs	r7, #1
   17bdc:	60b0      	str	r0, [r6, #8]
   17bde:	60f1      	str	r1, [r6, #12]
   17be0:	3e08      	subs	r6, #8
   17be2:	2f00      	cmp	r7, #0
   17be4:	dcdf      	bgt.n	17ba6 <.text+0x17ba6>
   17be6:	990d      	ldr	r1, [sp, #52]
   17be8:	ab72      	add	r3, sp, #456
   17bea:	00ca      	lsls	r2, r1, #3
   17bec:	9f06      	ldr	r7, [sp, #24]
   17bee:	189e      	adds	r6, r3, r2
   17bf0:	e01b      	b.n	17c2a <.text+0x17c2a>
   17bf2:	6834      	ldr	r4, [r6, #0]
   17bf4:	6875      	ldr	r5, [r6, #4]
   17bf6:	68b2      	ldr	r2, [r6, #8]
   17bf8:	68f3      	ldr	r3, [r6, #12]
   17bfa:	1c20      	adds	r0, r4, #0
   17bfc:	1c29      	adds	r1, r5, #0
   17bfe:	921d      	str	r2, [sp, #116]
   17c00:	931e      	str	r3, [sp, #120]
   17c02:	f001 f835 	bl	18c70 <____adddf3_from_thumb>
   17c06:	6030      	str	r0, [r6, #0]
   17c08:	6071      	str	r1, [r6, #4]
   17c0a:	1c20      	adds	r0, r4, #0
   17c0c:	6832      	ldr	r2, [r6, #0]
   17c0e:	6873      	ldr	r3, [r6, #4]
   17c10:	1c29      	adds	r1, r5, #0
   17c12:	f001 f831 	bl	18c78 <____subdf3_from_thumb>
   17c16:	1c02      	adds	r2, r0, #0
   17c18:	1c0b      	adds	r3, r1, #0
   17c1a:	981d      	ldr	r0, [sp, #116]
   17c1c:	991e      	ldr	r1, [sp, #120]
   17c1e:	f001 f827 	bl	18c70 <____adddf3_from_thumb>
   17c22:	3f01      	subs	r7, #1
   17c24:	60b0      	str	r0, [r6, #8]
   17c26:	60f1      	str	r1, [r6, #12]
   17c28:	3e08      	subs	r6, #8
   17c2a:	2f01      	cmp	r7, #1
   17c2c:	dce1      	bgt.n	17bf2 <.text+0x17bf2>
   17c2e:	9b06      	ldr	r3, [sp, #24]
   17c30:	9c06      	ldr	r4, [sp, #24]
   17c32:	00da      	lsls	r2, r3, #3
   17c34:	490e      	ldr	r1, [pc, #56]	(17c70 <.text+0x17c70>)
   17c36:	480d      	ldr	r0, [pc, #52]	(17c6c <.text+0x17c6c>)
   17c38:	ab72      	add	r3, sp, #456
   17c3a:	189d      	adds	r5, r3, r2
   17c3c:	e005      	b.n	17c4a <.text+0x17c4a>
   17c3e:	682a      	ldr	r2, [r5, #0]
   17c40:	686b      	ldr	r3, [r5, #4]
   17c42:	f001 f815 	bl	18c70 <____adddf3_from_thumb>
   17c46:	3c01      	subs	r4, #1
   17c48:	3d08      	subs	r5, #8
   17c4a:	2c01      	cmp	r4, #1
   17c4c:	dcf7      	bgt.n	17c3e <.text+0x17c3e>
   17c4e:	9c0c      	ldr	r4, [sp, #48]
   17c50:	2c00      	cmp	r4, #0
   17c52:	d121      	bne.n	17c98 <.text+0x17c98>
   17c54:	9b72      	ldr	r3, [sp, #456]
   17c56:	9c73      	ldr	r4, [sp, #460]
   17c58:	9f03      	ldr	r7, [sp, #12]
   17c5a:	603b      	str	r3, [r7, #0]
   17c5c:	607c      	str	r4, [r7, #4]
   17c5e:	9b74      	ldr	r3, [sp, #464]
   17c60:	9c75      	ldr	r4, [sp, #468]
   17c62:	6138      	str	r0, [r7, #16]
   17c64:	6179      	str	r1, [r7, #20]
   17c66:	60bb      	str	r3, [r7, #8]
   17c68:	60fc      	str	r4, [r7, #12]
   17c6a:	e025      	b.n	17cb8 <.text+0x17cb8>
	...
   17c74:	0000      	lsls	r0, r0, #0
   17c76:	4170      	adcs	r0, r6
   17c78:	0000      	lsls	r0, r0, #0
   17c7a:	0000      	lsls	r0, r0, #0
   17c7c:	0000      	lsls	r0, r0, #0
   17c7e:	3e70      	subs	r6, #112
   17c80:	0000      	lsls	r0, r0, #0
   17c82:	0000      	lsls	r0, r0, #0
   17c84:	0000      	lsls	r0, r0, #0
   17c86:	c170      	stmia	r1!, {r4, r5, r6}
   17c88:	0000      	lsls	r0, r0, #0
   17c8a:	0000      	lsls	r0, r0, #0
   17c8c:	0000      	lsls	r0, r0, #0
   17c8e:	3ff0      	subs	r7, #240
   17c90:	0000      	lsls	r0, r0, #0
   17c92:	0000      	lsls	r0, r0, #0
   17c94:	9450      	str	r4, [sp, #320]
   17c96:	0001      	lsls	r1, r0, #0
   17c98:	9b72      	ldr	r3, [sp, #456]
   17c9a:	2480      	movs	r4, #128
   17c9c:	9f03      	ldr	r7, [sp, #12]
   17c9e:	0624      	lsls	r4, r4, #24
   17ca0:	191b      	adds	r3, r3, r4
   17ca2:	603b      	str	r3, [r7, #0]
   17ca4:	9b73      	ldr	r3, [sp, #460]
   17ca6:	607b      	str	r3, [r7, #4]
   17ca8:	9b74      	ldr	r3, [sp, #464]
   17caa:	191b      	adds	r3, r3, r4
   17cac:	60bb      	str	r3, [r7, #8]
   17cae:	9b75      	ldr	r3, [sp, #468]
   17cb0:	60fb      	str	r3, [r7, #12]
   17cb2:	1903      	adds	r3, r0, r4
   17cb4:	613b      	str	r3, [r7, #16]
   17cb6:	6179      	str	r1, [r7, #20]
   17cb8:	9809      	ldr	r0, [sp, #36]
   17cba:	2307      	movs	r3, #7
   17cbc:	4018      	ands	r0, r3
   17cbe:	23ae      	movs	r3, #174
   17cc0:	009b      	lsls	r3, r3, #2
   17cc2:	449d      	add	sp, r3
   17cc4:	bcf0      	pop	{r4, r5, r6, r7}
   17cc6:	bc02      	pop	{r1}
   17cc8:	4708      	bx	r1
   17cca:	46c0      	nop			(mov r8, r8)

00017ccc <__kernel_sin>:
   17ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
   17cce:	b088      	sub	sp, #32
   17cd0:	9200      	str	r2, [sp, #0]
   17cd2:	9301      	str	r3, [sp, #4]
   17cd4:	4a4b      	ldr	r2, [pc, #300]	(17e04 <.text+0x17e04>)
   17cd6:	4b4c      	ldr	r3, [pc, #304]	(17e08 <.text+0x17e08>)
   17cd8:	4002      	ands	r2, r0
   17cda:	9002      	str	r0, [sp, #8]
   17cdc:	9103      	str	r1, [sp, #12]
   17cde:	429a      	cmp	r2, r3
   17ce0:	dc04      	bgt.n	17cec <__kernel_sin+0x20>
   17ce2:	f000 ffd1 	bl	18c88 <____fixdfsi_from_thumb>
   17ce6:	2800      	cmp	r0, #0
   17ce8:	d100      	bne.n	17cec <__kernel_sin+0x20>
   17cea:	e085      	b.n	17df8 <__kernel_sin+0x12c>
   17cec:	9802      	ldr	r0, [sp, #8]
   17cee:	9903      	ldr	r1, [sp, #12]
   17cf0:	1c02      	adds	r2, r0, #0
   17cf2:	1c0b      	adds	r3, r1, #0
   17cf4:	f000 ffc4 	bl	18c80 <____muldf3_from_thumb>
   17cf8:	9a02      	ldr	r2, [sp, #8]
   17cfa:	9b03      	ldr	r3, [sp, #12]
   17cfc:	1c06      	adds	r6, r0, #0
   17cfe:	1c0f      	adds	r7, r1, #0
   17d00:	f000 ffbe 	bl	18c80 <____muldf3_from_thumb>
   17d04:	4a41      	ldr	r2, [pc, #260]	(17e0c <.text+0x17e0c>)
   17d06:	4b42      	ldr	r3, [pc, #264]	(17e10 <.text+0x17e10>)
   17d08:	9006      	str	r0, [sp, #24]
   17d0a:	9107      	str	r1, [sp, #28]
   17d0c:	1c30      	adds	r0, r6, #0
   17d0e:	1c39      	adds	r1, r7, #0
   17d10:	f000 ffb6 	bl	18c80 <____muldf3_from_thumb>
   17d14:	4a3f      	ldr	r2, [pc, #252]	(17e14 <.text+0x17e14>)
   17d16:	4b40      	ldr	r3, [pc, #256]	(17e18 <.text+0x17e18>)
   17d18:	f000 ffae 	bl	18c78 <____subdf3_from_thumb>
   17d1c:	1c02      	adds	r2, r0, #0
   17d1e:	1c0b      	adds	r3, r1, #0
   17d20:	1c30      	adds	r0, r6, #0
   17d22:	1c39      	adds	r1, r7, #0
   17d24:	f000 ffac 	bl	18c80 <____muldf3_from_thumb>
   17d28:	4a3c      	ldr	r2, [pc, #240]	(17e1c <.text+0x17e1c>)
   17d2a:	4b3d      	ldr	r3, [pc, #244]	(17e20 <.text+0x17e20>)
   17d2c:	f000 ffa0 	bl	18c70 <____adddf3_from_thumb>
   17d30:	1c02      	adds	r2, r0, #0
   17d32:	1c0b      	adds	r3, r1, #0
   17d34:	1c30      	adds	r0, r6, #0
   17d36:	1c39      	adds	r1, r7, #0
   17d38:	f000 ffa2 	bl	18c80 <____muldf3_from_thumb>
   17d3c:	4a39      	ldr	r2, [pc, #228]	(17e24 <.text+0x17e24>)
   17d3e:	4b3a      	ldr	r3, [pc, #232]	(17e28 <.text+0x17e28>)
   17d40:	f000 ff9a 	bl	18c78 <____subdf3_from_thumb>
   17d44:	1c02      	adds	r2, r0, #0
   17d46:	1c0b      	adds	r3, r1, #0
   17d48:	1c30      	adds	r0, r6, #0
   17d4a:	1c39      	adds	r1, r7, #0
   17d4c:	f000 ff98 	bl	18c80 <____muldf3_from_thumb>
   17d50:	4a36      	ldr	r2, [pc, #216]	(17e2c <.text+0x17e2c>)
   17d52:	4b37      	ldr	r3, [pc, #220]	(17e30 <.text+0x17e30>)
   17d54:	f000 ff8c 	bl	18c70 <____adddf3_from_thumb>
   17d58:	9b0d      	ldr	r3, [sp, #52]
   17d5a:	9004      	str	r0, [sp, #16]
   17d5c:	9105      	str	r1, [sp, #20]
   17d5e:	2b00      	cmp	r3, #0
   17d60:	d116      	bne.n	17d90 <__kernel_sin+0xc4>
   17d62:	9a04      	ldr	r2, [sp, #16]
   17d64:	9b05      	ldr	r3, [sp, #20]
   17d66:	1c30      	adds	r0, r6, #0
   17d68:	1c39      	adds	r1, r7, #0
   17d6a:	f000 ff89 	bl	18c80 <____muldf3_from_thumb>
   17d6e:	4a31      	ldr	r2, [pc, #196]	(17e34 <.text+0x17e34>)
   17d70:	4b31      	ldr	r3, [pc, #196]	(17e38 <.text+0x17e38>)
   17d72:	f000 ff81 	bl	18c78 <____subdf3_from_thumb>
   17d76:	1c02      	adds	r2, r0, #0
   17d78:	1c0b      	adds	r3, r1, #0
   17d7a:	9806      	ldr	r0, [sp, #24]
   17d7c:	9907      	ldr	r1, [sp, #28]
   17d7e:	f000 ff7f 	bl	18c80 <____muldf3_from_thumb>
   17d82:	1c02      	adds	r2, r0, #0
   17d84:	1c0b      	adds	r3, r1, #0
   17d86:	9802      	ldr	r0, [sp, #8]
   17d88:	9903      	ldr	r1, [sp, #12]
   17d8a:	f000 ff71 	bl	18c70 <____adddf3_from_thumb>
   17d8e:	e031      	b.n	17df4 <__kernel_sin+0x128>
   17d90:	4a2a      	ldr	r2, [pc, #168]	(17e3c <.text+0x17e3c>)
   17d92:	4b2b      	ldr	r3, [pc, #172]	(17e40 <.text+0x17e40>)
   17d94:	9800      	ldr	r0, [sp, #0]
   17d96:	9901      	ldr	r1, [sp, #4]
   17d98:	f000 ff72 	bl	18c80 <____muldf3_from_thumb>
   17d9c:	9a04      	ldr	r2, [sp, #16]
   17d9e:	9b05      	ldr	r3, [sp, #20]
   17da0:	1c04      	adds	r4, r0, #0
   17da2:	1c0d      	adds	r5, r1, #0
   17da4:	9806      	ldr	r0, [sp, #24]
   17da6:	9907      	ldr	r1, [sp, #28]
   17da8:	f000 ff6a 	bl	18c80 <____muldf3_from_thumb>
   17dac:	1c02      	adds	r2, r0, #0
   17dae:	1c0b      	adds	r3, r1, #0
   17db0:	1c20      	adds	r0, r4, #0
   17db2:	1c29      	adds	r1, r5, #0
   17db4:	f000 ff60 	bl	18c78 <____subdf3_from_thumb>
   17db8:	1c02      	adds	r2, r0, #0
   17dba:	1c0b      	adds	r3, r1, #0
   17dbc:	1c30      	adds	r0, r6, #0
   17dbe:	1c39      	adds	r1, r7, #0
   17dc0:	f000 ff5e 	bl	18c80 <____muldf3_from_thumb>
   17dc4:	9a00      	ldr	r2, [sp, #0]
   17dc6:	9b01      	ldr	r3, [sp, #4]
   17dc8:	f000 ff56 	bl	18c78 <____subdf3_from_thumb>
   17dcc:	4a19      	ldr	r2, [pc, #100]	(17e34 <.text+0x17e34>)
   17dce:	4b1a      	ldr	r3, [pc, #104]	(17e38 <.text+0x17e38>)
   17dd0:	1c04      	adds	r4, r0, #0
   17dd2:	1c0d      	adds	r5, r1, #0
   17dd4:	9806      	ldr	r0, [sp, #24]
   17dd6:	9907      	ldr	r1, [sp, #28]
   17dd8:	f000 ff52 	bl	18c80 <____muldf3_from_thumb>
   17ddc:	1c02      	adds	r2, r0, #0
   17dde:	1c0b      	adds	r3, r1, #0
   17de0:	1c20      	adds	r0, r4, #0
   17de2:	1c29      	adds	r1, r5, #0
   17de4:	f000 ff44 	bl	18c70 <____adddf3_from_thumb>
   17de8:	1c02      	adds	r2, r0, #0
   17dea:	1c0b      	adds	r3, r1, #0
   17dec:	9802      	ldr	r0, [sp, #8]
   17dee:	9903      	ldr	r1, [sp, #12]
   17df0:	f000 ff42 	bl	18c78 <____subdf3_from_thumb>
   17df4:	9002      	str	r0, [sp, #8]
   17df6:	9103      	str	r1, [sp, #12]
   17df8:	9802      	ldr	r0, [sp, #8]
   17dfa:	9903      	ldr	r1, [sp, #12]
   17dfc:	b008      	add	sp, #32
   17dfe:	bcf0      	pop	{r4, r5, r6, r7}
   17e00:	bc04      	pop	{r2}
   17e02:	4710      	bx	r2
   17e04:	ffff 7fff 	undefined
   17e08:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
   17e0c:	d93a      	bls.n	17e84 <atan+0x40>
   17e0e:	3de5      	subs	r5, #229
   17e10:	d57c      	bpl.n	17f0c <atan+0xc8>
   17e12:	5acf      	ldrh	r7, [r1, r3]
   17e14:	e5e6      	b.n	179e4 <.text+0x179e4>
   17e16:	3e5a      	subs	r6, #90
   17e18:	9ceb      	ldr	r4, [sp, #940]
   17e1a:	8a2b      	ldrh	r3, [r5, #16]
   17e1c:	1de3      	adds	r3, r4, #7
   17e1e:	3ec7      	subs	r6, #199
   17e20:	fe7d 57b1 	mrc2	7, 3, r5, cr13, cr1, {5}
   17e24:	01a0      	lsls	r0, r4, #6
   17e26:	3f2a      	subs	r7, #42
   17e28:	61d5      	str	r5, [r2, #28]
   17e2a:	19c1      	adds	r1, r0, r7
   17e2c:	1111      	asrs	r1, r2, #4
   17e2e:	3f81      	subs	r7, #129
   17e30:	f8a6 1110 	strh.w	r1, [r6, #272]
   17e34:	5555      	strb	r5, [r2, r5]
   17e36:	3fc5      	subs	r7, #197
   17e38:	5549      	strb	r1, [r1, r5]
   17e3a:	5555      	strb	r5, [r2, r5]
   17e3c:	0000      	lsls	r0, r0, #0
   17e3e:	3fe0      	subs	r7, #224
   17e40:	0000      	lsls	r0, r0, #0
	...

00017e44 <atan>:
   17e44:	b5f0      	push	{r4, r5, r6, r7, lr}
   17e46:	b086      	sub	sp, #24
   17e48:	9004      	str	r0, [sp, #16]
   17e4a:	4ba7      	ldr	r3, [pc, #668]	(180e8 <.text+0x180e8>)
   17e4c:	9d04      	ldr	r5, [sp, #16]
   17e4e:	401d      	ands	r5, r3
   17e50:	4ba6      	ldr	r3, [pc, #664]	(180ec <.text+0x180ec>)
   17e52:	1c06      	adds	r6, r0, #0
   17e54:	1c0f      	adds	r7, r1, #0
   17e56:	429d      	cmp	r5, r3
   17e58:	dd16      	ble.n	17e88 <atan+0x44>
   17e5a:	4aa5      	ldr	r2, [pc, #660]	(180f0 <.text+0x180f0>)
   17e5c:	4295      	cmp	r5, r2
   17e5e:	dc03      	bgt.n	17e68 <atan+0x24>
   17e60:	4295      	cmp	r5, r2
   17e62:	d108      	bne.n	17e76 <atan+0x32>
   17e64:	2900      	cmp	r1, #0
   17e66:	d006      	beq.n	17e76 <atan+0x32>
   17e68:	1c30      	adds	r0, r6, #0
   17e6a:	1c39      	adds	r1, r7, #0
   17e6c:	1c32      	adds	r2, r6, #0
   17e6e:	1c3b      	adds	r3, r7, #0
   17e70:	f000 fefe 	bl	18c70 <____adddf3_from_thumb>
   17e74:	e109      	b.n	1808a <atan+0x246>
   17e76:	9904      	ldr	r1, [sp, #16]
   17e78:	2900      	cmp	r1, #0
   17e7a:	dc02      	bgt.n	17e82 <atan+0x3e>
   17e7c:	4e9d      	ldr	r6, [pc, #628]	(180f4 <.text+0x180f4>)
   17e7e:	4f9e      	ldr	r7, [pc, #632]	(180f8 <.text+0x180f8>)
   17e80:	e12c      	b.n	180dc <atan+0x298>
   17e82:	4e9e      	ldr	r6, [pc, #632]	(180fc <.text+0x180fc>)
   17e84:	4f9e      	ldr	r7, [pc, #632]	(18100 <.text+0x18100>)
   17e86:	e129      	b.n	180dc <atan+0x298>
   17e88:	4b9e      	ldr	r3, [pc, #632]	(18104 <.text+0x18104>)
   17e8a:	429d      	cmp	r5, r3
   17e8c:	dc0e      	bgt.n	17eac <atan+0x68>
   17e8e:	4b9e      	ldr	r3, [pc, #632]	(18108 <.text+0x18108>)
   17e90:	429d      	cmp	r5, r3
   17e92:	dc6e      	bgt.n	17f72 <atan+0x12e>
   17e94:	4a9d      	ldr	r2, [pc, #628]	(1810c <.text+0x1810c>)
   17e96:	4b9e      	ldr	r3, [pc, #632]	(18110 <.text+0x18110>)
   17e98:	f000 feea 	bl	18c70 <____adddf3_from_thumb>
   17e9c:	4a9d      	ldr	r2, [pc, #628]	(18114 <.text+0x18114>)
   17e9e:	4b9e      	ldr	r3, [pc, #632]	(18118 <.text+0x18118>)
   17ea0:	f000 fefa 	bl	18c98 <____gtdf2_from_thumb>
   17ea4:	2800      	cmp	r0, #0
   17ea6:	dd00      	ble.n	17eaa <atan+0x66>
   17ea8:	e118      	b.n	180dc <atan+0x298>
   17eaa:	e062      	b.n	17f72 <atan+0x12e>
   17eac:	f000 f978 	bl	181a0 <fabs>
   17eb0:	4b9a      	ldr	r3, [pc, #616]	(1811c <.text+0x1811c>)
   17eb2:	1c06      	adds	r6, r0, #0
   17eb4:	1c0f      	adds	r7, r1, #0
   17eb6:	429d      	cmp	r5, r3
   17eb8:	dc32      	bgt.n	17f20 <atan+0xdc>
   17eba:	4b99      	ldr	r3, [pc, #612]	(18120 <.text+0x18120>)
   17ebc:	429d      	cmp	r5, r3
   17ebe:	dc19      	bgt.n	17ef4 <atan+0xb0>
   17ec0:	1c32      	adds	r2, r6, #0
   17ec2:	1c3b      	adds	r3, r7, #0
   17ec4:	f000 fed4 	bl	18c70 <____adddf3_from_thumb>
   17ec8:	4a92      	ldr	r2, [pc, #584]	(18114 <.text+0x18114>)
   17eca:	4b93      	ldr	r3, [pc, #588]	(18118 <.text+0x18118>)
   17ecc:	f000 fed4 	bl	18c78 <____subdf3_from_thumb>
   17ed0:	4a94      	ldr	r2, [pc, #592]	(18124 <.text+0x18124>)
   17ed2:	4b95      	ldr	r3, [pc, #596]	(18128 <.text+0x18128>)
   17ed4:	1c04      	adds	r4, r0, #0
   17ed6:	1c0d      	adds	r5, r1, #0
   17ed8:	1c30      	adds	r0, r6, #0
   17eda:	1c39      	adds	r1, r7, #0
   17edc:	f000 fec8 	bl	18c70 <____adddf3_from_thumb>
   17ee0:	1c02      	adds	r2, r0, #0
   17ee2:	1c0b      	adds	r3, r1, #0
   17ee4:	1c20      	adds	r0, r4, #0
   17ee6:	1c29      	adds	r1, r5, #0
   17ee8:	f000 fed2 	bl	18c90 <____divdf3_from_thumb>
   17eec:	2200      	movs	r2, #0
   17eee:	1c06      	adds	r6, r0, #0
   17ef0:	1c0f      	adds	r7, r1, #0
   17ef2:	e03c      	b.n	17f6e <atan+0x12a>
   17ef4:	4a87      	ldr	r2, [pc, #540]	(18114 <.text+0x18114>)
   17ef6:	4b88      	ldr	r3, [pc, #544]	(18118 <.text+0x18118>)
   17ef8:	f000 febe 	bl	18c78 <____subdf3_from_thumb>
   17efc:	4a85      	ldr	r2, [pc, #532]	(18114 <.text+0x18114>)
   17efe:	4b86      	ldr	r3, [pc, #536]	(18118 <.text+0x18118>)
   17f00:	1c04      	adds	r4, r0, #0
   17f02:	1c0d      	adds	r5, r1, #0
   17f04:	1c30      	adds	r0, r6, #0
   17f06:	1c39      	adds	r1, r7, #0
   17f08:	f000 feb2 	bl	18c70 <____adddf3_from_thumb>
   17f0c:	1c0b      	adds	r3, r1, #0
   17f0e:	1c02      	adds	r2, r0, #0
   17f10:	1c29      	adds	r1, r5, #0
   17f12:	1c20      	adds	r0, r4, #0
   17f14:	f000 febc 	bl	18c90 <____divdf3_from_thumb>
   17f18:	2301      	movs	r3, #1
   17f1a:	1c06      	adds	r6, r0, #0
   17f1c:	1c0f      	adds	r7, r1, #0
   17f1e:	e02a      	b.n	17f76 <atan+0x132>
   17f20:	4b82      	ldr	r3, [pc, #520]	(1812c <.text+0x1812c>)
   17f22:	429d      	cmp	r5, r3
   17f24:	dc1a      	bgt.n	17f5c <atan+0x118>
   17f26:	4a82      	ldr	r2, [pc, #520]	(18130 <.text+0x18130>)
   17f28:	4b82      	ldr	r3, [pc, #520]	(18134 <.text+0x18134>)
   17f2a:	f000 fea5 	bl	18c78 <____subdf3_from_thumb>
   17f2e:	4a80      	ldr	r2, [pc, #512]	(18130 <.text+0x18130>)
   17f30:	4b80      	ldr	r3, [pc, #512]	(18134 <.text+0x18134>)
   17f32:	1c04      	adds	r4, r0, #0
   17f34:	1c0d      	adds	r5, r1, #0
   17f36:	1c30      	adds	r0, r6, #0
   17f38:	1c39      	adds	r1, r7, #0
   17f3a:	f000 fea1 	bl	18c80 <____muldf3_from_thumb>
   17f3e:	4a75      	ldr	r2, [pc, #468]	(18114 <.text+0x18114>)
   17f40:	4b75      	ldr	r3, [pc, #468]	(18118 <.text+0x18118>)
   17f42:	f000 fe95 	bl	18c70 <____adddf3_from_thumb>
   17f46:	1c02      	adds	r2, r0, #0
   17f48:	1c0b      	adds	r3, r1, #0
   17f4a:	1c20      	adds	r0, r4, #0
   17f4c:	1c29      	adds	r1, r5, #0
   17f4e:	f000 fe9f 	bl	18c90 <____divdf3_from_thumb>
   17f52:	1c0f      	adds	r7, r1, #0
   17f54:	1c06      	adds	r6, r0, #0
   17f56:	2102      	movs	r1, #2
   17f58:	9105      	str	r1, [sp, #20]
   17f5a:	e00d      	b.n	17f78 <atan+0x134>
   17f5c:	1c32      	adds	r2, r6, #0
   17f5e:	1c3b      	adds	r3, r7, #0
   17f60:	4875      	ldr	r0, [pc, #468]	(18138 <.text+0x18138>)
   17f62:	4976      	ldr	r1, [pc, #472]	(1813c <.text+0x1813c>)
   17f64:	f000 fe94 	bl	18c90 <____divdf3_from_thumb>
   17f68:	2203      	movs	r2, #3
   17f6a:	1c06      	adds	r6, r0, #0
   17f6c:	1c0f      	adds	r7, r1, #0
   17f6e:	9205      	str	r2, [sp, #20]
   17f70:	e002      	b.n	17f78 <atan+0x134>
   17f72:	2301      	movs	r3, #1
   17f74:	425b      	negs	r3, r3
   17f76:	9305      	str	r3, [sp, #20]
   17f78:	1c32      	adds	r2, r6, #0
   17f7a:	1c3b      	adds	r3, r7, #0
   17f7c:	1c30      	adds	r0, r6, #0
   17f7e:	1c39      	adds	r1, r7, #0
   17f80:	f000 fe7e 	bl	18c80 <____muldf3_from_thumb>
   17f84:	1c02      	adds	r2, r0, #0
   17f86:	1c0b      	adds	r3, r1, #0
   17f88:	9000      	str	r0, [sp, #0]
   17f8a:	9101      	str	r1, [sp, #4]
   17f8c:	f000 fe78 	bl	18c80 <____muldf3_from_thumb>
   17f90:	4a6b      	ldr	r2, [pc, #428]	(18140 <.text+0x18140>)
   17f92:	4b6c      	ldr	r3, [pc, #432]	(18144 <.text+0x18144>)
   17f94:	1c04      	adds	r4, r0, #0
   17f96:	1c0d      	adds	r5, r1, #0
   17f98:	f000 fe72 	bl	18c80 <____muldf3_from_thumb>
   17f9c:	4a6a      	ldr	r2, [pc, #424]	(18148 <.text+0x18148>)
   17f9e:	4b6b      	ldr	r3, [pc, #428]	(1814c <.text+0x1814c>)
   17fa0:	f000 fe66 	bl	18c70 <____adddf3_from_thumb>
   17fa4:	1c02      	adds	r2, r0, #0
   17fa6:	1c0b      	adds	r3, r1, #0
   17fa8:	1c20      	adds	r0, r4, #0
   17faa:	1c29      	adds	r1, r5, #0
   17fac:	f000 fe68 	bl	18c80 <____muldf3_from_thumb>
   17fb0:	4a67      	ldr	r2, [pc, #412]	(18150 <.text+0x18150>)
   17fb2:	4b68      	ldr	r3, [pc, #416]	(18154 <.text+0x18154>)
   17fb4:	f000 fe5c 	bl	18c70 <____adddf3_from_thumb>
   17fb8:	1c02      	adds	r2, r0, #0
   17fba:	1c0b      	adds	r3, r1, #0
   17fbc:	1c20      	adds	r0, r4, #0
   17fbe:	1c29      	adds	r1, r5, #0
   17fc0:	f000 fe5e 	bl	18c80 <____muldf3_from_thumb>
   17fc4:	4a64      	ldr	r2, [pc, #400]	(18158 <.text+0x18158>)
   17fc6:	4b65      	ldr	r3, [pc, #404]	(1815c <.text+0x1815c>)
   17fc8:	f000 fe52 	bl	18c70 <____adddf3_from_thumb>
   17fcc:	1c02      	adds	r2, r0, #0
   17fce:	1c0b      	adds	r3, r1, #0
   17fd0:	1c20      	adds	r0, r4, #0
   17fd2:	1c29      	adds	r1, r5, #0
   17fd4:	f000 fe54 	bl	18c80 <____muldf3_from_thumb>
   17fd8:	4a61      	ldr	r2, [pc, #388]	(18160 <.text+0x18160>)
   17fda:	4b62      	ldr	r3, [pc, #392]	(18164 <.text+0x18164>)
   17fdc:	f000 fe48 	bl	18c70 <____adddf3_from_thumb>
   17fe0:	1c02      	adds	r2, r0, #0
   17fe2:	1c0b      	adds	r3, r1, #0
   17fe4:	1c20      	adds	r0, r4, #0
   17fe6:	1c29      	adds	r1, r5, #0
   17fe8:	f000 fe4a 	bl	18c80 <____muldf3_from_thumb>
   17fec:	4a5e      	ldr	r2, [pc, #376]	(18168 <.text+0x18168>)
   17fee:	4b5f      	ldr	r3, [pc, #380]	(1816c <.text+0x1816c>)
   17ff0:	f000 fe3e 	bl	18c70 <____adddf3_from_thumb>
   17ff4:	1c02      	adds	r2, r0, #0
   17ff6:	1c0b      	adds	r3, r1, #0
   17ff8:	9800      	ldr	r0, [sp, #0]
   17ffa:	9901      	ldr	r1, [sp, #4]
   17ffc:	f000 fe40 	bl	18c80 <____muldf3_from_thumb>
   18000:	4a5b      	ldr	r2, [pc, #364]	(18170 <.text+0x18170>)
   18002:	4b5c      	ldr	r3, [pc, #368]	(18174 <.text+0x18174>)
   18004:	9002      	str	r0, [sp, #8]
   18006:	9103      	str	r1, [sp, #12]
   18008:	1c20      	adds	r0, r4, #0
   1800a:	1c29      	adds	r1, r5, #0
   1800c:	f000 fe38 	bl	18c80 <____muldf3_from_thumb>
   18010:	4a59      	ldr	r2, [pc, #356]	(18178 <.text+0x18178>)
   18012:	4b5a      	ldr	r3, [pc, #360]	(1817c <.text+0x1817c>)
   18014:	f000 fe30 	bl	18c78 <____subdf3_from_thumb>
   18018:	1c02      	adds	r2, r0, #0
   1801a:	1c0b      	adds	r3, r1, #0
   1801c:	1c20      	adds	r0, r4, #0
   1801e:	1c29      	adds	r1, r5, #0
   18020:	f000 fe2e 	bl	18c80 <____muldf3_from_thumb>
   18024:	4a56      	ldr	r2, [pc, #344]	(18180 <.text+0x18180>)
   18026:	4b57      	ldr	r3, [pc, #348]	(18184 <.text+0x18184>)
   18028:	f000 fe26 	bl	18c78 <____subdf3_from_thumb>
   1802c:	1c02      	adds	r2, r0, #0
   1802e:	1c0b      	adds	r3, r1, #0
   18030:	1c20      	adds	r0, r4, #0
   18032:	1c29      	adds	r1, r5, #0
   18034:	f000 fe24 	bl	18c80 <____muldf3_from_thumb>
   18038:	4a53      	ldr	r2, [pc, #332]	(18188 <.text+0x18188>)
   1803a:	4b54      	ldr	r3, [pc, #336]	(1818c <.text+0x1818c>)
   1803c:	f000 fe1c 	bl	18c78 <____subdf3_from_thumb>
   18040:	1c02      	adds	r2, r0, #0
   18042:	1c0b      	adds	r3, r1, #0
   18044:	1c20      	adds	r0, r4, #0
   18046:	1c29      	adds	r1, r5, #0
   18048:	f000 fe1a 	bl	18c80 <____muldf3_from_thumb>
   1804c:	4a50      	ldr	r2, [pc, #320]	(18190 <.text+0x18190>)
   1804e:	4b51      	ldr	r3, [pc, #324]	(18194 <.text+0x18194>)
   18050:	f000 fe12 	bl	18c78 <____subdf3_from_thumb>
   18054:	1c02      	adds	r2, r0, #0
   18056:	1c0b      	adds	r3, r1, #0
   18058:	1c20      	adds	r0, r4, #0
   1805a:	1c29      	adds	r1, r5, #0
   1805c:	f000 fe10 	bl	18c80 <____muldf3_from_thumb>
   18060:	1c0b      	adds	r3, r1, #0
   18062:	9905      	ldr	r1, [sp, #20]
   18064:	1c02      	adds	r2, r0, #0
   18066:	2900      	cmp	r1, #0
   18068:	da12      	bge.n	18090 <atan+0x24c>
   1806a:	9802      	ldr	r0, [sp, #8]
   1806c:	9903      	ldr	r1, [sp, #12]
   1806e:	f000 fdff 	bl	18c70 <____adddf3_from_thumb>
   18072:	1c02      	adds	r2, r0, #0
   18074:	1c0b      	adds	r3, r1, #0
   18076:	1c30      	adds	r0, r6, #0
   18078:	1c39      	adds	r1, r7, #0
   1807a:	f000 fe01 	bl	18c80 <____muldf3_from_thumb>
   1807e:	1c02      	adds	r2, r0, #0
   18080:	1c0b      	adds	r3, r1, #0
   18082:	1c30      	adds	r0, r6, #0
   18084:	1c39      	adds	r1, r7, #0
   18086:	f000 fdf7 	bl	18c78 <____subdf3_from_thumb>
   1808a:	1c06      	adds	r6, r0, #0
   1808c:	1c0f      	adds	r7, r1, #0
   1808e:	e025      	b.n	180dc <atan+0x298>
   18090:	9905      	ldr	r1, [sp, #20]
   18092:	00cc      	lsls	r4, r1, #3
   18094:	9802      	ldr	r0, [sp, #8]
   18096:	9903      	ldr	r1, [sp, #12]
   18098:	f000 fdea 	bl	18c70 <____adddf3_from_thumb>
   1809c:	1c02      	adds	r2, r0, #0
   1809e:	1c0b      	adds	r3, r1, #0
   180a0:	1c30      	adds	r0, r6, #0
   180a2:	1c39      	adds	r1, r7, #0
   180a4:	f000 fdec 	bl	18c80 <____muldf3_from_thumb>
   180a8:	4d3b      	ldr	r5, [pc, #236]	(18198 <.text+0x18198>)
   180aa:	4b3c      	ldr	r3, [pc, #240]	(1819c <.text+0x1819c>)
   180ac:	1965      	adds	r5, r4, r5
   180ae:	18e4      	adds	r4, r4, r3
   180b0:	6822      	ldr	r2, [r4, #0]
   180b2:	6863      	ldr	r3, [r4, #4]
   180b4:	f000 fde0 	bl	18c78 <____subdf3_from_thumb>
   180b8:	1c32      	adds	r2, r6, #0
   180ba:	1c3b      	adds	r3, r7, #0
   180bc:	f000 fddc 	bl	18c78 <____subdf3_from_thumb>
   180c0:	1c02      	adds	r2, r0, #0
   180c2:	1c0b      	adds	r3, r1, #0
   180c4:	6828      	ldr	r0, [r5, #0]
   180c6:	6869      	ldr	r1, [r5, #4]
   180c8:	f000 fdd6 	bl	18c78 <____subdf3_from_thumb>
   180cc:	9a04      	ldr	r2, [sp, #16]
   180ce:	2a00      	cmp	r2, #0
   180d0:	dadb      	bge.n	1808a <atan+0x246>
   180d2:	2280      	movs	r2, #128
   180d4:	0612      	lsls	r2, r2, #24
   180d6:	1883      	adds	r3, r0, r2
   180d8:	1c1e      	adds	r6, r3, #0
   180da:	1c0f      	adds	r7, r1, #0
   180dc:	1c30      	adds	r0, r6, #0
   180de:	1c39      	adds	r1, r7, #0
   180e0:	b006      	add	sp, #24
   180e2:	bcf0      	pop	{r4, r5, r6, r7}
   180e4:	bc04      	pop	{r2}
   180e6:	4710      	bx	r2
   180e8:	ffff 7fff 	undefined
   180ec:	ffff 440f 	vraddhn.i<illegal width 128>	d20, <illegal reg q7.5>, <illegal reg q7.5>
   180f0:	0000      	lsls	r0, r0, #0
   180f2:	7ff0      	ldrb	r0, [r6, #31]
   180f4:	21fb      	movs	r1, #251
   180f6:	bff9      	ittee	<und>
   180f8:	2d18      	cmp	r5, #24
   180fa:	5444      	strb	r4, [r0, r1]
   180fc:	21fb      	movs	r1, #251
   180fe:	3ff9      	subs	r7, #249
   18100:	2d18      	cmp	r5, #24
   18102:	5444      	strb	r4, [r0, r1]
   18104:	ffff 3fdb 	undefined
   18108:	ffff 3e1f 	vcvt.f32.u32	d19, d15, #1
   1810c:	e43c      	b.n	17988 <.text+0x17988>
   1810e:	7e37      	ldrb	r7, [r6, #24]
   18110:	759c      	strb	r4, [r3, #22]
   18112:	8800      	ldrh	r0, [r0, #0]
   18114:	0000      	lsls	r0, r0, #0
   18116:	3ff0      	subs	r7, #240
   18118:	0000      	lsls	r0, r0, #0
   1811a:	0000      	lsls	r0, r0, #0
   1811c:	ffff 3ff2 	undefined
   18120:	ffff 3fe5 	undefined
   18124:	0000      	lsls	r0, r0, #0
   18126:	4000      	ands	r0, r0
   18128:	0000      	lsls	r0, r0, #0
   1812a:	0000      	lsls	r0, r0, #0
   1812c:	7fff      	ldrb	r7, [r7, #31]
   1812e:	4003      	ands	r3, r0
   18130:	0000      	lsls	r0, r0, #0
   18132:	3ff8      	subs	r7, #248
   18134:	0000      	lsls	r0, r0, #0
   18136:	0000      	lsls	r0, r0, #0
   18138:	0000      	lsls	r0, r0, #0
   1813a:	bff0      	nop	{15}
   1813c:	0000      	lsls	r0, r0, #0
   1813e:	0000      	lsls	r0, r0, #0
   18140:	ad3a      	add	r5, sp, #232
   18142:	3f90      	subs	r7, #144
   18144:	da11      	bge.n	1816a <.text+0x1816a>
   18146:	e322      	b.n	1878e <__aeabi_fmul+0x26>
   18148:	7b4b      	ldrb	r3, [r1, #13]
   1814a:	3fa9      	subs	r7, #169
   1814c:	0deb      	lsrs	r3, r5, #23
   1814e:	2476      	movs	r4, #118
   18150:	0d66      	lsrs	r6, r4, #21
   18152:	3fb1      	subs	r7, #177
   18154:	3d51      	subs	r5, #81
   18156:	a0d0      	add	r0, pc, #832	(adr r0,18498 <__aeabi_d2f+0x7c>)
   18158:	45cd      	cmp	sp, r9
   1815a:	3fb7      	subs	r7, #183
   1815c:	206e      	movs	r0, #110
   1815e:	c54c      	stmia	r5!, {r2, r3, r6}
   18160:	4924      	ldr	r1, [pc, #144]	(181f4 <floor+0x3c>)
   18162:	3fc2      	subs	r7, #194
   18164:	83ff      	strh	r7, [r7, #30]
   18166:	9200      	str	r2, [sp, #0]
   18168:	5555      	strb	r5, [r2, r5]
   1816a:	3fd5      	subs	r7, #213
   1816c:	550d      	strb	r5, [r1, r4]
   1816e:	5555      	strb	r5, [r2, r5]
   18170:	b444      	push	{r2, r6}
   18172:	bfa2      	ittt	ge
   18174:	6c2f      	ldr	r7, [r5, #64]
   18176:	2c6a      	cmp	r4, #106
   18178:	de2d      	bal.n	181d6 <floor+0x1e>
   1817a:	3fad      	subs	r7, #173
   1817c:	fd9a 52de 	ldc2	2, cr5, [sl, #888]
   18180:	b0f2      	sub	sp, #456
   18182:	3fb3      	subs	r7, #179
   18184:	9a6d      	ldr	r2, [sp, #436]
   18186:	af74      	add	r7, sp, #464
   18188:	71c6      	strb	r6, [r0, #7]
   1818a:	3fbc      	subs	r7, #188
   1818c:	1671      	asrs	r1, r6, #25
   1818e:	fe23 9999 	mcr2	9, 1, r9, cr3, cr9, {4}
   18192:	3fc9      	subs	r7, #201
   18194:	ebc4 9998 	undefined
   18198:	9490      	str	r4, [sp, #576]
   1819a:	0001      	lsls	r1, r0, #0
   1819c:	94b0      	str	r4, [sp, #704]
   1819e:	0001      	lsls	r1, r0, #0

000181a0 <fabs>:
   181a0:	b510      	push	{r4, lr}
   181a2:	1c03      	adds	r3, r0, #0
   181a4:	4803      	ldr	r0, [pc, #12]	(181b4 <.text+0x181b4>)
   181a6:	1c0a      	adds	r2, r1, #0
   181a8:	4003      	ands	r3, r0
   181aa:	1c18      	adds	r0, r3, #0
   181ac:	1c11      	adds	r1, r2, #0
   181ae:	bc10      	pop	{r4}
   181b0:	bc04      	pop	{r2}
   181b2:	4710      	bx	r2
   181b4:	ffff 7fff 	undefined

000181b8 <floor>:
   181b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   181ba:	2200      	movs	r2, #0
   181bc:	2300      	movs	r3, #0
   181be:	b085      	sub	sp, #20
   181c0:	9200      	str	r2, [sp, #0]
   181c2:	9301      	str	r3, [sp, #4]
   181c4:	0043      	lsls	r3, r0, #1
   181c6:	0d5a      	lsrs	r2, r3, #21
   181c8:	4b3d      	ldr	r3, [pc, #244]	(182c0 <.text+0x182c0>)
   181ca:	18d4      	adds	r4, r2, r3
   181cc:	1c05      	adds	r5, r0, #0
   181ce:	1c0e      	adds	r6, r1, #0
   181d0:	1c07      	adds	r7, r0, #0
   181d2:	9102      	str	r1, [sp, #8]
   181d4:	2c13      	cmp	r4, #19
   181d6:	dc34      	bgt.n	18242 <floor+0x8a>
   181d8:	2c00      	cmp	r4, #0
   181da:	da16      	bge.n	1820a <floor+0x52>
   181dc:	4a39      	ldr	r2, [pc, #228]	(182c4 <.text+0x182c4>)
   181de:	4b3a      	ldr	r3, [pc, #232]	(182c8 <.text+0x182c8>)
   181e0:	f000 fd46 	bl	18c70 <____adddf3_from_thumb>
   181e4:	4a39      	ldr	r2, [pc, #228]	(182cc <.text+0x182cc>)
   181e6:	4b3a      	ldr	r3, [pc, #232]	(182d0 <.text+0x182d0>)
   181e8:	f000 fd56 	bl	18c98 <____gtdf2_from_thumb>
   181ec:	2800      	cmp	r0, #0
   181ee:	dd5c      	ble.n	182aa <floor+0xf2>
   181f0:	2d00      	cmp	r5, #0
   181f2:	db02      	blt.n	181fa <floor+0x42>
   181f4:	2700      	movs	r7, #0
   181f6:	9702      	str	r7, [sp, #8]
   181f8:	e057      	b.n	182aa <floor+0xf2>
   181fa:	4b36      	ldr	r3, [pc, #216]	(182d4 <.text+0x182d4>)
   181fc:	9c02      	ldr	r4, [sp, #8]
   181fe:	402b      	ands	r3, r5
   18200:	431c      	orrs	r4, r3
   18202:	d052      	beq.n	182aa <floor+0xf2>
   18204:	4f34      	ldr	r7, [pc, #208]	(182d8 <.text+0x182d8>)
   18206:	2200      	movs	r2, #0
   18208:	e04e      	b.n	182a8 <floor+0xf0>
   1820a:	4b34      	ldr	r3, [pc, #208]	(182dc <.text+0x182dc>)
   1820c:	9a02      	ldr	r2, [sp, #8]
   1820e:	4123      	asrs	r3, r4
   18210:	9304      	str	r3, [sp, #16]
   18212:	4003      	ands	r3, r0
   18214:	431a      	orrs	r2, r3
   18216:	d04d      	beq.n	182b4 <floor+0xfc>
   18218:	4a2a      	ldr	r2, [pc, #168]	(182c4 <.text+0x182c4>)
   1821a:	4b2b      	ldr	r3, [pc, #172]	(182c8 <.text+0x182c8>)
   1821c:	f000 fd28 	bl	18c70 <____adddf3_from_thumb>
   18220:	4a2a      	ldr	r2, [pc, #168]	(182cc <.text+0x182cc>)
   18222:	4b2b      	ldr	r3, [pc, #172]	(182d0 <.text+0x182d0>)
   18224:	f000 fd38 	bl	18c98 <____gtdf2_from_thumb>
   18228:	2800      	cmp	r0, #0
   1822a:	dd3e      	ble.n	182aa <floor+0xf2>
   1822c:	2d00      	cmp	r5, #0
   1822e:	da03      	bge.n	18238 <floor+0x80>
   18230:	2380      	movs	r3, #128
   18232:	035b      	lsls	r3, r3, #13
   18234:	4123      	asrs	r3, r4
   18236:	18ef      	adds	r7, r5, r3
   18238:	9b04      	ldr	r3, [sp, #16]
   1823a:	2400      	movs	r4, #0
   1823c:	439f      	bics	r7, r3
   1823e:	9402      	str	r4, [sp, #8]
   18240:	e033      	b.n	182aa <floor+0xf2>
   18242:	2c33      	cmp	r4, #51
   18244:	dd0a      	ble.n	1825c <floor+0xa4>
   18246:	2380      	movs	r3, #128
   18248:	00db      	lsls	r3, r3, #3
   1824a:	429c      	cmp	r4, r3
   1824c:	d132      	bne.n	182b4 <floor+0xfc>
   1824e:	1c2a      	adds	r2, r5, #0
   18250:	1c33      	adds	r3, r6, #0
   18252:	f000 fd0d 	bl	18c70 <____adddf3_from_thumb>
   18256:	1c05      	adds	r5, r0, #0
   18258:	1c0e      	adds	r6, r1, #0
   1825a:	e02b      	b.n	182b4 <floor+0xfc>
   1825c:	4b20      	ldr	r3, [pc, #128]	(182e0 <.text+0x182e0>)
   1825e:	18d2      	adds	r2, r2, r3
   18260:	2301      	movs	r3, #1
   18262:	425b      	negs	r3, r3
   18264:	40d3      	lsrs	r3, r2
   18266:	9a02      	ldr	r2, [sp, #8]
   18268:	9303      	str	r3, [sp, #12]
   1826a:	421a      	tst	r2, r3
   1826c:	d022      	beq.n	182b4 <floor+0xfc>
   1826e:	4a15      	ldr	r2, [pc, #84]	(182c4 <.text+0x182c4>)
   18270:	4b15      	ldr	r3, [pc, #84]	(182c8 <.text+0x182c8>)
   18272:	f000 fcfd 	bl	18c70 <____adddf3_from_thumb>
   18276:	4a15      	ldr	r2, [pc, #84]	(182cc <.text+0x182cc>)
   18278:	4b15      	ldr	r3, [pc, #84]	(182d0 <.text+0x182d0>)
   1827a:	f000 fd0d 	bl	18c98 <____gtdf2_from_thumb>
   1827e:	2800      	cmp	r0, #0
   18280:	dd13      	ble.n	182aa <floor+0xf2>
   18282:	2d00      	cmp	r5, #0
   18284:	da0d      	bge.n	182a2 <floor+0xea>
   18286:	2c14      	cmp	r4, #20
   18288:	d101      	bne.n	1828e <floor+0xd6>
   1828a:	3701      	adds	r7, #1
   1828c:	e009      	b.n	182a2 <floor+0xea>
   1828e:	2234      	movs	r2, #52
   18290:	1b12      	subs	r2, r2, r4
   18292:	2301      	movs	r3, #1
   18294:	9c02      	ldr	r4, [sp, #8]
   18296:	4093      	lsls	r3, r2
   18298:	18e3      	adds	r3, r4, r3
   1829a:	42a3      	cmp	r3, r4
   1829c:	d200      	bcs.n	182a0 <floor+0xe8>
   1829e:	3701      	adds	r7, #1
   182a0:	9302      	str	r3, [sp, #8]
   182a2:	9a02      	ldr	r2, [sp, #8]
   182a4:	9b03      	ldr	r3, [sp, #12]
   182a6:	439a      	bics	r2, r3
   182a8:	9202      	str	r2, [sp, #8]
   182aa:	9c02      	ldr	r4, [sp, #8]
   182ac:	9700      	str	r7, [sp, #0]
   182ae:	9401      	str	r4, [sp, #4]
   182b0:	9d00      	ldr	r5, [sp, #0]
   182b2:	9e01      	ldr	r6, [sp, #4]
   182b4:	1c28      	adds	r0, r5, #0
   182b6:	1c31      	adds	r1, r6, #0
   182b8:	b005      	add	sp, #20
   182ba:	bcf0      	pop	{r4, r5, r6, r7}
   182bc:	bc04      	pop	{r2}
   182be:	4710      	bx	r2
   182c0:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   182c4:	e43c      	b.n	17b40 <.text+0x17b40>
   182c6:	7e37      	ldrb	r7, [r6, #24]
   182c8:	759c      	strb	r4, [r3, #22]
   182ca:	8800      	ldrh	r0, [r0, #0]
	...
   182d4:	ffff 7fff 	undefined
   182d8:	0000      	lsls	r0, r0, #0
   182da:	bff0      	nop	{15}
   182dc:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   182e0:	fbed ffff 	undefined

000182e4 <matherr>:
   182e4:	2000      	movs	r0, #0
   182e6:	4770      	bx	lr

000182e8 <scalbn>:
   182e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   182ea:	4f34      	ldr	r7, [pc, #208]	(183bc <.text+0x183bc>)
   182ec:	1c03      	adds	r3, r0, #0
   182ee:	b081      	sub	sp, #4
   182f0:	403b      	ands	r3, r7
   182f2:	9200      	str	r2, [sp, #0]
   182f4:	151a      	asrs	r2, r3, #20
   182f6:	1c05      	adds	r5, r0, #0
   182f8:	1c0e      	adds	r6, r1, #0
   182fa:	2a00      	cmp	r2, #0
   182fc:	d117      	bne.n	1832e <scalbn+0x46>
   182fe:	4b30      	ldr	r3, [pc, #192]	(183c0 <.text+0x183c0>)
   18300:	4003      	ands	r3, r0
   18302:	4319      	orrs	r1, r3
   18304:	d054      	beq.n	183b0 <scalbn+0xc8>
   18306:	4a2f      	ldr	r2, [pc, #188]	(183c4 <.text+0x183c4>)
   18308:	4b2f      	ldr	r3, [pc, #188]	(183c8 <.text+0x183c8>)
   1830a:	1c28      	adds	r0, r5, #0
   1830c:	1c31      	adds	r1, r6, #0
   1830e:	f000 fcb7 	bl	18c80 <____muldf3_from_thumb>
   18312:	4b2e      	ldr	r3, [pc, #184]	(183cc <.text+0x183cc>)
   18314:	9a00      	ldr	r2, [sp, #0]
   18316:	1c05      	adds	r5, r0, #0
   18318:	1c0e      	adds	r6, r1, #0
   1831a:	429a      	cmp	r2, r3
   1831c:	db05      	blt.n	1832a <scalbn+0x42>
   1831e:	1c03      	adds	r3, r0, #0
   18320:	403b      	ands	r3, r7
   18322:	151b      	asrs	r3, r3, #20
   18324:	1c1a      	adds	r2, r3, #0
   18326:	3a36      	subs	r2, #54
   18328:	e001      	b.n	1832e <scalbn+0x46>
   1832a:	1c28      	adds	r0, r5, #0
   1832c:	e02e      	b.n	1838c <scalbn+0xa4>
   1832e:	4b28      	ldr	r3, [pc, #160]	(183d0 <.text+0x183d0>)
   18330:	429a      	cmp	r2, r3
   18332:	d106      	bne.n	18342 <scalbn+0x5a>
   18334:	1c28      	adds	r0, r5, #0
   18336:	1c31      	adds	r1, r6, #0
   18338:	1c2a      	adds	r2, r5, #0
   1833a:	1c33      	adds	r3, r6, #0
   1833c:	f000 fc98 	bl	18c70 <____adddf3_from_thumb>
   18340:	e034      	b.n	183ac <scalbn+0xc4>
   18342:	9b00      	ldr	r3, [sp, #0]
   18344:	18d7      	adds	r7, r2, r3
   18346:	4b23      	ldr	r3, [pc, #140]	(183d4 <.text+0x183d4>)
   18348:	429f      	cmp	r7, r3
   1834a:	dc10      	bgt.n	1836e <scalbn+0x86>
   1834c:	2f00      	cmp	r7, #0
   1834e:	dd07      	ble.n	18360 <scalbn+0x78>
   18350:	4a21      	ldr	r2, [pc, #132]	(183d8 <.text+0x183d8>)
   18352:	1c01      	adds	r1, r0, #0
   18354:	4011      	ands	r1, r2
   18356:	1c0b      	adds	r3, r1, #0
   18358:	053a      	lsls	r2, r7, #20
   1835a:	4313      	orrs	r3, r2
   1835c:	1c1d      	adds	r5, r3, #0
   1835e:	e027      	b.n	183b0 <scalbn+0xc8>
   18360:	1c3a      	adds	r2, r7, #0
   18362:	3236      	adds	r2, #54
   18364:	dc15      	bgt.n	18392 <scalbn+0xaa>
   18366:	4b1d      	ldr	r3, [pc, #116]	(183dc <.text+0x183dc>)
   18368:	9a00      	ldr	r2, [sp, #0]
   1836a:	429a      	cmp	r2, r3
   1836c:	dd08      	ble.n	18380 <scalbn+0x98>
   1836e:	1c2a      	adds	r2, r5, #0
   18370:	1c33      	adds	r3, r6, #0
   18372:	481b      	ldr	r0, [pc, #108]	(183e0 <.text+0x183e0>)
   18374:	491b      	ldr	r1, [pc, #108]	(183e4 <.text+0x183e4>)
   18376:	f000 f83f 	bl	183f8 <copysign>
   1837a:	4a19      	ldr	r2, [pc, #100]	(183e0 <.text+0x183e0>)
   1837c:	4b19      	ldr	r3, [pc, #100]	(183e4 <.text+0x183e4>)
   1837e:	e013      	b.n	183a8 <scalbn+0xc0>
   18380:	4819      	ldr	r0, [pc, #100]	(183e8 <.text+0x183e8>)
   18382:	491a      	ldr	r1, [pc, #104]	(183ec <.text+0x183ec>)
   18384:	1c2a      	adds	r2, r5, #0
   18386:	1c33      	adds	r3, r6, #0
   18388:	f000 f836 	bl	183f8 <copysign>
   1838c:	4a16      	ldr	r2, [pc, #88]	(183e8 <.text+0x183e8>)
   1838e:	4b17      	ldr	r3, [pc, #92]	(183ec <.text+0x183ec>)
   18390:	e00a      	b.n	183a8 <scalbn+0xc0>
   18392:	4b11      	ldr	r3, [pc, #68]	(183d8 <.text+0x183d8>)
   18394:	4018      	ands	r0, r3
   18396:	1c3b      	adds	r3, r7, #0
   18398:	3336      	adds	r3, #54
   1839a:	051b      	lsls	r3, r3, #20
   1839c:	1c01      	adds	r1, r0, #0
   1839e:	4319      	orrs	r1, r3
   183a0:	4a13      	ldr	r2, [pc, #76]	(183f0 <.text+0x183f0>)
   183a2:	4b14      	ldr	r3, [pc, #80]	(183f4 <.text+0x183f4>)
   183a4:	1c08      	adds	r0, r1, #0
   183a6:	1c31      	adds	r1, r6, #0
   183a8:	f000 fc6a 	bl	18c80 <____muldf3_from_thumb>
   183ac:	1c05      	adds	r5, r0, #0
   183ae:	1c0e      	adds	r6, r1, #0
   183b0:	1c28      	adds	r0, r5, #0
   183b2:	1c31      	adds	r1, r6, #0
   183b4:	b001      	add	sp, #4
   183b6:	bcf0      	pop	{r4, r5, r6, r7}
   183b8:	bc04      	pop	{r2}
   183ba:	4710      	bx	r2
   183bc:	0000      	lsls	r0, r0, #0
   183be:	7ff0      	ldrb	r0, [r6, #31]
   183c0:	ffff 7fff 	undefined
   183c4:	0000      	lsls	r0, r0, #0
   183c6:	4350      	muls	r0, r2
   183c8:	0000      	lsls	r0, r0, #0
   183ca:	0000      	lsls	r0, r0, #0
   183cc:	3cb0      	subs	r4, #176
   183ce:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
   183d2:	0000      	lsls	r0, r0, #0
   183d4:	07fe      	lsls	r6, r7, #31
   183d6:	0000      	lsls	r0, r0, #0
   183d8:	ffff 800f 	vaddl.u<illegal width 64>	q12, d15, d15
   183dc:	c350      	stmia	r3!, {r4, r6}
   183de:	0000      	lsls	r0, r0, #0
   183e0:	e43c      	b.n	17c5c <.text+0x17c5c>
   183e2:	7e37      	ldrb	r7, [r6, #24]
   183e4:	759c      	strb	r4, [r3, #22]
   183e6:	8800      	ldrh	r0, [r0, #0]
   183e8:	6e1f      	ldr	r7, [r3, #96]
   183ea:	01a5      	lsls	r5, r4, #6
   183ec:	f359 c2f8 	blx	f719e0 <__ctors_end__+0xf5824c>
   183f0:	0000      	lsls	r0, r0, #0
   183f2:	3c90      	subs	r4, #144
   183f4:	0000      	lsls	r0, r0, #0
	...

000183f8 <copysign>:
   183f8:	b530      	push	{r4, r5, lr}
   183fa:	4b07      	ldr	r3, [pc, #28]	(18418 <.text+0x18418>)
   183fc:	1c04      	adds	r4, r0, #0
   183fe:	401c      	ands	r4, r3
   18400:	2380      	movs	r3, #128
   18402:	1c15      	adds	r5, r2, #0
   18404:	061b      	lsls	r3, r3, #24
   18406:	402b      	ands	r3, r5
   18408:	1c0a      	adds	r2, r1, #0
   1840a:	431c      	orrs	r4, r3
   1840c:	1c20      	adds	r0, r4, #0
   1840e:	1c11      	adds	r1, r2, #0
   18410:	bc30      	pop	{r4, r5}
   18412:	bc04      	pop	{r2}
   18414:	4710      	bx	r2
   18416:	0000      	lsls	r0, r0, #0
   18418:	ffff 7fff 	undefined

0001841c <__aeabi_d2f>:
   1841c:	e1a02080 	mov	r2, r0, lsl #1
   18420:	e2523207 	subs	r3, r2, #1879048192	; 0x70000000
   18424:	2253c602 	subcss	ip, r3, #2097152	; 0x200000
   18428:	227cc57f 	rsbcss	ip, ip, #532676608	; 0x1fc00000
   1842c:	9a000006 	bls	1844c <__aeabi_d2f+0x30>
   18430:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   18434:	e1a02181 	mov	r2, r1, lsl #3
   18438:	e18c1ea1 	orr	r1, ip, r1, lsr #29
   1843c:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
   18440:	e0a10103 	adc	r0, r1, r3, lsl #2
   18444:	03c00001 	biceq	r0, r0, #1	; 0x1
   18448:	e12fff1e 	bx	lr
   1844c:	e3100101 	tst	r0, #1073741824	; 0x40000000
   18450:	1a00000f 	bne	18494 <__aeabi_d2f+0x78>
   18454:	e293262e 	adds	r2, r3, #48234496	; 0x2e00000
   18458:	b2000102 	andlt	r0, r0, #-2147483648	; 0x80000000
   1845c:	b12fff1e 	bxlt	lr
   18460:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   18464:	e1a02aa2 	mov	r2, r2, lsr #21
   18468:	e2622018 	rsb	r2, r2, #24	; 0x18
   1846c:	e262c020 	rsb	ip, r2, #32	; 0x20
   18470:	e1b03c11 	movs	r3, r1, lsl ip
   18474:	e1a01231 	mov	r1, r1, lsr r2
   18478:	13811001 	orrne	r1, r1, #1	; 0x1
   1847c:	e1a03580 	mov	r3, r0, lsl #11
   18480:	e1a035a3 	mov	r3, r3, lsr #11
   18484:	e1811c13 	orr	r1, r1, r3, lsl ip
   18488:	e1a03233 	mov	r3, r3, lsr r2
   1848c:	e1a03083 	mov	r3, r3, lsl #1
   18490:	eaffffe6 	b	18430 <__aeabi_d2f+0x14>
   18494:	e1f03ac2 	mvns	r3, r2, asr #21
   18498:	1a000003 	bne	184ac <__aeabi_d2f+0x90>
   1849c:	e1913600 	orrs	r3, r1, r0, lsl #12
   184a0:	13a0047f 	movne	r0, #2130706432	; 0x7f000000
   184a4:	13800503 	orrne	r0, r0, #12582912	; 0xc00000
   184a8:	112fff1e 	bxne	lr
   184ac:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   184b0:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   184b4:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   184b8:	e12fff1e 	bx	lr

000184bc <__aeabi_frsub>:
   184bc:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
   184c0:	ea000000 	b	184c8 <__addsf3>

000184c4 <__aeabi_fsub>:
   184c4:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

000184c8 <__addsf3>:
   184c8:	e1b02080 	movs	r2, r0, lsl #1
   184cc:	11b03081 	movnes	r3, r1, lsl #1
   184d0:	11320003 	teqne	r2, r3
   184d4:	11f0cc42 	mvnnes	ip, r2, asr #24
   184d8:	11f0cc43 	mvnnes	ip, r3, asr #24
   184dc:	0a000047 	beq	18600 <__addsf3+0x138>
   184e0:	e1a02c22 	mov	r2, r2, lsr #24
   184e4:	e0723c23 	rsbs	r3, r2, r3, lsr #24
   184e8:	c0822003 	addgt	r2, r2, r3
   184ec:	c0201001 	eorgt	r1, r0, r1
   184f0:	c0210000 	eorgt	r0, r1, r0
   184f4:	c0201001 	eorgt	r1, r0, r1
   184f8:	b2633000 	rsblt	r3, r3, #0	; 0x0
   184fc:	e3530019 	cmp	r3, #25	; 0x19
   18500:	812fff1e 	bxhi	lr
   18504:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   18508:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   1850c:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
   18510:	12600000 	rsbne	r0, r0, #0	; 0x0
   18514:	e3110102 	tst	r1, #-2147483648	; 0x80000000
   18518:	e3811502 	orr	r1, r1, #8388608	; 0x800000
   1851c:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
   18520:	12611000 	rsbne	r1, r1, #0	; 0x0
   18524:	e1320003 	teq	r2, r3
   18528:	0a00002e 	beq	185e8 <__addsf3+0x120>
   1852c:	e2422001 	sub	r2, r2, #1	; 0x1
   18530:	e0900351 	adds	r0, r0, r1, asr r3
   18534:	e2633020 	rsb	r3, r3, #32	; 0x20
   18538:	e1a01311 	mov	r1, r1, lsl r3
   1853c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
   18540:	5a000001 	bpl	1854c <__addsf3+0x84>
   18544:	e2711000 	rsbs	r1, r1, #0	; 0x0
   18548:	e2e00000 	rsc	r0, r0, #0	; 0x0
   1854c:	e3500502 	cmp	r0, #8388608	; 0x800000
   18550:	3a00000b 	bcc	18584 <__addsf3+0xbc>
   18554:	e3500401 	cmp	r0, #16777216	; 0x1000000
   18558:	3a000004 	bcc	18570 <__addsf3+0xa8>
   1855c:	e1b000a0 	movs	r0, r0, lsr #1
   18560:	e1a01061 	mov	r1, r1, rrx
   18564:	e2822001 	add	r2, r2, #1	; 0x1
   18568:	e35200fe 	cmp	r2, #254	; 0xfe
   1856c:	2a000038 	bcs	18654 <__addsf3+0x18c>
   18570:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
   18574:	e0a00b82 	adc	r0, r0, r2, lsl #23
   18578:	03c00001 	biceq	r0, r0, #1	; 0x1
   1857c:	e1800003 	orr	r0, r0, r3
   18580:	e12fff1e 	bx	lr
   18584:	e1b01081 	movs	r1, r1, lsl #1
   18588:	e0a00000 	adc	r0, r0, r0
   1858c:	e3100502 	tst	r0, #8388608	; 0x800000
   18590:	e2422001 	sub	r2, r2, #1	; 0x1
   18594:	1afffff5 	bne	18570 <__addsf3+0xa8>
   18598:	e1b0c620 	movs	ip, r0, lsr #12
   1859c:	01a00600 	moveq	r0, r0, lsl #12
   185a0:	0242200c 	subeq	r2, r2, #12	; 0xc
   185a4:	e31008ff 	tst	r0, #16711680	; 0xff0000
   185a8:	01a00400 	moveq	r0, r0, lsl #8
   185ac:	02422008 	subeq	r2, r2, #8	; 0x8
   185b0:	e310060f 	tst	r0, #15728640	; 0xf00000
   185b4:	01a00200 	moveq	r0, r0, lsl #4
   185b8:	02422004 	subeq	r2, r2, #4	; 0x4
   185bc:	e3100503 	tst	r0, #12582912	; 0xc00000
   185c0:	01a00100 	moveq	r0, r0, lsl #2
   185c4:	02422002 	subeq	r2, r2, #2	; 0x2
   185c8:	e3500502 	cmp	r0, #8388608	; 0x800000
   185cc:	31a00080 	movcc	r0, r0, lsl #1
   185d0:	e2d22000 	sbcs	r2, r2, #0	; 0x0
   185d4:	a0800b82 	addge	r0, r0, r2, lsl #23
   185d8:	b2622000 	rsblt	r2, r2, #0	; 0x0
   185dc:	a1800003 	orrge	r0, r0, r3
   185e0:	b1830230 	orrlt	r0, r3, r0, lsr r2
   185e4:	e12fff1e 	bx	lr
   185e8:	e3320000 	teq	r2, #0	; 0x0
   185ec:	e2211502 	eor	r1, r1, #8388608	; 0x800000
   185f0:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
   185f4:	02822001 	addeq	r2, r2, #1	; 0x1
   185f8:	12433001 	subne	r3, r3, #1	; 0x1
   185fc:	eaffffca 	b	1852c <__addsf3+0x64>
   18600:	e1a03081 	mov	r3, r1, lsl #1
   18604:	e1f0cc42 	mvns	ip, r2, asr #24
   18608:	11f0cc43 	mvnnes	ip, r3, asr #24
   1860c:	0a000013 	beq	18660 <__addsf3+0x198>
   18610:	e1320003 	teq	r2, r3
   18614:	0a000002 	beq	18624 <__addsf3+0x15c>
   18618:	e3320000 	teq	r2, #0	; 0x0
   1861c:	01a00001 	moveq	r0, r1
   18620:	e12fff1e 	bx	lr
   18624:	e1300001 	teq	r0, r1
   18628:	13a00000 	movne	r0, #0	; 0x0
   1862c:	112fff1e 	bxne	lr
   18630:	e31204ff 	tst	r2, #-16777216	; 0xff000000
   18634:	1a000002 	bne	18644 <__addsf3+0x17c>
   18638:	e1b00080 	movs	r0, r0, lsl #1
   1863c:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
   18640:	e12fff1e 	bx	lr
   18644:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
   18648:	32800502 	addcc	r0, r0, #8388608	; 0x800000
   1864c:	312fff1e 	bxcc	lr
   18650:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
   18654:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
   18658:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   1865c:	e12fff1e 	bx	lr
   18660:	e1f02c42 	mvns	r2, r2, asr #24
   18664:	11a00001 	movne	r0, r1
   18668:	01f03c43 	mvneqs	r3, r3, asr #24
   1866c:	11a01000 	movne	r1, r0
   18670:	e1b02480 	movs	r2, r0, lsl #9
   18674:	01b03481 	moveqs	r3, r1, lsl #9
   18678:	01300001 	teqeq	r0, r1
   1867c:	13800501 	orrne	r0, r0, #4194304	; 0x400000
   18680:	e12fff1e 	bx	lr

00018684 <__aeabi_ui2f>:
   18684:	e3a03000 	mov	r3, #0	; 0x0
   18688:	ea000001 	b	18694 <__aeabi_i2f+0x8>

0001868c <__aeabi_i2f>:
   1868c:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
   18690:	42600000 	rsbmi	r0, r0, #0	; 0x0
   18694:	e1b0c000 	movs	ip, r0
   18698:	012fff1e 	bxeq	lr
   1869c:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
   186a0:	e1a01000 	mov	r1, r0
   186a4:	e3a00000 	mov	r0, #0	; 0x0
   186a8:	ea00000f 	b	186ec <__aeabi_l2f+0x30>

000186ac <__aeabi_ul2f>:
   186ac:	e1902001 	orrs	r2, r0, r1
   186b0:	012fff1e 	bxeq	lr
   186b4:	e3a03000 	mov	r3, #0	; 0x0
   186b8:	ea000005 	b	186d4 <__aeabi_l2f+0x18>

000186bc <__aeabi_l2f>:
   186bc:	e1902001 	orrs	r2, r0, r1
   186c0:	012fff1e 	bxeq	lr
   186c4:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
   186c8:	5a000001 	bpl	186d4 <__aeabi_l2f+0x18>
   186cc:	e2700000 	rsbs	r0, r0, #0	; 0x0
   186d0:	e2e11000 	rsc	r1, r1, #0	; 0x0
   186d4:	e1b0c001 	movs	ip, r1
   186d8:	01a0c000 	moveq	ip, r0
   186dc:	01a01000 	moveq	r1, r0
   186e0:	03a00000 	moveq	r0, #0	; 0x0
   186e4:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
   186e8:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
   186ec:	e2433502 	sub	r3, r3, #8388608	; 0x800000
   186f0:	e3a02017 	mov	r2, #23	; 0x17
   186f4:	e35c0801 	cmp	ip, #65536	; 0x10000
   186f8:	21a0c82c 	movcs	ip, ip, lsr #16
   186fc:	22422010 	subcs	r2, r2, #16	; 0x10
   18700:	e35c0c01 	cmp	ip, #256	; 0x100
   18704:	21a0c42c 	movcs	ip, ip, lsr #8
   18708:	22422008 	subcs	r2, r2, #8	; 0x8
   1870c:	e35c0010 	cmp	ip, #16	; 0x10
   18710:	21a0c22c 	movcs	ip, ip, lsr #4
   18714:	22422004 	subcs	r2, r2, #4	; 0x4
   18718:	e35c0004 	cmp	ip, #4	; 0x4
   1871c:	22422002 	subcs	r2, r2, #2	; 0x2
   18720:	304220ac 	subcc	r2, r2, ip, lsr #1
   18724:	e05221ac 	subs	r2, r2, ip, lsr #3
   18728:	e0433b82 	sub	r3, r3, r2, lsl #23
   1872c:	ba000006 	blt	1874c <__aeabi_l2f+0x90>
   18730:	e0833211 	add	r3, r3, r1, lsl r2
   18734:	e1a0c210 	mov	ip, r0, lsl r2
   18738:	e2622020 	rsb	r2, r2, #32	; 0x20
   1873c:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
   18740:	e0a30230 	adc	r0, r3, r0, lsr r2
   18744:	03c00001 	biceq	r0, r0, #1	; 0x1
   18748:	e12fff1e 	bx	lr
   1874c:	e2822020 	add	r2, r2, #32	; 0x20
   18750:	e1a0c211 	mov	ip, r1, lsl r2
   18754:	e2622020 	rsb	r2, r2, #32	; 0x20
   18758:	e190008c 	orrs	r0, r0, ip, lsl #1
   1875c:	e0a30231 	adc	r0, r3, r1, lsr r2
   18760:	01c00fac 	biceq	r0, r0, ip, lsr #31
   18764:	e12fff1e 	bx	lr

00018768 <__aeabi_fmul>:
   18768:	e3a0c0ff 	mov	ip, #255	; 0xff
   1876c:	e01c2ba0 	ands	r2, ip, r0, lsr #23
   18770:	101c3ba1 	andnes	r3, ip, r1, lsr #23
   18774:	1132000c 	teqne	r2, ip
   18778:	1133000c 	teqne	r3, ip
   1877c:	0a00003e 	beq	1887c <__aeabi_fmul+0x114>
   18780:	e0822003 	add	r2, r2, r3
   18784:	e020c001 	eor	ip, r0, r1
   18788:	e1b00480 	movs	r0, r0, lsl #9
   1878c:	11b01481 	movnes	r1, r1, lsl #9
   18790:	0a000010 	beq	187d8 <__aeabi_fmul+0x70>
   18794:	e3a03302 	mov	r3, #134217728	; 0x8000000
   18798:	e18302a0 	orr	r0, r3, r0, lsr #5
   1879c:	e18312a1 	orr	r1, r3, r1, lsr #5
   187a0:	e0813190 	umull	r3, r1, r0, r1
   187a4:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
   187a8:	e3510502 	cmp	r1, #8388608	; 0x800000
   187ac:	31a01081 	movcc	r1, r1, lsl #1
   187b0:	31811fa3 	orrcc	r1, r1, r3, lsr #31
   187b4:	31a03083 	movcc	r3, r3, lsl #1
   187b8:	e1800001 	orr	r0, r0, r1
   187bc:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
   187c0:	e35200fd 	cmp	r2, #253	; 0xfd
   187c4:	8a00000f 	bhi	18808 <__aeabi_fmul+0xa0>
   187c8:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
   187cc:	e0a00b82 	adc	r0, r0, r2, lsl #23
   187d0:	03c00001 	biceq	r0, r0, #1	; 0x1
   187d4:	e12fff1e 	bx	lr
   187d8:	e3300000 	teq	r0, #0	; 0x0
   187dc:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
   187e0:	01a01481 	moveq	r1, r1, lsl #9
   187e4:	e18c04a0 	orr	r0, ip, r0, lsr #9
   187e8:	e18004a1 	orr	r0, r0, r1, lsr #9
   187ec:	e252207f 	subs	r2, r2, #127	; 0x7f
   187f0:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
   187f4:	c1800b82 	orrgt	r0, r0, r2, lsl #23
   187f8:	c12fff1e 	bxgt	lr
   187fc:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   18800:	e3a03000 	mov	r3, #0	; 0x0
   18804:	e2522001 	subs	r2, r2, #1	; 0x1
   18808:	ca000035 	bgt	188e4 <__aeabi_fmul+0x17c>
   1880c:	e3720019 	cmn	r2, #25	; 0x19
   18810:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
   18814:	d12fff1e 	bxle	lr
   18818:	e2622000 	rsb	r2, r2, #0	; 0x0
   1881c:	e1b01080 	movs	r1, r0, lsl #1
   18820:	e1a01231 	mov	r1, r1, lsr r2
   18824:	e2622020 	rsb	r2, r2, #32	; 0x20
   18828:	e1a0c210 	mov	ip, r0, lsl r2
   1882c:	e1b00061 	movs	r0, r1, rrx
   18830:	e2a00000 	adc	r0, r0, #0	; 0x0
   18834:	e193308c 	orrs	r3, r3, ip, lsl #1
   18838:	01c00fac 	biceq	r0, r0, ip, lsr #31
   1883c:	e12fff1e 	bx	lr
   18840:	e3320000 	teq	r2, #0	; 0x0
   18844:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   18848:	01a00080 	moveq	r0, r0, lsl #1
   1884c:	03100502 	tsteq	r0, #8388608	; 0x800000
   18850:	02422001 	subeq	r2, r2, #1	; 0x1
   18854:	0afffffb 	beq	18848 <__aeabi_fmul+0xe0>
   18858:	e180000c 	orr	r0, r0, ip
   1885c:	e3330000 	teq	r3, #0	; 0x0
   18860:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
   18864:	01a01081 	moveq	r1, r1, lsl #1
   18868:	03110502 	tsteq	r1, #8388608	; 0x800000
   1886c:	02433001 	subeq	r3, r3, #1	; 0x1
   18870:	0afffffb 	beq	18864 <__aeabi_fmul+0xfc>
   18874:	e181100c 	orr	r1, r1, ip
   18878:	eaffffc0 	b	18780 <__aeabi_fmul+0x18>
   1887c:	e00c3ba1 	and	r3, ip, r1, lsr #23
   18880:	e132000c 	teq	r2, ip
   18884:	1133000c 	teqne	r3, ip
   18888:	0a000005 	beq	188a4 <__aeabi_fmul+0x13c>
   1888c:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
   18890:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
   18894:	1affffe9 	bne	18840 <__aeabi_fmul+0xd8>
   18898:	e0200001 	eor	r0, r0, r1
   1889c:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   188a0:	e12fff1e 	bx	lr
   188a4:	e3300000 	teq	r0, #0	; 0x0
   188a8:	13300102 	teqne	r0, #-2147483648	; 0x80000000
   188ac:	01a00001 	moveq	r0, r1
   188b0:	13310000 	teqne	r1, #0	; 0x0
   188b4:	13310102 	teqne	r1, #-2147483648	; 0x80000000
   188b8:	0a00000d 	beq	188f4 <__aeabi_fmul+0x18c>
   188bc:	e132000c 	teq	r2, ip
   188c0:	1a000001 	bne	188cc <__aeabi_fmul+0x164>
   188c4:	e1b02480 	movs	r2, r0, lsl #9
   188c8:	1a000009 	bne	188f4 <__aeabi_fmul+0x18c>
   188cc:	e133000c 	teq	r3, ip
   188d0:	1a000002 	bne	188e0 <__aeabi_fmul+0x178>
   188d4:	e1b03481 	movs	r3, r1, lsl #9
   188d8:	11a00001 	movne	r0, r1
   188dc:	1a000004 	bne	188f4 <__aeabi_fmul+0x18c>
   188e0:	e0200001 	eor	r0, r0, r1
   188e4:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   188e8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   188ec:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   188f0:	e12fff1e 	bx	lr
   188f4:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   188f8:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
   188fc:	e12fff1e 	bx	lr

00018900 <__aeabi_fdiv>:
   18900:	e3a0c0ff 	mov	ip, #255	; 0xff
   18904:	e01c2ba0 	ands	r2, ip, r0, lsr #23
   18908:	101c3ba1 	andnes	r3, ip, r1, lsr #23
   1890c:	1132000c 	teqne	r2, ip
   18910:	1133000c 	teqne	r3, ip
   18914:	0a00003a 	beq	18a04 <__aeabi_fdiv+0x104>
   18918:	e0422003 	sub	r2, r2, r3
   1891c:	e020c001 	eor	ip, r0, r1
   18920:	e1b01481 	movs	r1, r1, lsl #9
   18924:	e1a00480 	mov	r0, r0, lsl #9
   18928:	0a00001c 	beq	189a0 <__aeabi_fdiv+0xa0>
   1892c:	e3a03201 	mov	r3, #268435456	; 0x10000000
   18930:	e1831221 	orr	r1, r3, r1, lsr #4
   18934:	e1833220 	orr	r3, r3, r0, lsr #4
   18938:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
   1893c:	e1530001 	cmp	r3, r1
   18940:	31a03083 	movcc	r3, r3, lsl #1
   18944:	e2a2207d 	adc	r2, r2, #125	; 0x7d
   18948:	e3a0c502 	mov	ip, #8388608	; 0x800000
   1894c:	e1530001 	cmp	r3, r1
   18950:	20433001 	subcs	r3, r3, r1
   18954:	2180000c 	orrcs	r0, r0, ip
   18958:	e15300a1 	cmp	r3, r1, lsr #1
   1895c:	204330a1 	subcs	r3, r3, r1, lsr #1
   18960:	218000ac 	orrcs	r0, r0, ip, lsr #1
   18964:	e1530121 	cmp	r3, r1, lsr #2
   18968:	20433121 	subcs	r3, r3, r1, lsr #2
   1896c:	2180012c 	orrcs	r0, r0, ip, lsr #2
   18970:	e15301a1 	cmp	r3, r1, lsr #3
   18974:	204331a1 	subcs	r3, r3, r1, lsr #3
   18978:	218001ac 	orrcs	r0, r0, ip, lsr #3
   1897c:	e1b03203 	movs	r3, r3, lsl #4
   18980:	11b0c22c 	movnes	ip, ip, lsr #4
   18984:	1afffff0 	bne	1894c <__aeabi_fdiv+0x4c>
   18988:	e35200fd 	cmp	r2, #253	; 0xfd
   1898c:	8affff9d 	bhi	18808 <__aeabi_fmul+0xa0>
   18990:	e1530001 	cmp	r3, r1
   18994:	e0a00b82 	adc	r0, r0, r2, lsl #23
   18998:	03c00001 	biceq	r0, r0, #1	; 0x1
   1899c:	e12fff1e 	bx	lr
   189a0:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
   189a4:	e18c04a0 	orr	r0, ip, r0, lsr #9
   189a8:	e292207f 	adds	r2, r2, #127	; 0x7f
   189ac:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
   189b0:	c1800b82 	orrgt	r0, r0, r2, lsl #23
   189b4:	c12fff1e 	bxgt	lr
   189b8:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   189bc:	e3a03000 	mov	r3, #0	; 0x0
   189c0:	e2522001 	subs	r2, r2, #1	; 0x1
   189c4:	eaffff8f 	b	18808 <__aeabi_fmul+0xa0>
   189c8:	e3320000 	teq	r2, #0	; 0x0
   189cc:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   189d0:	01a00080 	moveq	r0, r0, lsl #1
   189d4:	03100502 	tsteq	r0, #8388608	; 0x800000
   189d8:	02422001 	subeq	r2, r2, #1	; 0x1
   189dc:	0afffffb 	beq	189d0 <__aeabi_fdiv+0xd0>
   189e0:	e180000c 	orr	r0, r0, ip
   189e4:	e3330000 	teq	r3, #0	; 0x0
   189e8:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
   189ec:	01a01081 	moveq	r1, r1, lsl #1
   189f0:	03110502 	tsteq	r1, #8388608	; 0x800000
   189f4:	02433001 	subeq	r3, r3, #1	; 0x1
   189f8:	0afffffb 	beq	189ec <__aeabi_fdiv+0xec>
   189fc:	e181100c 	orr	r1, r1, ip
   18a00:	eaffffc4 	b	18918 <__aeabi_fdiv+0x18>
   18a04:	e00c3ba1 	and	r3, ip, r1, lsr #23
   18a08:	e132000c 	teq	r2, ip
   18a0c:	1a000005 	bne	18a28 <__aeabi_fdiv+0x128>
   18a10:	e1b02480 	movs	r2, r0, lsl #9
   18a14:	1affffb6 	bne	188f4 <__aeabi_fmul+0x18c>
   18a18:	e133000c 	teq	r3, ip
   18a1c:	1affffaf 	bne	188e0 <__aeabi_fmul+0x178>
   18a20:	e1a00001 	mov	r0, r1
   18a24:	eaffffb2 	b	188f4 <__aeabi_fmul+0x18c>
   18a28:	e133000c 	teq	r3, ip
   18a2c:	1a000003 	bne	18a40 <__aeabi_fdiv+0x140>
   18a30:	e1b03481 	movs	r3, r1, lsl #9
   18a34:	0affff97 	beq	18898 <__aeabi_fmul+0x130>
   18a38:	e1a00001 	mov	r0, r1
   18a3c:	eaffffac 	b	188f4 <__aeabi_fmul+0x18c>
   18a40:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
   18a44:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
   18a48:	1affffde 	bne	189c8 <__aeabi_fdiv+0xc8>
   18a4c:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
   18a50:	1affffa2 	bne	188e0 <__aeabi_fmul+0x178>
   18a54:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
   18a58:	1affff8e 	bne	18898 <__aeabi_fmul+0x130>
   18a5c:	eaffffa4 	b	188f4 <__aeabi_fmul+0x18c>

00018a60 <__gesf2>:
   18a60:	e3e0c000 	mvn	ip, #0	; 0x0
   18a64:	ea000002 	b	18a74 <__cmpsf2+0x4>

00018a68 <__lesf2>:
   18a68:	e3a0c001 	mov	ip, #1	; 0x1
   18a6c:	ea000000 	b	18a74 <__cmpsf2+0x4>

00018a70 <__cmpsf2>:
   18a70:	e3a0c001 	mov	ip, #1	; 0x1
   18a74:	e50dc004 	str	ip, [sp, #-4]
   18a78:	e1a02080 	mov	r2, r0, lsl #1
   18a7c:	e1a03081 	mov	r3, r1, lsl #1
   18a80:	e1f0cc42 	mvns	ip, r2, asr #24
   18a84:	11f0cc43 	mvnnes	ip, r3, asr #24
   18a88:	0a000006 	beq	18aa8 <__cmpsf2+0x38>
   18a8c:	e192c0a3 	orrs	ip, r2, r3, lsr #1
   18a90:	11300001 	teqne	r0, r1
   18a94:	50520003 	subpls	r0, r2, r3
   18a98:	81a00fc1 	movhi	r0, r1, asr #31
   18a9c:	31e00fc1 	mvncc	r0, r1, asr #31
   18aa0:	13800001 	orrne	r0, r0, #1	; 0x1
   18aa4:	e12fff1e 	bx	lr
   18aa8:	e1f0cc42 	mvns	ip, r2, asr #24
   18aac:	1a000001 	bne	18ab8 <__cmpsf2+0x48>
   18ab0:	e1b0c480 	movs	ip, r0, lsl #9
   18ab4:	1a000003 	bne	18ac8 <__cmpsf2+0x58>
   18ab8:	e1f0cc43 	mvns	ip, r3, asr #24
   18abc:	1afffff2 	bne	18a8c <__cmpsf2+0x1c>
   18ac0:	e1b0c481 	movs	ip, r1, lsl #9
   18ac4:	0afffff0 	beq	18a8c <__cmpsf2+0x1c>
   18ac8:	e51d0004 	ldr	r0, [sp, #-4]
   18acc:	e12fff1e 	bx	lr

00018ad0 <__aeabi_cfrcmple>:
   18ad0:	e1a0c000 	mov	ip, r0
   18ad4:	e1a00001 	mov	r0, r1
   18ad8:	e1a0100c 	mov	r1, ip
   18adc:	eaffffff 	b	18ae0 <__aeabi_cfcmpeq>

00018ae0 <__aeabi_cfcmpeq>:
   18ae0:	e92d400f 	stmdb	sp!, {r0, r1, r2, r3, lr}
   18ae4:	ebffffe1 	bl	18a70 <__cmpsf2>
   18ae8:	e3500000 	cmp	r0, #0	; 0x0
   18aec:	43700000 	cmnmi	r0, #0	; 0x0
   18af0:	e8bd400f 	ldmia	sp!, {r0, r1, r2, r3, lr}
   18af4:	e12fff1e 	bx	lr

00018af8 <__aeabi_fcmpeq>:
   18af8:	e52de008 	str	lr, [sp, #-8]!
   18afc:	ebfffff7 	bl	18ae0 <__aeabi_cfcmpeq>
   18b00:	03a00001 	moveq	r0, #1	; 0x1
   18b04:	13a00000 	movne	r0, #0	; 0x0
   18b08:	e49de008 	ldr	lr, [sp], #8
   18b0c:	e12fff1e 	bx	lr

00018b10 <__aeabi_fcmplt>:
   18b10:	e52de008 	str	lr, [sp, #-8]!
   18b14:	ebfffff1 	bl	18ae0 <__aeabi_cfcmpeq>
   18b18:	33a00001 	movcc	r0, #1	; 0x1
   18b1c:	23a00000 	movcs	r0, #0	; 0x0
   18b20:	e49de008 	ldr	lr, [sp], #8
   18b24:	e12fff1e 	bx	lr

00018b28 <__aeabi_fcmple>:
   18b28:	e52de008 	str	lr, [sp, #-8]!
   18b2c:	ebffffeb 	bl	18ae0 <__aeabi_cfcmpeq>
   18b30:	93a00001 	movls	r0, #1	; 0x1
   18b34:	83a00000 	movhi	r0, #0	; 0x0
   18b38:	e49de008 	ldr	lr, [sp], #8
   18b3c:	e12fff1e 	bx	lr

00018b40 <__aeabi_fcmpge>:
   18b40:	e52de008 	str	lr, [sp, #-8]!
   18b44:	ebffffe1 	bl	18ad0 <__aeabi_cfrcmple>
   18b48:	93a00001 	movls	r0, #1	; 0x1
   18b4c:	83a00000 	movhi	r0, #0	; 0x0
   18b50:	e49de008 	ldr	lr, [sp], #8
   18b54:	e12fff1e 	bx	lr

00018b58 <__aeabi_fcmpgt>:
   18b58:	e52de008 	str	lr, [sp, #-8]!
   18b5c:	ebffffdb 	bl	18ad0 <__aeabi_cfrcmple>
   18b60:	33a00001 	movcc	r0, #1	; 0x1
   18b64:	23a00000 	movcs	r0, #0	; 0x0
   18b68:	e49de008 	ldr	lr, [sp], #8
   18b6c:	e12fff1e 	bx	lr

00018b70 <__aeabi_f2iz>:
   18b70:	e1a02080 	mov	r2, r0, lsl #1
   18b74:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
   18b78:	3a000008 	bcc	18ba0 <__aeabi_f2iz+0x30>
   18b7c:	e3a0309e 	mov	r3, #158	; 0x9e
   18b80:	e0532c22 	subs	r2, r3, r2, lsr #24
   18b84:	9a000007 	bls	18ba8 <__aeabi_f2iz+0x38>
   18b88:	e1a03400 	mov	r3, r0, lsl #8
   18b8c:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   18b90:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   18b94:	e1a00233 	mov	r0, r3, lsr r2
   18b98:	12600000 	rsbne	r0, r0, #0	; 0x0
   18b9c:	e12fff1e 	bx	lr
   18ba0:	e3a00000 	mov	r0, #0	; 0x0
   18ba4:	e12fff1e 	bx	lr
   18ba8:	e3720061 	cmn	r2, #97	; 0x61
   18bac:	1a000001 	bne	18bb8 <__aeabi_f2iz+0x48>
   18bb0:	e1b02480 	movs	r2, r0, lsl #9
   18bb4:	1a000002 	bne	18bc4 <__aeabi_f2iz+0x54>
   18bb8:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
   18bbc:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
   18bc0:	e12fff1e 	bx	lr
   18bc4:	e3a00000 	mov	r0, #0	; 0x0
   18bc8:	e12fff1e 	bx	lr

00018bcc <__errno>:
   18bcc:	4b01      	ldr	r3, [pc, #4]	(18bd4 <.text+0x18bd4>)
   18bce:	6818      	ldr	r0, [r3, #0]
   18bd0:	4770      	bx	lr
   18bd2:	0000      	lsls	r0, r0, #0
   18bd4:	003c      	lsls	r4, r7, #0
   18bd6:	4000      	ands	r0, r0

00018bd8 <__memcpy_from_arm>:
   18bd8:	e59fc000 	ldr	ip, [pc, #0]	; 18be0 <__memcpy_from_arm+0x8>
   18bdc:	e12fff1c 	bx	ip
   18be0:	0000c83d 	andeq	ip, r0, sp, lsr r8

00018be4 <____divsi3_from_arm>:
   18be4:	e59fc000 	ldr	ip, [pc, #0]	; 18bec <____divsi3_from_arm+0x8>
   18be8:	e12fff1c 	bx	ip
   18bec:	00010b05 	andeq	r0, r1, r5, lsl #22

00018bf0 <__cos_from_arm>:
   18bf0:	e59fc000 	ldr	ip, [pc, #0]	; 18bf8 <__cos_from_arm+0x8>
   18bf4:	e12fff1c 	bx	ip
   18bf8:	0001688d 	andeq	r6, r1, sp, lsl #17

00018bfc <__sprintf_from_arm>:
   18bfc:	e59fc000 	ldr	ip, [pc, #0]	; 18c04 <__sprintf_from_arm+0x8>
   18c00:	e12fff1c 	bx	ip
   18c04:	0000c85d 	andeq	ip, r0, sp, asr r8

00018c08 <____udivsi3_from_arm>:
   18c08:	e59fc000 	ldr	ip, [pc, #0]	; 18c10 <____udivsi3_from_arm+0x8>
   18c0c:	e12fff1c 	bx	ip
   18c10:	00010a79 	andeq	r0, r1, r9, ror sl

00018c14 <__strlen_from_arm>:
   18c14:	e59fc000 	ldr	ip, [pc, #0]	; 18c1c <__strlen_from_arm+0x8>
   18c18:	e12fff1c 	bx	ip
   18c1c:	0000c8f1 	streqd	ip, [r0], -r1

00018c20 <__strcpy_from_arm>:
   18c20:	e59fc000 	ldr	ip, [pc, #0]	; 18c28 <__strcpy_from_arm+0x8>
   18c24:	e12fff1c 	bx	ip
   18c28:	0000c8e1 	andeq	ip, r0, r1, ror #17

00018c2c <__sqrt_from_arm>:
   18c2c:	e59fc000 	ldr	ip, [pc, #0]	; 18c34 <__sqrt_from_arm+0x8>
   18c30:	e12fff1c 	bx	ip
   18c34:	00016aa1 	andeq	r6, r1, r1, lsr #21

00018c38 <__sin_from_arm>:
   18c38:	e59fc000 	ldr	ip, [pc, #0]	; 18c40 <__sin_from_arm+0x8>
   18c3c:	e12fff1c 	bx	ip
   18c40:	00016935 	andeq	r6, r1, r5, lsr r9

00018c44 <__atan2_from_arm>:
   18c44:	e59fc000 	ldr	ip, [pc, #0]	; 18c4c <__atan2_from_arm+0x8>
   18c48:	e12fff1c 	bx	ip
   18c4c:	000169e1 	andeq	r6, r1, r1, ror #19

00018c50 <____ltdf2_from_thumb>:
   18c50:	4778      	bx	pc
   18c52:	46c0      	nop			(mov r8, r8)

00018c54 <____ltdf2_change_to_arm>:
   18c54:	eaffe271 	b	11620 <__ledf2>

00018c58 <____nedf2_from_thumb>:
   18c58:	4778      	bx	pc
   18c5a:	46c0      	nop			(mov r8, r8)

00018c5c <____nedf2_change_to_arm>:
   18c5c:	eaffe271 	b	11628 <__cmpdf2>

00018c60 <____eqdf2_from_thumb>:
   18c60:	4778      	bx	pc
   18c62:	46c0      	nop			(mov r8, r8)

00018c64 <____eqdf2_change_to_arm>:
   18c64:	eaffe26f 	b	11628 <__cmpdf2>

00018c68 <____floatsidf_from_thumb>:
   18c68:	4778      	bx	pc
   18c6a:	46c0      	nop			(mov r8, r8)

00018c6c <____floatsidf_change_to_arm>:
   18c6c:	eaffe107 	b	11090 <__aeabi_i2d>

00018c70 <____adddf3_from_thumb>:
   18c70:	4778      	bx	pc
   18c72:	46c0      	nop			(mov r8, r8)

00018c74 <____adddf3_change_to_arm>:
   18c74:	eaffe037 	b	10d58 <__adddf3>

00018c78 <____subdf3_from_thumb>:
   18c78:	4778      	bx	pc
   18c7a:	46c0      	nop			(mov r8, r8)

00018c7c <____subdf3_change_to_arm>:
   18c7c:	eaffe034 	b	10d54 <__aeabi_dsub>

00018c80 <____muldf3_from_thumb>:
   18c80:	4778      	bx	pc
   18c82:	46c0      	nop			(mov r8, r8)

00018c84 <____muldf3_change_to_arm>:
   18c84:	eaffe13c 	b	1117c <__aeabi_dmul>

00018c88 <____fixdfsi_from_thumb>:
   18c88:	4778      	bx	pc
   18c8a:	46c0      	nop			(mov r8, r8)

00018c8c <____fixdfsi_change_to_arm>:
   18c8c:	eaffe2b1 	b	11758 <__aeabi_d2iz>

00018c90 <____divdf3_from_thumb>:
   18c90:	4778      	bx	pc
   18c92:	46c0      	nop			(mov r8, r8)

00018c94 <____divdf3_change_to_arm>:
   18c94:	eaffe1dc 	b	1140c <__aeabi_ddiv>

00018c98 <____gtdf2_from_thumb>:
   18c98:	4778      	bx	pc
   18c9a:	46c0      	nop			(mov r8, r8)

00018c9c <____gtdf2_change_to_arm>:
   18c9c:	eaffe25d 	b	11618 <__gedf2>

00018ca0 <____gedf2_from_thumb>:
   18ca0:	4778      	bx	pc
   18ca2:	46c0      	nop			(mov r8, r8)

00018ca4 <____gedf2_change_to_arm>:
   18ca4:	eaffe25b 	b	11618 <__gedf2>

00018ca8 <___sbrk_r_from_thumb>:
   18ca8:	4778      	bx	pc
   18caa:	46c0      	nop			(mov r8, r8)

00018cac <___sbrk_r_change_to_arm>:
   18cac:	eaffbe0b 	b	84e0 <_sbrk_r>

00018cb0 <___fstat_r_from_thumb>:
   18cb0:	4778      	bx	pc
   18cb2:	46c0      	nop			(mov r8, r8)

00018cb4 <___fstat_r_change_to_arm>:
   18cb4:	eaffbdf0 	b	847c <_fstat_r>

00018cb8 <__isatty_from_thumb>:
   18cb8:	4778      	bx	pc
   18cba:	46c0      	nop			(mov r8, r8)

00018cbc <__isatty_change_to_arm>:
   18cbc:	eaffbdfd 	b	84b8 <isatty>

00018cc0 <___close_r_from_thumb>:
   18cc0:	4778      	bx	pc
   18cc2:	46c0      	nop			(mov r8, r8)

00018cc4 <___close_r_change_to_arm>:
   18cc4:	eaffbdd4 	b	841c <_close_r>

00018cc8 <___lseek_r_from_thumb>:
   18cc8:	4778      	bx	pc
   18cca:	46c0      	nop			(mov r8, r8)

00018ccc <___lseek_r_change_to_arm>:
   18ccc:	eaffbddd 	b	8448 <_lseek_r>

00018cd0 <___write_r_from_thumb>:
   18cd0:	4778      	bx	pc
   18cd2:	46c0      	nop			(mov r8, r8)

00018cd4 <___write_r_change_to_arm>:
   18cd4:	eaffbda9 	b	8380 <_write_r>

00018cd8 <___read_r_from_thumb>:
   18cd8:	4778      	bx	pc
   18cda:	46c0      	nop			(mov r8, r8)

00018cdc <___read_r_change_to_arm>:
   18cdc:	eaffbd6f 	b	82a0 <_read_r>

00018ce0 <C.81.2813>:
   18ce0:	21212321                                         !#!

00018ce3 <C.30.2276>:
   18ce3:	4a212321                                         !#!

00018ce6 <C.0.1386>:
   18ce6:	466e614a 614d6265 72704172 4a79614d     JanFebMarAprMayJ
   18cf6:	754a6e75 6775416c 4f706553 6f4e7463     unJulAugSepOctNo
   18d06:	7a654476 312d0000                                vDez..

00018d0c <cvCharUnit0x0205.2213>:
   18d0c:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   18d1c:	67312d20 312b2e2e 00000067               -1g..+1g...

00018d28 <cvCharDesc0x0205.2212>:
   18d28:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   18d38:	6e692074 202c7a20 79646f62 61726620     t in z, body fra
   18d48:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   18d58:	6d657473 00000000                       stem....

00018d60 <cvCharName0x0205.2211>:
   18d60:	5f636361 0000007a                       acc_z...

00018d68 <cvCharUnit0x0204.2210>:
   18d68:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   18d78:	67312d20 312b2e2e 00000067               -1g..+1g...

00018d84 <cvCharDesc0x0204.2209>:
   18d84:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   18d94:	6e692074 202c7920 79646f62 61726620     t in y, body fra
   18da4:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   18db4:	6d657473 00000000                       stem....

00018dbc <cvCharName0x0204.2208>:
   18dbc:	5f636361 00000079                       acc_y...

00018dc4 <cvCharUnit0x0203.2207>:
   18dc4:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   18dd4:	67312d20 312b2e2e 00000067               -1g..+1g...

00018de0 <cvCharDesc0x0203.2206>:
   18de0:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   18df0:	6e692074 202c7820 79646f62 61726620     t in x, body fra
   18e00:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   18e10:	6d657473 00000000                       stem....

00018e18 <cvCharName0x0203.2205>:
   18e18:	5f636361 00000078                       acc_x...

00018e20 <cvCharUnit0x0202.2204>:
   18e20:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   18e30:	61696220 72662073 00006565               bias free..

00018e3c <cvCharDesc0x0202.2203>:
   18e3c:	20776159 6c676e61 65762065 69636f6c     Yaw angle veloci
   18e4c:	00007974                                ty..

00018e50 <cvCharName0x0202.2202>:
   18e50:	76676e61 795f6c65 00007761              angvel_yaw..

00018e5c <cvCharUnit0x0201.2201>:
   18e5c:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   18e6c:	61696220 72662073 00006565               bias free..

00018e78 <cvCharDesc0x0201.2200>:
   18e78:	6c6c6f52 676e6120 7620656c 636f6c65     Roll angle veloc
   18e88:	00797469                                ity.

00018e8c <cvCharName0x0201.2199>:
   18e8c:	76676e61 725f6c65 006c6c6f              angvel_roll.

00018e98 <cvCharUnit0x0200.2197>:
   18e98:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   18ea8:	61696220 72662073 00006565               bias free..

00018eb4 <cvCharDesc0x0200.2196>:
   18eb4:	63746950 6e612068 20656c67 6f6c6576     Pitch angle velo
   18ec4:	79746963 00000000                       city....

00018ecc <cvCharName0x0200.2195>:
   18ecc:	76676e61 705f6c65 68637469 00000000     angvel_pitch....
   18edc:	0000cae8 0000d2ae 0000d2ae 0000caf8     ................
   18eec:	0000d2ae 0000d2ae 0000d2ae 0000d2ae     ................
   18efc:	0000d2ae 0000d2ae 0000cafc 0000cb16     ................
   18f0c:	0000d2ae 0000cb0c 0000cb20 0000d2ae     ........ .......
   18f1c:	0000cb70 0000cb7a 0000cb7a 0000cb7a     p...z...z...z...
   18f2c:	0000cb7a 0000cb7a 0000cb7a 0000cb7a     z...z...z...z...
   18f3c:	0000cb7a 0000cb7a 0000d2ae 0000d2ae     z...z...........
   18f4c:	0000d2ae 0000d2ae 0000d2ae 0000d2ae     ................
   18f5c:	0000d2ae 0000d2ae 0000d2ae 0000cbcc     ................
   18f6c:	0000cc1c 0000cc5a 0000cc5a 0000cc5a     ....Z...Z...Z...
   18f7c:	0000d2ae 0000d2ae 0000d2ae 0000d2ae     ................
   18f8c:	0000cba0 0000d2ae 0000d2ae 0000cfba     ................
   18f9c:	0000d2ae 0000d2ae 0000d2ae 0000d034     ............4...
   18fac:	0000d2ae 0000d168 0000d2ae 0000d2ae     ....h...........
   18fbc:	0000d198 0000d2ae 0000d2ae 0000d2ae     ................
   18fcc:	0000d2ae 0000d2ae 0000d2ae 0000d2ae     ................
   18fdc:	0000d2ae 0000d2ae 0000d2ae 0000cbcc     ................
   18fec:	0000cc24 0000cc5a 0000cc5a 0000cc5a     $...Z...Z...Z...
   18ffc:	0000cba4 0000cc24 0000d2ae 0000d2ae     ....$...........
   1900c:	0000cba8 0000d2ae 0000cf8a 0000cfc2     ................
   1901c:	0000d01c 0000cbc2 0000d2ae 0000d034     ............4...
   1902c:	0000d2ae 0000d170 0000d2ae 0000d2ae     ....p...........
   1903c:	0000cae2                                ....

00019040 <zeroes.3063>:
   19040:	30303030 30303030 30303030 30303030     0000000000000000

00019050 <blanks.3062>:
   19050:	20202020 20202020 20202020 20202020                     
   19060:	0000e54a 0000e54a 0000e55e 0000e57c     J...J...^...|...
   19070:	0000e53e 0000e538                       >...8...

00019078 <_global_impure_ptr>:
   19078:	40000040                                @..@

0001907c <lconv>:
   1907c:	00019738 00019538 00019538 00019538     8...8...8...8...
   1908c:	00019538 00019538 00019538 00019538     8...8...8...8...
   1909c:	00019538 00019538 ffffffff ffffffff     8...8...........

000190ac <charset>:
   190ac:	00019778                                x...

000190b0 <__mprec_tens>:
   190b0:	3ff00000 00000000 40240000 00000000     ...?......$@....
   190c0:	40590000 00000000 408f4000 00000000     ..Y@.....@.@....
   190d0:	40c38800 00000000 40f86a00 00000000     ...@.....j.@....
   190e0:	412e8480 00000000 416312d0 00000000     ...A......cA....
   190f0:	4197d784 00000000 41cdcd65 00000000     ...A....e..A....
   19100:	4202a05f 20000000 42374876 e8000000     _..B... vH7B....
   19110:	426d1a94 a2000000 42a2309c e5400000     ..mB.....0.B..@.
   19120:	42d6bcc4 1e900000 430c6bf5 26340000     ...B.....k.C..4&
   19130:	4341c379 37e08000 43763457 85d8a000     y.AC...7W4vC....
   19140:	43abc16d 674ec800 43e158e4 60913d00     m..C..Ng.X.C.=.`
   19150:	4415af1d 78b58c40 444b1ae4 d6e2ef50     ...D@..x..KDP...
   19160:	4480f0cf 064dd592 44b52d02 c7e14af6     ...D..M..-.D.J..
   19170:	44ea7843 79d99db4                       Cx.D...y

00019178 <__mprec_bigtens>:
   19178:	4341c379 37e08000 4693b8b5 b5056e17     y.AC...7...F.n..
   19188:	4d384f03 e93ff9f5 5a827748 f9301d32     .O8M..?.Hw.Z2.0.
   19198:	75154fdd 7f73bf3c                       .O.u<.s.

000191a0 <__mprec_tinytens>:
   191a0:	3c9cd2b2 97d889bc 3949f623 d5a8a733     ...<....#.I93...
   191b0:	32a50ffd 44f4a73d 255bba08 cf8c979d     ...2=..D..[%....
   191c0:	0ac80628 64ac6f43                       (...Co.d

000191c8 <p05.2298>:
   191c8:	00000005 00000019 0000007d 16130800     ........}.......
   191d8:	08002324 001a1613 e1002580 16130800     $#.......%......
   191e8:	08002324 001a1613 03ffff00 03000000     $#..............
   191f8:	0a0a0302 00010100 0005f800 01000000     ................
   19208:	00000001 00007864 00000000 ff000000     ....dx..........
   19218:	000206ff 10000000 0a000027 fa00fa00     ........'.......
   19228:	2c006400 00000001 00000000 00000000     .d.,............
   19238:	05000000 04000000 50020a03 0f0000c3     ...........P....
   19248:	003c0a0a fa000001 6400fa00 00012c00     ..<........d.,..
	...
   19260:	01000000 03010102 01060101 01011201     ................
   19270:	090a0230 05010a05 c8011002 00000100     0...............
   19280:	00120100 0008c000 00e10000 01000100     ................
   19290:	00000000 00000100 0008d000 00e10000     ................
   192a0:	01000100 00000000 01000000 00000000     ................
   192b0:	00000b00 00000000                       ........

000192b8 <npio2_hw>:
   192b8:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   192c8:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   192d8:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   192e8:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   192f8:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   19308:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   19318:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   19328:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00019338 <two_over_pi>:
   19338:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   19348:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   19358:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   19368:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   19378:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   19388:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   19398:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   193a8:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   193b8:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   193c8:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   193d8:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   193e8:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   193f8:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   19408:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   19418:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   19428:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   19438:	0060e27b 00c08c6b                       {.`.k...

00019440 <init_jk>:
   19440:	00000002 00000003 00000004 00000006     ................

00019450 <PIo2>:
   19450:	3ff921fb 40000000 3e74442d 00000000     .!.?...@-Dt>....
   19460:	3cf84698 80000000 3b78cc51 60000000     .F.<....Q.x;...`
   19470:	39f01b83 80000000 387a2520 40000000     ...9.... %z8...@
   19480:	36e38222 80000000 3569f31d 00000000     "..6......i5....

00019490 <atanhi>:
   19490:	3fddac67 0561bb4f 3fe921fb 54442d18     g..?O.a..!.?.-DT
   194a0:	3fef730b d281f69b 3ff921fb 54442d18     .s.?.....!.?.-DT

000194b0 <atanlo>:
   194b0:	3c7a2b7f 222f65e2 3c81a626 33145c07     .+z<.e/"&..<.\.3
   194c0:	3c700788 7af0cbbd 3c91a626 33145c07     ..p<...z&..<.\.3

000194d0 <__fdlib_version>:
   194d0:	00000001 65657053 00000064 00732f6d     ....Speed...m/s.
   194e0:	00535047 00000025 00544142 00000056     GPS.%...BAT.V...
   194f0:	20555043 656d6954 00000000 00007375     CPU Time....us..
   19500:	0074614c 006e6f4c 5274614c 00006d65     Lat.Lon.LatRem..
   19510:	526e6f4c 00006d65 61572d3c 696f7079     LonRem..<-Waypoi
   19520:	5420746e 20747365 656d4520 6e656772     nt Test  Emergen
   19530:	6f4d7963 3e2d6564 00000000 54637341     cyMode->....AscT
   19540:	4a206365 54697465 20747365 656d4520     ec JetiTest  Eme
   19550:	6e656772 6f4d7963 3e2d6564 00000000     rgencyMode->....
   19560:	72727543 20746e65 6f4d6d45 3e3c6564     Current EmMode<>
   19570:	65726944 4c207463 69646e61 0000676e     Direct Landing..
   19580:	72727543 20746e65 6f4d6d45 3e3c6564     Current EmMode<>
   19590:	74696157 6e614c26 00000064 72727543     Wait&Land...Curr
   195a0:	20746e65 6f4d6d45 3e3c6564 656d6f43     ent EmMode<>Come
   195b0:	6d6f4820 69482065 00006867 72727543      Home High..Curr
   195c0:	20746e65 6f4d6d45 3e3c6564 656d6f43     ent EmMode<>Come
   195d0:	6d6f4820 00002065 6f4d6d45 76206564      Home ..EmMode v
   195e0:	7465533d 3e3c2020 65726944 4c207463     =Set  <>Direct L
   195f0:	69646e61 0000676e 6f4d6d45 76206564     anding..EmMode v
   19600:	7465533d 3e3c2020 74696157 6e614c26     =Set  <>Wait&Lan
   19610:	00000064 6f4d6d45 76206564 7465533d     d...EmMode v=Set
   19620:	3e3c2020 656d6f43 6d6f4820 20202065       <>Come Home   
   19630:	00002020 6f4d6d45 76206564 7465533d       ..EmMode v=Set
   19640:	3e3c2020 656d6f43 6d6f4820 69482065       <>Come Home Hi
   19650:	00006867 41205057 202e7463 74533d76     gh..WP Act. v=St
   19660:	3c20706f 2350573e 69322520 73694420     op <>WP# %2i Dis
   19670:	25203a74 006d6932 54637341 53206365     t: %2im.AscTec S
   19680:	00004b44 54637341 45206365 706d6178     DK..AscTec Examp
   19690:	2020656c 6f6d3e2d 49206572 736f666e     le  ->more Infos
   196a0:	00000000 63746950 00000068 000000b0     ....Pitch.......
   196b0:	6c6c6f52 00000000 00776159 67696548     Roll....Yaw.Heig
   196c0:	00007468 0000006d 67696c46 6f4d7468     ht..m...FlightMo
   196d0:	00006564 20626546 32203032 00353130     de..Feb 20 2015.
   196e0:	33323130 37363534 62613938 66656463     0123456789abcdef
   196f0:	00000000 00666e69 00464e49 004e414e     ....inf.INF.NAN.
   19700:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   19710:	46454443 00000000 20677562 76206e69     CDEF....bug in v
   19720:	69727066 3a66746e 64616220 73616220     fprintf: bad bas
   19730:	00000065 00000030 0000002e 6c756e28     e...0.......(nul
   19740:	0000296c 54552d43 00382d46 4a532d43     l)..C-UTF-8.C-SJ
   19750:	00005349 55452d43 00504a43 494a2d43     IS..C-EUCJP.C-JI
   19760:	00000053 69666e49 7974696e 00000000     S...Infinity....
   19770:	004e614e 00000043 2d4f5349 39353838     NaN.C...ISO-8859
   19780:	0000312d 6e617461 00000032 74727173     -1..atan2...sqrt
   19790:	00000000                                ....
