|solo
a12mhz => a12mhz~0.IN1
svetodiod <= gostart.DB_MAX_OUTPUT_PORT_TYPE
adresbus[0] => Equal14.IN0
adresbus[0] => Equal15.IN5
adresbus[0] => Equal16.IN0
adresbus[0] => Equal17.IN0
adresbus[0] => Equal18.IN5
adresbus[0] => Equal19.IN0
adresbus[0] => Equal20.IN5
adresbus[0] => Equal21.IN0
adresbus[0] => Equal22.IN5
adresbus[0] => Equal23.IN0
adresbus[0] => Equal24.IN5
adresbus[0] => Equal25.IN0
adresbus[0] => Equal26.IN5
adresbus[0] => Equal27.IN0
adresbus[0] => Equal28.IN5
adresbus[0] => Equal29.IN0
adresbus[0] => Equal30.IN5
adresbus[0] => Equal31.IN0
adresbus[1] => Equal14.IN1
adresbus[1] => Equal15.IN0
adresbus[1] => Equal16.IN5
adresbus[1] => Equal17.IN1
adresbus[1] => Equal18.IN0
adresbus[1] => Equal19.IN5
adresbus[1] => Equal20.IN4
adresbus[1] => Equal21.IN1
adresbus[1] => Equal22.IN0
adresbus[1] => Equal23.IN5
adresbus[1] => Equal24.IN4
adresbus[1] => Equal25.IN1
adresbus[1] => Equal26.IN0
adresbus[1] => Equal27.IN5
adresbus[1] => Equal28.IN4
adresbus[1] => Equal29.IN1
adresbus[1] => Equal30.IN0
adresbus[1] => Equal31.IN5
adresbus[2] => Equal14.IN2
adresbus[2] => Equal15.IN1
adresbus[2] => Equal16.IN1
adresbus[2] => Equal17.IN5
adresbus[2] => Equal18.IN4
adresbus[2] => Equal19.IN4
adresbus[2] => Equal20.IN3
adresbus[2] => Equal21.IN2
adresbus[2] => Equal22.IN1
adresbus[2] => Equal23.IN1
adresbus[2] => Equal24.IN0
adresbus[2] => Equal25.IN5
adresbus[2] => Equal26.IN4
adresbus[2] => Equal27.IN4
adresbus[2] => Equal28.IN3
adresbus[2] => Equal29.IN2
adresbus[2] => Equal30.IN1
adresbus[2] => Equal31.IN1
adresbus[3] => Equal14.IN3
adresbus[3] => Equal15.IN2
adresbus[3] => Equal16.IN2
adresbus[3] => Equal17.IN2
adresbus[3] => Equal18.IN1
adresbus[3] => Equal19.IN1
adresbus[3] => Equal20.IN0
adresbus[3] => Equal21.IN5
adresbus[3] => Equal22.IN4
adresbus[3] => Equal23.IN4
adresbus[3] => Equal24.IN3
adresbus[3] => Equal25.IN4
adresbus[3] => Equal26.IN3
adresbus[3] => Equal27.IN3
adresbus[3] => Equal28.IN2
adresbus[3] => Equal29.IN3
adresbus[3] => Equal30.IN2
adresbus[3] => Equal31.IN2
adresbus[4] => Equal14.IN4
adresbus[4] => Equal15.IN3
adresbus[4] => Equal16.IN3
adresbus[4] => Equal17.IN3
adresbus[4] => Equal18.IN2
adresbus[4] => Equal19.IN2
adresbus[4] => Equal20.IN1
adresbus[4] => Equal21.IN3
adresbus[4] => Equal22.IN2
adresbus[4] => Equal23.IN2
adresbus[4] => Equal24.IN1
adresbus[4] => Equal25.IN2
adresbus[4] => Equal26.IN1
adresbus[4] => Equal27.IN1
adresbus[4] => Equal28.IN0
adresbus[4] => Equal29.IN5
adresbus[4] => Equal30.IN4
adresbus[4] => Equal31.IN4
adresbus[5] => Equal14.IN5
adresbus[5] => Equal15.IN4
adresbus[5] => Equal16.IN4
adresbus[5] => Equal17.IN4
adresbus[5] => Equal18.IN3
adresbus[5] => Equal19.IN3
adresbus[5] => Equal20.IN2
adresbus[5] => Equal21.IN4
adresbus[5] => Equal22.IN3
adresbus[5] => Equal23.IN3
adresbus[5] => Equal24.IN2
adresbus[5] => Equal25.IN3
adresbus[5] => Equal26.IN2
adresbus[5] => Equal27.IN2
adresbus[5] => Equal28.IN1
adresbus[5] => Equal29.IN4
adresbus[5] => Equal30.IN3
adresbus[5] => Equal31.IN3
databus[0] <= databus[0]~12
databus[1] <= databus[1]~10
databus[2] <= databus[2]~9
databus[3] <= databus[3]~8
databus[4] <= databus[4]~6
databus[5] <= databus[5]~4
databus[6] <= databus[6]~2
databus[7] <= databus[7]~0
cs => Equal49.IN19
cs => Equal48.IN19
cs => Equal47.IN19
cs => Equal46.IN19
cs => Equal45.IN19
cs => Equal44.IN19
cs => Equal43.IN19
cs => Equal42.IN19
cs => Equal41.IN19
cs => Equal40.IN19
cs => Equal39.IN19
cs => Equal38.IN19
cs => Equal37.IN19
cs => Equal36.IN19
cs => Equal35.IN19
cs => Equal34.IN19
cs => Equal33.IN19
cs => Equal32.IN19
cs => always5~0.IN0
cs => always13~2.IN0
cs => always13~3.IN0
cs => always13~1.IN0
cs => always13~0.IN0
cs => always16~3.IN0
cs => always16~1.IN0
oe => read.CLK
oe => databus[7]~1.IN0
oe => databus[6]~3.IN0
oe => databus[5]~5.IN0
oe => databus[4]~7.IN0
oe => databus[1]~11.IN0
oe => databus[0]~13.IN0
bls0we => imit.CLK
bls0we => readfiforam.CLK
bls0we => readfifo.CLK
bls0we => RKS[6].CLK
bls0we => RKS[0].CLK
bls0we => RKSMEM[7].CLK
bls0we => RKSMEM[6].CLK
bls0we => RKSMEM[5].CLK
bls0we => RKSMEM[4].CLK
bls0we => RKSMEM[3].CLK
bls0we => RKSMEM[2].CLK
bls0we => RKSMEM[1].CLK
bls0we => RKSMEM[0].CLK
bls0we => POROG[9].CLK
bls0we => POROG[8].CLK
bls0we => POROG[7].CLK
bls0we => POROG[6].CLK
bls0we => POROG[5].CLK
bls0we => POROG[4].CLK
bls0we => POROG[3].CLK
bls0we => POROG[2].CLK
bls0we => POROG[1].CLK
bls0we => POROG[0].CLK
bls0we => write.CLK
bls0we => always16~4.IN0
bls0we => always16~2.IN0
adresmem[0] <= adresmem~18.DB_MAX_OUTPUT_PORT_TYPE
adresmem[1] <= adresmem~17.DB_MAX_OUTPUT_PORT_TYPE
adresmem[2] <= adresmem~16.DB_MAX_OUTPUT_PORT_TYPE
adresmem[3] <= adresmem~15.DB_MAX_OUTPUT_PORT_TYPE
adresmem[4] <= adresmem~14.DB_MAX_OUTPUT_PORT_TYPE
adresmem[5] <= adresmem~13.DB_MAX_OUTPUT_PORT_TYPE
adresmem[6] <= adresmem~12.DB_MAX_OUTPUT_PORT_TYPE
adresmem[7] <= adresmem~11.DB_MAX_OUTPUT_PORT_TYPE
adresmem[8] <= adresmem~10.DB_MAX_OUTPUT_PORT_TYPE
adresmem[9] <= adresmem~9.DB_MAX_OUTPUT_PORT_TYPE
adresmem[10] <= adresmem~8.DB_MAX_OUTPUT_PORT_TYPE
adresmem[11] <= adresmem~7.DB_MAX_OUTPUT_PORT_TYPE
adresmem[12] <= adresmem~6.DB_MAX_OUTPUT_PORT_TYPE
adresmem[13] <= adresmem~5.DB_MAX_OUTPUT_PORT_TYPE
adresmem[14] <= adresmem~4.DB_MAX_OUTPUT_PORT_TYPE
adresmem[15] <= adresmem~3.DB_MAX_OUTPUT_PORT_TYPE
adresmem[16] <= adresmem~2.DB_MAX_OUTPUT_PORT_TYPE
adresmem[17] <= adresmem~1.DB_MAX_OUTPUT_PORT_TYPE
adresmem[18] <= adresmem~0.DB_MAX_OUTPUT_PORT_TYPE
datamem[0] <= datamem[0]~15
datamem[1] <= datamem[1]~13
datamem[2] <= datamem[2]~11
datamem[3] <= datamem[3]~9
datamem[4] <= datamem[4]~7
datamem[5] <= datamem[5]~5
datamem[6] <= datamem[6]~3
datamem[7] <= datamem[7]~0
oemem <= oemem~0.DB_MAX_OUTPUT_PORT_TYPE
wemem <= wemem~0.DB_MAX_OUTPUT_PORT_TYPE
mreset <= <VCC>
mfield <= <VCC>
mdata <= sdvigpsw[32].DB_MAX_OUTPUT_PORT_TYPE
mfsync <= mfsynca.DB_MAX_OUTPUT_PORT_TYPE
mlsync <= mlsynca.DB_MAX_OUTPUT_PORT_TYPE
mclock <= clocka.DB_MAX_OUTPUT_PORT_TYPE
clockADC <= clockADC~reg0.DB_MAX_OUTPUT_PORT_TYPE
acdata[0] => ~NO_FANOUT~
acdata[1] => ~NO_FANOUT~
acdata[2] => adcreg~9.DATAB
acdata[3] => adcreg~8.DATAB
acdata[4] => adcreg~7.DATAB
acdata[5] => adcreg~6.DATAB
acdata[6] => adcreg~5.DATAB
acdata[7] => adcreg~4.DATAB
acdata[8] => adcreg~3.DATAB
acdata[9] => adcreg~2.DATAB
acdata[10] => adcreg~1.DATAB
acdata[11] => adcreg~0.DATAB
acdata[12] => ~NO_FANOUT~
foto => flasha.IN1
foto => autovistrel.IN1
ingo => kadrvistrel.ACLR
ingo => go~reg0.CLK
ingo => cndata~10.OUTPUTSELECT
ingo => cndata~9.OUTPUTSELECT
ingo => cndata~8.OUTPUTSELECT
ingo => cndata~7.OUTPUTSELECT
ingo => cndata~6.OUTPUTSELECT
ingo => cndata~5.OUTPUTSELECT
ingo => cndata~4.OUTPUTSELECT
ingo => cndata~3.OUTPUTSELECT
ingo => cndata~2.OUTPUTSELECT
ingo => cndata~1.OUTPUTSELECT
ingo => cndata~0.OUTPUTSELECT
ingo => sdvig~32.OUTPUTSELECT
ingo => sdvig~31.OUTPUTSELECT
ingo => sdvig~30.OUTPUTSELECT
ingo => sdvig~29.OUTPUTSELECT
ingo => sdvig~28.OUTPUTSELECT
ingo => sdvig~27.OUTPUTSELECT
ingo => sdvig~26.OUTPUTSELECT
ingo => sdvig~25.OUTPUTSELECT
ingo => sdvig~24.OUTPUTSELECT
ingo => sdvig~23.OUTPUTSELECT
ingo => sdvig~22.OUTPUTSELECT
ingo => sdvig~21.OUTPUTSELECT
ingo => sdvig~20.OUTPUTSELECT
ingo => sdvig~19.OUTPUTSELECT
ingo => sdvig~18.OUTPUTSELECT
ingo => sdvig~17.OUTPUTSELECT
ingo => sdvig~16.OUTPUTSELECT
ingo => sdvig~15.OUTPUTSELECT
ingo => sdvig~14.OUTPUTSELECT
ingo => sdvig~13.OUTPUTSELECT
ingo => sdvig~12.OUTPUTSELECT
ingo => sdvig~11.OUTPUTSELECT
ingo => sdvig~10.OUTPUTSELECT
ingo => sdvig~9.OUTPUTSELECT
ingo => sdvig~8.OUTPUTSELECT
ingo => sdvig~7.OUTPUTSELECT
ingo => sdvig~6.OUTPUTSELECT
ingo => sdvig~5.OUTPUTSELECT
ingo => sdvig~4.OUTPUTSELECT
ingo => sdvig~3.OUTPUTSELECT
ingo => sdvig~2.OUTPUTSELECT
ingo => sdvig~1.OUTPUTSELECT
ingo => sdvig~0.OUTPUTSELECT
ingo => linecount~8.OUTPUTSELECT
ingo => linecount~7.OUTPUTSELECT
ingo => linecount~6.OUTPUTSELECT
ingo => linecount~5.OUTPUTSELECT
ingo => linecount~4.OUTPUTSELECT
ingo => linecount~3.OUTPUTSELECT
ingo => linecount~2.OUTPUTSELECT
ingo => linecount~1.OUTPUTSELECT
ingo => linecount~0.OUTPUTSELECT
ingo => adrregADC~18.OUTPUTSELECT
ingo => adrregADC~17.OUTPUTSELECT
ingo => adrregADC~16.OUTPUTSELECT
ingo => adrregADC~15.OUTPUTSELECT
ingo => adrregADC~14.OUTPUTSELECT
ingo => adrregADC~13.OUTPUTSELECT
ingo => adrregADC~12.OUTPUTSELECT
ingo => adrregADC~11.OUTPUTSELECT
ingo => adrregADC~10.OUTPUTSELECT
ingo => adrregADC~9.OUTPUTSELECT
ingo => adrregADC~8.OUTPUTSELECT
ingo => adrregADC~7.OUTPUTSELECT
ingo => adrregADC~6.OUTPUTSELECT
ingo => adrregADC~5.OUTPUTSELECT
ingo => adrregADC~4.OUTPUTSELECT
ingo => adrregADC~3.OUTPUTSELECT
ingo => adrregADC~2.OUTPUTSELECT
ingo => adrregADC~1.OUTPUTSELECT
ingo => adrregADC~0.OUTPUTSELECT
ingo => intbkadrthree~0.OUTPUTSELECT
ingo => intbkadrsecond~0.OUTPUTSELECT
ingo => intckadrsecond~0.OUTPUTSELECT
ingo => intckadr~0.OUTPUTSELECT
ingo => intbkadr~0.OUTPUTSELECT
ingo => fixstartkadr~0.OUTPUTSELECT
ingo => always1~0.IN1
ingo => intakadr.ENA
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
go <= go~reg0.DB_MAX_OUTPUT_PORT_TYPE


|solo|pllgen:mypll
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|solo|pllgen:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|solo|fifotimer:myfifotimer
clock => clock~0.IN1
data[0] => data[0]~30.IN1
data[1] => data[1]~29.IN1
data[2] => data[2]~28.IN1
data[3] => data[3]~27.IN1
data[4] => data[4]~26.IN1
data[5] => data[5]~25.IN1
data[6] => data[6]~24.IN1
data[7] => data[7]~23.IN1
data[8] => data[8]~22.IN1
data[9] => data[9]~21.IN1
data[10] => data[10]~20.IN1
data[11] => data[11]~19.IN1
data[12] => data[12]~18.IN1
data[13] => data[13]~17.IN1
data[14] => data[14]~16.IN1
data[15] => data[15]~15.IN1
data[16] => data[16]~14.IN1
data[17] => data[17]~13.IN1
data[18] => data[18]~12.IN1
data[19] => data[19]~11.IN1
data[20] => data[20]~10.IN1
data[21] => data[21]~9.IN1
data[22] => data[22]~8.IN1
data[23] => data[23]~7.IN1
data[24] => data[24]~6.IN1
data[25] => data[25]~5.IN1
data[26] => data[26]~4.IN1
data[27] => data[27]~3.IN1
data[28] => data[28]~2.IN1
data[29] => data[29]~1.IN1
data[30] => data[30]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q


|solo|fifotimer:myfifotimer|scfifo:scfifo_component
data[0] => scfifo_8j71:auto_generated.data[0]
data[1] => scfifo_8j71:auto_generated.data[1]
data[2] => scfifo_8j71:auto_generated.data[2]
data[3] => scfifo_8j71:auto_generated.data[3]
data[4] => scfifo_8j71:auto_generated.data[4]
data[5] => scfifo_8j71:auto_generated.data[5]
data[6] => scfifo_8j71:auto_generated.data[6]
data[7] => scfifo_8j71:auto_generated.data[7]
data[8] => scfifo_8j71:auto_generated.data[8]
data[9] => scfifo_8j71:auto_generated.data[9]
data[10] => scfifo_8j71:auto_generated.data[10]
data[11] => scfifo_8j71:auto_generated.data[11]
data[12] => scfifo_8j71:auto_generated.data[12]
data[13] => scfifo_8j71:auto_generated.data[13]
data[14] => scfifo_8j71:auto_generated.data[14]
data[15] => scfifo_8j71:auto_generated.data[15]
data[16] => scfifo_8j71:auto_generated.data[16]
data[17] => scfifo_8j71:auto_generated.data[17]
data[18] => scfifo_8j71:auto_generated.data[18]
data[19] => scfifo_8j71:auto_generated.data[19]
data[20] => scfifo_8j71:auto_generated.data[20]
data[21] => scfifo_8j71:auto_generated.data[21]
data[22] => scfifo_8j71:auto_generated.data[22]
data[23] => scfifo_8j71:auto_generated.data[23]
data[24] => scfifo_8j71:auto_generated.data[24]
data[25] => scfifo_8j71:auto_generated.data[25]
data[26] => scfifo_8j71:auto_generated.data[26]
data[27] => scfifo_8j71:auto_generated.data[27]
data[28] => scfifo_8j71:auto_generated.data[28]
data[29] => scfifo_8j71:auto_generated.data[29]
data[30] => scfifo_8j71:auto_generated.data[30]
q[0] <= scfifo_8j71:auto_generated.q[0]
q[1] <= scfifo_8j71:auto_generated.q[1]
q[2] <= scfifo_8j71:auto_generated.q[2]
q[3] <= scfifo_8j71:auto_generated.q[3]
q[4] <= scfifo_8j71:auto_generated.q[4]
q[5] <= scfifo_8j71:auto_generated.q[5]
q[6] <= scfifo_8j71:auto_generated.q[6]
q[7] <= scfifo_8j71:auto_generated.q[7]
q[8] <= scfifo_8j71:auto_generated.q[8]
q[9] <= scfifo_8j71:auto_generated.q[9]
q[10] <= scfifo_8j71:auto_generated.q[10]
q[11] <= scfifo_8j71:auto_generated.q[11]
q[12] <= scfifo_8j71:auto_generated.q[12]
q[13] <= scfifo_8j71:auto_generated.q[13]
q[14] <= scfifo_8j71:auto_generated.q[14]
q[15] <= scfifo_8j71:auto_generated.q[15]
q[16] <= scfifo_8j71:auto_generated.q[16]
q[17] <= scfifo_8j71:auto_generated.q[17]
q[18] <= scfifo_8j71:auto_generated.q[18]
q[19] <= scfifo_8j71:auto_generated.q[19]
q[20] <= scfifo_8j71:auto_generated.q[20]
q[21] <= scfifo_8j71:auto_generated.q[21]
q[22] <= scfifo_8j71:auto_generated.q[22]
q[23] <= scfifo_8j71:auto_generated.q[23]
q[24] <= scfifo_8j71:auto_generated.q[24]
q[25] <= scfifo_8j71:auto_generated.q[25]
q[26] <= scfifo_8j71:auto_generated.q[26]
q[27] <= scfifo_8j71:auto_generated.q[27]
q[28] <= scfifo_8j71:auto_generated.q[28]
q[29] <= scfifo_8j71:auto_generated.q[29]
q[30] <= scfifo_8j71:auto_generated.q[30]
wrreq => scfifo_8j71:auto_generated.wrreq
rdreq => scfifo_8j71:auto_generated.rdreq
clock => scfifo_8j71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_8j71:auto_generated.empty
full <= scfifo_8j71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated
clock => a_dpfifo_fp71:dpfifo.clock
data[0] => a_dpfifo_fp71:dpfifo.data[0]
data[1] => a_dpfifo_fp71:dpfifo.data[1]
data[2] => a_dpfifo_fp71:dpfifo.data[2]
data[3] => a_dpfifo_fp71:dpfifo.data[3]
data[4] => a_dpfifo_fp71:dpfifo.data[4]
data[5] => a_dpfifo_fp71:dpfifo.data[5]
data[6] => a_dpfifo_fp71:dpfifo.data[6]
data[7] => a_dpfifo_fp71:dpfifo.data[7]
data[8] => a_dpfifo_fp71:dpfifo.data[8]
data[9] => a_dpfifo_fp71:dpfifo.data[9]
data[10] => a_dpfifo_fp71:dpfifo.data[10]
data[11] => a_dpfifo_fp71:dpfifo.data[11]
data[12] => a_dpfifo_fp71:dpfifo.data[12]
data[13] => a_dpfifo_fp71:dpfifo.data[13]
data[14] => a_dpfifo_fp71:dpfifo.data[14]
data[15] => a_dpfifo_fp71:dpfifo.data[15]
data[16] => a_dpfifo_fp71:dpfifo.data[16]
data[17] => a_dpfifo_fp71:dpfifo.data[17]
data[18] => a_dpfifo_fp71:dpfifo.data[18]
data[19] => a_dpfifo_fp71:dpfifo.data[19]
data[20] => a_dpfifo_fp71:dpfifo.data[20]
data[21] => a_dpfifo_fp71:dpfifo.data[21]
data[22] => a_dpfifo_fp71:dpfifo.data[22]
data[23] => a_dpfifo_fp71:dpfifo.data[23]
data[24] => a_dpfifo_fp71:dpfifo.data[24]
data[25] => a_dpfifo_fp71:dpfifo.data[25]
data[26] => a_dpfifo_fp71:dpfifo.data[26]
data[27] => a_dpfifo_fp71:dpfifo.data[27]
data[28] => a_dpfifo_fp71:dpfifo.data[28]
data[29] => a_dpfifo_fp71:dpfifo.data[29]
data[30] => a_dpfifo_fp71:dpfifo.data[30]
empty <= a_dpfifo_fp71:dpfifo.empty
full <= a_dpfifo_fp71:dpfifo.full
q[0] <= a_dpfifo_fp71:dpfifo.q[0]
q[1] <= a_dpfifo_fp71:dpfifo.q[1]
q[2] <= a_dpfifo_fp71:dpfifo.q[2]
q[3] <= a_dpfifo_fp71:dpfifo.q[3]
q[4] <= a_dpfifo_fp71:dpfifo.q[4]
q[5] <= a_dpfifo_fp71:dpfifo.q[5]
q[6] <= a_dpfifo_fp71:dpfifo.q[6]
q[7] <= a_dpfifo_fp71:dpfifo.q[7]
q[8] <= a_dpfifo_fp71:dpfifo.q[8]
q[9] <= a_dpfifo_fp71:dpfifo.q[9]
q[10] <= a_dpfifo_fp71:dpfifo.q[10]
q[11] <= a_dpfifo_fp71:dpfifo.q[11]
q[12] <= a_dpfifo_fp71:dpfifo.q[12]
q[13] <= a_dpfifo_fp71:dpfifo.q[13]
q[14] <= a_dpfifo_fp71:dpfifo.q[14]
q[15] <= a_dpfifo_fp71:dpfifo.q[15]
q[16] <= a_dpfifo_fp71:dpfifo.q[16]
q[17] <= a_dpfifo_fp71:dpfifo.q[17]
q[18] <= a_dpfifo_fp71:dpfifo.q[18]
q[19] <= a_dpfifo_fp71:dpfifo.q[19]
q[20] <= a_dpfifo_fp71:dpfifo.q[20]
q[21] <= a_dpfifo_fp71:dpfifo.q[21]
q[22] <= a_dpfifo_fp71:dpfifo.q[22]
q[23] <= a_dpfifo_fp71:dpfifo.q[23]
q[24] <= a_dpfifo_fp71:dpfifo.q[24]
q[25] <= a_dpfifo_fp71:dpfifo.q[25]
q[26] <= a_dpfifo_fp71:dpfifo.q[26]
q[27] <= a_dpfifo_fp71:dpfifo.q[27]
q[28] <= a_dpfifo_fp71:dpfifo.q[28]
q[29] <= a_dpfifo_fp71:dpfifo.q[29]
q[30] <= a_dpfifo_fp71:dpfifo.q[30]
rdreq => a_dpfifo_fp71:dpfifo.rreq
wrreq => a_dpfifo_fp71:dpfifo.wreq


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo
clock => a_fefifo_kae:fifo_state.clock
clock => dpram_tk51:FIFOram.inclock
clock => dpram_tk51:FIFOram.outclock
clock => cntr_qkb:rd_ptr_count.clock
clock => cntr_qkb:wr_ptr.clock
data[0] => dpram_tk51:FIFOram.data[0]
data[1] => dpram_tk51:FIFOram.data[1]
data[2] => dpram_tk51:FIFOram.data[2]
data[3] => dpram_tk51:FIFOram.data[3]
data[4] => dpram_tk51:FIFOram.data[4]
data[5] => dpram_tk51:FIFOram.data[5]
data[6] => dpram_tk51:FIFOram.data[6]
data[7] => dpram_tk51:FIFOram.data[7]
data[8] => dpram_tk51:FIFOram.data[8]
data[9] => dpram_tk51:FIFOram.data[9]
data[10] => dpram_tk51:FIFOram.data[10]
data[11] => dpram_tk51:FIFOram.data[11]
data[12] => dpram_tk51:FIFOram.data[12]
data[13] => dpram_tk51:FIFOram.data[13]
data[14] => dpram_tk51:FIFOram.data[14]
data[15] => dpram_tk51:FIFOram.data[15]
data[16] => dpram_tk51:FIFOram.data[16]
data[17] => dpram_tk51:FIFOram.data[17]
data[18] => dpram_tk51:FIFOram.data[18]
data[19] => dpram_tk51:FIFOram.data[19]
data[20] => dpram_tk51:FIFOram.data[20]
data[21] => dpram_tk51:FIFOram.data[21]
data[22] => dpram_tk51:FIFOram.data[22]
data[23] => dpram_tk51:FIFOram.data[23]
data[24] => dpram_tk51:FIFOram.data[24]
data[25] => dpram_tk51:FIFOram.data[25]
data[26] => dpram_tk51:FIFOram.data[26]
data[27] => dpram_tk51:FIFOram.data[27]
data[28] => dpram_tk51:FIFOram.data[28]
data[29] => dpram_tk51:FIFOram.data[29]
data[30] => dpram_tk51:FIFOram.data[30]
empty <= a_fefifo_kae:fifo_state.empty
full <= a_fefifo_kae:fifo_state.full
q[0] <= dpram_tk51:FIFOram.q[0]
q[1] <= dpram_tk51:FIFOram.q[1]
q[2] <= dpram_tk51:FIFOram.q[2]
q[3] <= dpram_tk51:FIFOram.q[3]
q[4] <= dpram_tk51:FIFOram.q[4]
q[5] <= dpram_tk51:FIFOram.q[5]
q[6] <= dpram_tk51:FIFOram.q[6]
q[7] <= dpram_tk51:FIFOram.q[7]
q[8] <= dpram_tk51:FIFOram.q[8]
q[9] <= dpram_tk51:FIFOram.q[9]
q[10] <= dpram_tk51:FIFOram.q[10]
q[11] <= dpram_tk51:FIFOram.q[11]
q[12] <= dpram_tk51:FIFOram.q[12]
q[13] <= dpram_tk51:FIFOram.q[13]
q[14] <= dpram_tk51:FIFOram.q[14]
q[15] <= dpram_tk51:FIFOram.q[15]
q[16] <= dpram_tk51:FIFOram.q[16]
q[17] <= dpram_tk51:FIFOram.q[17]
q[18] <= dpram_tk51:FIFOram.q[18]
q[19] <= dpram_tk51:FIFOram.q[19]
q[20] <= dpram_tk51:FIFOram.q[20]
q[21] <= dpram_tk51:FIFOram.q[21]
q[22] <= dpram_tk51:FIFOram.q[22]
q[23] <= dpram_tk51:FIFOram.q[23]
q[24] <= dpram_tk51:FIFOram.q[24]
q[25] <= dpram_tk51:FIFOram.q[25]
q[26] <= dpram_tk51:FIFOram.q[26]
q[27] <= dpram_tk51:FIFOram.q[27]
q[28] <= dpram_tk51:FIFOram.q[28]
q[29] <= dpram_tk51:FIFOram.q[29]
q[30] <= dpram_tk51:FIFOram.q[30]
rreq => a_fefifo_kae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_kae:fifo_state.sclr
sclr => cntr_qkb:rd_ptr_count.sclr
sclr => cntr_qkb:wr_ptr.sclr
wreq => a_fefifo_kae:fifo_state.wreq
wreq => valid_wreq.IN0


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|a_fefifo_kae:fifo_state
aclr => cntr_6l7:count_usedw.aclr
clock => cntr_6l7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_6l7:count_usedw.sclr
wreq => valid_wreq.IN0


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|a_fefifo_kae:fifo_state|cntr_6l7:count_usedw
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram
data[0] => altsyncram_gtl1:altsyncram2.data_a[0]
data[1] => altsyncram_gtl1:altsyncram2.data_a[1]
data[2] => altsyncram_gtl1:altsyncram2.data_a[2]
data[3] => altsyncram_gtl1:altsyncram2.data_a[3]
data[4] => altsyncram_gtl1:altsyncram2.data_a[4]
data[5] => altsyncram_gtl1:altsyncram2.data_a[5]
data[6] => altsyncram_gtl1:altsyncram2.data_a[6]
data[7] => altsyncram_gtl1:altsyncram2.data_a[7]
data[8] => altsyncram_gtl1:altsyncram2.data_a[8]
data[9] => altsyncram_gtl1:altsyncram2.data_a[9]
data[10] => altsyncram_gtl1:altsyncram2.data_a[10]
data[11] => altsyncram_gtl1:altsyncram2.data_a[11]
data[12] => altsyncram_gtl1:altsyncram2.data_a[12]
data[13] => altsyncram_gtl1:altsyncram2.data_a[13]
data[14] => altsyncram_gtl1:altsyncram2.data_a[14]
data[15] => altsyncram_gtl1:altsyncram2.data_a[15]
data[16] => altsyncram_gtl1:altsyncram2.data_a[16]
data[17] => altsyncram_gtl1:altsyncram2.data_a[17]
data[18] => altsyncram_gtl1:altsyncram2.data_a[18]
data[19] => altsyncram_gtl1:altsyncram2.data_a[19]
data[20] => altsyncram_gtl1:altsyncram2.data_a[20]
data[21] => altsyncram_gtl1:altsyncram2.data_a[21]
data[22] => altsyncram_gtl1:altsyncram2.data_a[22]
data[23] => altsyncram_gtl1:altsyncram2.data_a[23]
data[24] => altsyncram_gtl1:altsyncram2.data_a[24]
data[25] => altsyncram_gtl1:altsyncram2.data_a[25]
data[26] => altsyncram_gtl1:altsyncram2.data_a[26]
data[27] => altsyncram_gtl1:altsyncram2.data_a[27]
data[28] => altsyncram_gtl1:altsyncram2.data_a[28]
data[29] => altsyncram_gtl1:altsyncram2.data_a[29]
data[30] => altsyncram_gtl1:altsyncram2.data_a[30]
inclock => altsyncram_gtl1:altsyncram2.clock0
outclock => altsyncram_gtl1:altsyncram2.clock1
outclocken => altsyncram_gtl1:altsyncram2.clocken1
q[0] <= altsyncram_gtl1:altsyncram2.q_b[0]
q[1] <= altsyncram_gtl1:altsyncram2.q_b[1]
q[2] <= altsyncram_gtl1:altsyncram2.q_b[2]
q[3] <= altsyncram_gtl1:altsyncram2.q_b[3]
q[4] <= altsyncram_gtl1:altsyncram2.q_b[4]
q[5] <= altsyncram_gtl1:altsyncram2.q_b[5]
q[6] <= altsyncram_gtl1:altsyncram2.q_b[6]
q[7] <= altsyncram_gtl1:altsyncram2.q_b[7]
q[8] <= altsyncram_gtl1:altsyncram2.q_b[8]
q[9] <= altsyncram_gtl1:altsyncram2.q_b[9]
q[10] <= altsyncram_gtl1:altsyncram2.q_b[10]
q[11] <= altsyncram_gtl1:altsyncram2.q_b[11]
q[12] <= altsyncram_gtl1:altsyncram2.q_b[12]
q[13] <= altsyncram_gtl1:altsyncram2.q_b[13]
q[14] <= altsyncram_gtl1:altsyncram2.q_b[14]
q[15] <= altsyncram_gtl1:altsyncram2.q_b[15]
q[16] <= altsyncram_gtl1:altsyncram2.q_b[16]
q[17] <= altsyncram_gtl1:altsyncram2.q_b[17]
q[18] <= altsyncram_gtl1:altsyncram2.q_b[18]
q[19] <= altsyncram_gtl1:altsyncram2.q_b[19]
q[20] <= altsyncram_gtl1:altsyncram2.q_b[20]
q[21] <= altsyncram_gtl1:altsyncram2.q_b[21]
q[22] <= altsyncram_gtl1:altsyncram2.q_b[22]
q[23] <= altsyncram_gtl1:altsyncram2.q_b[23]
q[24] <= altsyncram_gtl1:altsyncram2.q_b[24]
q[25] <= altsyncram_gtl1:altsyncram2.q_b[25]
q[26] <= altsyncram_gtl1:altsyncram2.q_b[26]
q[27] <= altsyncram_gtl1:altsyncram2.q_b[27]
q[28] <= altsyncram_gtl1:altsyncram2.q_b[28]
q[29] <= altsyncram_gtl1:altsyncram2.q_b[29]
q[30] <= altsyncram_gtl1:altsyncram2.q_b[30]
rdaddress[0] => altsyncram_gtl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_gtl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_gtl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_gtl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_gtl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_gtl1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_gtl1:altsyncram2.address_b[6]
rdaddress[7] => altsyncram_gtl1:altsyncram2.address_b[7]
rdaddress[8] => altsyncram_gtl1:altsyncram2.address_b[8]
rdaddress[9] => altsyncram_gtl1:altsyncram2.address_b[9]
wraddress[0] => altsyncram_gtl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_gtl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_gtl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_gtl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_gtl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_gtl1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_gtl1:altsyncram2.address_a[6]
wraddress[7] => altsyncram_gtl1:altsyncram2.address_a[7]
wraddress[8] => altsyncram_gtl1:altsyncram2.address_a[8]
wraddress[9] => altsyncram_gtl1:altsyncram2.address_a[9]
wren => altsyncram_gtl1:altsyncram2.wren_a


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2
address_a[0] => altsyncram_fne1:altsyncram3.address_b[0]
address_a[1] => altsyncram_fne1:altsyncram3.address_b[1]
address_a[2] => altsyncram_fne1:altsyncram3.address_b[2]
address_a[3] => altsyncram_fne1:altsyncram3.address_b[3]
address_a[4] => altsyncram_fne1:altsyncram3.address_b[4]
address_a[5] => altsyncram_fne1:altsyncram3.address_b[5]
address_a[6] => altsyncram_fne1:altsyncram3.address_b[6]
address_a[7] => altsyncram_fne1:altsyncram3.address_b[7]
address_a[8] => altsyncram_fne1:altsyncram3.address_b[8]
address_a[9] => altsyncram_fne1:altsyncram3.address_b[9]
address_b[0] => altsyncram_fne1:altsyncram3.address_a[0]
address_b[1] => altsyncram_fne1:altsyncram3.address_a[1]
address_b[2] => altsyncram_fne1:altsyncram3.address_a[2]
address_b[3] => altsyncram_fne1:altsyncram3.address_a[3]
address_b[4] => altsyncram_fne1:altsyncram3.address_a[4]
address_b[5] => altsyncram_fne1:altsyncram3.address_a[5]
address_b[6] => altsyncram_fne1:altsyncram3.address_a[6]
address_b[7] => altsyncram_fne1:altsyncram3.address_a[7]
address_b[8] => altsyncram_fne1:altsyncram3.address_a[8]
address_b[9] => altsyncram_fne1:altsyncram3.address_a[9]
clock0 => altsyncram_fne1:altsyncram3.clock1
clock1 => altsyncram_fne1:altsyncram3.clock0
clocken1 => altsyncram_fne1:altsyncram3.clocken0
data_a[0] => altsyncram_fne1:altsyncram3.data_b[0]
data_a[1] => altsyncram_fne1:altsyncram3.data_b[1]
data_a[2] => altsyncram_fne1:altsyncram3.data_b[2]
data_a[3] => altsyncram_fne1:altsyncram3.data_b[3]
data_a[4] => altsyncram_fne1:altsyncram3.data_b[4]
data_a[5] => altsyncram_fne1:altsyncram3.data_b[5]
data_a[6] => altsyncram_fne1:altsyncram3.data_b[6]
data_a[7] => altsyncram_fne1:altsyncram3.data_b[7]
data_a[8] => altsyncram_fne1:altsyncram3.data_b[8]
data_a[9] => altsyncram_fne1:altsyncram3.data_b[9]
data_a[10] => altsyncram_fne1:altsyncram3.data_b[10]
data_a[11] => altsyncram_fne1:altsyncram3.data_b[11]
data_a[12] => altsyncram_fne1:altsyncram3.data_b[12]
data_a[13] => altsyncram_fne1:altsyncram3.data_b[13]
data_a[14] => altsyncram_fne1:altsyncram3.data_b[14]
data_a[15] => altsyncram_fne1:altsyncram3.data_b[15]
data_a[16] => altsyncram_fne1:altsyncram3.data_b[16]
data_a[17] => altsyncram_fne1:altsyncram3.data_b[17]
data_a[18] => altsyncram_fne1:altsyncram3.data_b[18]
data_a[19] => altsyncram_fne1:altsyncram3.data_b[19]
data_a[20] => altsyncram_fne1:altsyncram3.data_b[20]
data_a[21] => altsyncram_fne1:altsyncram3.data_b[21]
data_a[22] => altsyncram_fne1:altsyncram3.data_b[22]
data_a[23] => altsyncram_fne1:altsyncram3.data_b[23]
data_a[24] => altsyncram_fne1:altsyncram3.data_b[24]
data_a[25] => altsyncram_fne1:altsyncram3.data_b[25]
data_a[26] => altsyncram_fne1:altsyncram3.data_b[26]
data_a[27] => altsyncram_fne1:altsyncram3.data_b[27]
data_a[28] => altsyncram_fne1:altsyncram3.data_b[28]
data_a[29] => altsyncram_fne1:altsyncram3.data_b[29]
data_a[30] => altsyncram_fne1:altsyncram3.data_b[30]
q_b[0] <= altsyncram_fne1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_fne1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_fne1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_fne1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_fne1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_fne1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_fne1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_fne1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_fne1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_fne1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_fne1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_fne1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_fne1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_fne1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_fne1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_fne1:altsyncram3.q_a[15]
q_b[16] <= altsyncram_fne1:altsyncram3.q_a[16]
q_b[17] <= altsyncram_fne1:altsyncram3.q_a[17]
q_b[18] <= altsyncram_fne1:altsyncram3.q_a[18]
q_b[19] <= altsyncram_fne1:altsyncram3.q_a[19]
q_b[20] <= altsyncram_fne1:altsyncram3.q_a[20]
q_b[21] <= altsyncram_fne1:altsyncram3.q_a[21]
q_b[22] <= altsyncram_fne1:altsyncram3.q_a[22]
q_b[23] <= altsyncram_fne1:altsyncram3.q_a[23]
q_b[24] <= altsyncram_fne1:altsyncram3.q_a[24]
q_b[25] <= altsyncram_fne1:altsyncram3.q_a[25]
q_b[26] <= altsyncram_fne1:altsyncram3.q_a[26]
q_b[27] <= altsyncram_fne1:altsyncram3.q_a[27]
q_b[28] <= altsyncram_fne1:altsyncram3.q_a[28]
q_b[29] <= altsyncram_fne1:altsyncram3.q_a[29]
q_b[30] <= altsyncram_fne1:altsyncram3.q_a[30]
wren_a => altsyncram_fne1:altsyncram3.clocken1
wren_a => altsyncram_fne1:altsyncram3.wren_b


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[0] => ram_block4a16.PORTAADDR
address_a[0] => ram_block4a17.PORTAADDR
address_a[0] => ram_block4a18.PORTAADDR
address_a[0] => ram_block4a19.PORTAADDR
address_a[0] => ram_block4a20.PORTAADDR
address_a[0] => ram_block4a21.PORTAADDR
address_a[0] => ram_block4a22.PORTAADDR
address_a[0] => ram_block4a23.PORTAADDR
address_a[0] => ram_block4a24.PORTAADDR
address_a[0] => ram_block4a25.PORTAADDR
address_a[0] => ram_block4a26.PORTAADDR
address_a[0] => ram_block4a27.PORTAADDR
address_a[0] => ram_block4a28.PORTAADDR
address_a[0] => ram_block4a29.PORTAADDR
address_a[0] => ram_block4a30.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[1] => ram_block4a16.PORTAADDR1
address_a[1] => ram_block4a17.PORTAADDR1
address_a[1] => ram_block4a18.PORTAADDR1
address_a[1] => ram_block4a19.PORTAADDR1
address_a[1] => ram_block4a20.PORTAADDR1
address_a[1] => ram_block4a21.PORTAADDR1
address_a[1] => ram_block4a22.PORTAADDR1
address_a[1] => ram_block4a23.PORTAADDR1
address_a[1] => ram_block4a24.PORTAADDR1
address_a[1] => ram_block4a25.PORTAADDR1
address_a[1] => ram_block4a26.PORTAADDR1
address_a[1] => ram_block4a27.PORTAADDR1
address_a[1] => ram_block4a28.PORTAADDR1
address_a[1] => ram_block4a29.PORTAADDR1
address_a[1] => ram_block4a30.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[2] => ram_block4a16.PORTAADDR2
address_a[2] => ram_block4a17.PORTAADDR2
address_a[2] => ram_block4a18.PORTAADDR2
address_a[2] => ram_block4a19.PORTAADDR2
address_a[2] => ram_block4a20.PORTAADDR2
address_a[2] => ram_block4a21.PORTAADDR2
address_a[2] => ram_block4a22.PORTAADDR2
address_a[2] => ram_block4a23.PORTAADDR2
address_a[2] => ram_block4a24.PORTAADDR2
address_a[2] => ram_block4a25.PORTAADDR2
address_a[2] => ram_block4a26.PORTAADDR2
address_a[2] => ram_block4a27.PORTAADDR2
address_a[2] => ram_block4a28.PORTAADDR2
address_a[2] => ram_block4a29.PORTAADDR2
address_a[2] => ram_block4a30.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[3] => ram_block4a16.PORTAADDR3
address_a[3] => ram_block4a17.PORTAADDR3
address_a[3] => ram_block4a18.PORTAADDR3
address_a[3] => ram_block4a19.PORTAADDR3
address_a[3] => ram_block4a20.PORTAADDR3
address_a[3] => ram_block4a21.PORTAADDR3
address_a[3] => ram_block4a22.PORTAADDR3
address_a[3] => ram_block4a23.PORTAADDR3
address_a[3] => ram_block4a24.PORTAADDR3
address_a[3] => ram_block4a25.PORTAADDR3
address_a[3] => ram_block4a26.PORTAADDR3
address_a[3] => ram_block4a27.PORTAADDR3
address_a[3] => ram_block4a28.PORTAADDR3
address_a[3] => ram_block4a29.PORTAADDR3
address_a[3] => ram_block4a30.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[4] => ram_block4a16.PORTAADDR4
address_a[4] => ram_block4a17.PORTAADDR4
address_a[4] => ram_block4a18.PORTAADDR4
address_a[4] => ram_block4a19.PORTAADDR4
address_a[4] => ram_block4a20.PORTAADDR4
address_a[4] => ram_block4a21.PORTAADDR4
address_a[4] => ram_block4a22.PORTAADDR4
address_a[4] => ram_block4a23.PORTAADDR4
address_a[4] => ram_block4a24.PORTAADDR4
address_a[4] => ram_block4a25.PORTAADDR4
address_a[4] => ram_block4a26.PORTAADDR4
address_a[4] => ram_block4a27.PORTAADDR4
address_a[4] => ram_block4a28.PORTAADDR4
address_a[4] => ram_block4a29.PORTAADDR4
address_a[4] => ram_block4a30.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[5] => ram_block4a16.PORTAADDR5
address_a[5] => ram_block4a17.PORTAADDR5
address_a[5] => ram_block4a18.PORTAADDR5
address_a[5] => ram_block4a19.PORTAADDR5
address_a[5] => ram_block4a20.PORTAADDR5
address_a[5] => ram_block4a21.PORTAADDR5
address_a[5] => ram_block4a22.PORTAADDR5
address_a[5] => ram_block4a23.PORTAADDR5
address_a[5] => ram_block4a24.PORTAADDR5
address_a[5] => ram_block4a25.PORTAADDR5
address_a[5] => ram_block4a26.PORTAADDR5
address_a[5] => ram_block4a27.PORTAADDR5
address_a[5] => ram_block4a28.PORTAADDR5
address_a[5] => ram_block4a29.PORTAADDR5
address_a[5] => ram_block4a30.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[6] => ram_block4a16.PORTAADDR6
address_a[6] => ram_block4a17.PORTAADDR6
address_a[6] => ram_block4a18.PORTAADDR6
address_a[6] => ram_block4a19.PORTAADDR6
address_a[6] => ram_block4a20.PORTAADDR6
address_a[6] => ram_block4a21.PORTAADDR6
address_a[6] => ram_block4a22.PORTAADDR6
address_a[6] => ram_block4a23.PORTAADDR6
address_a[6] => ram_block4a24.PORTAADDR6
address_a[6] => ram_block4a25.PORTAADDR6
address_a[6] => ram_block4a26.PORTAADDR6
address_a[6] => ram_block4a27.PORTAADDR6
address_a[6] => ram_block4a28.PORTAADDR6
address_a[6] => ram_block4a29.PORTAADDR6
address_a[6] => ram_block4a30.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[7] => ram_block4a16.PORTAADDR7
address_a[7] => ram_block4a17.PORTAADDR7
address_a[7] => ram_block4a18.PORTAADDR7
address_a[7] => ram_block4a19.PORTAADDR7
address_a[7] => ram_block4a20.PORTAADDR7
address_a[7] => ram_block4a21.PORTAADDR7
address_a[7] => ram_block4a22.PORTAADDR7
address_a[7] => ram_block4a23.PORTAADDR7
address_a[7] => ram_block4a24.PORTAADDR7
address_a[7] => ram_block4a25.PORTAADDR7
address_a[7] => ram_block4a26.PORTAADDR7
address_a[7] => ram_block4a27.PORTAADDR7
address_a[7] => ram_block4a28.PORTAADDR7
address_a[7] => ram_block4a29.PORTAADDR7
address_a[7] => ram_block4a30.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_a[8] => ram_block4a16.PORTAADDR8
address_a[8] => ram_block4a17.PORTAADDR8
address_a[8] => ram_block4a18.PORTAADDR8
address_a[8] => ram_block4a19.PORTAADDR8
address_a[8] => ram_block4a20.PORTAADDR8
address_a[8] => ram_block4a21.PORTAADDR8
address_a[8] => ram_block4a22.PORTAADDR8
address_a[8] => ram_block4a23.PORTAADDR8
address_a[8] => ram_block4a24.PORTAADDR8
address_a[8] => ram_block4a25.PORTAADDR8
address_a[8] => ram_block4a26.PORTAADDR8
address_a[8] => ram_block4a27.PORTAADDR8
address_a[8] => ram_block4a28.PORTAADDR8
address_a[8] => ram_block4a29.PORTAADDR8
address_a[8] => ram_block4a30.PORTAADDR8
address_a[9] => ram_block4a0.PORTAADDR9
address_a[9] => ram_block4a1.PORTAADDR9
address_a[9] => ram_block4a2.PORTAADDR9
address_a[9] => ram_block4a3.PORTAADDR9
address_a[9] => ram_block4a4.PORTAADDR9
address_a[9] => ram_block4a5.PORTAADDR9
address_a[9] => ram_block4a6.PORTAADDR9
address_a[9] => ram_block4a7.PORTAADDR9
address_a[9] => ram_block4a8.PORTAADDR9
address_a[9] => ram_block4a9.PORTAADDR9
address_a[9] => ram_block4a10.PORTAADDR9
address_a[9] => ram_block4a11.PORTAADDR9
address_a[9] => ram_block4a12.PORTAADDR9
address_a[9] => ram_block4a13.PORTAADDR9
address_a[9] => ram_block4a14.PORTAADDR9
address_a[9] => ram_block4a15.PORTAADDR9
address_a[9] => ram_block4a16.PORTAADDR9
address_a[9] => ram_block4a17.PORTAADDR9
address_a[9] => ram_block4a18.PORTAADDR9
address_a[9] => ram_block4a19.PORTAADDR9
address_a[9] => ram_block4a20.PORTAADDR9
address_a[9] => ram_block4a21.PORTAADDR9
address_a[9] => ram_block4a22.PORTAADDR9
address_a[9] => ram_block4a23.PORTAADDR9
address_a[9] => ram_block4a24.PORTAADDR9
address_a[9] => ram_block4a25.PORTAADDR9
address_a[9] => ram_block4a26.PORTAADDR9
address_a[9] => ram_block4a27.PORTAADDR9
address_a[9] => ram_block4a28.PORTAADDR9
address_a[9] => ram_block4a29.PORTAADDR9
address_a[9] => ram_block4a30.PORTAADDR9
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[0] => ram_block4a16.PORTBADDR
address_b[0] => ram_block4a17.PORTBADDR
address_b[0] => ram_block4a18.PORTBADDR
address_b[0] => ram_block4a19.PORTBADDR
address_b[0] => ram_block4a20.PORTBADDR
address_b[0] => ram_block4a21.PORTBADDR
address_b[0] => ram_block4a22.PORTBADDR
address_b[0] => ram_block4a23.PORTBADDR
address_b[0] => ram_block4a24.PORTBADDR
address_b[0] => ram_block4a25.PORTBADDR
address_b[0] => ram_block4a26.PORTBADDR
address_b[0] => ram_block4a27.PORTBADDR
address_b[0] => ram_block4a28.PORTBADDR
address_b[0] => ram_block4a29.PORTBADDR
address_b[0] => ram_block4a30.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[1] => ram_block4a16.PORTBADDR1
address_b[1] => ram_block4a17.PORTBADDR1
address_b[1] => ram_block4a18.PORTBADDR1
address_b[1] => ram_block4a19.PORTBADDR1
address_b[1] => ram_block4a20.PORTBADDR1
address_b[1] => ram_block4a21.PORTBADDR1
address_b[1] => ram_block4a22.PORTBADDR1
address_b[1] => ram_block4a23.PORTBADDR1
address_b[1] => ram_block4a24.PORTBADDR1
address_b[1] => ram_block4a25.PORTBADDR1
address_b[1] => ram_block4a26.PORTBADDR1
address_b[1] => ram_block4a27.PORTBADDR1
address_b[1] => ram_block4a28.PORTBADDR1
address_b[1] => ram_block4a29.PORTBADDR1
address_b[1] => ram_block4a30.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[2] => ram_block4a16.PORTBADDR2
address_b[2] => ram_block4a17.PORTBADDR2
address_b[2] => ram_block4a18.PORTBADDR2
address_b[2] => ram_block4a19.PORTBADDR2
address_b[2] => ram_block4a20.PORTBADDR2
address_b[2] => ram_block4a21.PORTBADDR2
address_b[2] => ram_block4a22.PORTBADDR2
address_b[2] => ram_block4a23.PORTBADDR2
address_b[2] => ram_block4a24.PORTBADDR2
address_b[2] => ram_block4a25.PORTBADDR2
address_b[2] => ram_block4a26.PORTBADDR2
address_b[2] => ram_block4a27.PORTBADDR2
address_b[2] => ram_block4a28.PORTBADDR2
address_b[2] => ram_block4a29.PORTBADDR2
address_b[2] => ram_block4a30.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[3] => ram_block4a16.PORTBADDR3
address_b[3] => ram_block4a17.PORTBADDR3
address_b[3] => ram_block4a18.PORTBADDR3
address_b[3] => ram_block4a19.PORTBADDR3
address_b[3] => ram_block4a20.PORTBADDR3
address_b[3] => ram_block4a21.PORTBADDR3
address_b[3] => ram_block4a22.PORTBADDR3
address_b[3] => ram_block4a23.PORTBADDR3
address_b[3] => ram_block4a24.PORTBADDR3
address_b[3] => ram_block4a25.PORTBADDR3
address_b[3] => ram_block4a26.PORTBADDR3
address_b[3] => ram_block4a27.PORTBADDR3
address_b[3] => ram_block4a28.PORTBADDR3
address_b[3] => ram_block4a29.PORTBADDR3
address_b[3] => ram_block4a30.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[4] => ram_block4a16.PORTBADDR4
address_b[4] => ram_block4a17.PORTBADDR4
address_b[4] => ram_block4a18.PORTBADDR4
address_b[4] => ram_block4a19.PORTBADDR4
address_b[4] => ram_block4a20.PORTBADDR4
address_b[4] => ram_block4a21.PORTBADDR4
address_b[4] => ram_block4a22.PORTBADDR4
address_b[4] => ram_block4a23.PORTBADDR4
address_b[4] => ram_block4a24.PORTBADDR4
address_b[4] => ram_block4a25.PORTBADDR4
address_b[4] => ram_block4a26.PORTBADDR4
address_b[4] => ram_block4a27.PORTBADDR4
address_b[4] => ram_block4a28.PORTBADDR4
address_b[4] => ram_block4a29.PORTBADDR4
address_b[4] => ram_block4a30.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[5] => ram_block4a16.PORTBADDR5
address_b[5] => ram_block4a17.PORTBADDR5
address_b[5] => ram_block4a18.PORTBADDR5
address_b[5] => ram_block4a19.PORTBADDR5
address_b[5] => ram_block4a20.PORTBADDR5
address_b[5] => ram_block4a21.PORTBADDR5
address_b[5] => ram_block4a22.PORTBADDR5
address_b[5] => ram_block4a23.PORTBADDR5
address_b[5] => ram_block4a24.PORTBADDR5
address_b[5] => ram_block4a25.PORTBADDR5
address_b[5] => ram_block4a26.PORTBADDR5
address_b[5] => ram_block4a27.PORTBADDR5
address_b[5] => ram_block4a28.PORTBADDR5
address_b[5] => ram_block4a29.PORTBADDR5
address_b[5] => ram_block4a30.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[6] => ram_block4a16.PORTBADDR6
address_b[6] => ram_block4a17.PORTBADDR6
address_b[6] => ram_block4a18.PORTBADDR6
address_b[6] => ram_block4a19.PORTBADDR6
address_b[6] => ram_block4a20.PORTBADDR6
address_b[6] => ram_block4a21.PORTBADDR6
address_b[6] => ram_block4a22.PORTBADDR6
address_b[6] => ram_block4a23.PORTBADDR6
address_b[6] => ram_block4a24.PORTBADDR6
address_b[6] => ram_block4a25.PORTBADDR6
address_b[6] => ram_block4a26.PORTBADDR6
address_b[6] => ram_block4a27.PORTBADDR6
address_b[6] => ram_block4a28.PORTBADDR6
address_b[6] => ram_block4a29.PORTBADDR6
address_b[6] => ram_block4a30.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[7] => ram_block4a16.PORTBADDR7
address_b[7] => ram_block4a17.PORTBADDR7
address_b[7] => ram_block4a18.PORTBADDR7
address_b[7] => ram_block4a19.PORTBADDR7
address_b[7] => ram_block4a20.PORTBADDR7
address_b[7] => ram_block4a21.PORTBADDR7
address_b[7] => ram_block4a22.PORTBADDR7
address_b[7] => ram_block4a23.PORTBADDR7
address_b[7] => ram_block4a24.PORTBADDR7
address_b[7] => ram_block4a25.PORTBADDR7
address_b[7] => ram_block4a26.PORTBADDR7
address_b[7] => ram_block4a27.PORTBADDR7
address_b[7] => ram_block4a28.PORTBADDR7
address_b[7] => ram_block4a29.PORTBADDR7
address_b[7] => ram_block4a30.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
address_b[8] => ram_block4a16.PORTBADDR8
address_b[8] => ram_block4a17.PORTBADDR8
address_b[8] => ram_block4a18.PORTBADDR8
address_b[8] => ram_block4a19.PORTBADDR8
address_b[8] => ram_block4a20.PORTBADDR8
address_b[8] => ram_block4a21.PORTBADDR8
address_b[8] => ram_block4a22.PORTBADDR8
address_b[8] => ram_block4a23.PORTBADDR8
address_b[8] => ram_block4a24.PORTBADDR8
address_b[8] => ram_block4a25.PORTBADDR8
address_b[8] => ram_block4a26.PORTBADDR8
address_b[8] => ram_block4a27.PORTBADDR8
address_b[8] => ram_block4a28.PORTBADDR8
address_b[8] => ram_block4a29.PORTBADDR8
address_b[8] => ram_block4a30.PORTBADDR8
address_b[9] => ram_block4a0.PORTBADDR9
address_b[9] => ram_block4a1.PORTBADDR9
address_b[9] => ram_block4a2.PORTBADDR9
address_b[9] => ram_block4a3.PORTBADDR9
address_b[9] => ram_block4a4.PORTBADDR9
address_b[9] => ram_block4a5.PORTBADDR9
address_b[9] => ram_block4a6.PORTBADDR9
address_b[9] => ram_block4a7.PORTBADDR9
address_b[9] => ram_block4a8.PORTBADDR9
address_b[9] => ram_block4a9.PORTBADDR9
address_b[9] => ram_block4a10.PORTBADDR9
address_b[9] => ram_block4a11.PORTBADDR9
address_b[9] => ram_block4a12.PORTBADDR9
address_b[9] => ram_block4a13.PORTBADDR9
address_b[9] => ram_block4a14.PORTBADDR9
address_b[9] => ram_block4a15.PORTBADDR9
address_b[9] => ram_block4a16.PORTBADDR9
address_b[9] => ram_block4a17.PORTBADDR9
address_b[9] => ram_block4a18.PORTBADDR9
address_b[9] => ram_block4a19.PORTBADDR9
address_b[9] => ram_block4a20.PORTBADDR9
address_b[9] => ram_block4a21.PORTBADDR9
address_b[9] => ram_block4a22.PORTBADDR9
address_b[9] => ram_block4a23.PORTBADDR9
address_b[9] => ram_block4a24.PORTBADDR9
address_b[9] => ram_block4a25.PORTBADDR9
address_b[9] => ram_block4a26.PORTBADDR9
address_b[9] => ram_block4a27.PORTBADDR9
address_b[9] => ram_block4a28.PORTBADDR9
address_b[9] => ram_block4a29.PORTBADDR9
address_b[9] => ram_block4a30.PORTBADDR9
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock0 => ram_block4a16.CLK0
clock0 => ram_block4a17.CLK0
clock0 => ram_block4a18.CLK0
clock0 => ram_block4a19.CLK0
clock0 => ram_block4a20.CLK0
clock0 => ram_block4a21.CLK0
clock0 => ram_block4a22.CLK0
clock0 => ram_block4a23.CLK0
clock0 => ram_block4a24.CLK0
clock0 => ram_block4a25.CLK0
clock0 => ram_block4a26.CLK0
clock0 => ram_block4a27.CLK0
clock0 => ram_block4a28.CLK0
clock0 => ram_block4a29.CLK0
clock0 => ram_block4a30.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clock1 => ram_block4a16.CLK1
clock1 => ram_block4a17.CLK1
clock1 => ram_block4a18.CLK1
clock1 => ram_block4a19.CLK1
clock1 => ram_block4a20.CLK1
clock1 => ram_block4a21.CLK1
clock1 => ram_block4a22.CLK1
clock1 => ram_block4a23.CLK1
clock1 => ram_block4a24.CLK1
clock1 => ram_block4a25.CLK1
clock1 => ram_block4a26.CLK1
clock1 => ram_block4a27.CLK1
clock1 => ram_block4a28.CLK1
clock1 => ram_block4a29.CLK1
clock1 => ram_block4a30.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken0 => ram_block4a16.ENA0
clocken0 => ram_block4a17.ENA0
clocken0 => ram_block4a18.ENA0
clocken0 => ram_block4a19.ENA0
clocken0 => ram_block4a20.ENA0
clocken0 => ram_block4a21.ENA0
clocken0 => ram_block4a22.ENA0
clocken0 => ram_block4a23.ENA0
clocken0 => ram_block4a24.ENA0
clocken0 => ram_block4a25.ENA0
clocken0 => ram_block4a26.ENA0
clocken0 => ram_block4a27.ENA0
clocken0 => ram_block4a28.ENA0
clocken0 => ram_block4a29.ENA0
clocken0 => ram_block4a30.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
clocken1 => ram_block4a16.ENA1
clocken1 => ram_block4a17.ENA1
clocken1 => ram_block4a18.ENA1
clocken1 => ram_block4a19.ENA1
clocken1 => ram_block4a20.ENA1
clocken1 => ram_block4a21.ENA1
clocken1 => ram_block4a22.ENA1
clocken1 => ram_block4a23.ENA1
clocken1 => ram_block4a24.ENA1
clocken1 => ram_block4a25.ENA1
clocken1 => ram_block4a26.ENA1
clocken1 => ram_block4a27.ENA1
clocken1 => ram_block4a28.ENA1
clocken1 => ram_block4a29.ENA1
clocken1 => ram_block4a30.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_a[16] => ram_block4a16.PORTADATAIN
data_a[17] => ram_block4a17.PORTADATAIN
data_a[18] => ram_block4a18.PORTADATAIN
data_a[19] => ram_block4a19.PORTADATAIN
data_a[20] => ram_block4a20.PORTADATAIN
data_a[21] => ram_block4a21.PORTADATAIN
data_a[22] => ram_block4a22.PORTADATAIN
data_a[23] => ram_block4a23.PORTADATAIN
data_a[24] => ram_block4a24.PORTADATAIN
data_a[25] => ram_block4a25.PORTADATAIN
data_a[26] => ram_block4a26.PORTADATAIN
data_a[27] => ram_block4a27.PORTADATAIN
data_a[28] => ram_block4a28.PORTADATAIN
data_a[29] => ram_block4a29.PORTADATAIN
data_a[30] => ram_block4a30.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
data_b[16] => ram_block4a16.PORTBDATAIN
data_b[17] => ram_block4a17.PORTBDATAIN
data_b[18] => ram_block4a18.PORTBDATAIN
data_b[19] => ram_block4a19.PORTBDATAIN
data_b[20] => ram_block4a20.PORTBDATAIN
data_b[21] => ram_block4a21.PORTBDATAIN
data_b[22] => ram_block4a22.PORTBDATAIN
data_b[23] => ram_block4a23.PORTBDATAIN
data_b[24] => ram_block4a24.PORTBDATAIN
data_b[25] => ram_block4a25.PORTBDATAIN
data_b[26] => ram_block4a26.PORTBDATAIN
data_b[27] => ram_block4a27.PORTBDATAIN
data_b[28] => ram_block4a28.PORTBDATAIN
data_b[29] => ram_block4a29.PORTBDATAIN
data_b[30] => ram_block4a30.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_a[16] <= ram_block4a16.PORTADATAOUT
q_a[17] <= ram_block4a17.PORTADATAOUT
q_a[18] <= ram_block4a18.PORTADATAOUT
q_a[19] <= ram_block4a19.PORTADATAOUT
q_a[20] <= ram_block4a20.PORTADATAOUT
q_a[21] <= ram_block4a21.PORTADATAOUT
q_a[22] <= ram_block4a22.PORTADATAOUT
q_a[23] <= ram_block4a23.PORTADATAOUT
q_a[24] <= ram_block4a24.PORTADATAOUT
q_a[25] <= ram_block4a25.PORTADATAOUT
q_a[26] <= ram_block4a26.PORTADATAOUT
q_a[27] <= ram_block4a27.PORTADATAOUT
q_a[28] <= ram_block4a28.PORTADATAOUT
q_a[29] <= ram_block4a29.PORTADATAOUT
q_a[30] <= ram_block4a30.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
q_b[16] <= ram_block4a16.PORTBDATAOUT
q_b[17] <= ram_block4a17.PORTBDATAOUT
q_b[18] <= ram_block4a18.PORTBDATAOUT
q_b[19] <= ram_block4a19.PORTBDATAOUT
q_b[20] <= ram_block4a20.PORTBDATAOUT
q_b[21] <= ram_block4a21.PORTBDATAOUT
q_b[22] <= ram_block4a22.PORTBDATAOUT
q_b[23] <= ram_block4a23.PORTBDATAOUT
q_b[24] <= ram_block4a24.PORTBDATAOUT
q_b[25] <= ram_block4a25.PORTBDATAOUT
q_b[26] <= ram_block4a26.PORTBDATAOUT
q_b[27] <= ram_block4a27.PORTBDATAOUT
q_b[28] <= ram_block4a28.PORTBDATAOUT
q_b[29] <= ram_block4a29.PORTBDATAOUT
q_b[30] <= ram_block4a30.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_a => ram_block4a16.PORTAWE
wren_a => ram_block4a17.PORTAWE
wren_a => ram_block4a18.PORTAWE
wren_a => ram_block4a19.PORTAWE
wren_a => ram_block4a20.PORTAWE
wren_a => ram_block4a21.PORTAWE
wren_a => ram_block4a22.PORTAWE
wren_a => ram_block4a23.PORTAWE
wren_a => ram_block4a24.PORTAWE
wren_a => ram_block4a25.PORTAWE
wren_a => ram_block4a26.PORTAWE
wren_a => ram_block4a27.PORTAWE
wren_a => ram_block4a28.PORTAWE
wren_a => ram_block4a29.PORTAWE
wren_a => ram_block4a30.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE
wren_b => ram_block4a16.PORTBRE
wren_b => ram_block4a17.PORTBRE
wren_b => ram_block4a18.PORTBRE
wren_b => ram_block4a19.PORTBRE
wren_b => ram_block4a20.PORTBRE
wren_b => ram_block4a21.PORTBRE
wren_b => ram_block4a22.PORTBRE
wren_b => ram_block4a23.PORTBRE
wren_b => ram_block4a24.PORTBRE
wren_b => ram_block4a25.PORTBRE
wren_b => ram_block4a26.PORTBRE
wren_b => ram_block4a27.PORTBRE
wren_b => ram_block4a28.PORTBRE
wren_b => ram_block4a29.PORTBRE
wren_b => ram_block4a30.PORTBRE


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|cntr_qkb:rd_ptr_count
aclr => counter_reg_bit5a[9].ACLR
aclr => counter_reg_bit5a[8].ACLR
aclr => counter_reg_bit5a[7].ACLR
aclr => counter_reg_bit5a[6].ACLR
aclr => counter_reg_bit5a[5].ACLR
aclr => counter_reg_bit5a[4].ACLR
aclr => counter_reg_bit5a[3].ACLR
aclr => counter_reg_bit5a[2].ACLR
aclr => counter_reg_bit5a[1].ACLR
aclr => counter_reg_bit5a[0].ACLR
clock => counter_reg_bit5a[9].CLK
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
q[9] <= counter_reg_bit5a[9].REGOUT


|solo|fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|cntr_qkb:wr_ptr
aclr => counter_reg_bit5a[9].ACLR
aclr => counter_reg_bit5a[8].ACLR
aclr => counter_reg_bit5a[7].ACLR
aclr => counter_reg_bit5a[6].ACLR
aclr => counter_reg_bit5a[5].ACLR
aclr => counter_reg_bit5a[4].ACLR
aclr => counter_reg_bit5a[3].ACLR
aclr => counter_reg_bit5a[2].ACLR
aclr => counter_reg_bit5a[1].ACLR
aclr => counter_reg_bit5a[0].ACLR
clock => counter_reg_bit5a[9].CLK
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
q[9] <= counter_reg_bit5a[9].REGOUT


|solo|myfiforam:fiforam
clock => clock~0.IN1
data[0] => data[0]~17.IN1
data[1] => data[1]~16.IN1
data[2] => data[2]~15.IN1
data[3] => data[3]~14.IN1
data[4] => data[4]~13.IN1
data[5] => data[5]~12.IN1
data[6] => data[6]~11.IN1
data[7] => data[7]~10.IN1
data[8] => data[8]~9.IN1
data[9] => data[9]~8.IN1
data[10] => data[10]~7.IN1
data[11] => data[11]~6.IN1
data[12] => data[12]~5.IN1
data[13] => data[13]~4.IN1
data[14] => data[14]~3.IN1
data[15] => data[15]~2.IN1
data[16] => data[16]~1.IN1
data[17] => data[17]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q


|solo|myfiforam:fiforam|scfifo:scfifo_component
data[0] => scfifo_rj71:auto_generated.data[0]
data[1] => scfifo_rj71:auto_generated.data[1]
data[2] => scfifo_rj71:auto_generated.data[2]
data[3] => scfifo_rj71:auto_generated.data[3]
data[4] => scfifo_rj71:auto_generated.data[4]
data[5] => scfifo_rj71:auto_generated.data[5]
data[6] => scfifo_rj71:auto_generated.data[6]
data[7] => scfifo_rj71:auto_generated.data[7]
data[8] => scfifo_rj71:auto_generated.data[8]
data[9] => scfifo_rj71:auto_generated.data[9]
data[10] => scfifo_rj71:auto_generated.data[10]
data[11] => scfifo_rj71:auto_generated.data[11]
data[12] => scfifo_rj71:auto_generated.data[12]
data[13] => scfifo_rj71:auto_generated.data[13]
data[14] => scfifo_rj71:auto_generated.data[14]
data[15] => scfifo_rj71:auto_generated.data[15]
data[16] => scfifo_rj71:auto_generated.data[16]
data[17] => scfifo_rj71:auto_generated.data[17]
q[0] <= scfifo_rj71:auto_generated.q[0]
q[1] <= scfifo_rj71:auto_generated.q[1]
q[2] <= scfifo_rj71:auto_generated.q[2]
q[3] <= scfifo_rj71:auto_generated.q[3]
q[4] <= scfifo_rj71:auto_generated.q[4]
q[5] <= scfifo_rj71:auto_generated.q[5]
q[6] <= scfifo_rj71:auto_generated.q[6]
q[7] <= scfifo_rj71:auto_generated.q[7]
q[8] <= scfifo_rj71:auto_generated.q[8]
q[9] <= scfifo_rj71:auto_generated.q[9]
q[10] <= scfifo_rj71:auto_generated.q[10]
q[11] <= scfifo_rj71:auto_generated.q[11]
q[12] <= scfifo_rj71:auto_generated.q[12]
q[13] <= scfifo_rj71:auto_generated.q[13]
q[14] <= scfifo_rj71:auto_generated.q[14]
q[15] <= scfifo_rj71:auto_generated.q[15]
q[16] <= scfifo_rj71:auto_generated.q[16]
q[17] <= scfifo_rj71:auto_generated.q[17]
wrreq => scfifo_rj71:auto_generated.wrreq
rdreq => scfifo_rj71:auto_generated.rdreq
clock => scfifo_rj71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_rj71:auto_generated.empty
full <= scfifo_rj71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated
clock => a_dpfifo_2q71:dpfifo.clock
data[0] => a_dpfifo_2q71:dpfifo.data[0]
data[1] => a_dpfifo_2q71:dpfifo.data[1]
data[2] => a_dpfifo_2q71:dpfifo.data[2]
data[3] => a_dpfifo_2q71:dpfifo.data[3]
data[4] => a_dpfifo_2q71:dpfifo.data[4]
data[5] => a_dpfifo_2q71:dpfifo.data[5]
data[6] => a_dpfifo_2q71:dpfifo.data[6]
data[7] => a_dpfifo_2q71:dpfifo.data[7]
data[8] => a_dpfifo_2q71:dpfifo.data[8]
data[9] => a_dpfifo_2q71:dpfifo.data[9]
data[10] => a_dpfifo_2q71:dpfifo.data[10]
data[11] => a_dpfifo_2q71:dpfifo.data[11]
data[12] => a_dpfifo_2q71:dpfifo.data[12]
data[13] => a_dpfifo_2q71:dpfifo.data[13]
data[14] => a_dpfifo_2q71:dpfifo.data[14]
data[15] => a_dpfifo_2q71:dpfifo.data[15]
data[16] => a_dpfifo_2q71:dpfifo.data[16]
data[17] => a_dpfifo_2q71:dpfifo.data[17]
empty <= a_dpfifo_2q71:dpfifo.empty
full <= a_dpfifo_2q71:dpfifo.full
q[0] <= a_dpfifo_2q71:dpfifo.q[0]
q[1] <= a_dpfifo_2q71:dpfifo.q[1]
q[2] <= a_dpfifo_2q71:dpfifo.q[2]
q[3] <= a_dpfifo_2q71:dpfifo.q[3]
q[4] <= a_dpfifo_2q71:dpfifo.q[4]
q[5] <= a_dpfifo_2q71:dpfifo.q[5]
q[6] <= a_dpfifo_2q71:dpfifo.q[6]
q[7] <= a_dpfifo_2q71:dpfifo.q[7]
q[8] <= a_dpfifo_2q71:dpfifo.q[8]
q[9] <= a_dpfifo_2q71:dpfifo.q[9]
q[10] <= a_dpfifo_2q71:dpfifo.q[10]
q[11] <= a_dpfifo_2q71:dpfifo.q[11]
q[12] <= a_dpfifo_2q71:dpfifo.q[12]
q[13] <= a_dpfifo_2q71:dpfifo.q[13]
q[14] <= a_dpfifo_2q71:dpfifo.q[14]
q[15] <= a_dpfifo_2q71:dpfifo.q[15]
q[16] <= a_dpfifo_2q71:dpfifo.q[16]
q[17] <= a_dpfifo_2q71:dpfifo.q[17]
rdreq => a_dpfifo_2q71:dpfifo.rreq
wrreq => a_dpfifo_2q71:dpfifo.wreq


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo
clock => a_fefifo_2be:fifo_state.clock
clock => dpram_4l51:FIFOram.inclock
clock => dpram_4l51:FIFOram.outclock
clock => cntr_skb:rd_ptr_count.clock
clock => cntr_skb:wr_ptr.clock
data[0] => dpram_4l51:FIFOram.data[0]
data[1] => dpram_4l51:FIFOram.data[1]
data[2] => dpram_4l51:FIFOram.data[2]
data[3] => dpram_4l51:FIFOram.data[3]
data[4] => dpram_4l51:FIFOram.data[4]
data[5] => dpram_4l51:FIFOram.data[5]
data[6] => dpram_4l51:FIFOram.data[6]
data[7] => dpram_4l51:FIFOram.data[7]
data[8] => dpram_4l51:FIFOram.data[8]
data[9] => dpram_4l51:FIFOram.data[9]
data[10] => dpram_4l51:FIFOram.data[10]
data[11] => dpram_4l51:FIFOram.data[11]
data[12] => dpram_4l51:FIFOram.data[12]
data[13] => dpram_4l51:FIFOram.data[13]
data[14] => dpram_4l51:FIFOram.data[14]
data[15] => dpram_4l51:FIFOram.data[15]
data[16] => dpram_4l51:FIFOram.data[16]
data[17] => dpram_4l51:FIFOram.data[17]
empty <= a_fefifo_2be:fifo_state.empty
full <= a_fefifo_2be:fifo_state.full
q[0] <= dpram_4l51:FIFOram.q[0]
q[1] <= dpram_4l51:FIFOram.q[1]
q[2] <= dpram_4l51:FIFOram.q[2]
q[3] <= dpram_4l51:FIFOram.q[3]
q[4] <= dpram_4l51:FIFOram.q[4]
q[5] <= dpram_4l51:FIFOram.q[5]
q[6] <= dpram_4l51:FIFOram.q[6]
q[7] <= dpram_4l51:FIFOram.q[7]
q[8] <= dpram_4l51:FIFOram.q[8]
q[9] <= dpram_4l51:FIFOram.q[9]
q[10] <= dpram_4l51:FIFOram.q[10]
q[11] <= dpram_4l51:FIFOram.q[11]
q[12] <= dpram_4l51:FIFOram.q[12]
q[13] <= dpram_4l51:FIFOram.q[13]
q[14] <= dpram_4l51:FIFOram.q[14]
q[15] <= dpram_4l51:FIFOram.q[15]
q[16] <= dpram_4l51:FIFOram.q[16]
q[17] <= dpram_4l51:FIFOram.q[17]
rreq => a_fefifo_2be:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_2be:fifo_state.sclr
sclr => cntr_skb:rd_ptr_count.sclr
sclr => cntr_skb:wr_ptr.sclr
wreq => a_fefifo_2be:fifo_state.wreq
wreq => valid_wreq.IN0


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|a_fefifo_2be:fifo_state
aclr => cntr_8l7:count_usedw.aclr
clock => cntr_8l7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_8l7:count_usedw.sclr
wreq => valid_wreq.IN0


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|a_fefifo_2be:fifo_state|cntr_8l7:count_usedw
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram
data[0] => altsyncram_stl1:altsyncram2.data_a[0]
data[1] => altsyncram_stl1:altsyncram2.data_a[1]
data[2] => altsyncram_stl1:altsyncram2.data_a[2]
data[3] => altsyncram_stl1:altsyncram2.data_a[3]
data[4] => altsyncram_stl1:altsyncram2.data_a[4]
data[5] => altsyncram_stl1:altsyncram2.data_a[5]
data[6] => altsyncram_stl1:altsyncram2.data_a[6]
data[7] => altsyncram_stl1:altsyncram2.data_a[7]
data[8] => altsyncram_stl1:altsyncram2.data_a[8]
data[9] => altsyncram_stl1:altsyncram2.data_a[9]
data[10] => altsyncram_stl1:altsyncram2.data_a[10]
data[11] => altsyncram_stl1:altsyncram2.data_a[11]
data[12] => altsyncram_stl1:altsyncram2.data_a[12]
data[13] => altsyncram_stl1:altsyncram2.data_a[13]
data[14] => altsyncram_stl1:altsyncram2.data_a[14]
data[15] => altsyncram_stl1:altsyncram2.data_a[15]
data[16] => altsyncram_stl1:altsyncram2.data_a[16]
data[17] => altsyncram_stl1:altsyncram2.data_a[17]
inclock => altsyncram_stl1:altsyncram2.clock0
outclock => altsyncram_stl1:altsyncram2.clock1
outclocken => altsyncram_stl1:altsyncram2.clocken1
q[0] <= altsyncram_stl1:altsyncram2.q_b[0]
q[1] <= altsyncram_stl1:altsyncram2.q_b[1]
q[2] <= altsyncram_stl1:altsyncram2.q_b[2]
q[3] <= altsyncram_stl1:altsyncram2.q_b[3]
q[4] <= altsyncram_stl1:altsyncram2.q_b[4]
q[5] <= altsyncram_stl1:altsyncram2.q_b[5]
q[6] <= altsyncram_stl1:altsyncram2.q_b[6]
q[7] <= altsyncram_stl1:altsyncram2.q_b[7]
q[8] <= altsyncram_stl1:altsyncram2.q_b[8]
q[9] <= altsyncram_stl1:altsyncram2.q_b[9]
q[10] <= altsyncram_stl1:altsyncram2.q_b[10]
q[11] <= altsyncram_stl1:altsyncram2.q_b[11]
q[12] <= altsyncram_stl1:altsyncram2.q_b[12]
q[13] <= altsyncram_stl1:altsyncram2.q_b[13]
q[14] <= altsyncram_stl1:altsyncram2.q_b[14]
q[15] <= altsyncram_stl1:altsyncram2.q_b[15]
q[16] <= altsyncram_stl1:altsyncram2.q_b[16]
q[17] <= altsyncram_stl1:altsyncram2.q_b[17]
rdaddress[0] => altsyncram_stl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_stl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_stl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_stl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_stl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_stl1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_stl1:altsyncram2.address_b[6]
rdaddress[7] => altsyncram_stl1:altsyncram2.address_b[7]
rdaddress[8] => altsyncram_stl1:altsyncram2.address_b[8]
rdaddress[9] => altsyncram_stl1:altsyncram2.address_b[9]
rdaddress[10] => altsyncram_stl1:altsyncram2.address_b[10]
rdaddress[11] => altsyncram_stl1:altsyncram2.address_b[11]
wraddress[0] => altsyncram_stl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_stl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_stl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_stl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_stl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_stl1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_stl1:altsyncram2.address_a[6]
wraddress[7] => altsyncram_stl1:altsyncram2.address_a[7]
wraddress[8] => altsyncram_stl1:altsyncram2.address_a[8]
wraddress[9] => altsyncram_stl1:altsyncram2.address_a[9]
wraddress[10] => altsyncram_stl1:altsyncram2.address_a[10]
wraddress[11] => altsyncram_stl1:altsyncram2.address_a[11]
wren => altsyncram_stl1:altsyncram2.wren_a


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2
address_a[0] => altsyncram_sne1:altsyncram3.address_b[0]
address_a[1] => altsyncram_sne1:altsyncram3.address_b[1]
address_a[2] => altsyncram_sne1:altsyncram3.address_b[2]
address_a[3] => altsyncram_sne1:altsyncram3.address_b[3]
address_a[4] => altsyncram_sne1:altsyncram3.address_b[4]
address_a[5] => altsyncram_sne1:altsyncram3.address_b[5]
address_a[6] => altsyncram_sne1:altsyncram3.address_b[6]
address_a[7] => altsyncram_sne1:altsyncram3.address_b[7]
address_a[8] => altsyncram_sne1:altsyncram3.address_b[8]
address_a[9] => altsyncram_sne1:altsyncram3.address_b[9]
address_a[10] => altsyncram_sne1:altsyncram3.address_b[10]
address_a[11] => altsyncram_sne1:altsyncram3.address_b[11]
address_b[0] => altsyncram_sne1:altsyncram3.address_a[0]
address_b[1] => altsyncram_sne1:altsyncram3.address_a[1]
address_b[2] => altsyncram_sne1:altsyncram3.address_a[2]
address_b[3] => altsyncram_sne1:altsyncram3.address_a[3]
address_b[4] => altsyncram_sne1:altsyncram3.address_a[4]
address_b[5] => altsyncram_sne1:altsyncram3.address_a[5]
address_b[6] => altsyncram_sne1:altsyncram3.address_a[6]
address_b[7] => altsyncram_sne1:altsyncram3.address_a[7]
address_b[8] => altsyncram_sne1:altsyncram3.address_a[8]
address_b[9] => altsyncram_sne1:altsyncram3.address_a[9]
address_b[10] => altsyncram_sne1:altsyncram3.address_a[10]
address_b[11] => altsyncram_sne1:altsyncram3.address_a[11]
clock0 => altsyncram_sne1:altsyncram3.clock1
clock1 => altsyncram_sne1:altsyncram3.clock0
clocken1 => altsyncram_sne1:altsyncram3.clocken0
data_a[0] => altsyncram_sne1:altsyncram3.data_b[0]
data_a[1] => altsyncram_sne1:altsyncram3.data_b[1]
data_a[2] => altsyncram_sne1:altsyncram3.data_b[2]
data_a[3] => altsyncram_sne1:altsyncram3.data_b[3]
data_a[4] => altsyncram_sne1:altsyncram3.data_b[4]
data_a[5] => altsyncram_sne1:altsyncram3.data_b[5]
data_a[6] => altsyncram_sne1:altsyncram3.data_b[6]
data_a[7] => altsyncram_sne1:altsyncram3.data_b[7]
data_a[8] => altsyncram_sne1:altsyncram3.data_b[8]
data_a[9] => altsyncram_sne1:altsyncram3.data_b[9]
data_a[10] => altsyncram_sne1:altsyncram3.data_b[10]
data_a[11] => altsyncram_sne1:altsyncram3.data_b[11]
data_a[12] => altsyncram_sne1:altsyncram3.data_b[12]
data_a[13] => altsyncram_sne1:altsyncram3.data_b[13]
data_a[14] => altsyncram_sne1:altsyncram3.data_b[14]
data_a[15] => altsyncram_sne1:altsyncram3.data_b[15]
data_a[16] => altsyncram_sne1:altsyncram3.data_b[16]
data_a[17] => altsyncram_sne1:altsyncram3.data_b[17]
q_b[0] <= altsyncram_sne1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_sne1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_sne1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_sne1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_sne1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_sne1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_sne1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_sne1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_sne1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_sne1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_sne1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_sne1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_sne1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_sne1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_sne1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_sne1:altsyncram3.q_a[15]
q_b[16] <= altsyncram_sne1:altsyncram3.q_a[16]
q_b[17] <= altsyncram_sne1:altsyncram3.q_a[17]
wren_a => altsyncram_sne1:altsyncram3.clocken1
wren_a => altsyncram_sne1:altsyncram3.wren_b


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[0] => ram_block4a16.PORTAADDR
address_a[0] => ram_block4a17.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[1] => ram_block4a16.PORTAADDR1
address_a[1] => ram_block4a17.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[2] => ram_block4a16.PORTAADDR2
address_a[2] => ram_block4a17.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[3] => ram_block4a16.PORTAADDR3
address_a[3] => ram_block4a17.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[4] => ram_block4a16.PORTAADDR4
address_a[4] => ram_block4a17.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[5] => ram_block4a16.PORTAADDR5
address_a[5] => ram_block4a17.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[6] => ram_block4a16.PORTAADDR6
address_a[6] => ram_block4a17.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[7] => ram_block4a16.PORTAADDR7
address_a[7] => ram_block4a17.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_a[8] => ram_block4a16.PORTAADDR8
address_a[8] => ram_block4a17.PORTAADDR8
address_a[9] => ram_block4a0.PORTAADDR9
address_a[9] => ram_block4a1.PORTAADDR9
address_a[9] => ram_block4a2.PORTAADDR9
address_a[9] => ram_block4a3.PORTAADDR9
address_a[9] => ram_block4a4.PORTAADDR9
address_a[9] => ram_block4a5.PORTAADDR9
address_a[9] => ram_block4a6.PORTAADDR9
address_a[9] => ram_block4a7.PORTAADDR9
address_a[9] => ram_block4a8.PORTAADDR9
address_a[9] => ram_block4a9.PORTAADDR9
address_a[9] => ram_block4a10.PORTAADDR9
address_a[9] => ram_block4a11.PORTAADDR9
address_a[9] => ram_block4a12.PORTAADDR9
address_a[9] => ram_block4a13.PORTAADDR9
address_a[9] => ram_block4a14.PORTAADDR9
address_a[9] => ram_block4a15.PORTAADDR9
address_a[9] => ram_block4a16.PORTAADDR9
address_a[9] => ram_block4a17.PORTAADDR9
address_a[10] => ram_block4a0.PORTAADDR10
address_a[10] => ram_block4a1.PORTAADDR10
address_a[10] => ram_block4a2.PORTAADDR10
address_a[10] => ram_block4a3.PORTAADDR10
address_a[10] => ram_block4a4.PORTAADDR10
address_a[10] => ram_block4a5.PORTAADDR10
address_a[10] => ram_block4a6.PORTAADDR10
address_a[10] => ram_block4a7.PORTAADDR10
address_a[10] => ram_block4a8.PORTAADDR10
address_a[10] => ram_block4a9.PORTAADDR10
address_a[10] => ram_block4a10.PORTAADDR10
address_a[10] => ram_block4a11.PORTAADDR10
address_a[10] => ram_block4a12.PORTAADDR10
address_a[10] => ram_block4a13.PORTAADDR10
address_a[10] => ram_block4a14.PORTAADDR10
address_a[10] => ram_block4a15.PORTAADDR10
address_a[10] => ram_block4a16.PORTAADDR10
address_a[10] => ram_block4a17.PORTAADDR10
address_a[11] => ram_block4a0.PORTAADDR11
address_a[11] => ram_block4a1.PORTAADDR11
address_a[11] => ram_block4a2.PORTAADDR11
address_a[11] => ram_block4a3.PORTAADDR11
address_a[11] => ram_block4a4.PORTAADDR11
address_a[11] => ram_block4a5.PORTAADDR11
address_a[11] => ram_block4a6.PORTAADDR11
address_a[11] => ram_block4a7.PORTAADDR11
address_a[11] => ram_block4a8.PORTAADDR11
address_a[11] => ram_block4a9.PORTAADDR11
address_a[11] => ram_block4a10.PORTAADDR11
address_a[11] => ram_block4a11.PORTAADDR11
address_a[11] => ram_block4a12.PORTAADDR11
address_a[11] => ram_block4a13.PORTAADDR11
address_a[11] => ram_block4a14.PORTAADDR11
address_a[11] => ram_block4a15.PORTAADDR11
address_a[11] => ram_block4a16.PORTAADDR11
address_a[11] => ram_block4a17.PORTAADDR11
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[0] => ram_block4a16.PORTBADDR
address_b[0] => ram_block4a17.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[1] => ram_block4a16.PORTBADDR1
address_b[1] => ram_block4a17.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[2] => ram_block4a16.PORTBADDR2
address_b[2] => ram_block4a17.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[3] => ram_block4a16.PORTBADDR3
address_b[3] => ram_block4a17.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[4] => ram_block4a16.PORTBADDR4
address_b[4] => ram_block4a17.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[5] => ram_block4a16.PORTBADDR5
address_b[5] => ram_block4a17.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[6] => ram_block4a16.PORTBADDR6
address_b[6] => ram_block4a17.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[7] => ram_block4a16.PORTBADDR7
address_b[7] => ram_block4a17.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
address_b[8] => ram_block4a16.PORTBADDR8
address_b[8] => ram_block4a17.PORTBADDR8
address_b[9] => ram_block4a0.PORTBADDR9
address_b[9] => ram_block4a1.PORTBADDR9
address_b[9] => ram_block4a2.PORTBADDR9
address_b[9] => ram_block4a3.PORTBADDR9
address_b[9] => ram_block4a4.PORTBADDR9
address_b[9] => ram_block4a5.PORTBADDR9
address_b[9] => ram_block4a6.PORTBADDR9
address_b[9] => ram_block4a7.PORTBADDR9
address_b[9] => ram_block4a8.PORTBADDR9
address_b[9] => ram_block4a9.PORTBADDR9
address_b[9] => ram_block4a10.PORTBADDR9
address_b[9] => ram_block4a11.PORTBADDR9
address_b[9] => ram_block4a12.PORTBADDR9
address_b[9] => ram_block4a13.PORTBADDR9
address_b[9] => ram_block4a14.PORTBADDR9
address_b[9] => ram_block4a15.PORTBADDR9
address_b[9] => ram_block4a16.PORTBADDR9
address_b[9] => ram_block4a17.PORTBADDR9
address_b[10] => ram_block4a0.PORTBADDR10
address_b[10] => ram_block4a1.PORTBADDR10
address_b[10] => ram_block4a2.PORTBADDR10
address_b[10] => ram_block4a3.PORTBADDR10
address_b[10] => ram_block4a4.PORTBADDR10
address_b[10] => ram_block4a5.PORTBADDR10
address_b[10] => ram_block4a6.PORTBADDR10
address_b[10] => ram_block4a7.PORTBADDR10
address_b[10] => ram_block4a8.PORTBADDR10
address_b[10] => ram_block4a9.PORTBADDR10
address_b[10] => ram_block4a10.PORTBADDR10
address_b[10] => ram_block4a11.PORTBADDR10
address_b[10] => ram_block4a12.PORTBADDR10
address_b[10] => ram_block4a13.PORTBADDR10
address_b[10] => ram_block4a14.PORTBADDR10
address_b[10] => ram_block4a15.PORTBADDR10
address_b[10] => ram_block4a16.PORTBADDR10
address_b[10] => ram_block4a17.PORTBADDR10
address_b[11] => ram_block4a0.PORTBADDR11
address_b[11] => ram_block4a1.PORTBADDR11
address_b[11] => ram_block4a2.PORTBADDR11
address_b[11] => ram_block4a3.PORTBADDR11
address_b[11] => ram_block4a4.PORTBADDR11
address_b[11] => ram_block4a5.PORTBADDR11
address_b[11] => ram_block4a6.PORTBADDR11
address_b[11] => ram_block4a7.PORTBADDR11
address_b[11] => ram_block4a8.PORTBADDR11
address_b[11] => ram_block4a9.PORTBADDR11
address_b[11] => ram_block4a10.PORTBADDR11
address_b[11] => ram_block4a11.PORTBADDR11
address_b[11] => ram_block4a12.PORTBADDR11
address_b[11] => ram_block4a13.PORTBADDR11
address_b[11] => ram_block4a14.PORTBADDR11
address_b[11] => ram_block4a15.PORTBADDR11
address_b[11] => ram_block4a16.PORTBADDR11
address_b[11] => ram_block4a17.PORTBADDR11
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock0 => ram_block4a16.CLK0
clock0 => ram_block4a17.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clock1 => ram_block4a16.CLK1
clock1 => ram_block4a17.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken0 => ram_block4a16.ENA0
clocken0 => ram_block4a17.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
clocken1 => ram_block4a16.ENA1
clocken1 => ram_block4a17.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_a[16] => ram_block4a16.PORTADATAIN
data_a[17] => ram_block4a17.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
data_b[16] => ram_block4a16.PORTBDATAIN
data_b[17] => ram_block4a17.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_a[16] <= ram_block4a16.PORTADATAOUT
q_a[17] <= ram_block4a17.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
q_b[16] <= ram_block4a16.PORTBDATAOUT
q_b[17] <= ram_block4a17.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_a => ram_block4a16.PORTAWE
wren_a => ram_block4a17.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE
wren_b => ram_block4a16.PORTBRE
wren_b => ram_block4a17.PORTBRE


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|cntr_skb:rd_ptr_count
aclr => counter_reg_bit5a[11].ACLR
aclr => counter_reg_bit5a[10].ACLR
aclr => counter_reg_bit5a[9].ACLR
aclr => counter_reg_bit5a[8].ACLR
aclr => counter_reg_bit5a[7].ACLR
aclr => counter_reg_bit5a[6].ACLR
aclr => counter_reg_bit5a[5].ACLR
aclr => counter_reg_bit5a[4].ACLR
aclr => counter_reg_bit5a[3].ACLR
aclr => counter_reg_bit5a[2].ACLR
aclr => counter_reg_bit5a[1].ACLR
aclr => counter_reg_bit5a[0].ACLR
clock => counter_reg_bit5a[11].CLK
clock => counter_reg_bit5a[10].CLK
clock => counter_reg_bit5a[9].CLK
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
q[9] <= counter_reg_bit5a[9].REGOUT
q[10] <= counter_reg_bit5a[10].REGOUT
q[11] <= counter_reg_bit5a[11].REGOUT


|solo|myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|cntr_skb:wr_ptr
aclr => counter_reg_bit5a[11].ACLR
aclr => counter_reg_bit5a[10].ACLR
aclr => counter_reg_bit5a[9].ACLR
aclr => counter_reg_bit5a[8].ACLR
aclr => counter_reg_bit5a[7].ACLR
aclr => counter_reg_bit5a[6].ACLR
aclr => counter_reg_bit5a[5].ACLR
aclr => counter_reg_bit5a[4].ACLR
aclr => counter_reg_bit5a[3].ACLR
aclr => counter_reg_bit5a[2].ACLR
aclr => counter_reg_bit5a[1].ACLR
aclr => counter_reg_bit5a[0].ACLR
clock => counter_reg_bit5a[11].CLK
clock => counter_reg_bit5a[10].CLK
clock => counter_reg_bit5a[9].CLK
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
q[9] <= counter_reg_bit5a[9].REGOUT
q[10] <= counter_reg_bit5a[10].REGOUT
q[11] <= counter_reg_bit5a[11].REGOUT


