// Seed: 145805195
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2,
    input wand id_3
);
  always $display();
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    id_3,
    output wor  id_1
);
  assign id_1 = 1'd0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      .id_0(id_3)
  );
  assign id_4 = id_3;
  tri1 id_6 = -1'h0 * -1;
  wire id_7 = id_7, id_8;
  assign id_3 = id_7;
  assign module_3.id_4 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_6, id_7;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3
  );
  id_8 :
  assert property (@(id_4) 1)
    if (1);
    else id_7[-1'd0] <= id_2;
endmodule
