Dispatch_ID,Kernel_Name,GPU_ID,queue-id,queue-index,pid,tid,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,wave_size,sig,obj,SQ_INSTS_LDS,SQ_INST_LEVEL_LDS,SQ_ACCUM_PREV_HIRES,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SQ_INSTS_VALU_TRANS_F64,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TD_COALESCABLE_WAVEFRONT_sum,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TCC_EA0_ATOMIC[0],TCC_EA0_RDREQ_LEVEL[0],TCC_EA0_WRREQ_LEVEL[0],TCC_EA0_ATOMIC_LEVEL[0],TCC_EA0_ATOMIC[1],TCC_EA0_RDREQ_LEVEL[1],TCC_EA0_WRREQ_LEVEL[1],TCC_EA0_ATOMIC_LEVEL[1],TCC_EA0_ATOMIC[2],TCC_EA0_RDREQ_LEVEL[2],TCC_EA0_WRREQ_LEVEL[2],TCC_EA0_ATOMIC_LEVEL[2],TCC_EA0_ATOMIC[3],TCC_EA0_RDREQ_LEVEL[3],TCC_EA0_WRREQ_LEVEL[3],TCC_EA0_ATOMIC_LEVEL[3],TCC_EA0_ATOMIC[4],TCC_EA0_RDREQ_LEVEL[4],TCC_EA0_WRREQ_LEVEL[4],TCC_EA0_ATOMIC_LEVEL[4],TCC_EA0_ATOMIC[5],TCC_EA0_RDREQ_LEVEL[5],TCC_EA0_WRREQ_LEVEL[5],TCC_EA0_ATOMIC_LEVEL[5],TCC_EA0_ATOMIC[6],TCC_EA0_RDREQ_LEVEL[6],TCC_EA0_WRREQ_LEVEL[6],TCC_EA0_ATOMIC_LEVEL[6],TCC_EA0_ATOMIC[7],TCC_EA0_RDREQ_LEVEL[7],TCC_EA0_WRREQ_LEVEL[7],TCC_EA0_ATOMIC_LEVEL[7],TCC_EA0_ATOMIC[8],TCC_EA0_RDREQ_LEVEL[8],TCC_EA0_WRREQ_LEVEL[8],TCC_EA0_ATOMIC_LEVEL[8],TCC_EA0_ATOMIC[9],TCC_EA0_RDREQ_LEVEL[9],TCC_EA0_WRREQ_LEVEL[9],TCC_EA0_ATOMIC_LEVEL[9],TCC_EA0_ATOMIC[10],TCC_EA0_RDREQ_LEVEL[10],TCC_EA0_WRREQ_LEVEL[10],TCC_EA0_ATOMIC_LEVEL[10],TCC_EA0_ATOMIC[11],TCC_EA0_RDREQ_LEVEL[11],TCC_EA0_WRREQ_LEVEL[11],TCC_EA0_ATOMIC_LEVEL[11],TCC_EA0_ATOMIC[12],TCC_EA0_RDREQ_LEVEL[12],TCC_EA0_WRREQ_LEVEL[12],TCC_EA0_ATOMIC_LEVEL[12],TCC_EA0_ATOMIC[13],TCC_EA0_RDREQ_LEVEL[13],TCC_EA0_WRREQ_LEVEL[13],TCC_EA0_ATOMIC_LEVEL[13],TCC_EA0_ATOMIC[14],TCC_EA0_RDREQ_LEVEL[14],TCC_EA0_WRREQ_LEVEL[14],TCC_EA0_ATOMIC_LEVEL[14],TCC_EA0_ATOMIC[15],TCC_EA0_RDREQ_LEVEL[15],TCC_EA0_WRREQ_LEVEL[15],TCC_EA0_ATOMIC_LEVEL[15],CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,DispatchNs,Start_Timestamp,End_Timestamp,CompleteNs
1,"transpose_conflict(float*, float const*, int, int) [clone .kd]",1,0,2,3250154,3250154,1048576,1024,4096,0,8,0,32,64,0x0,0x7f0ec5c74640,32768,153078,12247086,0,0,0,0,0,0.0,0.0,32768.0,0.0,0.0,304.0,131072.0,0,2556664,1517618,0,0,2591963,1591743,0,0,2539524,1568299,0,0,2542648,1588554,0,0,2571260,1566432,0,0,2569730,1575440,0,0,2568144,1623923,0,0,2518565,1617208,0,0,2558411,1528709,0,0,2596579,1601095,0,0,2534580,1581833,0,0,2549128,1603155,0,0,2568335,1580855,0,0,2580853,1591741,0,0,2577017,1637258,0,0,2555456,1630290,0,680,150150,0,17105,0,2525803395556770,2525813330764555,2525813330770804,2525803411006948
