arch                  	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_outputs	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	common       	2.56                 	     	0.03           	9340        	9        	0.01          	-1          	-1          	32880      	-1      	-1         	75     	99    	130        	1           	0       	0c93d6a     	success   	35760      	363                	493                  	262                 	305                   	13          	13           	169              	clb                      	auto       	0.09     	2235                 	0.38      	2.47161       	-221.643            	-2.47161            	34            	1418             	18                                    	6.63067e+06           	4.59005e+06          	336951.                          	1993.79                             	1.38                     	1210                       	18                               	2.77937            	-250.202 	-2.77937 	0       	0       	414688.                     	2453.77                        	0.10                
k6_N10_mem32K_40nm.xml	diffeq1.v      	common       	7.71                 	     	0.01           	7780        	38       	0.01          	-1          	-1          	33404      	-1      	-1         	58     	162   	96         	0           	5       	0c93d6a     	success   	49216      	1001               	938                  	710                 	321                   	16          	16           	256              	mult_36                  	auto       	0.33     	11439                	1.07      	19.7265       	-1803.48            	-19.7265            	44            	13685            	29                                    	1.21132e+07           	5.10585e+06          	665287.                          	2598.78                             	4.58                     	9850                       	21                               	21.3653            	-1953.47 	-21.3653 	0       	0       	864808.                     	3378.16                        	0.80                
