#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003EDE68 .scope module, "RAM1x4" "RAM1x4" 2 8;
 .timescale 0 0;
v00606730_0 .var "address", 0 0;
v006067F0_0 .var "clk", 0 0;
v006068B0_0 .var "clr", 0 0;
v006069D0_0 .var "in", 3 0;
RS_005E42C4 .resolv tri, L_00606C30, L_00606F88, L_006072B0, L_006076D8;
v00606A28_0 .net8 "out", 3 0, RS_005E42C4; 4 drivers
v00606A80_0 .var "rw", 0 0;
E_005D0580 .event negedge, v00604EC8_0;
L_00606C30 .part/pv L_00606BC0, 0, 1, 4;
L_00606CC0 .part v006069D0_0, 0, 1;
L_00606F88 .part/pv L_00606E50, 1, 1, 4;
L_00607068 .part v006069D0_0, 1, 1;
L_006072B0 .part/pv L_00607228, 2, 1, 4;
L_00607340 .part v006069D0_0, 2, 1;
L_006076D8 .part/pv L_00607650, 3, 1, 4;
L_00607730 .part v006069D0_0, 3, 1;
S_00606060 .scope module, "R0" "RAM1x1" 2 16, 3 9, S_003EDE68;
 .timescale 0 0;
L_00605FD0 .functor AND 1, v00606730_0, v00606A80_0, v006067F0_0, C4<1>;
L_003EEA88 .functor NOT 1, L_00606CC0, C4<0>, C4<0>, C4<0>;
L_00606BC0 .functor AND 1, v00606730_0, v006062E0_0, C4<1>, C4<1>;
v00606390_0 .net "address", 0 0, v00606730_0; 1 drivers
v006063E8_0 .net "clk", 0 0, v006067F0_0; 1 drivers
v00606440_0 .net "clr", 0 0, v006068B0_0; 1 drivers
v00606498_0 .net "in", 0 0, L_00606CC0; 1 drivers
v006064F0_0 .net "notIn", 0 0, L_003EEA88; 1 drivers
v00606548_0 .net "out", 0 0, L_00606BC0; 1 drivers
v006065A0_0 .net "q", 0 0, v006062E0_0; 1 drivers
v006065F8_0 .net "qnot", 0 0, v00606338_0; 1 drivers
v00606650_0 .net "rw", 0 0, v00606A80_0; 1 drivers
v006066D8_0 .net "s", 0 0, L_00605FD0; 1 drivers
S_006060E8 .scope module, "jkff1" "jkff" 3 16, 4 1, S_00606060;
 .timescale 0 0;
v00606170_0 .alias "clk", 0 0, v006066D8_0;
v006061D8_0 .alias "clr", 0 0, v00606440_0;
v00606230_0 .alias "j", 0 0, v00606498_0;
v00606288_0 .alias "k", 0 0, v006064F0_0;
v006062E0_0 .var "q", 0 0;
v00606338_0 .var "qnot", 0 0;
E_003E92C0 .event posedge, v00606170_0;
S_00605930 .scope module, "R1" "RAM1x1" 2 17, 3 9, S_003EDE68;
 .timescale 0 0;
L_00606D18 .functor AND 1, v00606730_0, v00606A80_0, v006067F0_0, C4<1>;
L_00606D98 .functor NOT 1, L_00607068, C4<0>, C4<0>, C4<0>;
L_00606E50 .functor AND 1, v00606730_0, v00605BA0_0, C4<1>, C4<1>;
v00605C50_0 .alias "address", 0 0, v00606390_0;
v00605CA8_0 .alias "clk", 0 0, v006063E8_0;
v00605D38_0 .alias "clr", 0 0, v00606440_0;
v00605D90_0 .net "in", 0 0, L_00607068; 1 drivers
v00605DE8_0 .net "notIn", 0 0, L_00606D98; 1 drivers
v00605E40_0 .net "out", 0 0, L_00606E50; 1 drivers
v00605E98_0 .net "q", 0 0, v00605BA0_0; 1 drivers
v00605EF0_0 .net "qnot", 0 0, v00605BF8_0; 1 drivers
v00605F48_0 .alias "rw", 0 0, v00606650_0;
v00606008_0 .net "s", 0 0, L_00606D18; 1 drivers
S_006059B8 .scope module, "jkff1" "jkff" 3 16, 4 1, S_00605930;
 .timescale 0 0;
v00605A40_0 .alias "clk", 0 0, v00606008_0;
v00605A98_0 .alias "clr", 0 0, v00606440_0;
v00605AF0_0 .alias "j", 0 0, v00605D90_0;
v00605B48_0 .alias "k", 0 0, v00605DE8_0;
v00605BA0_0 .var "q", 0 0;
v00605BF8_0 .var "qnot", 0 0;
E_003ED2E8 .event posedge, v00605A40_0;
S_00605270 .scope module, "R2" "RAM1x1" 2 18, 3 9, S_003EDE68;
 .timescale 0 0;
L_006070F8 .functor AND 1, v00606730_0, v00606A80_0, v006067F0_0, C4<1>;
L_00607180 .functor NOT 1, L_00607340, C4<0>, C4<0>, C4<0>;
L_00607228 .functor AND 1, v00606730_0, v006054E0_0, C4<1>, C4<1>;
v00605590_0 .alias "address", 0 0, v00606390_0;
v006055E8_0 .alias "clk", 0 0, v006063E8_0;
v00605640_0 .alias "clr", 0 0, v00606440_0;
v00605698_0 .net "in", 0 0, L_00607340; 1 drivers
v006056F0_0 .net "notIn", 0 0, L_00607180; 1 drivers
v00605748_0 .net "out", 0 0, L_00607228; 1 drivers
v006057A0_0 .net "q", 0 0, v006054E0_0; 1 drivers
v006057F8_0 .net "qnot", 0 0, v00605538_0; 1 drivers
v00605850_0 .alias "rw", 0 0, v00606650_0;
v006058D8_0 .net "s", 0 0, L_006070F8; 1 drivers
S_006052F8 .scope module, "jkff1" "jkff" 3 16, 4 1, S_00605270;
 .timescale 0 0;
v00605380_0 .alias "clk", 0 0, v006058D8_0;
v006053D8_0 .alias "clr", 0 0, v00606440_0;
v00605430_0 .alias "j", 0 0, v00605698_0;
v00605488_0 .alias "k", 0 0, v006056F0_0;
v006054E0_0 .var "q", 0 0;
v00605538_0 .var "qnot", 0 0;
E_003EC4A0 .event posedge, v00605380_0;
S_003E9E00 .scope module, "R3" "RAM1x1" 2 19, 3 9, S_003EDE68;
 .timescale 0 0;
L_00607398 .functor AND 1, v00606730_0, v00606A80_0, v006067F0_0, C4<1>;
L_00607598 .functor NOT 1, L_00607730, C4<0>, C4<0>, C4<0>;
L_00607650 .functor AND 1, v00606730_0, v00604D90_0, C4<1>, C4<1>;
v00604E58_0 .alias "address", 0 0, v00606390_0;
v00604EC8_0 .alias "clk", 0 0, v006063E8_0;
v00604F38_0 .alias "clr", 0 0, v00606440_0;
v00604FA8_0 .net "in", 0 0, L_00607730; 1 drivers
v00605008_0 .net "notIn", 0 0, L_00607598; 1 drivers
v00605060_0 .net "out", 0 0, L_00607650; 1 drivers
v006050B8_0 .net "q", 0 0, v00604D90_0; 1 drivers
v00605138_0 .net "qnot", 0 0, v00604DE8_0; 1 drivers
v00605190_0 .alias "rw", 0 0, v00606650_0;
v00605218_0 .net "s", 0 0, L_00607398; 1 drivers
S_005D04D8 .scope module, "jkff1" "jkff" 3 16, 4 1, S_003E9E00;
 .timescale 0 0;
v005D0410_0 .alias "clk", 0 0, v00605218_0;
v00604C40_0 .alias "clr", 0 0, v00606440_0;
v00604CB0_0 .alias "j", 0 0, v00604FA8_0;
v00604D20_0 .alias "k", 0 0, v00605008_0;
v00604D90_0 .var "q", 0 0;
v00604DE8_0 .var "qnot", 0 0;
E_005D0560 .event posedge, v005D0410_0;
S_003ED260 .scope module, "clock" "clock" 5 5;
 .timescale 0 0;
v00606AD8_0 .var "clk", 0 0;
    .scope S_006060E8;
T_0 ;
    %wait E_003E92C0;
    %load/v 8, v006061D8_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006062E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00606338_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v00606230_0, 1;
    %load/v 9, v00606288_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006062E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606338_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v00606230_0, 1;
    %inv 8, 1;
    %load/v 9, v00606288_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006062E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00606338_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v00606230_0, 1;
    %load/v 9, v00606288_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.6, 8;
    %load/v 8, v006062E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006062E0_0, 0, 8;
    %load/v 8, v00606338_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606338_0, 0, 8;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_006059B8;
T_1 ;
    %wait E_003ED2E8;
    %load/v 8, v00605A98_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00605BA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00605BF8_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v00605AF0_0, 1;
    %load/v 9, v00605B48_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00605BA0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00605BF8_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v00605AF0_0, 1;
    %inv 8, 1;
    %load/v 9, v00605B48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00605BA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00605BF8_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v00605AF0_0, 1;
    %load/v 9, v00605B48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.6, 8;
    %load/v 8, v00605BA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00605BA0_0, 0, 8;
    %load/v 8, v00605BF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00605BF8_0, 0, 8;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_006052F8;
T_2 ;
    %wait E_003EC4A0;
    %load/v 8, v006053D8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006054E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00605538_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00605430_0, 1;
    %load/v 9, v00605488_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006054E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00605538_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00605430_0, 1;
    %inv 8, 1;
    %load/v 9, v00605488_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006054E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00605538_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v00605430_0, 1;
    %load/v 9, v00605488_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v006054E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006054E0_0, 0, 8;
    %load/v 8, v00605538_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00605538_0, 0, 8;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005D04D8;
T_3 ;
    %wait E_005D0560;
    %load/v 8, v00604C40_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00604D90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00604DE8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00604CB0_0, 1;
    %load/v 9, v00604D20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00604D90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00604DE8_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00604CB0_0, 1;
    %inv 8, 1;
    %load/v 9, v00604D20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00604D90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00604DE8_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v00604CB0_0, 1;
    %load/v 9, v00604D20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v00604D90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00604D90_0, 0, 8;
    %load/v 8, v00604DE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00604DE8_0, 0, 8;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_003EDE68;
T_4 ;
    %vpi_call 2 23 "$display", "clk in address rw out";
    %set/v v006068B0_0, 1, 1;
    %set/v v00606A80_0, 0, 1;
    %delay 1, 0;
    %set/v v006068B0_0, 0, 1;
    %delay 1, 0;
    %set/v v00606730_0, 0, 1;
    %set/v v00606A80_0, 1, 1;
    %movi 8, 9, 4;
    %set/v v006069D0_0, 8, 4;
    %delay 1, 0;
    %set/v v00606730_0, 1, 1;
    %set/v v00606A80_0, 1, 1;
    %movi 8, 9, 4;
    %set/v v006069D0_0, 8, 4;
    %delay 1, 0;
    %set/v v00606730_0, 1, 1;
    %set/v v00606A80_0, 1, 1;
    %movi 8, 9, 4;
    %set/v v006069D0_0, 8, 4;
    %delay 1, 0;
    %set/v v00606730_0, 1, 1;
    %set/v v00606A80_0, 1, 1;
    %movi 8, 7, 4;
    %set/v v006069D0_0, 8, 4;
    %delay 1, 0;
    %set/v v00606730_0, 1, 1;
    %set/v v00606A80_0, 1, 1;
    %set/v v006069D0_0, 0, 4;
    %delay 1, 0;
    %set/v v00606730_0, 1, 1;
    %set/v v00606A80_0, 1, 1;
    %set/v v006069D0_0, 0, 4;
    %delay 2, 0;
    %vpi_call 2 33 "$finish";
    %end;
    .thread T_4;
    .scope S_003EDE68;
T_5 ;
    %wait E_005D0580;
    %vpi_call 2 38 "$display", "%b  %4b %b     %b  %4b", v006067F0_0, v006069D0_0, v00606A80_0, v00606A28_0;
    %jmp T_5;
    .thread T_5;
    .scope S_003ED260;
T_6 ;
    %set/v v00606AD8_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_003ED260;
T_7 ;
    %delay 1, 0;
    %load/v 8, v00606AD8_0, 1;
    %inv 8, 1;
    %set/v v00606AD8_0, 8, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "G:\ARQ - Guias\Guia 10\Exercicio01.v";
    "./RAM1x1.v";
    "./JKFF.v";
    "./clock.v";
