# VSD-SoC Design using opensource tools

## Module 1 -Open source (EDA - OpenLANE - Sky130 PDK)
 > ## Default Configuration - Openlane Execution ##
![lab1](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/61b58e86-a2dc-4ec3-91d0-d3a9d4949d29)
 > ## Synthesis ##
![Synthesis](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/509075cc-824e-42b0-b664-a43f070da4b4)
 > ## Floorplan ##
![FloorPlan](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/dd2c8460-31e2-427a-891c-0664921985a1)
![Floorplann](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/37eb889a-9896-4167-bdbb-8a240d890cc1)
 > ## Routing ##
![Routing](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/3088fd2b-469b-47f4-8988-5367e7a908da)
![Routingg](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/785595d3-e0a7-4864-9902-41932668375c)
 > ## Magic ##
![magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9264ff41-6f36-4743-9663-ed66d8647615)
![Magicc](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/24e3b997-6358-4303-9f23-08dec99c276a)
![Maggic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f6bdc6d9-b9d9-4fd4-9309-83319027cbc6)
 > ## lvs ##
![lvs](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9faa5efd-7df7-45ce-a1dc-6f094c4de9b7)
> > ## Magic tool ##
   ![FloorPlan_layout](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/3b1b045c-3022-40c2-ae15-3f97ed16927d)
   ![mtool](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/a0012d1b-49d4-4625-86ba-8904d62db71c)
> > ## Flop Ratio ##
   ![FlopRatio](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/bac02752-3755-4b46-bdb7-4cc6a2033220)
## Module 2- Floorplan
> ## * prep -design picorv32a -> * run synthesis --> * run floorplan ##
![1_select_picorv32a](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/cbb3e551-21e0-4998-9b1d-7e8a668c3819)
![2_run_Synth](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e52bafc0-8593-499a-b70b-896f51700550)
![3_run_floor](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/a7e4d201-4cae-46fa-be77-d7b58d99be23)
## Module 3- Cell Design

## Module 4- Timing Analysis

## Module 5- RTL2GDS







