--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "dcm_clk_inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "dcm_clk_inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: dcm_clk_inst/DCM_SP_INST/CLKIN
  Logical resource: dcm_clk_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: dcm_clk_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: dcm_clk_inst/DCM_SP_INST/CLKIN
  Logical resource: dcm_clk_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: dcm_clk_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: dcm_clk_inst/DCM_SP_INST/CLKIN
  Logical resource: dcm_clk_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: dcm_clk_inst/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dcm_clk_inst/CLK0_BUF" derived from 
 NET "dcm_clk_inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected 
to 40 nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dcm_clk_inst/CLK0_BUF" derived from
 NET "dcm_clk_inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: dcm_clk_inst/DCM_SP_INST/CLK0
  Logical resource: dcm_clk_inst/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: dcm_clk_inst/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: led<1>/OTCLK2
  Logical resource: led_1/CK
  Location pin: P67.OTCLK2
  Clock network: clk_0_OBUF
--------------------------------------------------------------------------------
Slack: 38.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.741ns (Twc)
  Physical resource: led<1>/OTCLK2
  Logical resource: led_1/CK
  Location pin: P67.OTCLK2
  Clock network: clk_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dcm_clk_inst/CLKDV_BUF" derived 
from  NET "dcm_clk_inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 
2.00 to 80 nS and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dcm_clk_inst/CLKDV_BUF" derived from
 NET "dcm_clk_inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 73.751ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 6.249ns (160.026MHz) ()
  Physical resource: dcm_clk_inst/DCM_SP_INST/CLKDV
  Logical resource: dcm_clk_inst/DCM_SP_INST/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: dcm_clk_inst/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 78.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: led<0>/OTCLK1
  Logical resource: led_0/CK
  Location pin: P68.OTCLK1
  Clock network: clk_div2_OBUF
--------------------------------------------------------------------------------
Slack: 78.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 0.741ns (Twc)
  Physical resource: led<0>/OTCLK1
  Logical resource: led_0/CK
  Location pin: P68.OTCLK1
  Clock network: clk_div2_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dcm_clk_inst/CLK2X_BUF" derived 
from  NET "dcm_clk_inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  divided by 2.00 
to 20 nS and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.029ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dcm_clk_inst/CLK2X_BUF" derived from
 NET "dcm_clk_inst/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 16.971ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: dcm_clk_inst/DCM_SP_INST/CLK2X
  Logical resource: dcm_clk_inst/DCM_SP_INST/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: dcm_clk_inst/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 18.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: led<2>/OTCLK1
  Logical resource: led_2/CK
  Location pin: P64.OTCLK1
  Clock network: clk_mult2_OBUF
--------------------------------------------------------------------------------
Slack: 18.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.741ns (Twc)
  Physical resource: led<2>/OTCLK1
  Logical resource: led_2/CK
  Location pin: P64.OTCLK1
  Clock network: clk_mult2_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for dcm_clk_inst/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|dcm_clk_inst/CLKIN_IBUFG       |     40.000ns|     10.000ns|      6.058ns|            0|            0|            0|            0|
| dcm_clk_inst/CLK0_BUF         |     40.000ns|      3.999ns|          N/A|            0|            0|            0|            0|
| dcm_clk_inst/CLKDV_BUF        |     80.000ns|      6.249ns|          N/A|            0|            0|            0|            0|
| dcm_clk_inst/CLK2X_BUF        |     20.000ns|      3.029ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 0 paths, 0 nets, and 0 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 18 11:55:57 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4523 MB



