# RUN: llc %s -mtriple=m680x0 -start-after=prologepilog -O0 -filetype=obj -o - \
# RUN:  | extract-section .text                                                \
# RUN:  | FileCheck %s -check-prefixes=ADD8dk,ADD32rk,ADD8dq,ADD32rq,\
# RUN:ADD8df,ADD32rf,ADD8dp,ADD32rp,ADD8dj,ADD32rj

#------------------------------------------------------------------------------
# MxBiArOp_RFRM class used for binary arithmetic operations and operates on
# register and memory. It uses MxArithEncoding encoding class and either
# MxOpModeNdEA or MxOpModeNrEA opmode classes.
#------------------------------------------------------------------------------

--- # PCI
#               ---------------+-----------+-----------+-----------+-----------
#                F   E   D   C | B   A   9 | 8   7   6 | 5   4   3 | 2   1   0
#               ---------------+-----------+-----------+-----------+-----------
#       OPWORD   x   x   x   x |    REG    |   OPMODE  |    MODE   |    REG
#               ---------------+-----------+-----------+-----------+-----------
# ADD8dk:        1   1   0   1   0   0   0   0 . 0   0   1   1   1   0   1   1
# ADD8dk-SAME:   0   0   0   1   1   0   0   0 . 0   0   0   0   0   0   0   0
#               ---------------------------------------------------------------
# ADD8dk-SAME:   1   1   0   1   0   0   0   0 . 0   0   1   1   1   0   1   1
# ADD8dk-SAME:   0   0   0   1   1   0   0   0 . 1   1   1   1   1   1   1   1
#               ---------------------------------------------------------------
# ADD32rk-SAME:  1   1   0   1   0   0   0   0 . 1   0   1   1   1   0   1   1
# ADD32rk-SAME:  0   0   0   1   1   0   0   0 . 0   0   0   0   0   0   0   0
#               ---------------------------------------------------------------
# ADD32rk-SAME:  1   1   0   1   0   0   1   1 . 1   1   1   1   1   0   1   1
# ADD32rk-SAME:  1   0   1   0   1   0   0   0 . 0   0   0   0   0   0   0   0
#               ---+-----------+---+-------+---+-------------------------------
#        BRIEF  DA |    REG    | L | SCALE | 0 |          DISPLACEMENT
#               ---+-----------+---+-------+---+-------------------------------
name: MxBiArOp_RFRM_PCI
body: |
  bb.0:
    %bd0 = ADD8dk %bd0, 0,  %d1, implicit-def %ccr
    %bd0 = ADD8dk %bd0, -1, %d1, implicit-def %ccr
    %d0  = ADD32rk %d0, 0,  %d1, implicit-def %ccr
    %a1  = ADD32rk %a1, 0,  %a2, implicit-def %ccr

...
--- # PCD
#               ---------------+-----------+-----------+-----------+-----------
#                F   E   D   C | B   A   9 | 8   7   6 | 5   4   3 | 2   1   0
#               ---------------+-----------+-----------+-----------+-----------
#       OPWORD   x   x   x   x |    REG    |   OPMODE  |    MODE   |    REG
#               ---------------+-----------+-----------+-----------+-----------
# ADD8dq-SAME:   1   1   0   1   0   0   0   0 . 0   0   1   1   1   0   1   0
# ADD8dq-SAME:   0   0   0   0   0   0   0   0 . 0   0   0   0   0   0   0   0
#               ---------------------------------------------------------------
# ADD32rq-SAME:  1   1   0   1   0   0   0   0 . 1   0   1   1   1   0   1   0
# ADD32rq-SAME:  1   1   1   1   1   1   1   1 . 1   1   1   1   1   1   1   1
name: MxBiArOp_RFRM_PCD
body: |
  bb.0:
    %bd0 = ADD8dq %bd0, 0,  implicit-def %ccr
    %d0  = ADD32rq %d0, -1, implicit-def %ccr

...
--- # ARII
#               ---------------+-----------+-----------+-----------+-----------
#                F   E   D   C | B   A   9 | 8   7   6 | 5   4   3 | 2   1   0
#               ---------------+-----------+-----------+-----------+-----------
#       OPWORD   x   x   x   x |    REG    |   OPMODE  |    MODE   |    REG
#               ---------------+-----------+-----------+-----------+-----------
# ADD8df-SAME:   1   1   0   1   0   0   0   0 . 0   0   1   1   0   0   0   0
# ADD8df-SAME:   0   0   0   1   1   0   0   0 . 0   0   0   0   0   0   0   0
#               ---------------------------------------------------------------
# ADD8df-SAME:   1   1   0   1   0   0   0   0 . 0   0   1   1   0   0   0   0
# ADD8df-SAME:   0   0   0   1   1   0   0   0 . 1   1   1   1   1   1   1   1
#               ---------------------------------------------------------------
# ADD32rf-SAME:  1   1   0   1   0   0   0   0 . 1   0   1   1   0   0   0   1
# ADD32rf-SAME:  0   0   0   1   1   0   0   0 . 0   0   0   0   0   0   0   0
#               ---------------------------------------------------------------
# ADD32rf-SAME:  1   1   0   1   0   0   1   1 . 1   1   1   1   0   0   1   0
# ADD32rf-SAME:  1   0   1   0   1   0   0   0 . 0   0   0   0   0   0   0   0
#               ---+-----------+---+-------+---+-------------------------------
#        BRIEF  DA |    REG    | L | SCALE | 0 |          DISPLACEMENT
#               ---+-----------+---+-------+---+-------------------------------
name: MxBiArOp_RFRM_ARII
body: |
  bb.0:
    %bd0 = ADD8df %bd0, 0,  %a0, %d1, implicit-def %ccr
    %bd0 = ADD8df %bd0, -1, %a0, %d1, implicit-def %ccr
    %d0  = ADD32rf %d0, 0,  %a1, %d1, implicit-def %ccr
    %a1  = ADD32rf %a1, 0,  %a2, %a2, implicit-def %ccr

...
--- # ARID
#               ---------------+-----------+-----------+-----------+-----------
#                F   E   D   C | B   A   9 | 8   7   6 | 5   4   3 | 2   1   0
#               ---------------+-----------+-----------+-----------+-----------
#       OPWORD   x   x   x   x |    REG    |   OPMODE  |    MODE   |    REG
#               ---------------+-----------+-----------+-----------+-----------
# ADD8dp-SAME:   1   1   0   1   0   0   0   0 . 0   0   1   0   1   0   0   0
# ADD8dp-SAME:   0   0   0   0   0   0   0   0 . 0   0   0   0   0   0   0   0
#               ---------------------------------------------------------------
# ADD32rp-SAME:  1   1   0   1   0   0   0   0 . 1   0   1   0   1   0   0   1
# ADD32rp-SAME:  1   1   1   1   1   1   1   1 . 1   1   1   1   1   1   1   1
name: MxBiArOp_RFRM_ARID
body: |
  bb.0:
    %bd0 = ADD8dp %bd0, 0,  %a0, implicit-def %ccr
    %d0  = ADD32rp %d0, -1, %a1, implicit-def %ccr

...
--- # ARI
#               ---------------+-----------+-----------+-----------+-----------
#                F   E   D   C | B   A   9 | 8   7   6 | 5   4   3 | 2   1   0
#               ---------------+-----------+-----------+-----------+-----------
#       OPWORD   x   x   x   x |    REG    |   OPMODE  |    MODE   |    REG
#               ---------------+-----------+-----------+-----------+-----------
# ADD8dj-SAME:   1   1   0   1   0   0   0   0 . 0   0   0   1   0   0   0   0
#               ---------------------------------------------------------------
# ADD32rj-SAME:  1   1   0   1   0   1   1   1 . 1   1   0   1   0   0   0   1
name: MxBiArOp_RFRM_ARI
body: |
  bb.0:
    %bd0 = ADD8dj %bd0, %a0, implicit-def %ccr
    %a3  = ADD32rj %a3, %a1, implicit-def %ccr

...
