Time resolution is 1 ps
---- Starting 4x16 Decoder Test ----
PASS: Enable OFF outputs all zero
PASS: A = 0000, Y = 0000000000000001
PASS: A = 0001, Y = 0000000000000010
PASS: A = 0010, Y = 0000000000000100
PASS: A = 0011, Y = 0000000000001000
PASS: A = 0100, Y = 0000000000010000
PASS: A = 0101, Y = 0000000000100000
PASS: A = 0110, Y = 0000000001000000
PASS: A = 0111, Y = 0000000010000000
PASS: A = 1000, Y = 0000000100000000
PASS: A = 1001, Y = 0000001000000000
PASS: A = 1010, Y = 0000010000000000
PASS: A = 1011, Y = 0000100000000000
PASS: A = 1100, Y = 0001000000000000
PASS: A = 1101, Y = 0010000000000000
PASS: A = 1110, Y = 0100000000000000
PASS: A = 1111, Y = 1000000000000000
---- ALL TESTS PASSED ----
$finish called at time : 170 ns : File "D:/verilog/ece3300l/Group H/Lab2/tb/tb_decoder4x16.v" Line 69
