// Seed: 2015496314
module module_0;
  wire id_1;
  wire id_2;
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output wor id_5,
    input wor id_6
    , id_9,
    output wire id_7
);
  wire id_10, id_11;
  assign id_11 = id_9;
  wire id_12;
  module_0();
  assign id_4 = id_2;
endmodule
module module_2 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    output tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output uwire id_6,
    output supply1 id_7,
    input wand id_8
);
  assign id_3 = 1;
  module_0();
endmodule
