digraph "CFG for '_Z10stencil_1diPdS_' function" {
	label="CFG for '_Z10stencil_1diPdS_' function";

	Node0x58fae90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, %0\l  br i1 %13, label %14, label %90\l|{<s0>T|<s1>F}}"];
	Node0x58fae90:s0 -> Node0x58fcd90;
	Node0x58fae90:s1 -> Node0x58fce20;
	Node0x58fcd90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%14:\l14:                                               \l  %15 = add nuw nsw i32 %11, 5\l  %16 = sext i32 %12 to i64\l  %17 = getelementptr inbounds double, double addrspace(1)* %1, i64 %16\l  %18 = load double, double addrspace(1)* %17, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %15\l  store double %18, double addrspace(3)* %19, align 8, !tbaa !7\l  %20 = icmp ult i32 %11, 5\l  %21 = icmp sgt i32 %12, 4\l  %22 = select i1 %20, i1 %21, i1 false\l  br i1 %22, label %23, label %29\l|{<s0>T|<s1>F}}"];
	Node0x58fcd90:s0 -> Node0x58fe380;
	Node0x58fcd90:s1 -> Node0x58fe410;
	Node0x58fe380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%23:\l23:                                               \l  %24 = add nsw i32 %12, -5\l  %25 = zext i32 %24 to i64\l  %26 = getelementptr inbounds double, double addrspace(1)* %1, i64 %25\l  %27 = load double, double addrspace(1)* %26, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %11\l  store double %27, double addrspace(3)* %28, align 8, !tbaa !7\l  br label %29\l}"];
	Node0x58fe380 -> Node0x58fe410;
	Node0x58fe410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%29:\l29:                                               \l  %30 = add nsw i32 %0, -5\l  %31 = icmp slt i32 %12, %30\l  %32 = select i1 %20, i1 %31, i1 false\l  br i1 %32, label %33, label %40\l|{<s0>T|<s1>F}}"];
	Node0x58fe410:s0 -> Node0x58fd060;
	Node0x58fe410:s1 -> Node0x58fd0b0;
	Node0x58fd060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%33:\l33:                                               \l  %34 = add nsw i32 %12, 64\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds double, double addrspace(1)* %1, i64 %35\l  %37 = load double, double addrspace(1)* %36, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = add nuw nsw i32 %11, 69\l  %39 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %38\l  store double %37, double addrspace(3)* %39, align 8, !tbaa !7\l  br label %40\l}"];
	Node0x58fd060 -> Node0x58fd0b0;
	Node0x58fd0b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%40:\l40:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %41 = select i1 %21, i1 %31, i1 false\l  br i1 %41, label %42, label %84\l|{<s0>T|<s1>F}}"];
	Node0x58fd0b0:s0 -> Node0x58ff620;
	Node0x58fd0b0:s1 -> Node0x58ff670;
	Node0x58ff620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%42:\l42:                                               \l  %43 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %11\l  %44 = load double, double addrspace(3)* %43, align 8, !tbaa !7\l  %45 = fadd contract double %44, 0.000000e+00\l  %46 = add nuw nsw i32 %11, 1\l  %47 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %46\l  %48 = load double, double addrspace(3)* %47, align 8, !tbaa !7\l  %49 = fadd contract double %45, %48\l  %50 = add nuw nsw i32 %11, 2\l  %51 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %50\l  %52 = load double, double addrspace(3)* %51, align 8, !tbaa !7\l  %53 = fadd contract double %49, %52\l  %54 = add nuw nsw i32 %11, 3\l  %55 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %54\l  %56 = load double, double addrspace(3)* %55, align 8, !tbaa !7\l  %57 = fadd contract double %53, %56\l  %58 = add nuw nsw i32 %11, 4\l  %59 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %58\l  %60 = load double, double addrspace(3)* %59, align 8, !tbaa !7\l  %61 = fadd contract double %57, %60\l  %62 = load double, double addrspace(3)* %19, align 8, !tbaa !7\l  %63 = fadd contract double %61, %62\l  %64 = add nuw nsw i32 %11, 6\l  %65 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %64\l  %66 = load double, double addrspace(3)* %65, align 8, !tbaa !7\l  %67 = fadd contract double %63, %66\l  %68 = add nuw nsw i32 %11, 7\l  %69 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %68\l  %70 = load double, double addrspace(3)* %69, align 8, !tbaa !7\l  %71 = fadd contract double %67, %70\l  %72 = add nuw nsw i32 %11, 8\l  %73 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %72\l  %74 = load double, double addrspace(3)* %73, align 8, !tbaa !7\l  %75 = fadd contract double %71, %74\l  %76 = add nuw nsw i32 %11, 9\l  %77 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %76\l  %78 = load double, double addrspace(3)* %77, align 8, !tbaa !7\l  %79 = fadd contract double %75, %78\l  %80 = add nuw nsw i32 %11, 10\l  %81 = getelementptr inbounds [74 x double], [74 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %80\l  %82 = load double, double addrspace(3)* %81, align 8, !tbaa !7\l  %83 = fadd contract double %79, %82\l  br label %87\l}"];
	Node0x58ff620 -> Node0x5901d40;
	Node0x58ff670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%84:\l84:                                               \l  %85 = sitofp i32 %12 to double\l  %86 = fmul contract double %85, 1.100000e+01\l  br label %87\l}"];
	Node0x58ff670 -> Node0x5901d40;
	Node0x5901d40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%87:\l87:                                               \l  %88 = phi double [ %83, %42 ], [ %86, %84 ]\l  %89 = getelementptr inbounds double, double addrspace(1)* %2, i64 %16\l  store double %88, double addrspace(1)* %89, align 8, !tbaa !7\l  br label %90\l}"];
	Node0x5901d40 -> Node0x58fce20;
	Node0x58fce20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%90:\l90:                                               \l  ret void\l}"];
}
