
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 465.527 ; gain = 111.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 17'b10000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/AXI_DMA_SLAVE.v:74]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:84]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nfYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_dadd_64ns_64nfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_12_full_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dadd_12_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dadd_12_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_12_full_dsp_64' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dadd_12_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nfYi' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_dadd_64ns_64nfYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dmul_64ns_64ng8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_dmul_64ns_64ng8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dmul_8_max_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dmul_8_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 8 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dmul_8_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dmul_8_max_dsp_64' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dmul_8_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dmul_64ns_64ng8j' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_dmul_64ns_64ng8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitodp_32s_64hbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_sitodp_32s_64hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitodp_6_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_sitodp_6_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_sitodp_6_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitodp_6_no_dsp_32' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_sitodp_6_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitodp_32s_64hbi' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_sitodp_32s_64hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_lshr_54ns_32nibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_lshr_54ns_32nibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_lshr_54ns_32nibs' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_lshr_54ns_32nibs.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_shl_137ns_32njbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_shl_137ns_32njbC.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 137 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 137 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_shl_137ns_32njbC' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_shl_137ns_32njbC.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:2581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3399]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state19 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage31 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage32 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage33 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage34 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage35 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage36 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage37 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage38 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage39 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage40 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage41 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage42 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage43 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage44 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage45 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage46 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage47 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage48 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage49 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage50 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage51 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage52 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage53 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage54 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage55 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage56 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage57 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage58 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage59 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage60 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage61 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage62 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage63 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage64 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage65 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage66 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage67 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage68 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage69 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage70 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage71 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage72 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage73 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage74 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage75 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage76 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage77 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage78 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage79 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage80 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage81 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage82 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage83 bound to: 162'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage84 bound to: 162'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage85 bound to: 162'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage86 bound to: 162'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage87 bound to: 162'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage88 bound to: 162'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage89 bound to: 162'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage90 bound to: 162'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage91 bound to: 162'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage92 bound to: 162'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage93 bound to: 162'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage94 bound to: 162'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage95 bound to: 162'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage96 bound to: 162'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage97 bound to: 162'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage98 bound to: 162'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage99 bound to: 162'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage100 bound to: 162'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage101 bound to: 162'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage102 bound to: 162'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage103 bound to: 162'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage104 bound to: 162'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage105 bound to: 162'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage106 bound to: 162'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage107 bound to: 162'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage108 bound to: 162'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage109 bound to: 162'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage110 bound to: 162'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage111 bound to: 162'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage112 bound to: 162'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage113 bound to: 162'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage114 bound to: 162'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage115 bound to: 162'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage116 bound to: 162'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage117 bound to: 162'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage118 bound to: 162'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage119 bound to: 162'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage120 bound to: 162'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage121 bound to: 162'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage122 bound to: 162'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage123 bound to: 162'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage124 bound to: 162'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage125 bound to: 162'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage126 bound to: 162'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage127 bound to: 162'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage128 bound to: 162'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage129 bound to: 162'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage130 bound to: 162'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage131 bound to: 162'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage132 bound to: 162'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage133 bound to: 162'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage134 bound to: 162'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage135 bound to: 162'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage136 bound to: 162'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage137 bound to: 162'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage138 bound to: 162'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage139 bound to: 162'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage140 bound to: 162'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage141 bound to: 162'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage142 bound to: 162'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage143 bound to: 162'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state2057 bound to: 162'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 162'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state2063 bound to: 162'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:219]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_skbM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_skbM.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_skbM_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_skbM.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_skbM.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_skbM_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_skbM.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_skbM_ram' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_skbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_skbM' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_skbM.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_slbW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_slbW.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_slbW_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_slbW.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_slbW.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_slbW_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_slbW.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_slbW_ram' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_slbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_slbW' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_slbW.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nmb6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mac_muladd_5nmb6.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nmb6_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mac_muladd_5nmb6.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nmb6_DSP48_1' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mac_muladd_5nmb6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nmb6' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mac_muladd_5nmb6.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:15906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22700]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:82]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_3_s_A_ncg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s_A_ncg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_3_s_A_ncg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s_A_ncg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s_A_ncg.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_3_s_A_ncg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s_A_ncg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_3_s_A_ncg_ram' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s_A_ncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_3_s_A_ncg' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s_A_ncg.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:1900]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_3_s' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Pool_32_24_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 45'b100000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:102]
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s_A_V_ocq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_A_V_ocq.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s_A_V_ocq_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_A_V_ocq.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_A_V_ocq.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_2048_64_s_A_V_ocq_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_A_V_ocq.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s_A_V_ocq_ram' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_A_V_ocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s_A_V_ocq' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_A_V_ocq.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s_B_V_Ee0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_B_V_Ee0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s_B_V_Ee0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_B_V_Ee0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_B_V_Ee0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_2048_64_s_B_V_Ee0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_B_V_Ee0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s_B_V_Ee0_ram' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_B_V_Ee0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s_B_V_Ee0' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s_B_V_Ee0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nUhA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_dadd_64ns_64nUhA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_10_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dadd_10_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dadd_10_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_10_no_dsp_64' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/ip/cnn_ap_dadd_10_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nUhA' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_dadd_64ns_64nUhA.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1632_16_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mux_1632_16_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1632_16_1_1' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mux_1632_16_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:3153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:3469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:3475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:3479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:3495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:3499]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:3503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:3519]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:1662]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_2048_64_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 45'b100000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:102]
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s_A_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_A_V_3_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s_A_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_A_V_3_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_A_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_64_10_s_A_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_A_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s_A_V_3_0_ram' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_A_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s_A_V_3_0' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_A_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_B_V_3_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_B_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_64_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_B_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s_B_V_3_0_ram' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s_B_V_3_0' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s_B_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_432_16_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mux_432_16_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_432_16_1_1' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mux_432_16_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:1872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:2186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:2192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:2196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:2212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:2218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:2230]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/FC_64_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/AXI_DMA_MASTER.v:68]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d28_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/fifo_w16_d28_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d28_A_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/fifo_w16_d28_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d28_A_shiftReg' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/fifo_w16_d28_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d28_A' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/fifo_w16_d28_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_VhK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Conv_1_VhK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_VhK_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Conv_1_VhK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_VhK_shiftReg' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Conv_1_VhK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_VhK' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Conv_1_VhK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16WhU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Conv_16WhU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16WhU_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Conv_16WhU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16WhU_shiftReg' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Conv_16WhU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16WhU' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Conv_16WhU.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32Xh4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Pool_32Xh4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32Xh4_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Pool_32Xh4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32Xh4_shiftReg' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Pool_32Xh4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32Xh4' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_Pool_32Xh4.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_2048Yie' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_FC_2048Yie.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_2048Yie_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_FC_2048Yie.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_2048Yie_shiftReg' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_FC_2048Yie.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_2048Yie' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_FC_2048Yie.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_64_1Zio' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_FC_64_1Zio.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_64_1Zio_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_FC_64_1Zio.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_64_1Zio_shiftReg' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_FC_64_1Zio.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_64_1Zio' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_FC_64_1Zio.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA0iy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_AXI_DMA0iy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA0iy_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_AXI_DMA0iy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA0iy_shiftReg' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_AXI_DMA0iy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA0iy' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/start_for_AXI_DMA0iy.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mul_mul_16s_1cud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[136]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[135]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[134]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[133]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[132]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[131]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[130]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[129]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[128]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[127]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[126]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[125]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[124]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[123]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[122]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[121]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[120]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[119]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[118]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[117]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[116]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[115]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[114]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[113]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[112]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[111]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[110]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[109]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[108]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[107]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[106]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[105]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[104]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[103]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[102]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[101]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[100]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[99]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[98]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[97]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[96]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[95]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[94]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[93]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[92]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[91]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[90]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[89]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[88]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[87]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[86]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[85]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[84]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[83]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[82]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[81]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[80]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[79]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[78]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[77]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[76]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[75]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[74]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[73]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[72]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[71]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[70]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[69]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[68]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[67]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[66]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[65]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[64]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[63]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[62]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[61]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[60]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[59]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[58]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[57]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[56]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[55]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[54]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[53]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[52]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[51]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[50]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[49]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[48]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[47]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[46]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[45]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[44]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[43]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[42]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[41]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[40]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[39]
WARNING: [Synth 8-3331] design cnn_shl_137ns_32njbC has unconnected port din1[38]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 776.734 ; gain = 422.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 776.734 ; gain = 422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 776.734 ; gain = 422.961
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  FDE => FDRE: 200 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1443.328 ; gain = 48.094
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1443.328 ; gain = 1089.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1443.328 ; gain = 1089.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 1443.328 ; gain = 1089.555
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_138_0_3_reg_1665_reg[1:0]' into 'tmp_69_reg_1660_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3239]
INFO: [Synth 8-4471] merging register 'tmp_138_0_6_reg_1670_reg[1:0]' into 'tmp_69_reg_1660_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3247]
INFO: [Synth 8-4471] merging register 'tmp_79_mid2_reg_1739_reg[1:0]' into 'tmp_69_reg_1660_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3261]
INFO: [Synth 8-4471] merging register 'tmp_138_0_3_mid2_reg_1746_reg[1:0]' into 'tmp_69_reg_1660_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3269]
INFO: [Synth 8-4471] merging register 'tmp_138_0_6_mid2_reg_1753_reg[1:0]' into 'tmp_69_reg_1660_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:3281]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1915]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1913]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1911]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1909]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_363_reg_2281_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1817]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_0_7_reg_1929_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1663]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_0_8_reg_1934_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1664]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_0_5_reg_1919_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1661]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_0_6_reg_1924_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1662]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_372_reg_1974_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1552]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_369_reg_1869_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1823]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_368_reg_1838_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1763]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_366_reg_1786_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1756]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_367_reg_1812_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1748]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_370_reg_1894_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1665]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_373_reg_2009_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1565]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_371_reg_1944_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1545]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_365_reg_1726_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_1_28_16_3_s.v:1503]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_60_fu_556_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_724_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1429_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1447_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_742_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_770_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_60_fu_556_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_724_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1429_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1447_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_742_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_770_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_79_mid_fu_822_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mac_muladd_5nmb6.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mac_muladd_5nmb6.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mac_muladd_5nmb6.v:32]
INFO: [Synth 8-4471] merging register 'tmp_64_reg_8985_reg[3:0]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22708]
INFO: [Synth 8-4471] merging register 'ib_cast_reg_9031_reg[5:5]' into 'tmp_51_reg_8916_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21484]
INFO: [Synth 8-4471] merging register 'tmp_81_reg_9468_reg[3:0]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22814]
INFO: [Synth 8-4471] merging register 'tmp_112_0_1_cast1997_reg_9693_reg[11:10]' into 'tmp_55_cast2000_cast_reg_9651_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22090]
INFO: [Synth 8-4471] merging register 'tmp_112_0_2_cast1994_reg_9735_reg[11:10]' into 'tmp_55_cast2000_cast_reg_9651_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22146]
INFO: [Synth 8-4471] merging register 'tmp_112_0_3_cast1991_reg_9777_reg[11:10]' into 'tmp_55_cast2000_cast_reg_9651_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22208]
INFO: [Synth 8-4471] merging register 'tmp_91_reg_9814_reg[3:0]' into 'tmp_74_reg_9221_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21474]
INFO: [Synth 8-4471] merging register 'tmp_112_0_4_cast1988_reg_9819_reg[11:10]' into 'tmp_55_cast2000_cast_reg_9651_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22270]
INFO: [Synth 8-4471] merging register 'tmp_92_reg_9856_reg[3:0]' into 'tmp_75_reg_9267_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21478]
INFO: [Synth 8-4471] merging register 'tmp_112_0_5_cast1985_reg_9861_reg[11:10]' into 'tmp_55_cast2000_cast_reg_9651_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22332]
INFO: [Synth 8-4471] merging register 'tmp_94_reg_9898_reg[3:0]' into 'tmp_76_reg_9305_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21442]
INFO: [Synth 8-4471] merging register 'tmp_112_0_6_cast1982_reg_9911_reg[11:10]' into 'tmp_55_cast2000_cast_reg_9651_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22394]
INFO: [Synth 8-4471] merging register 'tmp_95_reg_9948_reg[3:0]' into 'tmp_77_reg_9343_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21596]
INFO: [Synth 8-4471] merging register 'tmp_112_0_7_cast1979_reg_9953_reg[11:10]' into 'tmp_55_cast2000_cast_reg_9651_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22456]
INFO: [Synth 8-4471] merging register 'tmp_96_reg_9990_reg[3:0]' into 'tmp_78_reg_9373_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21600]
INFO: [Synth 8-4471] merging register 'tmp_112_0_8_cast1976_reg_9995_reg[11:10]' into 'tmp_55_cast2000_cast_reg_9651_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22518]
INFO: [Synth 8-4471] merging register 'tmp_97_reg_10032_reg[3:0]' into 'tmp_79_reg_9403_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21604]
INFO: [Synth 8-4471] merging register 'tmp_98_reg_10067_reg[3:0]' into 'tmp_80_reg_9433_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21608]
INFO: [Synth 8-4471] merging register 'tmp_99_reg_10102_reg[3:0]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21612]
INFO: [Synth 8-4471] merging register 'tmp_100_reg_10137_reg[3:0]' into 'tmp_82_reg_9503_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21616]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_10172_reg[3:0]' into 'tmp_84_reg_9538_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21620]
INFO: [Synth 8-4471] merging register 'tmp_104_reg_10242_reg[3:0]' into 'tmp_86_reg_9611_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21462]
INFO: [Synth 8-4471] merging register 'tmp_108_reg_10375_reg[3:0]' into 'tmp_90_reg_9772_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21650]
INFO: [Synth 8-4471] merging register 'tmp_109_reg_10410_reg[3:0]' into 'tmp_74_reg_9221_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21654]
INFO: [Synth 8-4471] merging register 'tmp_110_reg_10445_reg[3:0]' into 'tmp_75_reg_9267_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21658]
INFO: [Synth 8-4471] merging register 'tmp_111_reg_10480_reg[3:0]' into 'tmp_76_reg_9305_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21662]
INFO: [Synth 8-4471] merging register 'tmp_112_reg_10515_reg[3:0]' into 'tmp_77_reg_9343_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21666]
INFO: [Synth 8-4471] merging register 'tmp_114_reg_10550_reg[3:0]' into 'tmp_78_reg_9373_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21606]
INFO: [Synth 8-4471] merging register 'tmp_115_reg_10593_reg[3:0]' into 'tmp_79_reg_9403_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21680]
INFO: [Synth 8-4471] merging register 'tmp_116_reg_10628_reg[3:0]' into 'tmp_80_reg_9433_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21684]
INFO: [Synth 8-4471] merging register 'tmp_117_reg_10663_reg[3:0]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21688]
INFO: [Synth 8-4471] merging register 'tmp_118_reg_10706_reg[3:0]' into 'tmp_82_reg_9503_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21692]
INFO: [Synth 8-4471] merging register 'tmp_112_0_1_cast2_reg_10711_reg[12:10]' into 'tmp_55_cast2_reg_10668_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22100]
INFO: [Synth 8-4471] merging register 'tmp_119_reg_10749_reg[3:0]' into 'tmp_84_reg_9538_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21696]
INFO: [Synth 8-4471] merging register 'tmp_112_0_2_cast2_reg_10754_reg[12:10]' into 'tmp_55_cast2_reg_10668_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22158]
INFO: [Synth 8-4471] merging register 'tmp_120_reg_10792_reg[3:0]' into 'tmp_102_reg_10207_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21700]
INFO: [Synth 8-4471] merging register 'tmp_112_0_3_cast2_reg_10797_reg[12:10]' into 'tmp_55_cast2_reg_10668_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22220]
INFO: [Synth 8-4471] merging register 'tmp_121_reg_10835_reg[3:0]' into 'tmp_86_reg_9611_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21704]
INFO: [Synth 8-4471] merging register 'tmp_112_0_4_cast2_reg_10840_reg[12:10]' into 'tmp_55_cast2_reg_10668_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22282]
INFO: [Synth 8-4471] merging register 'tmp_122_reg_10878_reg[3:0]' into 'tmp_87_reg_9646_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21708]
INFO: [Synth 8-4471] merging register 'tmp_112_0_5_cast2_reg_10883_reg[12:10]' into 'tmp_55_cast2_reg_10668_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22344]
INFO: [Synth 8-4471] merging register 'tmp_124_reg_10921_reg[3:0]' into 'tmp_88_reg_9688_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21644]
INFO: [Synth 8-4471] merging register 'tmp_112_0_6_cast2_reg_10934_reg[12:10]' into 'tmp_55_cast2_reg_10668_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22406]
INFO: [Synth 8-4471] merging register 'tmp_112_0_7_cast2_reg_10972_reg[12:10]' into 'tmp_55_cast2_reg_10668_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22468]
INFO: [Synth 8-4471] merging register 'tmp_126_reg_11010_reg[3:0]' into 'tmp_90_reg_9772_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21726]
INFO: [Synth 8-4471] merging register 'tmp_112_0_8_cast2_reg_11015_reg[12:10]' into 'tmp_55_cast2_reg_10668_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22530]
INFO: [Synth 8-4471] merging register 'tmp_127_reg_11053_reg[3:0]' into 'tmp_74_reg_9221_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21730]
INFO: [Synth 8-4471] merging register 'tmp_128_reg_11088_reg[3:0]' into 'tmp_75_reg_9267_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21734]
INFO: [Synth 8-4471] merging register 'tmp_129_reg_11123_reg[3:0]' into 'tmp_76_reg_9305_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21738]
INFO: [Synth 8-4471] merging register 'tmp_130_reg_11158_reg[3:0]' into 'tmp_77_reg_9343_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21742]
INFO: [Synth 8-4471] merging register 'tmp_131_reg_11193_reg[3:0]' into 'tmp_78_reg_9373_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21746]
INFO: [Synth 8-4471] merging register 'tmp_132_reg_11228_reg[3:0]' into 'tmp_79_reg_9403_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21750]
INFO: [Synth 8-4471] merging register 'tmp_134_reg_11263_reg[3:0]' into 'tmp_80_reg_9433_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21682]
INFO: [Synth 8-4471] merging register 'tmp_135_reg_11306_reg[3:0]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21764]
INFO: [Synth 8-4471] merging register 'tmp_136_reg_11341_reg[3:0]' into 'tmp_82_reg_9503_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21768]
INFO: [Synth 8-4471] merging register 'tmp_137_reg_11376_reg[3:0]' into 'tmp_84_reg_9538_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21772]
INFO: [Synth 8-4471] merging register 'tmp_138_reg_11411_reg[3:0]' into 'tmp_102_reg_10207_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21776]
INFO: [Synth 8-4471] merging register 'tmp_139_reg_11446_reg[3:0]' into 'tmp_86_reg_9611_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21780]
INFO: [Synth 8-4471] merging register 'tmp_140_reg_11481_reg[3:0]' into 'tmp_87_reg_9646_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21784]
INFO: [Synth 8-4471] merging register 'tmp_141_reg_11516_reg[3:0]' into 'tmp_88_reg_9688_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21788]
INFO: [Synth 8-4471] merging register 'tmp_142_reg_11551_reg[3:0]' into 'tmp_89_reg_9730_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21792]
INFO: [Synth 8-4471] merging register 'tmp_144_reg_11586_reg[3:0]' into 'tmp_90_reg_9772_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21720]
INFO: [Synth 8-4471] merging register 'tmp_152_reg_11839_reg[3:0]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21834]
INFO: [Synth 8-4471] merging register 'tmp_154_reg_11874_reg[3:0]' into 'tmp_82_reg_9503_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21758]
INFO: [Synth 8-4471] merging register 'tmp_155_reg_11917_reg[3:0]' into 'tmp_84_reg_9538_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21848]
INFO: [Synth 8-4471] merging register 'tmp_156_reg_11952_reg[3:0]' into 'tmp_102_reg_10207_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21852]
INFO: [Synth 8-4471] merging register 'tmp_157_reg_11987_reg[3:0]' into 'tmp_86_reg_9611_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21856]
INFO: [Synth 8-4471] merging register 'tmp_158_reg_12022_reg[3:0]' into 'tmp_87_reg_9646_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21860]
INFO: [Synth 8-4471] merging register 'tmp_159_reg_12057_reg[3:0]' into 'tmp_88_reg_9688_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21864]
INFO: [Synth 8-4471] merging register 'tmp_160_reg_12092_reg[3:0]' into 'tmp_89_reg_9730_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21868]
INFO: [Synth 8-4471] merging register 'tmp_161_reg_12127_reg[3:0]' into 'tmp_90_reg_9772_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21872]
INFO: [Synth 8-4471] merging register 'tmp_162_reg_12162_reg[3:0]' into 'tmp_74_reg_9221_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21876]
INFO: [Synth 8-4471] merging register 'tmp_164_reg_12197_reg[3:0]' into 'tmp_75_reg_9267_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21796]
INFO: [Synth 8-4471] merging register 'tmp_166_reg_12270_reg[3:0]' into 'tmp_77_reg_9343_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21894]
INFO: [Synth 8-4471] merging register 'tmp_167_reg_12305_reg[3:0]' into 'tmp_78_reg_9373_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21898]
INFO: [Synth 8-4471] merging register 'tmp_168_reg_12340_reg[3:0]' into 'tmp_79_reg_9403_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21902]
INFO: [Synth 8-4471] merging register 'tmp_169_reg_12375_reg[3:0]' into 'tmp_80_reg_9433_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21906]
INFO: [Synth 8-4471] merging register 'tmp_170_reg_12410_reg[3:0]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21910]
INFO: [Synth 8-4471] merging register 'tmp_171_reg_12445_reg[3:0]' into 'tmp_82_reg_9503_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21914]
INFO: [Synth 8-4471] merging register 'tmp_172_reg_12480_reg[3:0]' into 'tmp_84_reg_9538_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21918]
INFO: [Synth 8-4471] merging register 'tmp_174_reg_12515_reg[3:0]' into 'tmp_102_reg_10207_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21836]
INFO: [Synth 8-4471] merging register 'tmp_175_reg_12558_reg[3:0]' into 'tmp_86_reg_9611_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21934]
INFO: [Synth 8-4471] merging register 'tmp_176_reg_12593_reg[3:0]' into 'tmp_87_reg_9646_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21938]
INFO: [Synth 8-4471] merging register 'tmp_55_cast1_reg_12598_reg[13:10]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22066]
INFO: [Synth 8-4471] merging register 'tmp_177_reg_12641_reg[3:0]' into 'tmp_88_reg_9688_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21942]
INFO: [Synth 8-4471] merging register 'tmp_112_0_1_cast1_reg_12651_reg[13:10]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22124]
INFO: [Synth 8-4471] merging register 'tmp_178_reg_12689_reg[3:0]' into 'tmp_89_reg_9730_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21946]
INFO: [Synth 8-4471] merging register 'tmp_112_0_2_cast1_reg_12699_reg[13:10]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22184]
INFO: [Synth 8-4471] merging register 'tmp_179_reg_12737_reg[3:0]' into 'tmp_90_reg_9772_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21950]
INFO: [Synth 8-4471] merging register 'tmp_112_0_3_cast1_reg_12747_reg[13:10]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22246]
INFO: [Synth 8-4471] merging register 'tmp_180_reg_12785_reg[3:0]' into 'tmp_74_reg_9221_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21954]
INFO: [Synth 8-4471] merging register 'tmp_112_0_4_cast1_reg_12795_reg[13:10]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22308]
INFO: [Synth 8-4471] merging register 'tmp_181_reg_12833_reg[3:0]' into 'tmp_75_reg_9267_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21958]
INFO: [Synth 8-4471] merging register 'tmp_112_0_5_cast1_reg_12843_reg[13:10]' into 'tmp_62_reg_8966_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:22370]
INFO: [Synth 8-4471] merging register 'tmp_182_reg_12881_reg[3:0]' into 'tmp_76_reg_9305_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:21962]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_reg_8911_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:12046]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_59_reg_14707_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:12034]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_64_reg_8985_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8355]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_171_reg_12445_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9481]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_170_reg_12410_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9461]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_169_reg_12375_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9454]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_168_reg_12340_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9447]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_167_reg_12305_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9440]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_166_reg_12270_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9433]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_172_reg_12480_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8489]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_161_reg_12127_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9468]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_162_reg_12162_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9413]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_160_reg_12092_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9400]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_159_reg_12057_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9393]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_158_reg_12022_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9386]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_157_reg_11987_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9379]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_156_reg_11952_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9372]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_155_reg_11917_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9365]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_152_reg_11839_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9351]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_141_reg_11516_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9344]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_reg_11551_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9294]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_140_reg_11481_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9280]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_139_reg_11446_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9273]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_reg_11411_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9266]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_137_reg_11376_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9259]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_136_reg_11341_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9252]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_135_reg_11306_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9245]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_131_reg_11193_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9287]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_132_reg_11228_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9231]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_130_reg_11158_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9216]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_129_reg_11123_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9209]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_reg_11088_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9202]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_reg_11053_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_126_reg_11010_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9188]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_121_reg_10835_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9224]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_122_reg_10878_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9165]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_120_reg_10792_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9150]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_119_reg_10749_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9142]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_reg_10706_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9134]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_117_reg_10663_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9125]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_116_reg_10628_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9118]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_115_reg_10593_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9111]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_111_reg_10480_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9157]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_10515_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9097]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_reg_10445_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9083]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_reg_10410_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9076]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_108_reg_10375_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9069]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_10172_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9090]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_102_reg_10207_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9037]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_100_reg_10137_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9022]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_99_reg_10102_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9015]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_98_reg_10067_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9008]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_97_reg_10032_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9001]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_96_reg_9990_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8994]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_95_reg_9948_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8986]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_91_reg_9814_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:9030]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_92_reg_9856_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8970]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_90_reg_9772_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8955]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_89_reg_9730_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8947]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_88_reg_9688_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8939]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_87_reg_9646_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8931]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_86_reg_9611_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8923]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_222_reg_14362_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8851]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_221_reg_14317_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8843]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_220_reg_14277_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8835]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_219_reg_14237_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8827]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_218_reg_14197_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8819]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_217_reg_14157_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8811]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_216_reg_14117_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8803]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_215_reg_14077_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8795]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_212_reg_13989_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8779]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_211_reg_13949_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8771]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_210_reg_13909_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8763]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_209_reg_13869_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8755]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_208_reg_13829_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8747]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_207_reg_13789_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8739]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_206_reg_13749_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8731]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_202_reg_13626_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8708]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_201_reg_13586_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8700]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_200_reg_13546_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8692]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_199_reg_13506_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8684]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_198_reg_13466_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8676]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_197_reg_13426_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8668]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_196_reg_13386_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8660]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_195_reg_13346_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8652]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_192_reg_13258_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8636]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_2909_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_2915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_3031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_7769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7787_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2982_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_3049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_7827_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ia_2_reg_8998_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:8353]
INFO: [Synth 8-5546] ROM "tmp_s_fu_2909_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_2915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_3031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_7769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7787_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2982_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_3049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_7827_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_425_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_614_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_443_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_425_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_614_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_443_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_11_mid_fu_688_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_1273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1367_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1379_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1748_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1397_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_561_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_567_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_616_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_649_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_661_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_679_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/fifo_w16_d28_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:34 ; elapsed = 00:04:00 . Memory (MB): peak = 1443.328 ; gain = 1089.555
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_12_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_12_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_12_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_12_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_12_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_12_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized8) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized51) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized51) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized14) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized14) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized14) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized14) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized14) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized14) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized14) to 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'cnn_dadd_64ns_64nUhA:/cnn_ap_dadd_10_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Conv_16_26_32_3_s__GB0 |           1|     52750|
|2     |Conv_16_26_32_3_s__GB1 |           1|      8781|
|3     |Conv_16_26_32_3_s__GB2 |           1|     10925|
|4     |Conv_16_26_32_3_s__GB3 |           1|     13781|
|5     |Conv_16_26_32_3_s__GB4 |           1|     17300|
|6     |Conv_16_26_32_3_s__GB5 |           1|     22868|
|7     |Conv_16_26_32_3_s__GB6 |           1|     30849|
|8     |Conv_16_26_32_3_s__GB7 |           1|     16557|
|9     |Conv_16_26_32_3_s__GB8 |           1|      9436|
|10    |Conv_16_26_32_3_s__GB9 |           1|     16297|
|11    |cnn__GCB0              |           1|     26645|
|12    |cnn__GCB1              |           1|     26955|
|13    |cnn__GCB2              |           1|     35918|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U45/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_7769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2964_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U45/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U44/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U45/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_66_reg_8820_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:5644]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U44/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U44/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_60_reg_8810_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:12058]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_62_reg_8815_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/Conv_16_26_32_3_s.v:5629]
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[63]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[52]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[53]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[54]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[55]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[56]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[57]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[58]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[59]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[60]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[61] )
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[62]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[2]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[3]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[4]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[5]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[14]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[15]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[16]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[17]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[18]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[19]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[20]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[21]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[22]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[23]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[24]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[25]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[26]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[27]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[28]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[29]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[30]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[31]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[32]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[33]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[34]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[35]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[36]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[37]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[38]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[39]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[40]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[41]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[42]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[43]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[44]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[45]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[46]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[47]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[48]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[49]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[50]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\cnn_dmul_64ns_64ng8j_U39/din1_buf1_reg[51] )
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0 /i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\tmp_1_i_i_i_reg_14612_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\tmp_1_i_i_i_reg_14612_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_lshr_54ns_32nibs_U42/din1_cast_array_reg[0][15]' (FDRE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_lshr_54ns_32nibs_U42/din1_cast_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_lshr_54ns_32nibs_U42/din1_cast_array_reg[0][14]' (FDRE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_lshr_54ns_32nibs_U42/din1_cast_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_lshr_54ns_32nibs_U42/din1_cast_array_reg[0][13]' (FDRE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_lshr_54ns_32nibs_U42/din1_cast_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_lshr_54ns_32nibs_U42/din1_cast_array_reg[0][12]' (FDRE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_lshr_54ns_32nibs_U42/din1_cast_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_shl_137ns_32njbC_U43/din1_cast_array_reg[0][31]' (FDRE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_shl_137ns_32njbC_U43/din1_cast_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0i_14_11/cnn_shl_137ns_32njbC_U43/din1_cast_array_reg[0][30]' (FDRE) to 'inst/Conv_16_26_32_3_U0i_14_11/cnn_shl_137ns_32njbC_U43/din1_cast_array_reg[0][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\cnn_shl_137ns_32njbC_U43/dout_array_reg[0][84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0 /i_synth/\MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0 /i_synth/\MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\cnn_dmul_64ns_64ng8j_U39/cnn_ap_dmul_8_max_dsp_64_u/U0 /i_synth/\MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\sh_assign_3_reg_14607_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_11/\sh_assign_1_i_i_i_ca_reg_14618_reg[11] )
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_dadd_64ns_64nfYi_U38/\cnn_ap_dadd_12_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_dadd_64ns_64nfYi_U38/\cnn_ap_dadd_12_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_dadd_64ns_64nfYi_U38/\cnn_ap_dadd_12_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_dadd_64ns_64nfYi_U38/\cnn_ap_dadd_12_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_dadd_64ns_64nfYi_U38/\cnn_ap_dadd_12_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_dadd_64ns_64nfYi_U38/\cnn_ap_dadd_12_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_dadd_64ns_64nfYi_U38/\cnn_ap_dadd_12_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7787_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_2915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2909_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U47/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U48/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U49/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U50/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U56/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U57/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U58/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U65/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U66/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U67/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U68/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U69/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U72/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U74/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U75/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U80/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U81/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U82/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U83/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U84/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U85/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U86/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U87/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U88/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U93/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U94/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U95/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U96/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U97/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U98/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U99/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U100/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U101/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U102/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U103/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U104/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U105/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U106/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U107/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U108/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U109/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U110/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U111/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U112/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U113/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U114/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U115/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U116/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U117/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U118/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U119/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U120/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U121/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U122/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U123/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U124/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U125/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U126/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U127/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U128/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U129/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U130/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/8b42/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP r_V_3_15_8_reg_14542_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U190/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_15_8_reg_14542_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_15_8_reg_14542_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U190/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_15_8_reg_14542_reg.
DSP Report: register r_V_3_15_8_reg_14542_reg is absorbed into DSP r_V_3_15_8_reg_14542_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U190/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_15_8_reg_14542_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U190/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_15_8_reg_14542_reg.
DSP Report: Generating DSP r_V_3_15_7_reg_14532_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U189/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_15_7_reg_14532_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_15_7_reg_14532_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U189/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_15_7_reg_14532_reg.
DSP Report: register r_V_3_15_7_reg_14532_reg is absorbed into DSP r_V_3_15_7_reg_14532_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U189/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_15_7_reg_14532_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U189/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_15_7_reg_14532_reg.
DSP Report: Generating DSP r_V_3_15_6_reg_14512_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U188/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_15_6_reg_14512_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_15_6_reg_14512_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U188/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_15_6_reg_14512_reg.
DSP Report: register r_V_3_15_6_reg_14512_reg is absorbed into DSP r_V_3_15_6_reg_14512_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U188/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_15_6_reg_14512_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U188/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_15_6_reg_14512_reg.
DSP Report: Generating DSP r_V_3_15_5_reg_14492_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U187/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_15_5_reg_14492_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_15_5_reg_14492_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U187/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_15_5_reg_14492_reg.
DSP Report: register r_V_3_15_5_reg_14492_reg is absorbed into DSP r_V_3_15_5_reg_14492_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U187/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_15_5_reg_14492_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U187/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_15_5_reg_14492_reg.
DSP Report: Generating DSP r_V_3_15_4_reg_14472_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U186/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_15_4_reg_14472_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_15_4_reg_14472_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U186/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_15_4_reg_14472_reg.
DSP Report: register r_V_3_15_4_reg_14472_reg is absorbed into DSP r_V_3_15_4_reg_14472_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U186/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_15_4_reg_14472_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U186/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_15_4_reg_14472_reg.
DSP Report: Generating DSP r_V_3_15_3_reg_14447_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U185/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_15_3_reg_14447_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_15_3_reg_14447_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U185/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_15_3_reg_14447_reg.
DSP Report: register r_V_3_15_3_reg_14447_reg is absorbed into DSP r_V_3_15_3_reg_14447_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U185/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_15_3_reg_14447_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U185/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_15_3_reg_14447_reg.
DSP Report: Generating DSP r_V_3_15_2_reg_14417_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U184/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_15_2_reg_14417_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_15_2_reg_14417_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U184/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_15_2_reg_14417_reg.
DSP Report: register r_V_3_15_2_reg_14417_reg is absorbed into DSP r_V_3_15_2_reg_14417_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U184/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_15_2_reg_14417_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U184/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_15_2_reg_14417_reg.
DSP Report: Generating DSP r_V_3_15_1_reg_14382_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U183/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_15_1_reg_14382_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_15_1_reg_14382_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U183/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_15_1_reg_14382_reg.
DSP Report: register r_V_3_15_1_reg_14382_reg is absorbed into DSP r_V_3_15_1_reg_14382_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U183/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_15_1_reg_14382_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U183/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_15_1_reg_14382_reg.
DSP Report: Generating DSP r_V_3_14_reg_14337_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U182/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_reg_14337_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_14_reg_14337_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U182/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_reg_14337_reg.
DSP Report: register r_V_3_14_reg_14337_reg is absorbed into DSP r_V_3_14_reg_14337_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U182/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_reg_14337_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U182/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_reg_14337_reg.
DSP Report: Generating DSP r_V_3_14_8_reg_14297_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U181/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_8_reg_14297_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_14_8_reg_14297_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U181/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_8_reg_14297_reg.
DSP Report: register r_V_3_14_8_reg_14297_reg is absorbed into DSP r_V_3_14_8_reg_14297_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U181/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_8_reg_14297_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U181/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_8_reg_14297_reg.
DSP Report: Generating DSP r_V_3_14_7_reg_14257_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U180/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_7_reg_14257_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_14_7_reg_14257_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U180/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_7_reg_14257_reg.
DSP Report: register r_V_3_14_7_reg_14257_reg is absorbed into DSP r_V_3_14_7_reg_14257_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U180/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_7_reg_14257_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U180/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_7_reg_14257_reg.
DSP Report: Generating DSP r_V_3_14_6_reg_14217_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U179/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_6_reg_14217_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_14_6_reg_14217_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U179/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_6_reg_14217_reg.
DSP Report: register r_V_3_14_6_reg_14217_reg is absorbed into DSP r_V_3_14_6_reg_14217_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U179/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_6_reg_14217_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U179/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_6_reg_14217_reg.
DSP Report: Generating DSP r_V_3_14_5_reg_14177_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U178/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_5_reg_14177_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_14_5_reg_14177_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U178/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_5_reg_14177_reg.
DSP Report: register r_V_3_14_5_reg_14177_reg is absorbed into DSP r_V_3_14_5_reg_14177_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U178/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_5_reg_14177_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U178/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_5_reg_14177_reg.
DSP Report: Generating DSP r_V_3_14_4_reg_14137_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U177/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_4_reg_14137_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_14_4_reg_14137_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U177/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_4_reg_14137_reg.
DSP Report: register r_V_3_14_4_reg_14137_reg is absorbed into DSP r_V_3_14_4_reg_14137_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U177/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_4_reg_14137_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U177/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_4_reg_14137_reg.
DSP Report: Generating DSP r_V_3_14_3_reg_14097_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U176/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_3_reg_14097_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_14_3_reg_14097_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U176/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_3_reg_14097_reg.
DSP Report: register r_V_3_14_3_reg_14097_reg is absorbed into DSP r_V_3_14_3_reg_14097_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U176/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_3_reg_14097_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U176/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_3_reg_14097_reg.
DSP Report: Generating DSP r_V_3_14_2_reg_14057_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U175/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_2_reg_14057_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_14_2_reg_14057_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U175/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_2_reg_14057_reg.
DSP Report: register r_V_3_14_2_reg_14057_reg is absorbed into DSP r_V_3_14_2_reg_14057_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U175/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_2_reg_14057_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U175/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_2_reg_14057_reg.
DSP Report: Generating DSP r_V_3_14_1_reg_14009_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U174/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_14_1_reg_14009_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_14_1_reg_14009_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U174/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_14_1_reg_14009_reg.
DSP Report: register r_V_3_14_1_reg_14009_reg is absorbed into DSP r_V_3_14_1_reg_14009_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U174/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_14_1_reg_14009_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U174/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_14_1_reg_14009_reg.
DSP Report: Generating DSP r_V_3_13_reg_13969_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U173/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_reg_13969_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_13_reg_13969_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U173/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_reg_13969_reg.
DSP Report: register r_V_3_13_reg_13969_reg is absorbed into DSP r_V_3_13_reg_13969_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U173/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_reg_13969_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U173/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_reg_13969_reg.
DSP Report: Generating DSP r_V_3_13_8_reg_13929_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U172/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_8_reg_13929_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_13_8_reg_13929_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U172/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_8_reg_13929_reg.
DSP Report: register r_V_3_13_8_reg_13929_reg is absorbed into DSP r_V_3_13_8_reg_13929_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U172/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_8_reg_13929_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U172/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_8_reg_13929_reg.
DSP Report: Generating DSP r_V_3_13_7_reg_13889_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U171/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_7_reg_13889_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_13_7_reg_13889_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U171/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_7_reg_13889_reg.
DSP Report: register r_V_3_13_7_reg_13889_reg is absorbed into DSP r_V_3_13_7_reg_13889_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U171/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_7_reg_13889_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U171/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_7_reg_13889_reg.
DSP Report: Generating DSP r_V_3_13_6_reg_13849_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U170/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_6_reg_13849_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_13_6_reg_13849_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U170/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_6_reg_13849_reg.
DSP Report: register r_V_3_13_6_reg_13849_reg is absorbed into DSP r_V_3_13_6_reg_13849_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U170/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_6_reg_13849_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U170/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_6_reg_13849_reg.
DSP Report: Generating DSP r_V_3_13_5_reg_13809_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U169/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_5_reg_13809_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_13_5_reg_13809_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U169/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_5_reg_13809_reg.
DSP Report: register r_V_3_13_5_reg_13809_reg is absorbed into DSP r_V_3_13_5_reg_13809_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U169/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_5_reg_13809_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U169/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_5_reg_13809_reg.
DSP Report: Generating DSP r_V_3_13_4_reg_13769_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U168/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_4_reg_13769_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_13_4_reg_13769_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U168/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_4_reg_13769_reg.
DSP Report: register r_V_3_13_4_reg_13769_reg is absorbed into DSP r_V_3_13_4_reg_13769_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U168/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_4_reg_13769_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U168/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_4_reg_13769_reg.
DSP Report: Generating DSP r_V_3_13_3_reg_13729_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U167/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_3_reg_13729_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_13_3_reg_13729_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U167/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_3_reg_13729_reg.
DSP Report: register r_V_3_13_3_reg_13729_reg is absorbed into DSP r_V_3_13_3_reg_13729_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U167/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_3_reg_13729_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U167/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_3_reg_13729_reg.
DSP Report: Generating DSP r_V_3_13_2_reg_13694_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U166/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_2_reg_13694_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_13_2_reg_13694_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U166/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_2_reg_13694_reg.
DSP Report: register r_V_3_13_2_reg_13694_reg is absorbed into DSP r_V_3_13_2_reg_13694_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U166/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_2_reg_13694_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U166/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_2_reg_13694_reg.
DSP Report: Generating DSP r_V_3_13_1_reg_13646_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U165/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_13_1_reg_13646_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_13_1_reg_13646_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U165/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_13_1_reg_13646_reg.
DSP Report: register r_V_3_13_1_reg_13646_reg is absorbed into DSP r_V_3_13_1_reg_13646_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U165/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_13_1_reg_13646_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U165/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_13_1_reg_13646_reg.
DSP Report: Generating DSP r_V_3_12_reg_13606_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U164/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_reg_13606_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_12_reg_13606_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U164/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_reg_13606_reg.
DSP Report: register r_V_3_12_reg_13606_reg is absorbed into DSP r_V_3_12_reg_13606_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U164/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_reg_13606_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U164/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_reg_13606_reg.
DSP Report: Generating DSP r_V_3_12_8_reg_13566_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U163/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_8_reg_13566_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_12_8_reg_13566_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U163/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_8_reg_13566_reg.
DSP Report: register r_V_3_12_8_reg_13566_reg is absorbed into DSP r_V_3_12_8_reg_13566_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U163/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_8_reg_13566_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U163/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_8_reg_13566_reg.
DSP Report: Generating DSP r_V_3_12_7_reg_13526_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U162/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_7_reg_13526_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_12_7_reg_13526_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U162/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_7_reg_13526_reg.
DSP Report: register r_V_3_12_7_reg_13526_reg is absorbed into DSP r_V_3_12_7_reg_13526_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U162/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_7_reg_13526_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U162/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_7_reg_13526_reg.
DSP Report: Generating DSP r_V_3_12_6_reg_13486_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U161/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_6_reg_13486_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_12_6_reg_13486_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U161/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_6_reg_13486_reg.
DSP Report: register r_V_3_12_6_reg_13486_reg is absorbed into DSP r_V_3_12_6_reg_13486_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U161/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_6_reg_13486_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U161/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_6_reg_13486_reg.
DSP Report: Generating DSP r_V_3_12_5_reg_13446_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U160/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_5_reg_13446_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_12_5_reg_13446_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U160/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_5_reg_13446_reg.
DSP Report: register r_V_3_12_5_reg_13446_reg is absorbed into DSP r_V_3_12_5_reg_13446_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U160/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_5_reg_13446_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U160/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_5_reg_13446_reg.
DSP Report: Generating DSP r_V_3_12_4_reg_13406_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U159/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_4_reg_13406_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_12_4_reg_13406_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U159/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_4_reg_13406_reg.
DSP Report: register r_V_3_12_4_reg_13406_reg is absorbed into DSP r_V_3_12_4_reg_13406_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U159/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_4_reg_13406_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U159/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_4_reg_13406_reg.
DSP Report: Generating DSP r_V_3_12_3_reg_13366_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U158/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_3_reg_13366_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_12_3_reg_13366_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U158/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_3_reg_13366_reg.
DSP Report: register r_V_3_12_3_reg_13366_reg is absorbed into DSP r_V_3_12_3_reg_13366_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U158/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_3_reg_13366_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U158/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_3_reg_13366_reg.
DSP Report: Generating DSP r_V_3_12_2_reg_13326_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U157/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_2_reg_13326_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_12_2_reg_13326_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U157/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_2_reg_13326_reg.
DSP Report: register r_V_3_12_2_reg_13326_reg is absorbed into DSP r_V_3_12_2_reg_13326_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U157/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_2_reg_13326_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U157/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_2_reg_13326_reg.
DSP Report: Generating DSP r_V_3_12_1_reg_13278_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U156/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_12_1_reg_13278_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_12_1_reg_13278_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U156/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_12_1_reg_13278_reg.
DSP Report: register r_V_3_12_1_reg_13278_reg is absorbed into DSP r_V_3_12_1_reg_13278_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U156/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_12_1_reg_13278_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U156/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_12_1_reg_13278_reg.
DSP Report: Generating DSP r_V_3_11_reg_13238_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U155/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_reg_13238_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_11_reg_13238_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U155/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_reg_13238_reg.
DSP Report: register r_V_3_11_reg_13238_reg is absorbed into DSP r_V_3_11_reg_13238_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U155/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_reg_13238_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U155/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_reg_13238_reg.
DSP Report: Generating DSP r_V_3_11_8_reg_13198_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U154/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_8_reg_13198_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_11_8_reg_13198_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U154/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_8_reg_13198_reg.
DSP Report: register r_V_3_11_8_reg_13198_reg is absorbed into DSP r_V_3_11_8_reg_13198_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U154/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_8_reg_13198_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U154/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_8_reg_13198_reg.
DSP Report: Generating DSP r_V_3_11_7_reg_13158_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U153/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_7_reg_13158_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_11_7_reg_13158_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U153/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_7_reg_13158_reg.
DSP Report: register r_V_3_11_7_reg_13158_reg is absorbed into DSP r_V_3_11_7_reg_13158_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U153/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_7_reg_13158_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U153/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_7_reg_13158_reg.
DSP Report: Generating DSP r_V_3_11_6_reg_13118_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U152/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_6_reg_13118_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_11_6_reg_13118_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U152/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_6_reg_13118_reg.
DSP Report: register r_V_3_11_6_reg_13118_reg is absorbed into DSP r_V_3_11_6_reg_13118_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U152/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_6_reg_13118_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U152/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_6_reg_13118_reg.
DSP Report: Generating DSP r_V_3_11_5_reg_13078_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U151/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_5_reg_13078_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_11_5_reg_13078_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U151/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_5_reg_13078_reg.
DSP Report: register r_V_3_11_5_reg_13078_reg is absorbed into DSP r_V_3_11_5_reg_13078_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U151/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_5_reg_13078_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U151/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_5_reg_13078_reg.
DSP Report: Generating DSP r_V_3_11_4_reg_13043_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U150/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_4_reg_13043_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_11_4_reg_13043_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U150/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_4_reg_13043_reg.
DSP Report: register r_V_3_11_4_reg_13043_reg is absorbed into DSP r_V_3_11_4_reg_13043_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U150/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_4_reg_13043_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U150/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_4_reg_13043_reg.
DSP Report: Generating DSP r_V_3_11_3_reg_13008_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U149/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_3_reg_13008_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_11_3_reg_13008_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U149/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_3_reg_13008_reg.
DSP Report: register r_V_3_11_3_reg_13008_reg is absorbed into DSP r_V_3_11_3_reg_13008_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U149/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_3_reg_13008_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U149/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_3_reg_13008_reg.
DSP Report: Generating DSP r_V_3_11_2_reg_12965_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U148/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_2_reg_12965_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_11_2_reg_12965_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U148/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_2_reg_12965_reg.
DSP Report: register r_V_3_11_2_reg_12965_reg is absorbed into DSP r_V_3_11_2_reg_12965_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U148/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_2_reg_12965_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U148/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_2_reg_12965_reg.
DSP Report: Generating DSP r_V_3_11_1_reg_12909_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U147/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_11_1_reg_12909_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_11_1_reg_12909_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U147/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_11_1_reg_12909_reg.
DSP Report: register r_V_3_11_1_reg_12909_reg is absorbed into DSP r_V_3_11_1_reg_12909_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U147/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_11_1_reg_12909_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U147/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_11_1_reg_12909_reg.
DSP Report: Generating DSP r_V_3_10_reg_12861_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U146/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_reg_12861_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_10_reg_12861_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U146/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_reg_12861_reg.
DSP Report: register r_V_3_10_reg_12861_reg is absorbed into DSP r_V_3_10_reg_12861_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U146/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_reg_12861_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U146/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_reg_12861_reg.
DSP Report: Generating DSP r_V_3_10_8_reg_12813_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U145/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_8_reg_12813_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_10_8_reg_12813_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U145/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_8_reg_12813_reg.
DSP Report: register r_V_3_10_8_reg_12813_reg is absorbed into DSP r_V_3_10_8_reg_12813_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U145/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_8_reg_12813_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U145/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_8_reg_12813_reg.
DSP Report: Generating DSP r_V_3_10_7_reg_12765_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U144/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_7_reg_12765_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_10_7_reg_12765_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U144/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_7_reg_12765_reg.
DSP Report: register r_V_3_10_7_reg_12765_reg is absorbed into DSP r_V_3_10_7_reg_12765_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U144/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_7_reg_12765_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U144/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_7_reg_12765_reg.
DSP Report: Generating DSP r_V_3_10_6_reg_12717_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U143/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_6_reg_12717_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_10_6_reg_12717_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U143/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_6_reg_12717_reg.
DSP Report: register r_V_3_10_6_reg_12717_reg is absorbed into DSP r_V_3_10_6_reg_12717_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U143/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_6_reg_12717_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U143/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_6_reg_12717_reg.
DSP Report: Generating DSP r_V_3_10_5_reg_12669_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U142/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_5_reg_12669_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_10_5_reg_12669_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U142/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_5_reg_12669_reg.
DSP Report: register r_V_3_10_5_reg_12669_reg is absorbed into DSP r_V_3_10_5_reg_12669_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U142/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_5_reg_12669_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U142/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_5_reg_12669_reg.
DSP Report: Generating DSP r_V_3_10_4_reg_12621_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U141/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_4_reg_12621_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_10_4_reg_12621_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U141/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_4_reg_12621_reg.
DSP Report: register r_V_3_10_4_reg_12621_reg is absorbed into DSP r_V_3_10_4_reg_12621_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U141/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_4_reg_12621_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U141/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_4_reg_12621_reg.
DSP Report: Generating DSP r_V_3_10_3_reg_12573_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U140/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_3_reg_12573_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_10_3_reg_12573_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U140/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_3_reg_12573_reg.
DSP Report: register r_V_3_10_3_reg_12573_reg is absorbed into DSP r_V_3_10_3_reg_12573_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U140/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_3_reg_12573_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U140/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_3_reg_12573_reg.
DSP Report: Generating DSP r_V_3_10_2_reg_12538_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U139/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_2_reg_12538_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_10_2_reg_12538_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U139/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_2_reg_12538_reg.
DSP Report: register r_V_3_10_2_reg_12538_reg is absorbed into DSP r_V_3_10_2_reg_12538_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U139/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_2_reg_12538_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U139/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_2_reg_12538_reg.
DSP Report: Generating DSP r_V_3_10_1_reg_12495_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U138/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_10_1_reg_12495_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_10_1_reg_12495_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U138/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_10_1_reg_12495_reg.
DSP Report: register r_V_3_10_1_reg_12495_reg is absorbed into DSP r_V_3_10_1_reg_12495_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U138/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_10_1_reg_12495_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U138/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_10_1_reg_12495_reg.
DSP Report: Generating DSP r_V_3_s_reg_12460_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U137/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_s_reg_12460_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_s_reg_12460_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U137/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_s_reg_12460_reg.
DSP Report: register r_V_3_s_reg_12460_reg is absorbed into DSP r_V_3_s_reg_12460_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U137/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_s_reg_12460_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U137/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_s_reg_12460_reg.
DSP Report: Generating DSP r_V_3_9_8_reg_12425_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U136/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_8_reg_12425_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_9_8_reg_12425_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U136/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_8_reg_12425_reg.
DSP Report: register r_V_3_9_8_reg_12425_reg is absorbed into DSP r_V_3_9_8_reg_12425_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U136/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_8_reg_12425_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U136/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_8_reg_12425_reg.
DSP Report: Generating DSP r_V_3_9_7_reg_12390_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U135/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_7_reg_12390_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_9_7_reg_12390_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U135/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_7_reg_12390_reg.
DSP Report: register r_V_3_9_7_reg_12390_reg is absorbed into DSP r_V_3_9_7_reg_12390_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U135/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_7_reg_12390_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U135/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_7_reg_12390_reg.
DSP Report: Generating DSP r_V_3_9_6_reg_12355_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U134/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_6_reg_12355_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_9_6_reg_12355_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U134/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_6_reg_12355_reg.
DSP Report: register r_V_3_9_6_reg_12355_reg is absorbed into DSP r_V_3_9_6_reg_12355_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U134/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_6_reg_12355_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U134/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_6_reg_12355_reg.
DSP Report: Generating DSP r_V_3_9_5_reg_12320_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U133/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_5_reg_12320_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_9_5_reg_12320_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U133/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_5_reg_12320_reg.
DSP Report: register r_V_3_9_5_reg_12320_reg is absorbed into DSP r_V_3_9_5_reg_12320_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U133/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_5_reg_12320_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U133/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_5_reg_12320_reg.
DSP Report: Generating DSP r_V_3_9_4_reg_12285_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U132/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_4_reg_12285_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_9_4_reg_12285_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U132/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_4_reg_12285_reg.
DSP Report: register r_V_3_9_4_reg_12285_reg is absorbed into DSP r_V_3_9_4_reg_12285_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U132/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_4_reg_12285_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U132/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_4_reg_12285_reg.
DSP Report: Generating DSP r_V_3_9_3_reg_12250_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U131/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_3_reg_12250_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_9_3_reg_12250_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U131/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_3_reg_12250_reg.
DSP Report: register r_V_3_9_3_reg_12250_reg is absorbed into DSP r_V_3_9_3_reg_12250_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U131/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_3_reg_12250_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U131/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_3_reg_12250_reg.
DSP Report: Generating DSP r_V_3_9_2_reg_12220_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U130/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_2_reg_12220_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_9_2_reg_12220_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U130/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_2_reg_12220_reg.
DSP Report: register r_V_3_9_2_reg_12220_reg is absorbed into DSP r_V_3_9_2_reg_12220_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U130/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_2_reg_12220_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U130/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_2_reg_12220_reg.
DSP Report: Generating DSP r_V_3_9_1_reg_12177_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U129/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_1_reg_12177_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_9_1_reg_12177_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U129/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_1_reg_12177_reg.
DSP Report: register r_V_3_9_1_reg_12177_reg is absorbed into DSP r_V_3_9_1_reg_12177_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U129/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_1_reg_12177_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U129/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_1_reg_12177_reg.
DSP Report: Generating DSP r_V_3_9_reg_12142_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U128/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_9_reg_12142_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_9_reg_12142_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U128/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_9_reg_12142_reg.
DSP Report: register r_V_3_9_reg_12142_reg is absorbed into DSP r_V_3_9_reg_12142_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U128/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_9_reg_12142_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U128/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_9_reg_12142_reg.
DSP Report: Generating DSP r_V_3_8_8_reg_12107_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U127/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_8_reg_12107_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_8_8_reg_12107_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U127/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_8_reg_12107_reg.
DSP Report: register r_V_3_8_8_reg_12107_reg is absorbed into DSP r_V_3_8_8_reg_12107_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U127/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_8_reg_12107_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U127/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_8_reg_12107_reg.
DSP Report: Generating DSP r_V_3_8_7_reg_12072_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U126/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_7_reg_12072_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_8_7_reg_12072_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U126/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_7_reg_12072_reg.
DSP Report: register r_V_3_8_7_reg_12072_reg is absorbed into DSP r_V_3_8_7_reg_12072_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U126/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_7_reg_12072_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U126/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_7_reg_12072_reg.
DSP Report: Generating DSP r_V_3_8_6_reg_12037_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U125/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_6_reg_12037_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_8_6_reg_12037_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U125/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_6_reg_12037_reg.
DSP Report: register r_V_3_8_6_reg_12037_reg is absorbed into DSP r_V_3_8_6_reg_12037_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U125/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_6_reg_12037_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U125/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_6_reg_12037_reg.
DSP Report: Generating DSP r_V_3_8_5_reg_12002_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U124/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_5_reg_12002_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_8_5_reg_12002_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U124/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_5_reg_12002_reg.
DSP Report: register r_V_3_8_5_reg_12002_reg is absorbed into DSP r_V_3_8_5_reg_12002_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U124/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_5_reg_12002_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U124/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_5_reg_12002_reg.
DSP Report: Generating DSP r_V_3_8_4_reg_11967_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U123/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_4_reg_11967_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_8_4_reg_11967_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U123/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_4_reg_11967_reg.
DSP Report: register r_V_3_8_4_reg_11967_reg is absorbed into DSP r_V_3_8_4_reg_11967_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U123/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_4_reg_11967_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U123/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_4_reg_11967_reg.
DSP Report: Generating DSP r_V_3_8_3_reg_11932_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U122/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_3_reg_11932_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_8_3_reg_11932_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U122/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_3_reg_11932_reg.
DSP Report: register r_V_3_8_3_reg_11932_reg is absorbed into DSP r_V_3_8_3_reg_11932_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U122/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_3_reg_11932_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U122/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_3_reg_11932_reg.
DSP Report: Generating DSP r_V_3_8_2_reg_11897_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U121/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_2_reg_11897_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_8_2_reg_11897_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U121/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_2_reg_11897_reg.
DSP Report: register r_V_3_8_2_reg_11897_reg is absorbed into DSP r_V_3_8_2_reg_11897_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U121/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_2_reg_11897_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U121/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_2_reg_11897_reg.
DSP Report: Generating DSP r_V_3_8_1_reg_11854_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U120/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_1_reg_11854_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_8_1_reg_11854_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U120/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_1_reg_11854_reg.
DSP Report: register r_V_3_8_1_reg_11854_reg is absorbed into DSP r_V_3_8_1_reg_11854_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U120/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_1_reg_11854_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U120/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_1_reg_11854_reg.
DSP Report: Generating DSP r_V_3_8_reg_11819_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U119/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_8_reg_11819_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_8_reg_11819_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U119/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_8_reg_11819_reg.
DSP Report: register r_V_3_8_reg_11819_reg is absorbed into DSP r_V_3_8_reg_11819_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U119/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_8_reg_11819_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U119/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_8_reg_11819_reg.
DSP Report: Generating DSP r_V_3_7_8_reg_11789_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U118/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_8_reg_11789_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_7_8_reg_11789_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U118/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_8_reg_11789_reg.
DSP Report: register r_V_3_7_8_reg_11789_reg is absorbed into DSP r_V_3_7_8_reg_11789_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U118/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_8_reg_11789_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U118/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_8_reg_11789_reg.
DSP Report: Generating DSP r_V_3_7_7_reg_11759_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U117/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_7_reg_11759_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_7_7_reg_11759_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U117/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_7_reg_11759_reg.
DSP Report: register r_V_3_7_7_reg_11759_reg is absorbed into DSP r_V_3_7_7_reg_11759_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U117/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_7_reg_11759_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U117/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_7_reg_11759_reg.
DSP Report: Generating DSP r_V_3_7_6_reg_11729_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U116/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_6_reg_11729_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_7_6_reg_11729_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U116/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_6_reg_11729_reg.
DSP Report: register r_V_3_7_6_reg_11729_reg is absorbed into DSP r_V_3_7_6_reg_11729_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U116/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_6_reg_11729_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U116/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_6_reg_11729_reg.
DSP Report: Generating DSP r_V_3_7_5_reg_11699_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U115/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_5_reg_11699_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_7_5_reg_11699_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U115/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_5_reg_11699_reg.
DSP Report: register r_V_3_7_5_reg_11699_reg is absorbed into DSP r_V_3_7_5_reg_11699_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U115/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_5_reg_11699_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U115/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_5_reg_11699_reg.
DSP Report: Generating DSP r_V_3_7_4_reg_11669_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U114/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_4_reg_11669_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_7_4_reg_11669_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U114/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_4_reg_11669_reg.
DSP Report: register r_V_3_7_4_reg_11669_reg is absorbed into DSP r_V_3_7_4_reg_11669_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U114/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_4_reg_11669_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U114/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_4_reg_11669_reg.
DSP Report: Generating DSP r_V_3_7_3_reg_11639_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U113/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_3_reg_11639_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_7_3_reg_11639_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U113/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_3_reg_11639_reg.
DSP Report: register r_V_3_7_3_reg_11639_reg is absorbed into DSP r_V_3_7_3_reg_11639_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U113/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_3_reg_11639_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U113/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_3_reg_11639_reg.
DSP Report: Generating DSP r_V_3_7_2_reg_11609_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U112/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_2_reg_11609_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_7_2_reg_11609_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U112/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_2_reg_11609_reg.
DSP Report: register r_V_3_7_2_reg_11609_reg is absorbed into DSP r_V_3_7_2_reg_11609_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U112/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_2_reg_11609_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U112/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_2_reg_11609_reg.
DSP Report: Generating DSP r_V_3_7_1_reg_11566_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U111/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_1_reg_11566_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_7_1_reg_11566_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U111/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_1_reg_11566_reg.
DSP Report: register r_V_3_7_1_reg_11566_reg is absorbed into DSP r_V_3_7_1_reg_11566_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U111/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_1_reg_11566_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U111/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_1_reg_11566_reg.
DSP Report: Generating DSP r_V_3_7_reg_11531_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U110/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_7_reg_11531_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_7_reg_11531_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U110/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_7_reg_11531_reg.
DSP Report: register r_V_3_7_reg_11531_reg is absorbed into DSP r_V_3_7_reg_11531_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U110/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_7_reg_11531_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U110/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_7_reg_11531_reg.
DSP Report: Generating DSP r_V_3_6_8_reg_11496_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U109/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_8_reg_11496_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_6_8_reg_11496_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U109/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_8_reg_11496_reg.
DSP Report: register r_V_3_6_8_reg_11496_reg is absorbed into DSP r_V_3_6_8_reg_11496_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U109/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_8_reg_11496_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U109/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_8_reg_11496_reg.
DSP Report: Generating DSP r_V_3_6_7_reg_11461_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U108/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_7_reg_11461_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_6_7_reg_11461_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U108/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_7_reg_11461_reg.
DSP Report: register r_V_3_6_7_reg_11461_reg is absorbed into DSP r_V_3_6_7_reg_11461_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U108/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_7_reg_11461_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U108/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_7_reg_11461_reg.
DSP Report: Generating DSP r_V_3_6_6_reg_11426_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U107/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_6_reg_11426_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_6_6_reg_11426_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U107/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_6_reg_11426_reg.
DSP Report: register r_V_3_6_6_reg_11426_reg is absorbed into DSP r_V_3_6_6_reg_11426_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U107/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_6_reg_11426_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U107/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_6_reg_11426_reg.
DSP Report: Generating DSP r_V_3_6_5_reg_11391_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U106/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_5_reg_11391_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_6_5_reg_11391_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U106/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_5_reg_11391_reg.
DSP Report: register r_V_3_6_5_reg_11391_reg is absorbed into DSP r_V_3_6_5_reg_11391_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U106/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_5_reg_11391_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U106/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_5_reg_11391_reg.
DSP Report: Generating DSP r_V_3_6_4_reg_11356_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U105/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_4_reg_11356_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_6_4_reg_11356_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U105/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_4_reg_11356_reg.
DSP Report: register r_V_3_6_4_reg_11356_reg is absorbed into DSP r_V_3_6_4_reg_11356_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U105/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_4_reg_11356_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U105/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_4_reg_11356_reg.
DSP Report: Generating DSP r_V_3_6_3_reg_11321_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U104/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_3_reg_11321_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_6_3_reg_11321_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U104/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_3_reg_11321_reg.
DSP Report: register r_V_3_6_3_reg_11321_reg is absorbed into DSP r_V_3_6_3_reg_11321_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U104/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_3_reg_11321_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U104/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_3_reg_11321_reg.
DSP Report: Generating DSP r_V_3_6_2_reg_11286_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U103/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_2_reg_11286_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_6_2_reg_11286_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U103/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_2_reg_11286_reg.
DSP Report: register r_V_3_6_2_reg_11286_reg is absorbed into DSP r_V_3_6_2_reg_11286_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U103/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_2_reg_11286_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U103/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_2_reg_11286_reg.
DSP Report: Generating DSP r_V_3_6_1_reg_11243_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U102/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_1_reg_11243_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_6_1_reg_11243_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U102/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_1_reg_11243_reg.
DSP Report: register r_V_3_6_1_reg_11243_reg is absorbed into DSP r_V_3_6_1_reg_11243_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U102/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_1_reg_11243_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U102/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_1_reg_11243_reg.
DSP Report: Generating DSP r_V_3_6_reg_11208_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U101/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_6_reg_11208_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_6_reg_11208_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U101/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_6_reg_11208_reg.
DSP Report: register r_V_3_6_reg_11208_reg is absorbed into DSP r_V_3_6_reg_11208_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U101/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_6_reg_11208_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U101/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_6_reg_11208_reg.
DSP Report: Generating DSP r_V_3_5_8_reg_11173_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U100/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_8_reg_11173_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_5_8_reg_11173_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U100/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_8_reg_11173_reg.
DSP Report: register r_V_3_5_8_reg_11173_reg is absorbed into DSP r_V_3_5_8_reg_11173_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U100/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_8_reg_11173_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U100/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_8_reg_11173_reg.
DSP Report: Generating DSP r_V_3_5_7_reg_11138_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U99/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_7_reg_11138_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_5_7_reg_11138_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U99/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_7_reg_11138_reg.
DSP Report: register r_V_3_5_7_reg_11138_reg is absorbed into DSP r_V_3_5_7_reg_11138_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U99/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_7_reg_11138_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U99/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_7_reg_11138_reg.
DSP Report: Generating DSP r_V_3_5_6_reg_11103_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U98/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_6_reg_11103_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_5_6_reg_11103_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U98/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_6_reg_11103_reg.
DSP Report: register r_V_3_5_6_reg_11103_reg is absorbed into DSP r_V_3_5_6_reg_11103_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U98/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_6_reg_11103_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U98/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_6_reg_11103_reg.
DSP Report: Generating DSP r_V_3_5_5_reg_11068_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U97/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_5_reg_11068_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_5_5_reg_11068_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U97/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_5_reg_11068_reg.
DSP Report: register r_V_3_5_5_reg_11068_reg is absorbed into DSP r_V_3_5_5_reg_11068_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U97/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_5_reg_11068_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U97/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_5_reg_11068_reg.
DSP Report: Generating DSP r_V_3_5_4_reg_11033_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U96/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_4_reg_11033_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_5_4_reg_11033_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U96/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_4_reg_11033_reg.
DSP Report: register r_V_3_5_4_reg_11033_reg is absorbed into DSP r_V_3_5_4_reg_11033_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U96/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_4_reg_11033_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U96/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_4_reg_11033_reg.
DSP Report: Generating DSP r_V_3_5_3_reg_10990_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U95/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_3_reg_10990_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_5_3_reg_10990_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U95/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_3_reg_10990_reg.
DSP Report: register r_V_3_5_3_reg_10990_reg is absorbed into DSP r_V_3_5_3_reg_10990_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U95/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_3_reg_10990_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U95/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_3_reg_10990_reg.
DSP Report: Generating DSP r_V_3_5_2_reg_10952_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U94/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_2_reg_10952_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_5_2_reg_10952_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U94/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_2_reg_10952_reg.
DSP Report: register r_V_3_5_2_reg_10952_reg is absorbed into DSP r_V_3_5_2_reg_10952_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U94/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_2_reg_10952_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U94/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_2_reg_10952_reg.
DSP Report: Generating DSP r_V_3_5_1_reg_10901_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U93/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_1_reg_10901_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_5_1_reg_10901_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U93/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_1_reg_10901_reg.
DSP Report: register r_V_3_5_1_reg_10901_reg is absorbed into DSP r_V_3_5_1_reg_10901_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U93/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_1_reg_10901_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U93/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_1_reg_10901_reg.
DSP Report: Generating DSP r_V_3_5_reg_10858_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_5_reg_10858_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_5_reg_10858_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_5_reg_10858_reg.
DSP Report: register r_V_3_5_reg_10858_reg is absorbed into DSP r_V_3_5_reg_10858_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_5_reg_10858_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U92/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_5_reg_10858_reg.
DSP Report: Generating DSP r_V_3_4_8_reg_10815_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_8_reg_10815_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_4_8_reg_10815_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_8_reg_10815_reg.
DSP Report: register r_V_3_4_8_reg_10815_reg is absorbed into DSP r_V_3_4_8_reg_10815_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_8_reg_10815_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U91/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_8_reg_10815_reg.
DSP Report: Generating DSP r_V_3_4_7_reg_10772_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_7_reg_10772_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_4_7_reg_10772_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_7_reg_10772_reg.
DSP Report: register r_V_3_4_7_reg_10772_reg is absorbed into DSP r_V_3_4_7_reg_10772_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_7_reg_10772_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U90/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_7_reg_10772_reg.
DSP Report: Generating DSP r_V_3_4_6_reg_10729_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_6_reg_10729_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_4_6_reg_10729_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_6_reg_10729_reg.
DSP Report: register r_V_3_4_6_reg_10729_reg is absorbed into DSP r_V_3_4_6_reg_10729_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_6_reg_10729_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U89/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_6_reg_10729_reg.
DSP Report: Generating DSP r_V_3_4_5_reg_10686_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U88/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_5_reg_10686_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_4_5_reg_10686_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U88/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_5_reg_10686_reg.
DSP Report: register r_V_3_4_5_reg_10686_reg is absorbed into DSP r_V_3_4_5_reg_10686_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U88/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_5_reg_10686_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U88/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_5_reg_10686_reg.
DSP Report: Generating DSP r_V_3_4_4_reg_10643_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U87/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_4_reg_10643_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_4_4_reg_10643_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U87/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_4_reg_10643_reg.
DSP Report: register r_V_3_4_4_reg_10643_reg is absorbed into DSP r_V_3_4_4_reg_10643_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U87/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_4_reg_10643_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U87/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_4_reg_10643_reg.
DSP Report: Generating DSP r_V_3_4_3_reg_10608_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U86/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_3_reg_10608_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_4_3_reg_10608_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U86/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_3_reg_10608_reg.
DSP Report: register r_V_3_4_3_reg_10608_reg is absorbed into DSP r_V_3_4_3_reg_10608_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U86/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_3_reg_10608_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U86/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_3_reg_10608_reg.
DSP Report: Generating DSP r_V_3_4_2_reg_10573_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U85/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_2_reg_10573_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_4_2_reg_10573_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U85/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_2_reg_10573_reg.
DSP Report: register r_V_3_4_2_reg_10573_reg is absorbed into DSP r_V_3_4_2_reg_10573_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U85/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_2_reg_10573_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U85/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_2_reg_10573_reg.
DSP Report: Generating DSP r_V_3_4_1_reg_10530_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U84/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_1_reg_10530_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_4_1_reg_10530_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U84/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_1_reg_10530_reg.
DSP Report: register r_V_3_4_1_reg_10530_reg is absorbed into DSP r_V_3_4_1_reg_10530_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U84/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_1_reg_10530_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U84/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_1_reg_10530_reg.
DSP Report: Generating DSP r_V_3_4_reg_10495_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U83/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_4_reg_10495_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_4_reg_10495_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U83/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_4_reg_10495_reg.
DSP Report: register r_V_3_4_reg_10495_reg is absorbed into DSP r_V_3_4_reg_10495_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U83/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_4_reg_10495_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U83/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_4_reg_10495_reg.
DSP Report: Generating DSP r_V_3_3_8_reg_10460_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U82/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_8_reg_10460_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_3_8_reg_10460_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U82/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_8_reg_10460_reg.
DSP Report: register r_V_3_3_8_reg_10460_reg is absorbed into DSP r_V_3_3_8_reg_10460_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U82/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_8_reg_10460_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U82/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_8_reg_10460_reg.
DSP Report: Generating DSP r_V_3_3_7_reg_10425_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U81/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_7_reg_10425_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_3_7_reg_10425_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U81/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_7_reg_10425_reg.
DSP Report: register r_V_3_3_7_reg_10425_reg is absorbed into DSP r_V_3_3_7_reg_10425_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U81/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_7_reg_10425_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U81/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_7_reg_10425_reg.
DSP Report: Generating DSP r_V_3_3_6_reg_10390_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U80/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_6_reg_10390_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_3_6_reg_10390_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U80/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_6_reg_10390_reg.
DSP Report: register r_V_3_3_6_reg_10390_reg is absorbed into DSP r_V_3_3_6_reg_10390_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U80/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_6_reg_10390_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U80/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_6_reg_10390_reg.
DSP Report: Generating DSP r_V_3_3_5_reg_10355_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_5_reg_10355_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_3_5_reg_10355_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_5_reg_10355_reg.
DSP Report: register r_V_3_3_5_reg_10355_reg is absorbed into DSP r_V_3_3_5_reg_10355_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_5_reg_10355_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_5_reg_10355_reg.
DSP Report: Generating DSP r_V_3_3_4_reg_10325_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_4_reg_10325_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_3_4_reg_10325_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_4_reg_10325_reg.
DSP Report: register r_V_3_3_4_reg_10325_reg is absorbed into DSP r_V_3_3_4_reg_10325_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_4_reg_10325_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_4_reg_10325_reg.
DSP Report: Generating DSP r_V_3_3_3_reg_10295_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_3_reg_10295_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_3_3_reg_10295_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_3_reg_10295_reg.
DSP Report: register r_V_3_3_3_reg_10295_reg is absorbed into DSP r_V_3_3_3_reg_10295_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_3_reg_10295_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_3_reg_10295_reg.
DSP Report: Generating DSP r_V_3_3_2_reg_10265_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_2_reg_10265_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_3_2_reg_10265_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_2_reg_10265_reg.
DSP Report: register r_V_3_3_2_reg_10265_reg is absorbed into DSP r_V_3_3_2_reg_10265_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_2_reg_10265_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_2_reg_10265_reg.
DSP Report: Generating DSP r_V_3_3_1_reg_10222_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U75/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_1_reg_10222_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_3_1_reg_10222_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U75/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_1_reg_10222_reg.
DSP Report: register r_V_3_3_1_reg_10222_reg is absorbed into DSP r_V_3_3_1_reg_10222_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U75/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_1_reg_10222_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U75/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_1_reg_10222_reg.
DSP Report: Generating DSP r_V_3_3_reg_10187_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U74/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_3_reg_10187_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_3_reg_10187_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U74/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_3_reg_10187_reg.
DSP Report: register r_V_3_3_reg_10187_reg is absorbed into DSP r_V_3_3_reg_10187_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U74/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_3_reg_10187_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U74/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_3_reg_10187_reg.
DSP Report: Generating DSP r_V_3_2_8_reg_10152_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_8_reg_10152_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_2_8_reg_10152_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_8_reg_10152_reg.
DSP Report: register r_V_3_2_8_reg_10152_reg is absorbed into DSP r_V_3_2_8_reg_10152_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_8_reg_10152_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_8_reg_10152_reg.
DSP Report: Generating DSP r_V_3_2_7_reg_10117_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U72/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_7_reg_10117_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_2_7_reg_10117_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U72/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_7_reg_10117_reg.
DSP Report: register r_V_3_2_7_reg_10117_reg is absorbed into DSP r_V_3_2_7_reg_10117_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U72/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_7_reg_10117_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U72/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_7_reg_10117_reg.
DSP Report: Generating DSP r_V_3_2_6_reg_10082_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_6_reg_10082_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_2_6_reg_10082_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_6_reg_10082_reg.
DSP Report: register r_V_3_2_6_reg_10082_reg is absorbed into DSP r_V_3_2_6_reg_10082_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_6_reg_10082_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_6_reg_10082_reg.
DSP Report: Generating DSP r_V_3_2_5_reg_10047_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_5_reg_10047_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_2_5_reg_10047_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_5_reg_10047_reg.
DSP Report: register r_V_3_2_5_reg_10047_reg is absorbed into DSP r_V_3_2_5_reg_10047_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_5_reg_10047_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U70/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_5_reg_10047_reg.
DSP Report: Generating DSP r_V_3_2_4_reg_10012_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U69/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_4_reg_10012_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_2_4_reg_10012_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U69/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_4_reg_10012_reg.
DSP Report: register r_V_3_2_4_reg_10012_reg is absorbed into DSP r_V_3_2_4_reg_10012_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U69/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_4_reg_10012_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U69/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_4_reg_10012_reg.
DSP Report: Generating DSP r_V_3_2_3_reg_9970_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U68/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_3_reg_9970_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_2_3_reg_9970_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U68/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_3_reg_9970_reg.
DSP Report: register r_V_3_2_3_reg_9970_reg is absorbed into DSP r_V_3_2_3_reg_9970_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U68/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_3_reg_9970_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U68/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_3_reg_9970_reg.
DSP Report: Generating DSP r_V_3_2_2_reg_9928_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U67/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_2_reg_9928_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_2_2_reg_9928_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U67/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_2_reg_9928_reg.
DSP Report: register r_V_3_2_2_reg_9928_reg is absorbed into DSP r_V_3_2_2_reg_9928_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U67/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_2_reg_9928_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U67/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_2_reg_9928_reg.
DSP Report: Generating DSP r_V_3_2_1_reg_9878_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U66/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_1_reg_9878_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_2_1_reg_9878_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U66/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_1_reg_9878_reg.
DSP Report: register r_V_3_2_1_reg_9878_reg is absorbed into DSP r_V_3_2_1_reg_9878_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U66/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_1_reg_9878_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U66/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_1_reg_9878_reg.
DSP Report: Generating DSP r_V_3_2_reg_9836_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U65/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_2_reg_9836_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_2_reg_9836_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U65/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_2_reg_9836_reg.
DSP Report: register r_V_3_2_reg_9836_reg is absorbed into DSP r_V_3_2_reg_9836_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U65/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_2_reg_9836_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U65/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_2_reg_9836_reg.
DSP Report: Generating DSP r_V_3_1_8_reg_9794_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_8_reg_9794_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_1_8_reg_9794_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_8_reg_9794_reg.
DSP Report: register r_V_3_1_8_reg_9794_reg is absorbed into DSP r_V_3_1_8_reg_9794_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_8_reg_9794_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_8_reg_9794_reg.
DSP Report: Generating DSP r_V_3_1_7_reg_9752_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_7_reg_9752_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_1_7_reg_9752_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_7_reg_9752_reg.
DSP Report: register r_V_3_1_7_reg_9752_reg is absorbed into DSP r_V_3_1_7_reg_9752_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_7_reg_9752_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_7_reg_9752_reg.
DSP Report: Generating DSP r_V_3_1_6_reg_9710_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_6_reg_9710_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_1_6_reg_9710_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_6_reg_9710_reg.
DSP Report: register r_V_3_1_6_reg_9710_reg is absorbed into DSP r_V_3_1_6_reg_9710_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_6_reg_9710_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_6_reg_9710_reg.
DSP Report: Generating DSP r_V_3_1_5_reg_9668_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_5_reg_9668_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_1_5_reg_9668_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_5_reg_9668_reg.
DSP Report: register r_V_3_1_5_reg_9668_reg is absorbed into DSP r_V_3_1_5_reg_9668_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_5_reg_9668_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_5_reg_9668_reg.
DSP Report: Generating DSP r_V_3_1_4_reg_9626_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_4_reg_9626_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_1_4_reg_9626_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_4_reg_9626_reg.
DSP Report: register r_V_3_1_4_reg_9626_reg is absorbed into DSP r_V_3_1_4_reg_9626_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_4_reg_9626_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_4_reg_9626_reg.
DSP Report: Generating DSP r_V_3_1_3_reg_9591_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_3_reg_9591_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_1_3_reg_9591_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_3_reg_9591_reg.
DSP Report: register r_V_3_1_3_reg_9591_reg is absorbed into DSP r_V_3_1_3_reg_9591_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_3_reg_9591_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_3_reg_9591_reg.
DSP Report: Generating DSP r_V_3_1_2_reg_9561_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U58/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_2_reg_9561_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_1_2_reg_9561_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U58/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_2_reg_9561_reg.
DSP Report: register r_V_3_1_2_reg_9561_reg is absorbed into DSP r_V_3_1_2_reg_9561_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U58/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_2_reg_9561_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U58/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_2_reg_9561_reg.
DSP Report: Generating DSP r_V_3_1_1_reg_9518_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U57/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_1_reg_9518_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_1_1_reg_9518_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U57/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_1_reg_9518_reg.
DSP Report: register r_V_3_1_1_reg_9518_reg is absorbed into DSP r_V_3_1_1_reg_9518_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U57/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_1_reg_9518_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U57/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_1_reg_9518_reg.
DSP Report: Generating DSP r_V_3_1_reg_9483_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U56/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_1_reg_9483_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_1_reg_9483_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U56/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_1_reg_9483_reg.
DSP Report: register r_V_3_1_reg_9483_reg is absorbed into DSP r_V_3_1_reg_9483_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U56/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_1_reg_9483_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U56/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_1_reg_9483_reg.
DSP Report: Generating DSP r_V_3_0_8_reg_9448_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_0_8_reg_9448_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_0_8_reg_9448_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_0_8_reg_9448_reg.
DSP Report: register r_V_3_0_8_reg_9448_reg is absorbed into DSP r_V_3_0_8_reg_9448_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_0_8_reg_9448_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U55/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_0_8_reg_9448_reg.
DSP Report: Generating DSP r_V_3_0_7_reg_9413_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_0_7_reg_9413_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_0_7_reg_9413_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_0_7_reg_9413_reg.
DSP Report: register r_V_3_0_7_reg_9413_reg is absorbed into DSP r_V_3_0_7_reg_9413_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_0_7_reg_9413_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_0_7_reg_9413_reg.
DSP Report: Generating DSP r_V_3_0_6_reg_9383_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_0_6_reg_9383_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_0_6_reg_9383_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_0_6_reg_9383_reg.
DSP Report: register r_V_3_0_6_reg_9383_reg is absorbed into DSP r_V_3_0_6_reg_9383_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_0_6_reg_9383_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_0_6_reg_9383_reg.
DSP Report: Generating DSP r_V_3_0_5_reg_9353_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_0_5_reg_9353_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_0_5_reg_9353_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_0_5_reg_9353_reg.
DSP Report: register r_V_3_0_5_reg_9353_reg is absorbed into DSP r_V_3_0_5_reg_9353_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_0_5_reg_9353_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_0_5_reg_9353_reg.
DSP Report: Generating DSP r_V_3_0_4_reg_9310_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_0_4_reg_9310_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_0_4_reg_9310_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_0_4_reg_9310_reg.
DSP Report: register r_V_3_0_4_reg_9310_reg is absorbed into DSP r_V_3_0_4_reg_9310_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_0_4_reg_9310_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_0_4_reg_9310_reg.
DSP Report: Generating DSP r_V_3_0_3_reg_9272_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U50/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_0_3_reg_9272_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_0_3_reg_9272_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U50/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_0_3_reg_9272_reg.
DSP Report: register r_V_3_0_3_reg_9272_reg is absorbed into DSP r_V_3_0_3_reg_9272_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U50/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_0_3_reg_9272_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U50/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_0_3_reg_9272_reg.
DSP Report: Generating DSP r_V_3_0_2_reg_9234_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U49/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_0_2_reg_9234_reg.
DSP Report: register reg_2829_reg is absorbed into DSP r_V_3_0_2_reg_9234_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U49/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_0_2_reg_9234_reg.
DSP Report: register r_V_3_0_2_reg_9234_reg is absorbed into DSP r_V_3_0_2_reg_9234_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U49/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_0_2_reg_9234_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U49/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_0_2_reg_9234_reg.
DSP Report: Generating DSP r_V_3_0_1_reg_9188_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U48/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_0_1_reg_9188_reg.
DSP Report: register reg_2821_reg is absorbed into DSP r_V_3_0_1_reg_9188_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U48/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_0_1_reg_9188_reg.
DSP Report: register r_V_3_0_1_reg_9188_reg is absorbed into DSP r_V_3_0_1_reg_9188_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U48/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_0_1_reg_9188_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U48/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_0_1_reg_9188_reg.
DSP Report: Generating DSP r_V_3_reg_9163_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_16s_1cud_U47/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_reg_9163_reg.
DSP Report: register reg_2817_reg is absorbed into DSP r_V_3_reg_9163_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U47/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_reg_9163_reg.
DSP Report: register r_V_3_reg_9163_reg is absorbed into DSP r_V_3_reg_9163_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U47/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_reg_9163_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U47/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_reg_9163_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_3031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_3049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2982_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp_61_reg_8911_reg, operation Mode is: (C'+(A2*(B:0x2a4)')')'.
DSP Report: register cnn_mac_muladd_5nmb6_U46/cnn_mac_muladd_5nmb6_DSP48_1_U/b_reg_reg is absorbed into DSP tmp_61_reg_8911_reg.
DSP Report: register cnn_mac_muladd_5nmb6_U46/cnn_mac_muladd_5nmb6_DSP48_1_U/a_reg_reg is absorbed into DSP tmp_61_reg_8911_reg.
DSP Report: register C is absorbed into DSP tmp_61_reg_8911_reg.
DSP Report: register tmp_61_reg_8911_reg is absorbed into DSP tmp_61_reg_8911_reg.
DSP Report: register cnn_mac_muladd_5nmb6_U46/cnn_mac_muladd_5nmb6_DSP48_1_U/m_reg_reg is absorbed into DSP tmp_61_reg_8911_reg.
DSP Report: operator cnn_mac_muladd_5nmb6_U46/cnn_mac_muladd_5nmb6_DSP48_1_U/p is absorbed into DSP tmp_61_reg_8911_reg.
DSP Report: operator cnn_mac_muladd_5nmb6_U46/cnn_mac_muladd_5nmb6_DSP48_1_U/m is absorbed into DSP tmp_61_reg_8911_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_60_mid1_reg_9013_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_51_reg_8916_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_55_cast2_reg_10668_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_55_cast2_reg_10668_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_55_cast2_reg_10668_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_55_cast2000_cast_reg_9651_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_55_cast2000_cast_reg_9651_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_62_reg_8966_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_82_reg_9503_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_84_reg_9538_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_102_reg_10207_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_86_reg_9611_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_87_reg_9646_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_88_reg_9688_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_89_reg_9730_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_90_reg_9772_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_74_reg_9221_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_75_reg_9267_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_76_reg_9305_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_77_reg_9343_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_78_reg_9373_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_79_reg_9403_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_80_reg_9433_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_62_reg_8966_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_82_reg_9503_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_84_reg_9538_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_102_reg_10207_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_86_reg_9611_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_87_reg_9646_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_88_reg_9688_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_89_reg_9730_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_90_reg_9772_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_74_reg_9221_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_75_reg_9267_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_76_reg_9305_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_77_reg_9343_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_78_reg_9373_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_79_reg_9403_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_80_reg_9433_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_62_reg_8966_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_82_reg_9503_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_84_reg_9538_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_102_reg_10207_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_86_reg_9611_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_87_reg_9646_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_88_reg_9688_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_89_reg_9730_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_90_reg_9772_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_74_reg_9221_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_75_reg_9267_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_76_reg_9305_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_77_reg_9343_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_78_reg_9373_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_79_reg_9403_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_80_reg_9433_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_62_reg_8966_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_82_reg_9503_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_84_reg_9538_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_102_reg_10207_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_86_reg_9611_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_87_reg_9646_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "exitcond4_fu_1397_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1367_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_1273_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp3_reg_1272_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_10_reg_1246_reg is absorbed into DSP tmp3_reg_1272_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U198/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_1272_reg.
DSP Report: register reg_365_reg is absorbed into DSP tmp3_reg_1272_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U197/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_1272_reg.
DSP Report: register tmp3_reg_1272_reg is absorbed into DSP tmp3_reg_1272_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U198/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_1272_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U198/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_1272_reg.
DSP Report: Generating DSP tmp2_reg_1267_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_6_reg_1241_reg is absorbed into DSP tmp2_reg_1267_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U197/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1267_reg.
DSP Report: register reg_365_reg is absorbed into DSP tmp2_reg_1267_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U197/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1267_reg.
DSP Report: register tmp2_reg_1267_reg is absorbed into DSP tmp2_reg_1267_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U197/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1267_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U197/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1267_reg.
DSP Report: Generating DSP tmp3_reg_1886_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_47_reg_1852_reg is absorbed into DSP tmp3_reg_1886_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U211/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_1886_reg.
DSP Report: register tmp_V_41_reg_1842_reg is absorbed into DSP tmp3_reg_1886_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U210/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_1886_reg.
DSP Report: register tmp3_reg_1886_reg is absorbed into DSP tmp3_reg_1886_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U211/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_1886_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U211/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_1886_reg.
DSP Report: Generating DSP tmp2_reg_1881_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_43_reg_1847_reg is absorbed into DSP tmp2_reg_1881_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U210/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1881_reg.
DSP Report: register tmp_V_41_reg_1842_reg is absorbed into DSP tmp2_reg_1881_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U210/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1881_reg.
DSP Report: register tmp2_reg_1881_reg is absorbed into DSP tmp2_reg_1881_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U210/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1881_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U210/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1881_reg.
DSP Report: Generating DSP r_V_reg_2232_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_4_reg_2217_reg is absorbed into DSP r_V_reg_2232_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U212/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_reg_2232_reg.
DSP Report: register tmp_3_reg_2212_reg is absorbed into DSP r_V_reg_2232_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U212/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_reg_2232_reg.
DSP Report: register r_V_reg_2232_reg is absorbed into DSP r_V_reg_2232_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U212/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_reg_2232_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U212/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_reg_2232_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_2048_64_U0/cnn_sitodp_32s_64hbi_U204/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dadd_64ns_64nUhA_U202/\cnn_ap_dadd_10_no_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dadd_64ns_64nUhA_U202/\cnn_ap_dadd_10_no_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U203/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dadd_64ns_64nUhA_U202/\cnn_ap_dadd_10_no_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_2048_64_U0/cnn_dadd_64ns_64nUhA_U202/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U203/\din1_buf1_reg[51] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_32_24_3_U0/\tmp_15_reg_1430_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U203/\cnn_ap_dmul_8_max_dsp_64_u/U0 /i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U203/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_shl_137ns_32njbC_U209/\dout_array_reg[0][84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_32_24_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U203/\cnn_ap_dmul_8_max_dsp_64_u/U0 /i_synth/\MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U203/\cnn_ap_dmul_8_max_dsp_64_u/U0 /i_synth/\MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U203/\cnn_ap_dmul_8_max_dsp_64_u/U0 /i_synth/\MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Pool_32_24_3_s.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[37]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[36]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[35]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[34]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[33]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[32]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module cnn_dadd_64ns_64nUhA__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_32_24_3_U0/\tmp_33_3_reg_1336_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/\sh_assign_2_reg_2272_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp3_reg_1093_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_28_reg_1059_reg is absorbed into DSP tmp3_reg_1093_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U228/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_1093_reg.
DSP Report: register tmp_V_22_reg_1049_reg is absorbed into DSP tmp3_reg_1093_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U227/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_1093_reg.
DSP Report: register tmp3_reg_1093_reg is absorbed into DSP tmp3_reg_1093_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U228/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_1093_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U228/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_1093_reg.
DSP Report: Generating DSP tmp2_reg_1088_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_24_reg_1054_reg is absorbed into DSP tmp2_reg_1088_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U227/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1088_reg.
DSP Report: register tmp_V_22_reg_1049_reg is absorbed into DSP tmp2_reg_1088_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U227/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1088_reg.
DSP Report: register tmp2_reg_1088_reg is absorbed into DSP tmp2_reg_1088_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U227/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1088_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U227/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1088_reg.
DSP Report: Generating DSP r_V_reg_1259_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_2_reg_1244_reg is absorbed into DSP r_V_reg_1259_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U229/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_reg_1259_reg.
DSP Report: register tmp_1_reg_1239_reg is absorbed into DSP r_V_reg_1259_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U229/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_reg_1259_reg.
DSP Report: register r_V_reg_1259_reg is absorbed into DSP r_V_reg_1259_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U229/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_reg_1259_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U229/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_reg_1259_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp6_reg_286_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_U0/reg_113_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_286_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U238/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_286_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_102_reg_231_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_286_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U237/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_286_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp6_reg_286_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_286_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U238/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_286_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U238/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_286_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp5_reg_281_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_103_reg_237_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_281_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U237/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_281_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_102_reg_231_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_281_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U237/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_281_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp5_reg_281_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_281_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U237/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_281_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U237/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_281_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp3_reg_321_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_106_reg_243_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_321_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U239/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_321_reg.
DSP Report: register AXI_DMA_MASTER_U0/reg_113_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_321_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U240/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_321_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp3_reg_321_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_321_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U240/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_321_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U240/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_321_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp2_reg_316_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_106_reg_243_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_316_reg.
DSP Report: register AXI_DMA_MASTER_U0/reg_108_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_316_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U239/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_316_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U239/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_316_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp2_reg_316_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_316_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U239/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_316_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U239/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_316_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_64_10_U0/cnn_sitodp_32s_64hbi_U221/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_64_10_U0/cnn_dadd_64ns_64nUhA_U219/\cnn_ap_dadd_10_no_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_64_10_U0/cnn_dadd_64ns_64nUhA_U219/\cnn_ap_dadd_10_no_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp3_reg_1623_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_85_reg_1589_reg is absorbed into DSP tmp3_reg_1623_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U19/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_1623_reg.
DSP Report: register tmp_V_79_reg_1579_reg is absorbed into DSP tmp3_reg_1623_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_1623_reg.
DSP Report: register tmp3_reg_1623_reg is absorbed into DSP tmp3_reg_1623_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U19/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_1623_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U19/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_1623_reg.
DSP Report: Generating DSP tmp2_reg_1618_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_81_reg_1584_reg is absorbed into DSP tmp2_reg_1618_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1618_reg.
DSP Report: register tmp_V_79_reg_1579_reg is absorbed into DSP tmp2_reg_1618_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1618_reg.
DSP Report: register tmp2_reg_1618_reg is absorbed into DSP tmp2_reg_1618_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1618_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1618_reg.
DSP Report: Generating DSP r_V_4_reg_1899_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_542_reg is absorbed into DSP r_V_4_reg_1899_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U20/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_1899_reg.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_reg_1899_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U20/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_1899_reg.
DSP Report: register r_V_4_reg_1899_reg is absorbed into DSP r_V_4_reg_1899_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U20/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_1899_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U20/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_1899_reg.
DSP Report: Generating DSP r_V_4_0_8_reg_2099_reg, operation Mode is: (A''*BCIN2)'.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_0_8_reg_2099_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U28/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_0_8_reg_2099_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U28/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_0_8_reg_2099_reg.
DSP Report: register r_V_4_0_8_reg_2099_reg is absorbed into DSP r_V_4_0_8_reg_2099_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U28/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_0_8_reg_2099_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U28/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_0_8_reg_2099_reg.
DSP Report: Generating DSP r_V_4_0_7_reg_2089_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_542_reg is absorbed into DSP r_V_4_0_7_reg_2089_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U27/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_0_7_reg_2089_reg.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_0_7_reg_2089_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U27/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_0_7_reg_2089_reg.
DSP Report: register r_V_4_0_7_reg_2089_reg is absorbed into DSP r_V_4_0_7_reg_2089_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U27/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_0_7_reg_2089_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U27/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_0_7_reg_2089_reg.
DSP Report: Generating DSP r_V_4_0_6_reg_2074_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_542_reg is absorbed into DSP r_V_4_0_6_reg_2074_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_0_6_reg_2074_reg.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_0_6_reg_2074_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_0_6_reg_2074_reg.
DSP Report: register r_V_4_0_6_reg_2074_reg is absorbed into DSP r_V_4_0_6_reg_2074_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_0_6_reg_2074_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U26/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_0_6_reg_2074_reg.
DSP Report: Generating DSP r_V_4_0_5_reg_2059_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_542_reg is absorbed into DSP r_V_4_0_5_reg_2059_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_0_5_reg_2059_reg.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_0_5_reg_2059_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_0_5_reg_2059_reg.
DSP Report: register r_V_4_0_5_reg_2059_reg is absorbed into DSP r_V_4_0_5_reg_2059_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_0_5_reg_2059_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_0_5_reg_2059_reg.
DSP Report: Generating DSP r_V_4_0_4_reg_2039_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_542_reg is absorbed into DSP r_V_4_0_4_reg_2039_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_0_4_reg_2039_reg.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_0_4_reg_2039_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_0_4_reg_2039_reg.
DSP Report: register r_V_4_0_4_reg_2039_reg is absorbed into DSP r_V_4_0_4_reg_2039_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_0_4_reg_2039_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_0_4_reg_2039_reg.
DSP Report: Generating DSP r_V_4_0_3_reg_2014_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_542_reg is absorbed into DSP r_V_4_0_3_reg_2014_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U23/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_0_3_reg_2014_reg.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_0_3_reg_2014_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U23/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_0_3_reg_2014_reg.
DSP Report: register r_V_4_0_3_reg_2014_reg is absorbed into DSP r_V_4_0_3_reg_2014_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U23/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_0_3_reg_2014_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U23/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_0_3_reg_2014_reg.
DSP Report: Generating DSP r_V_4_0_2_reg_1979_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_542_reg is absorbed into DSP r_V_4_0_2_reg_1979_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_0_2_reg_1979_reg.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_0_2_reg_1979_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_0_2_reg_1979_reg.
DSP Report: register r_V_4_0_2_reg_1979_reg is absorbed into DSP r_V_4_0_2_reg_1979_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_0_2_reg_1979_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_0_2_reg_1979_reg.
DSP Report: Generating DSP r_V_4_0_1_reg_1949_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_542_reg is absorbed into DSP r_V_4_0_1_reg_1949_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_0_1_reg_1949_reg.
DSP Report: register reg_546_reg is absorbed into DSP r_V_4_0_1_reg_1949_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_0_1_reg_1949_reg.
DSP Report: register r_V_4_0_1_reg_1949_reg is absorbed into DSP r_V_4_0_1_reg_1949_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_0_1_reg_1949_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_0_1_reg_1949_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp3_reg_285_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_285_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_285_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_285_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_285_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp3_reg_285_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_285_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_285_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_285_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp2_reg_280_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_280_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_280_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_280_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_280_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp2_reg_280_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_280_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_280_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_280_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp6_reg_261_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_261_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_261_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_261_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_261_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp6_reg_261_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_261_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_261_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_261_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp5_reg_256_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_256_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_256_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_256_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_256_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp5_reg_256_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_256_reg.
DSP Report: register AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_256_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_256_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:29 ; elapsed = 00:08:41 . Memory (MB): peak = 1443.328 ; gain = 1089.555
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 224, Available = 220. Use report_utilization command for details.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_14_9/i_14_0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_14_9/i_14_0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_14_9/i_14_0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_14_9/i_14_0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_32_24_3_U0/i_14_0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/Conv_1_28_16_3_U0/i_14_0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Conv_16_26_32_3_s__GB0 |           1|     52750|
|2     |Conv_16_26_32_3_s__GB1 |           1|      8781|
|3     |Conv_16_26_32_3_s__GB2 |           1|     10925|
|4     |Conv_16_26_32_3_s__GB3 |           1|     13735|
|5     |Conv_16_26_32_3_s__GB4 |           1|     16989|
|6     |Conv_16_26_32_3_s__GB5 |           1|     21904|
|7     |Conv_16_26_32_3_s__GB6 |           1|     33334|
|8     |Conv_16_26_32_3_s__GB7 |           1|     12139|
|9     |Conv_16_26_32_3_s__GB8 |           1|      4875|
|10    |Conv_16_26_32_3_s__GB9 |           1|      4342|
|11    |cnn__GCB0              |           1|     17413|
|12    |cnn__GCB1              |           1|     15953|
|13    |cnn__GCB2              |           1|     25804|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:01 ; elapsed = 00:09:16 . Memory (MB): peak = 1443.328 ; gain = 1089.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:33 ; elapsed = 00:09:47 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Conv_16_26_32_3_s__GB0 |           1|     52750|
|2     |Conv_16_26_32_3_s__GB1 |           1|      8781|
|3     |Conv_16_26_32_3_s__GB2 |           1|     10925|
|4     |Conv_16_26_32_3_s__GB3 |           1|     13735|
|5     |Conv_16_26_32_3_s__GB4 |           1|     16982|
|6     |Conv_16_26_32_3_s__GB5 |           1|     21904|
|7     |Conv_16_26_32_3_s__GB6 |           1|     33334|
|8     |Conv_16_26_32_3_s__GB7 |           1|     12134|
|9     |Conv_16_26_32_3_s__GB8 |           1|      4875|
|10    |Conv_16_26_32_3_s__GB9 |           1|      4342|
|11    |cnn__GCB0              |           1|     17413|
|12    |cnn__GCB1              |           1|     15953|
|13    |cnn__GCB2              |           1|     25804|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_9/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_9/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_9/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_9/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2/Conv_1_28_16_3_U0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:08 ; elapsed = 00:11:51 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Conv_16_26_32_3_s__GB0 |           1|      7447|
|2     |Conv_16_26_32_3_s__GB1 |           1|      8771|
|3     |Conv_16_26_32_3_s__GB2 |           1|     10925|
|4     |Conv_16_26_32_3_s__GB3 |           1|     13582|
|5     |Conv_16_26_32_3_s__GB4 |           1|     16727|
|6     |Conv_16_26_32_3_s__GB5 |           1|     15637|
|7     |Conv_16_26_32_3_s__GB6 |           1|      7361|
|8     |Conv_16_26_32_3_s__GB7 |           1|      5837|
|9     |Conv_16_26_32_3_s__GB8 |           1|      2335|
|10    |Conv_16_26_32_3_s__GB9 |           1|      2066|
|11    |cnn__GCB0              |           1|      9168|
|12    |cnn__GCB1              |           1|      7822|
|13    |cnn__GCB2              |           1|     11541|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_skbM_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_3_U0/A_V_2_U/Pool_32_24_3_s_A_ncg_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_10743 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_10742 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_10741 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_2048_64_U0/B_V_2_0_address0 [9] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_2048_64_U0/B_V_2_0_address0 [10] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_2048_64_U0/B_V_2_0_ce1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_10661 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \Pool_32_24_3_U0/p_37_in  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10580 is driving 120 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10585 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10572 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net \Conv_16_26_32_3_U0/reg_2825_reg[15]_rep__2_n_14  is driving 78 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10581 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10586 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_11381 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net \Conv_16_26_32_3_U0/reg_2825_reg[15]_rep__1_n_14  is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10576 is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10579 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10584 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net \Conv_16_26_32_3_U0/reg_2825_reg[15]_rep__0_n_14  is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_11365 is driving 105 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_11349 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10574 is driving 120 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net \Conv_16_26_32_3_U0/reg_2825_reg[15]_rep_n_14  is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10577 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10582 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10573 is driving 135 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0n_14_10575 is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:49 ; elapsed = 00:12:32 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:50 ; elapsed = 00:12:33 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:07 ; elapsed = 00:12:50 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:07 ; elapsed = 00:12:51 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:10 ; elapsed = 00:12:53 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:11 ; elapsed = 00:12:54 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1653|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_10 |     4|
|5     |DSP48E1_11 |     8|
|6     |DSP48E1_12 |     4|
|7     |DSP48E1_13 |     4|
|8     |DSP48E1_14 |     4|
|9     |DSP48E1_15 |     6|
|10    |DSP48E1_16 |     9|
|11    |DSP48E1_2  |     2|
|12    |DSP48E1_4  |   155|
|13    |DSP48E1_5  |     4|
|14    |DSP48E1_6  |     4|
|15    |DSP48E1_7  |     4|
|16    |DSP48E1_8  |     4|
|17    |DSP48E1_9  |     4|
|18    |LUT1       |   730|
|19    |LUT2       |  3757|
|20    |LUT3       |  3117|
|21    |LUT4       |  2772|
|22    |LUT5       |  3386|
|23    |LUT6       | 15592|
|24    |MUXCY      |  1334|
|25    |MUXF7      |   413|
|26    |MUXF8      |    36|
|27    |RAM32M     |    12|
|28    |RAM64M     |  1070|
|29    |RAM64X1D   |   214|
|30    |RAMB18E1_1 |     5|
|31    |RAMB36E1   |     4|
|32    |RAMB36E1_1 |    16|
|33    |RAMB36E1_2 |    64|
|34    |SRL16E     |  7302|
|35    |SRLC32E    |    96|
|36    |XORCY      |   854|
|37    |FDE        |   200|
|38    |FDRE       | 35463|
|39    |FDSE       |    81|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:11 ; elapsed = 00:12:54 . Memory (MB): peak = 1642.852 ; gain = 1289.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1388 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:22 ; elapsed = 00:11:18 . Memory (MB): peak = 1642.852 ; gain = 622.484
Synthesis Optimization Complete : Time (s): cpu = 00:10:11 ; elapsed = 00:12:56 . Memory (MB): peak = 1642.852 ; gain = 1289.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6095 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1940 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 444 instances
  FDE => FDRE: 200 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1070 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 214 instances

INFO: [Common 17-83] Releasing license: Synthesis
845 Infos, 441 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:44 ; elapsed = 00:13:31 . Memory (MB): peak = 1642.852 ; gain = 1300.555
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1642.852 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.852 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1642.852 ; gain = 0.000
