# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_09_10.srcs/sources_1/new/Add_Sub_4bit.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Lab_09_10.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../Lab_09_10.srcs/sources_1/new/Instruction_Fetch.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/MUX_2_to_1_12.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/lab9/MUX_2_to_1_3.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/lab9/MUX_2_to_1_4.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/lab9/MUX_8_to_1.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/lab9/MUX_8_to_1_4.vhd" \
"../../../../Lab_09_10.srcs/sources_1/new/Nano_Processor.vhd" \
"../../../../Lab_09_10.srcs/sources_1/new/Nano_Processor_with_7SegOut.vhd" \
"../../../../Lab_09_10.srcs/sources_1/new/Out_controll_7seg.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/lab9/ProgramROM.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/ProgramROM_2.vhd" \
"../../../../Lab_09_10.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/RCA_3.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/lab9/RegisterBank.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/lab9/Register_4bit.vhd" \
"../../../../Lab_09_10.srcs/sources_1/new/ResetController.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/SlowClk_7seg.vhd" \
"../../../../Lab_09_10.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../TB_Nano_Processor_with_7SegOut_1.vhd" \

# Do not sort compile order
nosort
