{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 08:26:10 2022 " "Info: Processing started: Mon May 23 08:26:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB7 -c LAB7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB7 -c LAB7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LAB7.v(17) " "Warning (10273): Verilog HDL warning at LAB7.v(17): extended using \"x\" or \"z\"" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LAB7.v(20) " "Warning (10273): Verilog HDL warning at LAB7.v(20): extended using \"x\" or \"z\"" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LAB7.v(58) " "Warning (10273): Verilog HDL warning at LAB7.v(58): extended using \"x\" or \"z\"" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LAB7.v(89) " "Warning (10273): Verilog HDL warning at LAB7.v(89): extended using \"x\" or \"z\"" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB7.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file LAB7.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB7 " "Info: Found entity 1: LAB7" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Reg8bit " "Info: Found entity 2: Reg8bit" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Accumulator " "Info: Found entity 3: Accumulator" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB7 " "Info: Elaborating entity \"LAB7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8bit Reg8bit:R1 " "Info: Elaborating entity \"Reg8bit\" for hierarchy \"Reg8bit:R1\"" {  } { { "LAB7.v" "R1" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:Acc " "Info: Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:Acc\"" {  } { { "LAB7.v" "Acc" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[0\] Reg8bit:R3\|Reg\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[0\]\" to the node \"Reg8bit:R3\|Reg\[0\]\" into an OR gate" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[1\] Reg8bit:R3\|Reg\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[1\]\" to the node \"Reg8bit:R3\|Reg\[1\]\" into an OR gate" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[2\] Reg8bit:R3\|Reg\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[2\]\" to the node \"Reg8bit:R3\|Reg\[2\]\" into an OR gate" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[3\] Reg8bit:R3\|Reg\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[3\]\" to the node \"Reg8bit:R3\|Reg\[3\]\" into an OR gate" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[4\] Reg8bit:R3\|Reg\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[4\]\" to the node \"Reg8bit:R3\|Reg\[4\]\" into an OR gate" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[5\] Reg8bit:R3\|Reg\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[5\]\" to the node \"Reg8bit:R3\|Reg\[5\]\" into an OR gate" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[6\] Reg8bit:R3\|Reg\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[6\]\" to the node \"Reg8bit:R3\|Reg\[6\]\" into an OR gate" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[7\] Reg8bit:R3\|Reg\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[7\]\" to the node \"Reg8bit:R3\|Reg\[7\]\" into an OR gate" {  } { { "LAB7.v" "" { Text "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.v" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.map.smsg " "Info: Generated suppressed messages file C:/Users/ferhat/Desktop/lab 7/LAB 7 Bidirectional Data Transfer/LAB7.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Info: Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Info: Implemented 65 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 08:26:18 2022 " "Info: Processing ended: Mon May 23 08:26:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
