<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smartlock: ADC Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smartlock
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ADC Register Masks<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c___peripheral___access___layer.html">ADC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad1b5275cc9fbdba08614fca93c5e30ef"><td class="memItemLeft" align="right" valign="top"><a id="gad1b5275cc9fbdba08614fca93c5e30ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_COUNT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gad1b5275cc9fbdba08614fca93c5e30ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2017fd646769acfc9ad3fab489690612"><td class="memItemLeft" align="right" valign="top"><a id="ga2017fd646769acfc9ad3fab489690612"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_R_COUNT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2017fd646769acfc9ad3fab489690612"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SC1 - ADC Status and Control Registers 1</h2></td></tr>
<tr class="memitem:ga7450ced3c2b2df20023c2152f1470640"><td class="memItemLeft" align="right" valign="top"><a id="ga7450ced3c2b2df20023c2152f1470640"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_ADCH_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga7450ced3c2b2df20023c2152f1470640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ba46d5132224f2920c1881e2c1b6fe"><td class="memItemLeft" align="right" valign="top"><a id="gab2ba46d5132224f2920c1881e2c1b6fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_ADCH_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab2ba46d5132224f2920c1881e2c1b6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ec3f01d5b560d3f839439b038f3981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">ADC_SC1_ADCH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_ADCH_SHIFT)) &amp; ADC_SC1_ADCH_MASK)</td></tr>
<tr class="separator:gab2ec3f01d5b560d3f839439b038f3981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc514fb491cf08eb3fb0f27298388645"><td class="memItemLeft" align="right" valign="top"><a id="gadc514fb491cf08eb3fb0f27298388645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_DIFF_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gadc514fb491cf08eb3fb0f27298388645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1385c936a9440856068dcb917ed9c658"><td class="memItemLeft" align="right" valign="top"><a id="ga1385c936a9440856068dcb917ed9c658"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_DIFF_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1385c936a9440856068dcb917ed9c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565092499830413abb547372e66efab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga565092499830413abb547372e66efab1">ADC_SC1_DIFF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_DIFF_SHIFT)) &amp; ADC_SC1_DIFF_MASK)</td></tr>
<tr class="separator:ga565092499830413abb547372e66efab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa698d898e077003de10a42184de8f124"><td class="memItemLeft" align="right" valign="top"><a id="gaa698d898e077003de10a42184de8f124"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_AIEN_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaa698d898e077003de10a42184de8f124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cde8fb207dd348e6313d6d0a5b3761"><td class="memItemLeft" align="right" valign="top"><a id="gaf2cde8fb207dd348e6313d6d0a5b3761"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_AIEN_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf2cde8fb207dd348e6313d6d0a5b3761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63500f6af77c0494e67395a35716285b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga63500f6af77c0494e67395a35716285b">ADC_SC1_AIEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_AIEN_SHIFT)) &amp; ADC_SC1_AIEN_MASK)</td></tr>
<tr class="separator:ga63500f6af77c0494e67395a35716285b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698a3a178a5b412febc8c0cc849e8896"><td class="memItemLeft" align="right" valign="top"><a id="ga698a3a178a5b412febc8c0cc849e8896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_COCO_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga698a3a178a5b412febc8c0cc849e8896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad708b138ec734a371a20a990f0c9a27f"><td class="memItemLeft" align="right" valign="top"><a id="gad708b138ec734a371a20a990f0c9a27f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC1_COCO_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad708b138ec734a371a20a990f0c9a27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9393e3e7b4f420e8871e93d81302ddef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga9393e3e7b4f420e8871e93d81302ddef">ADC_SC1_COCO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_COCO_SHIFT)) &amp; ADC_SC1_COCO_MASK)</td></tr>
<tr class="separator:ga9393e3e7b4f420e8871e93d81302ddef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CFG1 - ADC Configuration Register 1</h2></td></tr>
<tr class="memitem:ga849c3ef9995df85776d7d739475cfdd0"><td class="memItemLeft" align="right" valign="top"><a id="ga849c3ef9995df85776d7d739475cfdd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_ADICLK_MASK</b>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga849c3ef9995df85776d7d739475cfdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889634c9b4122a2d39f3a986688a1662"><td class="memItemLeft" align="right" valign="top"><a id="ga889634c9b4122a2d39f3a986688a1662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_ADICLK_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga889634c9b4122a2d39f3a986688a1662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7b28bec60a20af8775724a4b33a6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">ADC_CFG1_ADICLK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADICLK_SHIFT)) &amp; ADC_CFG1_ADICLK_MASK)</td></tr>
<tr class="separator:ga1f7b28bec60a20af8775724a4b33a6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad484c90743265c228af52bf695aaec83"><td class="memItemLeft" align="right" valign="top"><a id="gad484c90743265c228af52bf695aaec83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_MODE_MASK</b>&#160;&#160;&#160;(0xCU)</td></tr>
<tr class="separator:gad484c90743265c228af52bf695aaec83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc0ce86ab632e5fa2344da9f8617f64"><td class="memItemLeft" align="right" valign="top"><a id="ga0dc0ce86ab632e5fa2344da9f8617f64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_MODE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0dc0ce86ab632e5fa2344da9f8617f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbbdc3e2263f1d453aac3fef184d997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">ADC_CFG1_MODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_MODE_SHIFT)) &amp; ADC_CFG1_MODE_MASK)</td></tr>
<tr class="separator:gabdbbdc3e2263f1d453aac3fef184d997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f96490246c5bef5f9ccede781423b22"><td class="memItemLeft" align="right" valign="top"><a id="ga3f96490246c5bef5f9ccede781423b22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_ADLSMP_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga3f96490246c5bef5f9ccede781423b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2cd2b0ee8a3e6c0e3710e5477ba4f25"><td class="memItemLeft" align="right" valign="top"><a id="gab2cd2b0ee8a3e6c0e3710e5477ba4f25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_ADLSMP_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab2cd2b0ee8a3e6c0e3710e5477ba4f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a0b2b8e5d22c85bc752995eadc23c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga83a0b2b8e5d22c85bc752995eadc23c8">ADC_CFG1_ADLSMP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLSMP_SHIFT)) &amp; ADC_CFG1_ADLSMP_MASK)</td></tr>
<tr class="separator:ga83a0b2b8e5d22c85bc752995eadc23c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbe8246d864b7889a3ce04b94e6d948"><td class="memItemLeft" align="right" valign="top"><a id="gaffbe8246d864b7889a3ce04b94e6d948"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_ADIV_MASK</b>&#160;&#160;&#160;(0x60U)</td></tr>
<tr class="separator:gaffbe8246d864b7889a3ce04b94e6d948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe42773bc1f15c2870c2422c89bfe67"><td class="memItemLeft" align="right" valign="top"><a id="gacbe42773bc1f15c2870c2422c89bfe67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_ADIV_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacbe42773bc1f15c2870c2422c89bfe67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7407a87e3d32012930901336c97b7694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">ADC_CFG1_ADIV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADIV_SHIFT)) &amp; ADC_CFG1_ADIV_MASK)</td></tr>
<tr class="separator:ga7407a87e3d32012930901336c97b7694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308bdf4f339315924bd36b1f2aa3d254"><td class="memItemLeft" align="right" valign="top"><a id="ga308bdf4f339315924bd36b1f2aa3d254"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_ADLPC_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga308bdf4f339315924bd36b1f2aa3d254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e7cf514347ab7f32e2104b1776704e"><td class="memItemLeft" align="right" valign="top"><a id="ga15e7cf514347ab7f32e2104b1776704e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG1_ADLPC_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga15e7cf514347ab7f32e2104b1776704e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614be72cb30e582c26d0b006b1aa9480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga614be72cb30e582c26d0b006b1aa9480">ADC_CFG1_ADLPC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLPC_SHIFT)) &amp; ADC_CFG1_ADLPC_MASK)</td></tr>
<tr class="separator:ga614be72cb30e582c26d0b006b1aa9480"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CFG2 - ADC Configuration Register 2</h2></td></tr>
<tr class="memitem:ga99f0b4983922eca1e6ed86d053fe41db"><td class="memItemLeft" align="right" valign="top"><a id="ga99f0b4983922eca1e6ed86d053fe41db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG2_ADLSTS_MASK</b>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga99f0b4983922eca1e6ed86d053fe41db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d39dceb9fa2550294f0623cc1fbc3f3"><td class="memItemLeft" align="right" valign="top"><a id="ga8d39dceb9fa2550294f0623cc1fbc3f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG2_ADLSTS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8d39dceb9fa2550294f0623cc1fbc3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23653c06f0dfe00b27a15ef15138c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gae23653c06f0dfe00b27a15ef15138c8e">ADC_CFG2_ADLSTS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADLSTS_SHIFT)) &amp; ADC_CFG2_ADLSTS_MASK)</td></tr>
<tr class="separator:gae23653c06f0dfe00b27a15ef15138c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73cb928c5cacb18e02a3f0d67dcf1e6f"><td class="memItemLeft" align="right" valign="top"><a id="ga73cb928c5cacb18e02a3f0d67dcf1e6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG2_ADHSC_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga73cb928c5cacb18e02a3f0d67dcf1e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447389268d77124eb2012fd98bfe07ce"><td class="memItemLeft" align="right" valign="top"><a id="ga447389268d77124eb2012fd98bfe07ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG2_ADHSC_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga447389268d77124eb2012fd98bfe07ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450ab5053af7a32f369bc1436b35d7f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga450ab5053af7a32f369bc1436b35d7f5">ADC_CFG2_ADHSC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADHSC_SHIFT)) &amp; ADC_CFG2_ADHSC_MASK)</td></tr>
<tr class="separator:ga450ab5053af7a32f369bc1436b35d7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1158034a83b78e238c3f8ca481ab9b27"><td class="memItemLeft" align="right" valign="top"><a id="ga1158034a83b78e238c3f8ca481ab9b27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG2_ADACKEN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga1158034a83b78e238c3f8ca481ab9b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad009e6fe93b9f44fb0f79cd479d8bb1a"><td class="memItemLeft" align="right" valign="top"><a id="gad009e6fe93b9f44fb0f79cd479d8bb1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG2_ADACKEN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad009e6fe93b9f44fb0f79cd479d8bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50dca8b1fee08be88a54965c18aa3f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga50dca8b1fee08be88a54965c18aa3f34">ADC_CFG2_ADACKEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADACKEN_SHIFT)) &amp; ADC_CFG2_ADACKEN_MASK)</td></tr>
<tr class="separator:ga50dca8b1fee08be88a54965c18aa3f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c50199c9b27cb92554a647909c6338a"><td class="memItemLeft" align="right" valign="top"><a id="ga5c50199c9b27cb92554a647909c6338a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG2_MUXSEL_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga5c50199c9b27cb92554a647909c6338a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d74b5bda99558af8b4f0e986ef7ea9b"><td class="memItemLeft" align="right" valign="top"><a id="ga3d74b5bda99558af8b4f0e986ef7ea9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFG2_MUXSEL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3d74b5bda99558af8b4f0e986ef7ea9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aeafd3ea1d2b27884cf4d6b15818398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga6aeafd3ea1d2b27884cf4d6b15818398">ADC_CFG2_MUXSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_MUXSEL_SHIFT)) &amp; ADC_CFG2_MUXSEL_MASK)</td></tr>
<tr class="separator:ga6aeafd3ea1d2b27884cf4d6b15818398"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
R - ADC Data Result Register</h2></td></tr>
<tr class="memitem:ga7dadc81f58826b303fb83918820cd177"><td class="memItemLeft" align="right" valign="top"><a id="ga7dadc81f58826b303fb83918820cd177"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_R_D_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga7dadc81f58826b303fb83918820cd177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2365e522772584a5ee2dd6a8b0987a"><td class="memItemLeft" align="right" valign="top"><a id="ga8e2365e522772584a5ee2dd6a8b0987a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_R_D_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8e2365e522772584a5ee2dd6a8b0987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170d774b5b873c5b8355cd8a57810f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">ADC_R_D</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_R_D_SHIFT)) &amp; ADC_R_D_MASK)</td></tr>
<tr class="separator:ga170d774b5b873c5b8355cd8a57810f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CV1 - Compare Value Registers</h2></td></tr>
<tr class="memitem:gad67c3b5f385cd9b26be8257134e1e3cf"><td class="memItemLeft" align="right" valign="top"><a id="gad67c3b5f385cd9b26be8257134e1e3cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CV1_CV_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gad67c3b5f385cd9b26be8257134e1e3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1925520ab1dd2eb81e0e4505af905c13"><td class="memItemLeft" align="right" valign="top"><a id="ga1925520ab1dd2eb81e0e4505af905c13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CV1_CV_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1925520ab1dd2eb81e0e4505af905c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941b887791f6ce780cb100ff3ef98407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga941b887791f6ce780cb100ff3ef98407">ADC_CV1_CV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV1_CV_SHIFT)) &amp; ADC_CV1_CV_MASK)</td></tr>
<tr class="separator:ga941b887791f6ce780cb100ff3ef98407"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CV2 - Compare Value Registers</h2></td></tr>
<tr class="memitem:gab61d022e3c8d84d77f2895a91c049023"><td class="memItemLeft" align="right" valign="top"><a id="gab61d022e3c8d84d77f2895a91c049023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CV2_CV_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:gab61d022e3c8d84d77f2895a91c049023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecccc775bd06291531df6e989024d38"><td class="memItemLeft" align="right" valign="top"><a id="ga5ecccc775bd06291531df6e989024d38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CV2_CV_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5ecccc775bd06291531df6e989024d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d71a13e422a14048307c0acab90841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gaa4d71a13e422a14048307c0acab90841">ADC_CV2_CV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV2_CV_SHIFT)) &amp; ADC_CV2_CV_MASK)</td></tr>
<tr class="separator:gaa4d71a13e422a14048307c0acab90841"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SC2 - Status and Control Register 2</h2></td></tr>
<tr class="memitem:gaa821d1e2e4575c757e9446da61b2230a"><td class="memItemLeft" align="right" valign="top"><a id="gaa821d1e2e4575c757e9446da61b2230a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_REFSEL_MASK</b>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:gaa821d1e2e4575c757e9446da61b2230a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9b293eb54de2d9d246766002e44556"><td class="memItemLeft" align="right" valign="top"><a id="gaab9b293eb54de2d9d246766002e44556"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_REFSEL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab9b293eb54de2d9d246766002e44556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac3b41d5c2bb74a8c614f200f0c0a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">ADC_SC2_REFSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_REFSEL_SHIFT)) &amp; ADC_SC2_REFSEL_MASK)</td></tr>
<tr class="separator:gacac3b41d5c2bb74a8c614f200f0c0a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fc5fed4844c3ceb8da9b595029da11"><td class="memItemLeft" align="right" valign="top"><a id="ga50fc5fed4844c3ceb8da9b595029da11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_DMAEN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga50fc5fed4844c3ceb8da9b595029da11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5554f538c0c6d7b3e2dfa502fdfed488"><td class="memItemLeft" align="right" valign="top"><a id="ga5554f538c0c6d7b3e2dfa502fdfed488"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_DMAEN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5554f538c0c6d7b3e2dfa502fdfed488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8917f7dbaa5ca1d78f2fddb82a9e004d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">ADC_SC2_DMAEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_DMAEN_SHIFT)) &amp; ADC_SC2_DMAEN_MASK)</td></tr>
<tr class="separator:ga8917f7dbaa5ca1d78f2fddb82a9e004d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f7f0c6a6513cbfbd4684513b373f9c"><td class="memItemLeft" align="right" valign="top"><a id="ga25f7f0c6a6513cbfbd4684513b373f9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ACREN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga25f7f0c6a6513cbfbd4684513b373f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34954b7e5cb86e290b281e2f97b63187"><td class="memItemLeft" align="right" valign="top"><a id="ga34954b7e5cb86e290b281e2f97b63187"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ACREN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga34954b7e5cb86e290b281e2f97b63187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fb3f932510bfc9289e81b533ab0e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gad7fb3f932510bfc9289e81b533ab0e3c">ADC_SC2_ACREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACREN_SHIFT)) &amp; ADC_SC2_ACREN_MASK)</td></tr>
<tr class="separator:gad7fb3f932510bfc9289e81b533ab0e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61a6fdf74bec8c24415e590dc98b572"><td class="memItemLeft" align="right" valign="top"><a id="gaf61a6fdf74bec8c24415e590dc98b572"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ACFGT_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaf61a6fdf74bec8c24415e590dc98b572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27da559ff9959f248db75fbb95dae6b"><td class="memItemLeft" align="right" valign="top"><a id="gaa27da559ff9959f248db75fbb95dae6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ACFGT_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa27da559ff9959f248db75fbb95dae6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0a129086504b0b4a517d9ac2c48690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga9c0a129086504b0b4a517d9ac2c48690">ADC_SC2_ACFGT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFGT_SHIFT)) &amp; ADC_SC2_ACFGT_MASK)</td></tr>
<tr class="separator:ga9c0a129086504b0b4a517d9ac2c48690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8c45960f30bb960fd14d268b7eafde"><td class="memItemLeft" align="right" valign="top"><a id="gace8c45960f30bb960fd14d268b7eafde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ACFE_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gace8c45960f30bb960fd14d268b7eafde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195dec335492d561b06a4cc443bae019"><td class="memItemLeft" align="right" valign="top"><a id="ga195dec335492d561b06a4cc443bae019"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ACFE_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga195dec335492d561b06a4cc443bae019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7694354f2e8d79359a86e4facdc1996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gaa7694354f2e8d79359a86e4facdc1996">ADC_SC2_ACFE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFE_SHIFT)) &amp; ADC_SC2_ACFE_MASK)</td></tr>
<tr class="separator:gaa7694354f2e8d79359a86e4facdc1996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c020c8970b55cd619752bdc84d2"><td class="memItemLeft" align="right" valign="top"><a id="ga25669c020c8970b55cd619752bdc84d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ADTRG_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga25669c020c8970b55cd619752bdc84d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf095f7499b92bc748f7fa7c0aaa8bc1"><td class="memItemLeft" align="right" valign="top"><a id="gaaf095f7499b92bc748f7fa7c0aaa8bc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ADTRG_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaaf095f7499b92bc748f7fa7c0aaa8bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29a088073467afcfa39e0265ffd3a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gaf29a088073467afcfa39e0265ffd3a6a">ADC_SC2_ADTRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADTRG_SHIFT)) &amp; ADC_SC2_ADTRG_MASK)</td></tr>
<tr class="separator:gaf29a088073467afcfa39e0265ffd3a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad053a37ef205c8611605d1dc4e89bf8d"><td class="memItemLeft" align="right" valign="top"><a id="gad053a37ef205c8611605d1dc4e89bf8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ADACT_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gad053a37ef205c8611605d1dc4e89bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e05ad49280a025a87a91279caaf7403"><td class="memItemLeft" align="right" valign="top"><a id="ga0e05ad49280a025a87a91279caaf7403"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC2_ADACT_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0e05ad49280a025a87a91279caaf7403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4b9ffe90e9fcdd17e39d5a9c076959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga9e4b9ffe90e9fcdd17e39d5a9c076959">ADC_SC2_ADACT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADACT_SHIFT)) &amp; ADC_SC2_ADACT_MASK)</td></tr>
<tr class="separator:ga9e4b9ffe90e9fcdd17e39d5a9c076959"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SC3 - Status and Control Register 3</h2></td></tr>
<tr class="memitem:ga677b69b096f22ecc80fff1a789d3c48d"><td class="memItemLeft" align="right" valign="top"><a id="ga677b69b096f22ecc80fff1a789d3c48d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_AVGS_MASK</b>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga677b69b096f22ecc80fff1a789d3c48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00e65ae5553df8fbeef6430a61d2f74"><td class="memItemLeft" align="right" valign="top"><a id="gad00e65ae5553df8fbeef6430a61d2f74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_AVGS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad00e65ae5553df8fbeef6430a61d2f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac693b130e0a9400fe61d0a23f5d59780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">ADC_SC3_AVGS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGS_SHIFT)) &amp; ADC_SC3_AVGS_MASK)</td></tr>
<tr class="separator:gac693b130e0a9400fe61d0a23f5d59780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb3a8cfe1a126545673ddcf733b74da"><td class="memItemLeft" align="right" valign="top"><a id="gafcb3a8cfe1a126545673ddcf733b74da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_AVGE_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gafcb3a8cfe1a126545673ddcf733b74da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d9621785ea853cf450f1b06d15e1d5"><td class="memItemLeft" align="right" valign="top"><a id="ga56d9621785ea853cf450f1b06d15e1d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_AVGE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga56d9621785ea853cf450f1b06d15e1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f16b549c4fb29fb7e24ab525fdca12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga85f16b549c4fb29fb7e24ab525fdca12">ADC_SC3_AVGE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGE_SHIFT)) &amp; ADC_SC3_AVGE_MASK)</td></tr>
<tr class="separator:ga85f16b549c4fb29fb7e24ab525fdca12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9054cd805b818a928ca4309c717466db"><td class="memItemLeft" align="right" valign="top"><a id="ga9054cd805b818a928ca4309c717466db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_ADCO_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga9054cd805b818a928ca4309c717466db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5f5e3a1378880d2a03d1662f39c308"><td class="memItemLeft" align="right" valign="top"><a id="ga8e5f5e3a1378880d2a03d1662f39c308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_ADCO_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8e5f5e3a1378880d2a03d1662f39c308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0533bb7840bfc57b7f764013808b74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gaa0533bb7840bfc57b7f764013808b74d">ADC_SC3_ADCO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_ADCO_SHIFT)) &amp; ADC_SC3_ADCO_MASK)</td></tr>
<tr class="separator:gaa0533bb7840bfc57b7f764013808b74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a706436447b6113727826e303c3fbe6"><td class="memItemLeft" align="right" valign="top"><a id="ga3a706436447b6113727826e303c3fbe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_CALF_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga3a706436447b6113727826e303c3fbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd60a35fc4c15b563078ecbd3eaa449"><td class="memItemLeft" align="right" valign="top"><a id="ga9fd60a35fc4c15b563078ecbd3eaa449"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_CALF_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9fd60a35fc4c15b563078ecbd3eaa449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671f5531ad1accd17cbea2f319523a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga671f5531ad1accd17cbea2f319523a2d">ADC_SC3_CALF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CALF_SHIFT)) &amp; ADC_SC3_CALF_MASK)</td></tr>
<tr class="separator:ga671f5531ad1accd17cbea2f319523a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec589c9101684eeac4af85452ed3673"><td class="memItemLeft" align="right" valign="top"><a id="ga0ec589c9101684eeac4af85452ed3673"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_CAL_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga0ec589c9101684eeac4af85452ed3673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808101f85e6ceff194c212faacf4bd9d"><td class="memItemLeft" align="right" valign="top"><a id="ga808101f85e6ceff194c212faacf4bd9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SC3_CAL_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga808101f85e6ceff194c212faacf4bd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfd643a932720e0eba32688dca9c795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga1bfd643a932720e0eba32688dca9c795">ADC_SC3_CAL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CAL_SHIFT)) &amp; ADC_SC3_CAL_MASK)</td></tr>
<tr class="separator:ga1bfd643a932720e0eba32688dca9c795"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OFS - ADC Offset Correction Register</h2></td></tr>
<tr class="memitem:ga1532ae43eb63d6c071f531cca89fdb68"><td class="memItemLeft" align="right" valign="top"><a id="ga1532ae43eb63d6c071f531cca89fdb68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFS_OFS_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga1532ae43eb63d6c071f531cca89fdb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86de5d25a5433db6e96700e2d000ad07"><td class="memItemLeft" align="right" valign="top"><a id="ga86de5d25a5433db6e96700e2d000ad07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFS_OFS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga86de5d25a5433db6e96700e2d000ad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48888faa6b880f4011253b53413f37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">ADC_OFS_OFS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_OFS_OFS_SHIFT)) &amp; ADC_OFS_OFS_MASK)</td></tr>
<tr class="separator:gad48888faa6b880f4011253b53413f37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PG - ADC Plus-Side Gain Register</h2></td></tr>
<tr class="memitem:ga0619279d8dcf43af1fda9f27090ae51b"><td class="memItemLeft" align="right" valign="top"><a id="ga0619279d8dcf43af1fda9f27090ae51b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_PG_PG_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga0619279d8dcf43af1fda9f27090ae51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014623fb35c473d12ff7fc64c3e8cfe3"><td class="memItemLeft" align="right" valign="top"><a id="ga014623fb35c473d12ff7fc64c3e8cfe3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_PG_PG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga014623fb35c473d12ff7fc64c3e8cfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6bf1c895aa431e08bed733de13e71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga4b6bf1c895aa431e08bed733de13e71e">ADC_PG_PG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_PG_PG_SHIFT)) &amp; ADC_PG_PG_MASK)</td></tr>
<tr class="separator:ga4b6bf1c895aa431e08bed733de13e71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
MG - ADC Minus-Side Gain Register</h2></td></tr>
<tr class="memitem:ga9f415258af1bad0159dd605efccd043b"><td class="memItemLeft" align="right" valign="top"><a id="ga9f415258af1bad0159dd605efccd043b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_MG_MG_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga9f415258af1bad0159dd605efccd043b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2717da089f0de5bd41ef91001b7cfe"><td class="memItemLeft" align="right" valign="top"><a id="ga4b2717da089f0de5bd41ef91001b7cfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_MG_MG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4b2717da089f0de5bd41ef91001b7cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca09277ff124324eca091b84eb116176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gaca09277ff124324eca091b84eb116176">ADC_MG_MG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_MG_MG_SHIFT)) &amp; ADC_MG_MG_MASK)</td></tr>
<tr class="separator:gaca09277ff124324eca091b84eb116176"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLPD - ADC Plus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:gaae8d6090ede9d73497ae3e0b4fa2c6cd"><td class="memItemLeft" align="right" valign="top"><a id="gaae8d6090ede9d73497ae3e0b4fa2c6cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLPD_CLPD_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:gaae8d6090ede9d73497ae3e0b4fa2c6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a354b0de262fc93f30472e99bbe9bc"><td class="memItemLeft" align="right" valign="top"><a id="ga14a354b0de262fc93f30472e99bbe9bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLPD_CLPD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga14a354b0de262fc93f30472e99bbe9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24bf778e8245118707b43a195a7ddf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gad24bf778e8245118707b43a195a7ddf3">ADC_CLPD_CLPD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPD_CLPD_SHIFT)) &amp; ADC_CLPD_CLPD_MASK)</td></tr>
<tr class="separator:gad24bf778e8245118707b43a195a7ddf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLPS - ADC Plus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:gaccedf61066feb0b1c6d6bd7794d2a79c"><td class="memItemLeft" align="right" valign="top"><a id="gaccedf61066feb0b1c6d6bd7794d2a79c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLPS_CLPS_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:gaccedf61066feb0b1c6d6bd7794d2a79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f5e6c337622e8c4b8d03201e1c2d11"><td class="memItemLeft" align="right" valign="top"><a id="ga94f5e6c337622e8c4b8d03201e1c2d11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLPS_CLPS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga94f5e6c337622e8c4b8d03201e1c2d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8e212b6c7c8504784c5af551e2b6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">ADC_CLPS_CLPS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPS_CLPS_SHIFT)) &amp; ADC_CLPS_CLPS_MASK)</td></tr>
<tr class="separator:ga7b8e212b6c7c8504784c5af551e2b6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLP4 - ADC Plus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga877d163ca4067627ebb29125d75eb757"><td class="memItemLeft" align="right" valign="top"><a id="ga877d163ca4067627ebb29125d75eb757"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP4_CLP4_MASK</b>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:ga877d163ca4067627ebb29125d75eb757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee16600c1dd7fefead073d24320818a4"><td class="memItemLeft" align="right" valign="top"><a id="gaee16600c1dd7fefead073d24320818a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP4_CLP4_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaee16600c1dd7fefead073d24320818a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1366655a895ce73fc06cd74002258a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gac1366655a895ce73fc06cd74002258a5">ADC_CLP4_CLP4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP4_CLP4_SHIFT)) &amp; ADC_CLP4_CLP4_MASK)</td></tr>
<tr class="separator:gac1366655a895ce73fc06cd74002258a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLP3 - ADC Plus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:gaeae73e0daf3e9a9174024850a719768d"><td class="memItemLeft" align="right" valign="top"><a id="gaeae73e0daf3e9a9174024850a719768d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP3_CLP3_MASK</b>&#160;&#160;&#160;(0x1FFU)</td></tr>
<tr class="separator:gaeae73e0daf3e9a9174024850a719768d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eef257b72d4181481aa5e3bf0a85732"><td class="memItemLeft" align="right" valign="top"><a id="ga9eef257b72d4181481aa5e3bf0a85732"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP3_CLP3_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9eef257b72d4181481aa5e3bf0a85732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0884b7fa6046cdcb1cce1eb2511baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">ADC_CLP3_CLP3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP3_CLP3_SHIFT)) &amp; ADC_CLP3_CLP3_MASK)</td></tr>
<tr class="separator:ga3f0884b7fa6046cdcb1cce1eb2511baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLP2 - ADC Plus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga2d10a369ac0c13f4ee3535e9f45a5d17"><td class="memItemLeft" align="right" valign="top"><a id="ga2d10a369ac0c13f4ee3535e9f45a5d17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP2_CLP2_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga2d10a369ac0c13f4ee3535e9f45a5d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga071963a7a6ff4f1b72c79c66aee09043"><td class="memItemLeft" align="right" valign="top"><a id="ga071963a7a6ff4f1b72c79c66aee09043"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP2_CLP2_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga071963a7a6ff4f1b72c79c66aee09043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b88c4499b2da56a5919cb15dcdc5dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">ADC_CLP2_CLP2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP2_CLP2_SHIFT)) &amp; ADC_CLP2_CLP2_MASK)</td></tr>
<tr class="separator:ga9b88c4499b2da56a5919cb15dcdc5dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLP1 - ADC Plus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga597fddbb6d859ea54a49dd4a1eea72fb"><td class="memItemLeft" align="right" valign="top"><a id="ga597fddbb6d859ea54a49dd4a1eea72fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP1_CLP1_MASK</b>&#160;&#160;&#160;(0x7FU)</td></tr>
<tr class="separator:ga597fddbb6d859ea54a49dd4a1eea72fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34e145666bb569d17f381665d6f5156"><td class="memItemLeft" align="right" valign="top"><a id="gab34e145666bb569d17f381665d6f5156"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP1_CLP1_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab34e145666bb569d17f381665d6f5156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48a7a2edeb5d0485c5cdfdf19bd3e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">ADC_CLP1_CLP1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP1_CLP1_SHIFT)) &amp; ADC_CLP1_CLP1_MASK)</td></tr>
<tr class="separator:gaf48a7a2edeb5d0485c5cdfdf19bd3e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLP0 - ADC Plus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga7a8099e7e4fcb450308767ab0df8e458"><td class="memItemLeft" align="right" valign="top"><a id="ga7a8099e7e4fcb450308767ab0df8e458"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP0_CLP0_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ga7a8099e7e4fcb450308767ab0df8e458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3035c445e10948c653ac0a028008109"><td class="memItemLeft" align="right" valign="top"><a id="gad3035c445e10948c653ac0a028008109"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLP0_CLP0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad3035c445e10948c653ac0a028008109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec1b8f6f0baa869f77385865e51a20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">ADC_CLP0_CLP0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP0_CLP0_SHIFT)) &amp; ADC_CLP0_CLP0_MASK)</td></tr>
<tr class="separator:ga8ec1b8f6f0baa869f77385865e51a20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLMD - ADC Minus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga45c4117ad9fba213c3d338cf6280cb75"><td class="memItemLeft" align="right" valign="top"><a id="ga45c4117ad9fba213c3d338cf6280cb75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLMD_CLMD_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ga45c4117ad9fba213c3d338cf6280cb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872bf108b50c6dd439ddc1294f104fe5"><td class="memItemLeft" align="right" valign="top"><a id="ga872bf108b50c6dd439ddc1294f104fe5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLMD_CLMD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga872bf108b50c6dd439ddc1294f104fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8066beb7ed493b4d9964fffd3cdefd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">ADC_CLMD_CLMD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMD_CLMD_SHIFT)) &amp; ADC_CLMD_CLMD_MASK)</td></tr>
<tr class="separator:ga8066beb7ed493b4d9964fffd3cdefd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLMS - ADC Minus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga108adc09b24001dddfd498e14213fea6"><td class="memItemLeft" align="right" valign="top"><a id="ga108adc09b24001dddfd498e14213fea6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLMS_CLMS_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ga108adc09b24001dddfd498e14213fea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0e92adb89c86d0523958a947288808"><td class="memItemLeft" align="right" valign="top"><a id="gabe0e92adb89c86d0523958a947288808"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLMS_CLMS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabe0e92adb89c86d0523958a947288808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a90dcd2d54b25cc64ad18d6b9d4f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">ADC_CLMS_CLMS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMS_CLMS_SHIFT)) &amp; ADC_CLMS_CLMS_MASK)</td></tr>
<tr class="separator:ga83a90dcd2d54b25cc64ad18d6b9d4f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLM4 - ADC Minus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga9f8f5b63268c5b87f04ee884579a385b"><td class="memItemLeft" align="right" valign="top"><a id="ga9f8f5b63268c5b87f04ee884579a385b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM4_CLM4_MASK</b>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:ga9f8f5b63268c5b87f04ee884579a385b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9121fc54ce9386fdc4c1d05f45d0de"><td class="memItemLeft" align="right" valign="top"><a id="gafa9121fc54ce9386fdc4c1d05f45d0de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM4_CLM4_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafa9121fc54ce9386fdc4c1d05f45d0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44edd7b22b26259838f02e5348e2449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gad44edd7b22b26259838f02e5348e2449">ADC_CLM4_CLM4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM4_CLM4_SHIFT)) &amp; ADC_CLM4_CLM4_MASK)</td></tr>
<tr class="separator:gad44edd7b22b26259838f02e5348e2449"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLM3 - ADC Minus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga546b5a27d980deed324add231c050a6f"><td class="memItemLeft" align="right" valign="top"><a id="ga546b5a27d980deed324add231c050a6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM3_CLM3_MASK</b>&#160;&#160;&#160;(0x1FFU)</td></tr>
<tr class="separator:ga546b5a27d980deed324add231c050a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bdd0a97bea9576ea5c9eccd54c08940"><td class="memItemLeft" align="right" valign="top"><a id="ga9bdd0a97bea9576ea5c9eccd54c08940"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM3_CLM3_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9bdd0a97bea9576ea5c9eccd54c08940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf9cd66317e1c61f7daacabd0d95904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gaccf9cd66317e1c61f7daacabd0d95904">ADC_CLM3_CLM3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM3_CLM3_SHIFT)) &amp; ADC_CLM3_CLM3_MASK)</td></tr>
<tr class="separator:gaccf9cd66317e1c61f7daacabd0d95904"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLM2 - ADC Minus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga815d6f1bf2d38384c8fd0dd4f07f7a08"><td class="memItemLeft" align="right" valign="top"><a id="ga815d6f1bf2d38384c8fd0dd4f07f7a08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM2_CLM2_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga815d6f1bf2d38384c8fd0dd4f07f7a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945ed262c088eecda09d679df33ab193"><td class="memItemLeft" align="right" valign="top"><a id="ga945ed262c088eecda09d679df33ab193"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM2_CLM2_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga945ed262c088eecda09d679df33ab193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2366c7a7142228c95c81d4d11c90b2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">ADC_CLM2_CLM2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM2_CLM2_SHIFT)) &amp; ADC_CLM2_CLM2_MASK)</td></tr>
<tr class="separator:ga2366c7a7142228c95c81d4d11c90b2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLM1 - ADC Minus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:gaf576a4eb27b1478ea37a1b35bf6b869f"><td class="memItemLeft" align="right" valign="top"><a id="gaf576a4eb27b1478ea37a1b35bf6b869f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM1_CLM1_MASK</b>&#160;&#160;&#160;(0x7FU)</td></tr>
<tr class="separator:gaf576a4eb27b1478ea37a1b35bf6b869f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83765be6a54aab249c89a0f47afb023"><td class="memItemLeft" align="right" valign="top"><a id="gae83765be6a54aab249c89a0f47afb023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM1_CLM1_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae83765be6a54aab249c89a0f47afb023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77d03fd2d07583049ec6496092b3a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#gac77d03fd2d07583049ec6496092b3a40">ADC_CLM1_CLM1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM1_CLM1_SHIFT)) &amp; ADC_CLM1_CLM1_MASK)</td></tr>
<tr class="separator:gac77d03fd2d07583049ec6496092b3a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLM0 - ADC Minus-Side General Calibration Value Register</h2></td></tr>
<tr class="memitem:ga2f9f36fb3b4eceab2198582865dc5b14"><td class="memItemLeft" align="right" valign="top"><a id="ga2f9f36fb3b4eceab2198582865dc5b14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM0_CLM0_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ga2f9f36fb3b4eceab2198582865dc5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a5fd710a47f83c5ee3fd083f430a66"><td class="memItemLeft" align="right" valign="top"><a id="gaf5a5fd710a47f83c5ee3fd083f430a66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CLM0_CLM0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf5a5fd710a47f83c5ee3fd083f430a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388deb317a8fa21fa77fc0d5df262966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html#ga388deb317a8fa21fa77fc0d5df262966">ADC_CLM0_CLM0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM0_CLM0_SHIFT)) &amp; ADC_CLM0_CLM0_MASK)</td></tr>
<tr class="separator:ga388deb317a8fa21fa77fc0d5df262966"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1f7b28bec60a20af8775724a4b33a6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f7b28bec60a20af8775724a4b33a6e6">&#9670;&nbsp;</a></span>ADC_CFG1_ADICLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG1_ADICLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADICLK_SHIFT)) &amp; ADC_CFG1_ADICLK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADICLK - Input Clock Select 0b00..Bus clock 0b01..Bus clock divided by 2(BUSCLK/2) 0b10..Alternate clock (ALTCLK) 0b11..Asynchronous clock (ADACK) </p>

</div>
</div>
<a id="ga7407a87e3d32012930901336c97b7694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7407a87e3d32012930901336c97b7694">&#9670;&nbsp;</a></span>ADC_CFG1_ADIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG1_ADIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADIV_SHIFT)) &amp; ADC_CFG1_ADIV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADIV - Clock Divide Select 0b00..The divide ratio is 1 and the clock rate is input clock. 0b01..The divide ratio is 2 and the clock rate is (input clock)/2. 0b10..The divide ratio is 4 and the clock rate is (input clock)/4. 0b11..The divide ratio is 8 and the clock rate is (input clock)/8. </p>

</div>
</div>
<a id="ga614be72cb30e582c26d0b006b1aa9480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614be72cb30e582c26d0b006b1aa9480">&#9670;&nbsp;</a></span>ADC_CFG1_ADLPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG1_ADLPC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLPC_SHIFT)) &amp; ADC_CFG1_ADLPC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADLPC - Low-Power Configuration 0b0..Normal power configuration. 0b1..Low-power configuration. The power is reduced at the expense of maximum clock speed. </p>

</div>
</div>
<a id="ga83a0b2b8e5d22c85bc752995eadc23c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a0b2b8e5d22c85bc752995eadc23c8">&#9670;&nbsp;</a></span>ADC_CFG1_ADLSMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG1_ADLSMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLSMP_SHIFT)) &amp; ADC_CFG1_ADLSMP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADLSMP - Sample Time Configuration 0b0..Short sample time. 0b1..Long sample time. </p>

</div>
</div>
<a id="gabdbbdc3e2263f1d453aac3fef184d997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdbbdc3e2263f1d453aac3fef184d997">&#9670;&nbsp;</a></span>ADC_CFG1_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG1_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_MODE_SHIFT)) &amp; ADC_CFG1_MODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE - Conversion mode selection 0b00..When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output. 0b01..When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output. 0b10..When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2's complement output 0b11..When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2's complement output </p>

</div>
</div>
<a id="ga50dca8b1fee08be88a54965c18aa3f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50dca8b1fee08be88a54965c18aa3f34">&#9670;&nbsp;</a></span>ADC_CFG2_ADACKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG2_ADACKEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADACKEN_SHIFT)) &amp; ADC_CFG2_ADACKEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADACKEN - Asynchronous Clock Output Enable 0b0..Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active. 0b1..Asynchronous clock and clock output is enabled regardless of the state of the ADC. </p>

</div>
</div>
<a id="ga450ab5053af7a32f369bc1436b35d7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga450ab5053af7a32f369bc1436b35d7f5">&#9670;&nbsp;</a></span>ADC_CFG2_ADHSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG2_ADHSC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADHSC_SHIFT)) &amp; ADC_CFG2_ADHSC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADHSC - High-Speed Configuration 0b0..Normal conversion sequence selected. 0b1..High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time. </p>

</div>
</div>
<a id="gae23653c06f0dfe00b27a15ef15138c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae23653c06f0dfe00b27a15ef15138c8e">&#9670;&nbsp;</a></span>ADC_CFG2_ADLSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG2_ADLSTS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADLSTS_SHIFT)) &amp; ADC_CFG2_ADLSTS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADLSTS - Long Sample Time Select 0b00..Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total. 0b01..12 extra ADCK cycles; 16 ADCK cycles total sample time. 0b10..6 extra ADCK cycles; 10 ADCK cycles total sample time. 0b11..2 extra ADCK cycles; 6 ADCK cycles total sample time. </p>

</div>
</div>
<a id="ga6aeafd3ea1d2b27884cf4d6b15818398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aeafd3ea1d2b27884cf4d6b15818398">&#9670;&nbsp;</a></span>ADC_CFG2_MUXSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CFG2_MUXSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_MUXSEL_SHIFT)) &amp; ADC_CFG2_MUXSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUXSEL - ADC Mux Select 0b0..ADxxa channels are selected. 0b1..ADxxb channels are selected. </p>

</div>
</div>
<a id="ga388deb317a8fa21fa77fc0d5df262966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga388deb317a8fa21fa77fc0d5df262966">&#9670;&nbsp;</a></span>ADC_CLM0_CLM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLM0_CLM0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM0_CLM0_SHIFT)) &amp; ADC_CLM0_CLM0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLM0 - Calibration Value </p>

</div>
</div>
<a id="gac77d03fd2d07583049ec6496092b3a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac77d03fd2d07583049ec6496092b3a40">&#9670;&nbsp;</a></span>ADC_CLM1_CLM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLM1_CLM1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM1_CLM1_SHIFT)) &amp; ADC_CLM1_CLM1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLM1 - Calibration Value </p>

</div>
</div>
<a id="ga2366c7a7142228c95c81d4d11c90b2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2366c7a7142228c95c81d4d11c90b2b1">&#9670;&nbsp;</a></span>ADC_CLM2_CLM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLM2_CLM2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM2_CLM2_SHIFT)) &amp; ADC_CLM2_CLM2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLM2 - Calibration Value </p>

</div>
</div>
<a id="gaccf9cd66317e1c61f7daacabd0d95904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf9cd66317e1c61f7daacabd0d95904">&#9670;&nbsp;</a></span>ADC_CLM3_CLM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLM3_CLM3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM3_CLM3_SHIFT)) &amp; ADC_CLM3_CLM3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLM3 - Calibration Value </p>

</div>
</div>
<a id="gad44edd7b22b26259838f02e5348e2449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad44edd7b22b26259838f02e5348e2449">&#9670;&nbsp;</a></span>ADC_CLM4_CLM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLM4_CLM4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM4_CLM4_SHIFT)) &amp; ADC_CLM4_CLM4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLM4 - Calibration Value </p>

</div>
</div>
<a id="ga8066beb7ed493b4d9964fffd3cdefd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8066beb7ed493b4d9964fffd3cdefd7a">&#9670;&nbsp;</a></span>ADC_CLMD_CLMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLMD_CLMD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMD_CLMD_SHIFT)) &amp; ADC_CLMD_CLMD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLMD - Calibration Value </p>

</div>
</div>
<a id="ga83a90dcd2d54b25cc64ad18d6b9d4f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a90dcd2d54b25cc64ad18d6b9d4f07">&#9670;&nbsp;</a></span>ADC_CLMS_CLMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLMS_CLMS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMS_CLMS_SHIFT)) &amp; ADC_CLMS_CLMS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLMS - Calibration Value </p>

</div>
</div>
<a id="ga8ec1b8f6f0baa869f77385865e51a20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ec1b8f6f0baa869f77385865e51a20d">&#9670;&nbsp;</a></span>ADC_CLP0_CLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLP0_CLP0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP0_CLP0_SHIFT)) &amp; ADC_CLP0_CLP0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLP0 - Calibration Value </p>

</div>
</div>
<a id="gaf48a7a2edeb5d0485c5cdfdf19bd3e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">&#9670;&nbsp;</a></span>ADC_CLP1_CLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLP1_CLP1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP1_CLP1_SHIFT)) &amp; ADC_CLP1_CLP1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLP1 - Calibration Value </p>

</div>
</div>
<a id="ga9b88c4499b2da56a5919cb15dcdc5dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b88c4499b2da56a5919cb15dcdc5dab">&#9670;&nbsp;</a></span>ADC_CLP2_CLP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLP2_CLP2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP2_CLP2_SHIFT)) &amp; ADC_CLP2_CLP2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLP2 - Calibration Value </p>

</div>
</div>
<a id="ga3f0884b7fa6046cdcb1cce1eb2511baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f0884b7fa6046cdcb1cce1eb2511baf">&#9670;&nbsp;</a></span>ADC_CLP3_CLP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLP3_CLP3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP3_CLP3_SHIFT)) &amp; ADC_CLP3_CLP3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLP3 - Calibration Value </p>

</div>
</div>
<a id="gac1366655a895ce73fc06cd74002258a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1366655a895ce73fc06cd74002258a5">&#9670;&nbsp;</a></span>ADC_CLP4_CLP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLP4_CLP4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP4_CLP4_SHIFT)) &amp; ADC_CLP4_CLP4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLP4 - Calibration Value </p>

</div>
</div>
<a id="gad24bf778e8245118707b43a195a7ddf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24bf778e8245118707b43a195a7ddf3">&#9670;&nbsp;</a></span>ADC_CLPD_CLPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLPD_CLPD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPD_CLPD_SHIFT)) &amp; ADC_CLPD_CLPD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLPD - Calibration Value </p>

</div>
</div>
<a id="ga7b8e212b6c7c8504784c5af551e2b6bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b8e212b6c7c8504784c5af551e2b6bd">&#9670;&nbsp;</a></span>ADC_CLPS_CLPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLPS_CLPS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPS_CLPS_SHIFT)) &amp; ADC_CLPS_CLPS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLPS - Calibration Value </p>

</div>
</div>
<a id="ga941b887791f6ce780cb100ff3ef98407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga941b887791f6ce780cb100ff3ef98407">&#9670;&nbsp;</a></span>ADC_CV1_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CV1_CV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV1_CV_SHIFT)) &amp; ADC_CV1_CV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CV - Compare Value. </p>

</div>
</div>
<a id="gaa4d71a13e422a14048307c0acab90841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d71a13e422a14048307c0acab90841">&#9670;&nbsp;</a></span>ADC_CV2_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CV2_CV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV2_CV_SHIFT)) &amp; ADC_CV2_CV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CV - Compare Value. </p>

</div>
</div>
<a id="gaca09277ff124324eca091b84eb116176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca09277ff124324eca091b84eb116176">&#9670;&nbsp;</a></span>ADC_MG_MG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MG_MG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_MG_MG_SHIFT)) &amp; ADC_MG_MG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MG - Minus-Side Gain </p>

</div>
</div>
<a id="gad48888faa6b880f4011253b53413f37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad48888faa6b880f4011253b53413f37b">&#9670;&nbsp;</a></span>ADC_OFS_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OFS_OFS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_OFS_OFS_SHIFT)) &amp; ADC_OFS_OFS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OFS - Offset Error Correction Value </p>

</div>
</div>
<a id="ga4b6bf1c895aa431e08bed733de13e71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b6bf1c895aa431e08bed733de13e71e">&#9670;&nbsp;</a></span>ADC_PG_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PG_PG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_PG_PG_SHIFT)) &amp; ADC_PG_PG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PG - Plus-Side Gain </p>

</div>
</div>
<a id="ga170d774b5b873c5b8355cd8a57810f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga170d774b5b873c5b8355cd8a57810f32">&#9670;&nbsp;</a></span>ADC_R_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_R_D</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_R_D_SHIFT)) &amp; ADC_R_D_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>D - Data result </p>

</div>
</div>
<a id="gab2ec3f01d5b560d3f839439b038f3981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2ec3f01d5b560d3f839439b038f3981">&#9670;&nbsp;</a></span>ADC_SC1_ADCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC1_ADCH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_ADCH_SHIFT)) &amp; ADC_SC1_ADCH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADCH - Input channel select 0b00000..When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input. 0b00001..When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input. 0b00010..When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input. 0b00011..When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input. 0b00100..When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved. 0b00101..When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved. 0b00110..When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved. 0b00111..When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved. 0b01000..When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved. 0b01001..When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved. 0b01010..When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved. 0b01011..When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved. 0b01100..When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved. 0b01101..When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 0b01110..When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 0b01111..When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 0b10000..When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 0b10001..When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 0b10010..When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 0b10011..When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 0b10100..When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 0b10101..When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 0b10110..When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved. 0b10111..When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 0b11000..Reserved. 0b11001..Reserved. 0b11010..When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input. 0b11011..When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input. 0b11100..Reserved. 0b11101..When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]. 0b11110..When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]. 0b11111..Module is disabled. </p>

</div>
</div>
<a id="ga63500f6af77c0494e67395a35716285b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63500f6af77c0494e67395a35716285b">&#9670;&nbsp;</a></span>ADC_SC1_AIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC1_AIEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_AIEN_SHIFT)) &amp; ADC_SC1_AIEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AIEN - Interrupt Enable 0b0..Conversion complete interrupt is disabled. 0b1..Conversion complete interrupt is enabled. </p>

</div>
</div>
<a id="ga9393e3e7b4f420e8871e93d81302ddef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9393e3e7b4f420e8871e93d81302ddef">&#9670;&nbsp;</a></span>ADC_SC1_COCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC1_COCO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_COCO_SHIFT)) &amp; ADC_SC1_COCO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COCO - Conversion Complete Flag 0b0..Conversion is not completed. 0b1..Conversion is completed. </p>

</div>
</div>
<a id="ga565092499830413abb547372e66efab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565092499830413abb547372e66efab1">&#9670;&nbsp;</a></span>ADC_SC1_DIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC1_DIFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_DIFF_SHIFT)) &amp; ADC_SC1_DIFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIFF - Differential Mode Enable 0b0..Single-ended conversions and input channels are selected. 0b1..Differential conversions and input channels are selected. </p>

</div>
</div>
<a id="gaa7694354f2e8d79359a86e4facdc1996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7694354f2e8d79359a86e4facdc1996">&#9670;&nbsp;</a></span>ADC_SC2_ACFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC2_ACFE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFE_SHIFT)) &amp; ADC_SC2_ACFE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACFE - Compare Function Enable 0b0..Compare function disabled. 0b1..Compare function enabled. </p>

</div>
</div>
<a id="ga9c0a129086504b0b4a517d9ac2c48690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0a129086504b0b4a517d9ac2c48690">&#9670;&nbsp;</a></span>ADC_SC2_ACFGT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC2_ACFGT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFGT_SHIFT)) &amp; ADC_SC2_ACFGT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACFGT - Compare Function Greater Than Enable 0b0..Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2. 0b1..Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2. </p>

</div>
</div>
<a id="gad7fb3f932510bfc9289e81b533ab0e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fb3f932510bfc9289e81b533ab0e3c">&#9670;&nbsp;</a></span>ADC_SC2_ACREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC2_ACREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACREN_SHIFT)) &amp; ADC_SC2_ACREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACREN - Compare Function Range Enable 0b0..Range function disabled. Only CV1 is compared. 0b1..Range function enabled. Both CV1 and CV2 are compared. </p>

</div>
</div>
<a id="ga9e4b9ffe90e9fcdd17e39d5a9c076959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e4b9ffe90e9fcdd17e39d5a9c076959">&#9670;&nbsp;</a></span>ADC_SC2_ADACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC2_ADACT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADACT_SHIFT)) &amp; ADC_SC2_ADACT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADACT - Conversion Active 0b0..Conversion not in progress. 0b1..Conversion in progress. </p>

</div>
</div>
<a id="gaf29a088073467afcfa39e0265ffd3a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29a088073467afcfa39e0265ffd3a6a">&#9670;&nbsp;</a></span>ADC_SC2_ADTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC2_ADTRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADTRG_SHIFT)) &amp; ADC_SC2_ADTRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADTRG - Conversion Trigger Select 0b0..Software trigger selected. 0b1..Hardware trigger selected. </p>

</div>
</div>
<a id="ga8917f7dbaa5ca1d78f2fddb82a9e004d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8917f7dbaa5ca1d78f2fddb82a9e004d">&#9670;&nbsp;</a></span>ADC_SC2_DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC2_DMAEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_DMAEN_SHIFT)) &amp; ADC_SC2_DMAEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMAEN - DMA Enable 0b0..DMA is disabled. 0b1..DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted. </p>

</div>
</div>
<a id="gacac3b41d5c2bb74a8c614f200f0c0a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacac3b41d5c2bb74a8c614f200f0c0a36">&#9670;&nbsp;</a></span>ADC_SC2_REFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC2_REFSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_REFSEL_SHIFT)) &amp; ADC_SC2_REFSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFSEL - Voltage Reference Selection 0b00..Default voltage reference pin pair, that is, external pins VREFH and VREFL 0b01..Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU 0b10..Reserved 0b11..Reserved </p>

</div>
</div>
<a id="gaa0533bb7840bfc57b7f764013808b74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0533bb7840bfc57b7f764013808b74d">&#9670;&nbsp;</a></span>ADC_SC3_ADCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC3_ADCO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_ADCO_SHIFT)) &amp; ADC_SC3_ADCO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADCO - Continuous Conversion Enable 0b0..One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion. 0b1..Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion. </p>

</div>
</div>
<a id="ga85f16b549c4fb29fb7e24ab525fdca12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85f16b549c4fb29fb7e24ab525fdca12">&#9670;&nbsp;</a></span>ADC_SC3_AVGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC3_AVGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGE_SHIFT)) &amp; ADC_SC3_AVGE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AVGE - Hardware Average Enable 0b0..Hardware average function disabled. 0b1..Hardware average function enabled. </p>

</div>
</div>
<a id="gac693b130e0a9400fe61d0a23f5d59780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac693b130e0a9400fe61d0a23f5d59780">&#9670;&nbsp;</a></span>ADC_SC3_AVGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC3_AVGS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGS_SHIFT)) &amp; ADC_SC3_AVGS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AVGS - Hardware Average Select 0b00..4 samples averaged. 0b01..8 samples averaged. 0b10..16 samples averaged. 0b11..32 samples averaged. </p>

</div>
</div>
<a id="ga1bfd643a932720e0eba32688dca9c795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bfd643a932720e0eba32688dca9c795">&#9670;&nbsp;</a></span>ADC_SC3_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC3_CAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CAL_SHIFT)) &amp; ADC_SC3_CAL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAL - Calibration </p>

</div>
</div>
<a id="ga671f5531ad1accd17cbea2f319523a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671f5531ad1accd17cbea2f319523a2d">&#9670;&nbsp;</a></span>ADC_SC3_CALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SC3_CALF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CALF_SHIFT)) &amp; ADC_SC3_CALF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CALF - Calibration Failed Flag 0b0..Calibration completed normally. 0b1..Calibration failed. ADC accuracy specifications are not guaranteed. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
