// Seed: 2487185851
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = 1;
  assign id_1 = id_3;
endmodule
module module_1;
  always @(1 or posedge id_1 == 1)
    forever begin : LABEL_0
      id_1 <= #1 1;
      $display(1'b0);
    end
  wire id_2;
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  logic [7:0] id_13;
  assign id_8 = id_13;
  assign id_10[1'b0] = id_3;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14,
      id_2,
      id_2,
      id_2
  );
  wire id_16;
  wire id_17;
  genvar id_18;
endmodule
