** Name: SimpleTwoStageOpAmp_SimpleOpAmp33_11

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp33_11 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=3e-6 W=9e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=15e-6
mDiodeTransistorPmos3 outVoltageBiasXXpXX1 outVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=27e-6
mDiodeTransistorPmos4 FirstStageYinnerSourceLoad1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=2e-6 W=183e-6
mNormalTransistorNmos5 out ibias SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=3e-6 W=190e-6
mNormalTransistorNmos6 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=44e-6
mNormalTransistorNmos7 outVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=416e-6
mNormalTransistorNmos8 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=44e-6
mNormalTransistorNmos9 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=246e-6
mNormalTransistorNmos10 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=3e-6 W=253e-6
mNormalTransistorNmos11 SecondStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=600e-6
mNormalTransistorPmos12 out outVoltageBiasXXpXX1 SecondStageYinnerTransconductance SecondStageYinnerTransconductance pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos13 outFirstStage outVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=121e-6
mNormalTransistorPmos14 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=2e-6 W=183e-6
mNormalTransistorPmos15 SecondStageYinnerTransconductance outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=352e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 10.3001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp33_11

** Expected Performance Values: 
** Gain: 140 dB
** Power consumption: 4.22601 mW
** Area: 7635 (mu_m)^2
** Transit frequency: 6.36501 MHz
** Transit frequency with error factor: 6.35778 MHz
** Slew rate: 15.5559 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 98 dB
** negPSRR: 159 dB
** posPSRR: 98 dB
** VoutMax: 4.56001 V
** VoutMin: 0.830001 V
** VcmMax: 4.43001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 274.142 muA
** DiodeTransistorPmos: -80.4929 muA
** NormalTransistorPmos: -80.4929 muA
** NormalTransistorPmos: -80.4929 muA
** NormalTransistorNmos: 160.984 muA
** NormalTransistorNmos: 160.983 muA
** NormalTransistorNmos: 80.4921 muA
** NormalTransistorNmos: 80.4921 muA
** NormalTransistorNmos: 399.992 muA
** NormalTransistorNmos: 399.992 muA
** NormalTransistorPmos: -399.991 muA
** NormalTransistorPmos: -399.992 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -274.141 muA


** Expected Voltages: 
** ibias: 1.16101  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 4.18501  V
** outSourceVoltageBiasXXnXX1: 0.558001  V
** outVoltageBiasXXpXX1: 3.68601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.21401  V
** innerStageBias: 0.606001  V
** innerTransistorStack2Load1: 4.44201  V
** sourceTransconductance: 1.70801  V
** innerStageBias: 0.482001  V
** innerTransconductance: 4.44301  V


.END