

================================================================
== Vitis HLS Report for 'master_Pipeline_VITIS_LOOP_143_2'
================================================================
* Date:           Tue May 31 15:50:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.127 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_2  |       34|       34|        32|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     325|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     325|     109|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |ddiv_64ns_64ns_64_17_no_dsp_1_U37  |ddiv_64ns_64ns_64_17_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_42_32_1_1_U39                  |mux_42_32_1_1                  |        0|   0|  0|  20|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                              |                               |        0|   0|  0|  20|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_128_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln143_fu_122_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_52                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv4_i_reg_193                    |  64|   0|   64|          0|
    |div_i_reg_203                      |  64|   0|   64|          0|
    |i_1_reg_179                        |   3|   0|    3|          0|
    |i_fu_52                            |   3|   0|    3|          0|
    |tmp_2_reg_198                      |  64|   0|   64|          0|
    |i_1_reg_179                        |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 325|  32|  264|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1006_p_din0   |  out|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1006_p_dout0  |   in|   32|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1006_p_ce     |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1009_p_din0   |  out|   32|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1009_p_dout0  |   in|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_1009_p_ce     |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_398_p_din0    |  out|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_398_p_din1    |  out|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_398_p_dout0   |   in|   64|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|grp_fu_398_p_ce      |  out|    1|  ap_ctrl_hs|  master_Pipeline_VITIS_LOOP_143_2|  return value|
|den2_0_0_01          |   in|   32|     ap_none|                       den2_0_0_01|        scalar|
|den2_0_1_02          |   in|   32|     ap_none|                       den2_0_1_02|        scalar|
|den2_0_2_03          |   in|   32|     ap_none|                       den2_0_2_03|        scalar|
|den2_0_3_04          |   in|   32|     ap_none|                       den2_0_3_04|        scalar|
|sum                  |   in|   64|     ap_none|                               sum|        scalar|
|out_r_address0       |  out|    2|   ap_memory|                             out_r|         array|
|out_r_ce0            |  out|    1|   ap_memory|                             out_r|         array|
|out_r_we0            |  out|    1|   ap_memory|                             out_r|         array|
|out_r_d0             |  out|   32|   ap_memory|                             out_r|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.75>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sum_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum"   --->   Operation 37 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%den2_0_3_04_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %den2_0_3_04"   --->   Operation 38 'read' 'den2_0_3_04_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%den2_0_2_03_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %den2_0_2_03"   --->   Operation 39 'read' 'den2_0_2_03_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%den2_0_1_02_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %den2_0_1_02"   --->   Operation 40 'read' 'den2_0_1_02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%den2_0_0_01_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %den2_0_0_01"   --->   Operation 41 'read' 'den2_0_0_01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [MagicWand/model_functions.c:144]   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.53ns)   --->   "%icmp_ln143 = icmp_eq  i3 %i_1, i3 4" [MagicWand/model_functions.c:143]   --->   Operation 46 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.61ns)   --->   "%add_ln143 = add i3 %i_1, i3 1" [MagicWand/model_functions.c:143]   --->   Operation 48 'add' 'add_ln143' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %.split, void %softmax.exit.exitStub" [MagicWand/model_functions.c:143]   --->   Operation 49 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i3 %i_1" [MagicWand/model_functions.c:144]   --->   Operation 50 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.49ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %den2_0_0_01_read, i32 %den2_0_1_02_read, i32 %den2_0_2_03_read, i32 %den2_0_3_04_read, i2 %trunc_ln144" [MagicWand/model_functions.c:144]   --->   Operation 51 'mux' 'tmp_6' <Predicate = (!icmp_ln143)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [2/2] (2.26ns)   --->   "%conv4_i = fpext i32 %tmp_6" [MagicWand/model_functions.c:144]   --->   Operation 52 'fpext' 'conv4_i' <Predicate = (!icmp_ln143)> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.40ns)   --->   "%store_ln143 = store i3 %add_ln143, i3 %i" [MagicWand/model_functions.c:143]   --->   Operation 53 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 54 [1/2] (2.26ns)   --->   "%conv4_i = fpext i32 %tmp_6" [MagicWand/model_functions.c:144]   --->   Operation 54 'fpext' 'conv4_i' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 55 [11/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 55 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.12>
ST_4 : Operation 56 [10/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 56 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 57 [9/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 57 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.12>
ST_6 : Operation 58 [8/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 58 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.12>
ST_7 : Operation 59 [7/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 59 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.12>
ST_8 : Operation 60 [6/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 60 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.12>
ST_9 : Operation 61 [5/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 61 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.12>
ST_10 : Operation 62 [4/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 62 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.12>
ST_11 : Operation 63 [3/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 63 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.12>
ST_12 : Operation 64 [2/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 64 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.12>
ST_13 : Operation 65 [1/11] (7.12ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %conv4_i" [MagicWand/model_functions.c:144]   --->   Operation 65 'dexp' 'tmp_2' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.11>
ST_14 : Operation 66 [17/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 66 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.11>
ST_15 : Operation 67 [16/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 67 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.11>
ST_16 : Operation 68 [15/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 68 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.11>
ST_17 : Operation 69 [14/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 69 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.11>
ST_18 : Operation 70 [13/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 70 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.11>
ST_19 : Operation 71 [12/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 71 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.11>
ST_20 : Operation 72 [11/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 72 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.11>
ST_21 : Operation 73 [10/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 73 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.11>
ST_22 : Operation 74 [9/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 74 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.11>
ST_23 : Operation 75 [8/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 75 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.11>
ST_24 : Operation 76 [7/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 76 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.11>
ST_25 : Operation 77 [6/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 77 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.11>
ST_26 : Operation 78 [5/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 78 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.11>
ST_27 : Operation 79 [4/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 79 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.11>
ST_28 : Operation 80 [3/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 80 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.11>
ST_29 : Operation 81 [2/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 81 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.11>
ST_30 : Operation 82 [1/17] (7.11ns)   --->   "%div_i = ddiv i64 %tmp_2, i64 %sum_read" [MagicWand/model_functions.c:144]   --->   Operation 82 'ddiv' 'div_i' <Predicate = true> <Delay = 7.11> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 16> <II = 1> <Delay = 7.11> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.60>
ST_31 : Operation 83 [2/2] (2.60ns)   --->   "%conv5_i = fptrunc i64 %div_i" [MagicWand/model_functions.c:144]   --->   Operation 83 'fptrunc' 'conv5_i' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 3.22>
ST_32 : Operation 84 [1/1] (0.00ns)   --->   "%i_3_cast = zext i3 %i_1" [MagicWand/model_functions.c:144]   --->   Operation 84 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [MagicWand/model_functions.c:135]   --->   Operation 85 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 86 [1/2] (2.60ns)   --->   "%conv5_i = fptrunc i64 %div_i" [MagicWand/model_functions.c:144]   --->   Operation 86 'fptrunc' 'conv5_i' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %conv5_i" [MagicWand/model_functions.c:144]   --->   Operation 87 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 88 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %i_3_cast" [MagicWand/model_functions.c:144]   --->   Operation 88 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 89 [1/1] (0.61ns)   --->   "%store_ln144 = store i32 %bitcast_ln144, i2 %out_addr" [MagicWand/model_functions.c:144]   --->   Operation 89 'store' 'store_ln144' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_32 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ den2_0_0_01]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_0_1_02]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_0_2_03]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_0_3_04]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000]
sum_read           (read             ) [ 011111111111111111111111111111100]
den2_0_3_04_read   (read             ) [ 000000000000000000000000000000000]
den2_0_2_03_read   (read             ) [ 000000000000000000000000000000000]
den2_0_1_02_read   (read             ) [ 000000000000000000000000000000000]
den2_0_0_01_read   (read             ) [ 000000000000000000000000000000000]
store_ln0          (store            ) [ 000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000]
i_1                (load             ) [ 011111111111111111111111111111111]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln143         (icmp             ) [ 011111111111111111111111111111110]
empty              (speclooptripcount) [ 000000000000000000000000000000000]
add_ln143          (add              ) [ 000000000000000000000000000000000]
br_ln143           (br               ) [ 000000000000000000000000000000000]
trunc_ln144        (trunc            ) [ 000000000000000000000000000000000]
tmp_6              (mux              ) [ 011000000000000000000000000000000]
store_ln143        (store            ) [ 000000000000000000000000000000000]
conv4_i            (fpext            ) [ 010111111111110000000000000000000]
tmp_2              (dexp             ) [ 010000000000001111111111111111100]
div_i              (ddiv             ) [ 010000000000000000000000000000011]
i_3_cast           (zext             ) [ 000000000000000000000000000000000]
specloopname_ln135 (specloopname     ) [ 000000000000000000000000000000000]
conv5_i            (fptrunc          ) [ 000000000000000000000000000000000]
bitcast_ln144      (bitcast          ) [ 000000000000000000000000000000000]
out_addr           (getelementptr    ) [ 000000000000000000000000000000000]
store_ln144        (store            ) [ 000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000]
ret_ln0            (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="den2_0_0_01">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="den2_0_1_02">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_0_1_02"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="den2_0_2_03">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_0_2_03"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="den2_0_3_04">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_0_3_04"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sum_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="den2_0_3_04_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_0_3_04_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="den2_0_2_03_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_0_2_03_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="den2_0_1_02_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_0_1_02_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="den2_0_0_01_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_0_0_01_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/32 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln144_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/32 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv5_i/31 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv4_i/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="1"/>
<pin id="107" dir="0" index="1" bw="64" slack="13"/>
<pin id="108" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div_i/14 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_1_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln143_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="30"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln143_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln144_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="0" index="3" bw="32" slack="0"/>
<pin id="143" dir="0" index="4" bw="32" slack="0"/>
<pin id="144" dir="0" index="5" bw="2" slack="0"/>
<pin id="145" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln143_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_3_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="31"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/32 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bitcast_ln144_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln144/32 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="174" class="1005" name="sum_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="13"/>
<pin id="176" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="sum_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="31"/>
<pin id="181" dir="1" index="1" bw="3" slack="31"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln143_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="30"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_6_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="193" class="1005" name="conv4_i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv4_i "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="div_i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="119" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="74" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="68" pin="2"/><net_sink comp="138" pin=3"/></net>

<net id="150"><net_src comp="62" pin="2"/><net_sink comp="138" pin=4"/></net>

<net id="151"><net_src comp="134" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="152"><net_src comp="138" pin="6"/><net_sink comp="102" pin=0"/></net>

<net id="157"><net_src comp="128" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="165"><net_src comp="99" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="170"><net_src comp="52" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="177"><net_src comp="56" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="182"><net_src comp="119" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="187"><net_src comp="122" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="138" pin="6"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="196"><net_src comp="102" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="201"><net_src comp="109" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="206"><net_src comp="105" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {32 }
 - Input state : 
	Port: master_Pipeline_VITIS_LOOP_143_2 : den2_0_0_01 | {1 }
	Port: master_Pipeline_VITIS_LOOP_143_2 : den2_0_1_02 | {1 }
	Port: master_Pipeline_VITIS_LOOP_143_2 : den2_0_2_03 | {1 }
	Port: master_Pipeline_VITIS_LOOP_143_2 : den2_0_3_04 | {1 }
	Port: master_Pipeline_VITIS_LOOP_143_2 : sum | {1 }
	Port: master_Pipeline_VITIS_LOOP_143_2 : out_r | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln143 : 2
		add_ln143 : 2
		br_ln143 : 3
		trunc_ln144 : 2
		tmp_6 : 3
		conv4_i : 4
		store_ln143 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		bitcast_ln144 : 1
		out_addr : 1
		store_ln144 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dexp   |          grp_fu_109         |    26   |   1022  |   2463  |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_6_fu_138        |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln143_fu_128      |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln143_fu_122      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |     sum_read_read_fu_56     |    0    |    0    |    0    |
|          | den2_0_3_04_read_read_fu_62 |    0    |    0    |    0    |
|   read   | den2_0_2_03_read_read_fu_68 |    0    |    0    |    0    |
|          | den2_0_1_02_read_read_fu_74 |    0    |    0    |    0    |
|          | den2_0_0_01_read_read_fu_80 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  fptrunc |          grp_fu_99          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |          grp_fu_102         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   ddiv   |          grp_fu_105         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln144_fu_134     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       i_3_cast_fu_158       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    26   |   1022  |   2501  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  conv4_i_reg_193 |   64   |
|   div_i_reg_203  |   64   |
|    i_1_reg_179   |    3   |
|     i_reg_167    |    3   |
|icmp_ln143_reg_184|    1   |
| sum_read_reg_174 |   64   |
|   tmp_2_reg_198  |   64   |
|   tmp_6_reg_188  |   32   |
+------------------+--------+
|       Total      |   295  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_102 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.402  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |  1022  |  2501  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   295  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |    0   |  1317  |  2510  |
+-----------+--------+--------+--------+--------+
