INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/SR_FF_PRATIK/SR_FF_PRATIK.srcs/sources_1/new/sr_ff_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff_code
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Q' is not allowed [D:/HDL_PRAC/SR_FF_PRATIK/SR_FF_PRATIK.srcs/sources_1/new/sr_ff_code.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/SR_FF_PRATIK/SR_FF_PRATIK.srcs/sim_1/new/tb_sr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sr
