# Reading D:/file/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do dsp_lab_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/file/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/DSP {C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/DSP" C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 22:32:44 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/DSP {C:/Users/30226/Desktop/git/workpace/DSP/fft8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/DSP" C:/Users/30226/Desktop/git/workpace/DSP/fft8.v 
# -- Compiling module fft8
# 
# Top level modules:
# 	fft8
# End time: 22:32:44 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/DSP/simulation/modelsim {C:/Users/30226/Desktop/git/workpace/DSP/simulation/modelsim/fft8.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/DSP/simulation/modelsim" C:/Users/30226/Desktop/git/workpace/DSP/simulation/modelsim/fft8.vt 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/30226/Desktop/git/workpace/DSP/simulation/modelsim/fft8.vt" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:32:44 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/file/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./dsp_lab_run_msim_rtl_verilog.do line 11
# D:/file/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/DSP/simulation/modelsim {C:/Users/30226/Desktop/git/workpace/DSP/simulation/..."
# Load canceled
