#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 27 19:56:50 2025
# Process ID: 23848
# Current directory: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_1_0_synth_1
# Command line: vivado.exe -log TimeCard_TC_DummyAxiSlave_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TimeCard_TC_DummyAxiSlave_1_0.tcl
# Log file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_1_0_synth_1/TimeCard_TC_DummyAxiSlave_1_0.vds
# Journal file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_1_0_synth_1\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34281 MB
#-----------------------------------------------------------
source TimeCard_TC_DummyAxiSlave_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.957 ; gain = 9.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_1_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.cache/ip 
Command: synth_design -top TimeCard_TC_DummyAxiSlave_1_0 -part xc7a100tfgg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24308
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1281.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_DummyAxiSlave_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_1_0/synth/TimeCard_TC_DummyAxiSlave_1_0.vhd:85]
	Parameter ClockPeriod_Gen bound to: 20 - type: integer 
	Parameter RamAddrWidth_Gen bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'DummyAxiSlave' declared at 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/DummyAxiSlave.vhd:33' bound to instance 'U0' of component 'DummyAxiSlave' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_1_0/synth/TimeCard_TC_DummyAxiSlave_1_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'DummyAxiSlave' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/DummyAxiSlave.vhd:73]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/DummyAxiSlave.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'DummyAxiSlave' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/DummyAxiSlave.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_TC_DummyAxiSlave_1_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_1_0/synth/TimeCard_TC_DummyAxiSlave_1_0.vhd:85]
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[15] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[14] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[13] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[12] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[11] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[10] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[1] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[0] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[2] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[1] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[0] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[3] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[2] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[1] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[0] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[15] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[14] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[13] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[12] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[11] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[10] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[1] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[0] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[2] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[1] in module DummyAxiSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[0] in module DummyAxiSlave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.957 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.957 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1281.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1286.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1286.270 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Axi_AccessState_StaReg_reg' in module 'DummyAxiSlave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                               00 |                               00
                write_st |                               01 |                               10
                 read_st |                               10 |                               01
                 resp_st |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Axi_AccessState_StaReg_reg' using encoding 'sequential' in module 'DummyAxiSlave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[15] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[14] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[13] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[12] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[11] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[10] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[1] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrAddress_AdrIn[0] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[2] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[1] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[0] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[3] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[2] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[1] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[0] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[15] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[14] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[13] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[12] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[11] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[10] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[1] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrAddress_AdrIn[0] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[2] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[1] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[0] in module TimeCard_TC_DummyAxiSlave_1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TimeCard_TC_DummyAxiSlave_1_0 | U0/Memory_Ram_reg | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TimeCard_TC_DummyAxiSlave_1_0 | U0/Memory_Ram_reg | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/Memory_Ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |     9|
|4     |LUT4     |     2|
|5     |LUT5     |     8|
|6     |LUT6     |     7|
|7     |RAMB36E1 |     1|
|8     |FDCE     |    48|
|9     |FDRE     |    33|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.270 ; gain = 4.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1286.270 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.270 ; gain = 4.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1295.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c1941db2
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1298.996 ; gain = 17.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_1_0_synth_1/TimeCard_TC_DummyAxiSlave_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TimeCard_TC_DummyAxiSlave_1_0, cache-ID = b485ffc48adea04c
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_1_0_synth_1/TimeCard_TC_DummyAxiSlave_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TimeCard_TC_DummyAxiSlave_1_0_utilization_synth.rpt -pb TimeCard_TC_DummyAxiSlave_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 19:57:49 2025...
