\hypertarget{group___c_s40_l25___s_m___s_t_a_t_e__}{}\doxysection{C\+S40\+L25\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}
\label{group___c_s40_l25___s_m___s_t_a_t_e__}\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}


Generic states used for all child state machines.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_s40_l25___e_v_e_n_t___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Event Handler state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___r_e_s_e_t___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+R\+E\+S\+E\+T\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Reset state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___b_o_o_t___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+B\+O\+O\+T\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Boot state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___p_o_w_e_r___u_p___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Power Up state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___p_o_w_e_r___d_o_w_n___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+W\+N\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Power Down state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___c_o_n_f_i_g_u_r_e___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+E\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Configure state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___f_i_e_l_d___a_c_c_e_s_s___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+F\+I\+E\+L\+D\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Field Access state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___c_a_l_i_b_r_a_t_i_o_n___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+C\+A\+L\+I\+B\+R\+A\+T\+I\+O\+N\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Calibration state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___g_e_t___d_s_p___s_t_a_t_u_s___s_m___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+G\+E\+T\+\_\+\+D\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+}}
\begin{DoxyCompactList}\small\item\em States for the Get D\+SP Status state machine. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___f_l_a_g_s__}{C\+S40\+L25\+\_\+\+F\+L\+A\+G\+S\+\_\+}}
\begin{DoxyCompactList}\small\item\em Flags set by I\+S\+Rs used to trigger transitions in state machines. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___c_o_n_t_r_o_l___i_d__}{C\+S40\+L25\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+D\+\_\+}}
\begin{DoxyCompactList}\small\item\em ID to indicate the type of Control Request. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___d_s_p___m_b_o_x___s_t_a_t_u_s__}{C\+S40\+L25\+\_\+\+D\+S\+P\+\_\+\+M\+B\+O\+X\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+}}
\begin{DoxyCompactList}\small\item\em Statuses of the H\+A\+LO D\+SP Mailbox. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___d_s_p___m_b_o_x___c_m_d__}{C\+S40\+L25\+\_\+\+D\+S\+P\+\_\+\+M\+B\+O\+X\+\_\+\+C\+M\+D\+\_\+}}
\begin{DoxyCompactList}\small\item\em H\+A\+LO D\+SP Mailbox commands. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___p_o_w_e_r__}{C\+S40\+L25\+\_\+\+P\+O\+W\+E\+R\+\_\+}}
\begin{DoxyCompactList}\small\item\em Power states passed on to power() A\+PI argument power\+\_\+state. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___c_a_l_i_b__}{C\+S40\+L25\+\_\+\+C\+A\+L\+I\+B\+\_\+}}
\begin{DoxyCompactList}\small\item\em Calibration options passed on to calibrate() A\+PI argument calib\+\_\+type. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___e_v_e_n_t___f_l_a_g__}{C\+S40\+L25\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+L\+A\+G\+\_\+}}
\begin{DoxyCompactList}\small\item\em Flags passed to Notification Callback to notify B\+SP of specific driver events. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___c_s40_l25___f_l_a_g___m_a_c_r_o_s}{C\+S40\+L25\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+C\+R\+OS}}
\begin{DoxyCompactList}\small\item\em Macros to get/set bitfield flags. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structcs40l25__halo__boot__file__t}{cs40l25\+\_\+halo\+\_\+boot\+\_\+file\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Wrapper for lists of halo blocks used by cs40l24\+\_\+boot\+\_\+config\+\_\+t. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__boot__config__t}{cs40l25\+\_\+boot\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Data structure to describe H\+A\+LO firmware and coefficient download. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__sm__t}{cs40l25\+\_\+sm\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Data structure describing driver control state machine implementation. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Data structure to describe a Control Request. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__field__accessor__t}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Data structure to describe a field to read via the Field Access SM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__audio__hw__config__t}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Configuration of amplifier audio hardware. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__asp__config__t}{cs40l25\+\_\+asp\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Configuration of amplifier Audio Serial Port (A\+SP) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__routing__config__t}{cs40l25\+\_\+routing\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Routing of audio data to Amplifier D\+AC, D\+SP, and A\+SP TX channels. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__clock__config__t}{cs40l25\+\_\+clock\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Configuration of internal clocking. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__audio__config__t}{cs40l25\+\_\+audio\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Collection of audio-\/related configurations. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__amp__config__t}{cs40l25\+\_\+amp\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Amplifier-\/related configurations. \end{DoxyCompactList}\item 
union \mbox{\hyperlink{unioncs40l25__config__registers__t}{cs40l25\+\_\+config\+\_\+registers\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Registers modified for amplifier configuration. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__dsp__config__controls__t}{cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t}}
\begin{DoxyCompactList}\small\item\em List of firmware controls configured through \mbox{\hyperlink{structcs40l25__config__t}{cs40l25\+\_\+config\+\_\+t}}. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__calibration__t}{cs40l25\+\_\+calibration\+\_\+t}}
\begin{DoxyCompactList}\small\item\em State of H\+A\+LO FW Calibration. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__dsp__status__t}{cs40l25\+\_\+dsp\+\_\+status\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Status of H\+A\+LO FW. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__fw__revision__t}{cs40l25\+\_\+fw\+\_\+revision\+\_\+t}}
\item 
struct \mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Driver state data structure. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__config__t}{cs40l25\+\_\+config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Driver configuration data structure. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__functions__t}{cs40l25\+\_\+functions\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Driver public A\+PI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structcs40l25__private__functions__t}{cs40l25\+\_\+private\+\_\+functions\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Driver private A\+PI. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf81a310e60e333cb9048a9207cbc318c}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf81a310e60e333cb9048a9207cbc318c}} 
\#define {\bfseries C\+S40\+L25\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+IT}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga05b8dae4e35062e4ff079b0bca89480b}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga05b8dae4e35062e4ff079b0bca89480b}} 
\#define {\bfseries C\+S40\+L25\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+O\+NE}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaacbd3c58cb963cf304091fe1ef27e5e0}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaacbd3c58cb963cf304091fe1ef27e5e0}} 
\#define {\bfseries C\+S40\+L25\+\_\+\+S\+M\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga183506d8550da09bd9a42025ac3ed889}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga183506d8550da09bd9a42025ac3ed889}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga183506d8550da09bd9a42025ac3ed889}{C\+S40\+L25\+\_\+\+P\+O\+L\+L\+\_\+\+A\+C\+K\+\_\+\+C\+T\+R\+L\+\_\+\+MS}}
\begin{DoxyCompactList}\small\item\em Delay in ms between polling O\+T\+P\+\_\+\+B\+O\+O\+T\+\_\+\+D\+O\+NE. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gae43096ba98a1617bf872ec80948e9c68}\label{group___c_s40_l25___s_m___s_t_a_t_e___gae43096ba98a1617bf872ec80948e9c68}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gae43096ba98a1617bf872ec80948e9c68}{C\+S40\+L25\+\_\+\+P\+O\+L\+L\+\_\+\+A\+C\+K\+\_\+\+C\+T\+R\+L\+\_\+\+M\+AX}}
\begin{DoxyCompactList}\small\item\em Maximum number of times to poll O\+T\+P\+\_\+\+B\+O\+O\+T\+\_\+\+D\+O\+NE. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gacf3c90874b55835e371b7831a0ca78c7}\label{group___c_s40_l25___s_m___s_t_a_t_e___gacf3c90874b55835e371b7831a0ca78c7}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacf3c90874b55835e371b7831a0ca78c7}{C\+S40\+L25\+\_\+\+P\+O\+L\+L\+\_\+\+O\+T\+P\+\_\+\+B\+O\+O\+T\+\_\+\+D\+O\+N\+E\+\_\+\+MS}}
\begin{DoxyCompactList}\small\item\em Delay in ms between polling O\+T\+P\+\_\+\+B\+O\+O\+T\+\_\+\+D\+O\+NE. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gae70a3b142e5ed1f9e3da5e7b6e8a738a}\label{group___c_s40_l25___s_m___s_t_a_t_e___gae70a3b142e5ed1f9e3da5e7b6e8a738a}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gae70a3b142e5ed1f9e3da5e7b6e8a738a}{C\+S40\+L25\+\_\+\+P\+O\+L\+L\+\_\+\+O\+T\+P\+\_\+\+B\+O\+O\+T\+\_\+\+D\+O\+N\+E\+\_\+\+M\+AX}}
\begin{DoxyCompactList}\small\item\em Maximum number of times to poll O\+T\+P\+\_\+\+B\+O\+O\+T\+\_\+\+D\+O\+NE. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3ec46b86af44f2e8b86c29697812750e}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3ec46b86af44f2e8b86c29697812750e}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3ec46b86af44f2e8b86c29697812750e}{C\+S40\+L25\+\_\+\+O\+T\+P\+\_\+\+S\+I\+Z\+E\+\_\+\+W\+O\+R\+DS}}
\begin{DoxyCompactList}\small\item\em Total size of C\+S40\+L25 O\+TP in 32-\/bit words. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga68aa0df6f64a3d0c1d13ac685704fc0a}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga68aa0df6f64a3d0c1d13ac685704fc0a}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga68aa0df6f64a3d0c1d13ac685704fc0a}{C\+S40\+L25\+\_\+\+C\+P\+\_\+\+B\+U\+L\+K\+\_\+\+R\+E\+A\+D\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+B\+Y\+T\+ES}}
\begin{DoxyCompactList}\small\item\em Maximum size of Control Port Bulk Read. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga61eeb3a5e5bdc2068f01371cf15dc118}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga61eeb3a5e5bdc2068f01371cf15dc118}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga61eeb3a5e5bdc2068f01371cf15dc118}{C\+S40\+L25\+\_\+\+C\+P\+\_\+\+R\+E\+G\+\_\+\+R\+E\+A\+D\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+B\+Y\+T\+ES}}
\begin{DoxyCompactList}\small\item\em Length of Control Port Read of registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5b97233afe3013afc65fdce724145df8}{C\+S40\+L25\+\_\+\+C\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+B\+Y\+T\+ES}}
\begin{DoxyCompactList}\small\item\em Length of Control Port Read buffer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf636142b8de71f4a24a729bd9c2c9081}{C\+S40\+L25\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+S\+\_\+\+S\+I\+ZE}}
\begin{DoxyCompactList}\small\item\em Size of Control Request Queue. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf109aac045b99206a6c2b5ba98331885}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf109aac045b99206a6c2b5ba98331885}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf109aac045b99206a6c2b5ba98331885}{C\+S40\+L25\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+\_\+\+T\+O\+T\+AL}}
\begin{DoxyCompactList}\small\item\em Total registers modified during Configure SM. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga6e66ef2c5efafed15112d0d7a5b5d1b6}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga6e66ef2c5efafed15112d0d7a5b5d1b6}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga6e66ef2c5efafed15112d0d7a5b5d1b6}{C\+S40\+L25\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+\_\+\+C\+O\+D\+EC}}
\begin{DoxyCompactList}\small\item\em Total codec registers modified during Configure SM. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gad433915a97ac4b619126f6db424e6a12}\label{group___c_s40_l25___s_m___s_t_a_t_e___gad433915a97ac4b619126f6db424e6a12}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gad433915a97ac4b619126f6db424e6a12}{C\+S40\+L25\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+R\+C\+\_\+\+D\+I\+S\+A\+B\+LE}}
\begin{DoxyCompactList}\small\item\em Data Routing value to indicate \textquotesingle{}disabled\textquotesingle{}. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga49c5c966ebfc57fc24acee84e730ead8}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga49c5c966ebfc57fc24acee84e730ead8}} 
\#define {\bfseries D\+S\+P\+\_\+\+R\+EG}(X)
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga5bef175dd06efddb80992ccbb7c2ad69}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga5bef175dd06efddb80992ccbb7c2ad69}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5bef175dd06efddb80992ccbb7c2ad69}{C\+S40\+L25\+\_\+\+D\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+W\+O\+R\+D\+S\+\_\+\+T\+O\+T\+AL}}
\begin{DoxyCompactList}\small\item\em Total registers to read for Get D\+SP Status control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gacb2150750f34fc8012902e89ffda7e10}\label{group___c_s40_l25___s_m___s_t_a_t_e___gacb2150750f34fc8012902e89ffda7e10}} 
\#define \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacb2150750f34fc8012902e89ffda7e10}{debug\+\_\+printf}}(...)
\begin{DoxyCompactList}\small\item\em debug printf safe to use when semihosting is disabled \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga1df91359c5aeccc97d3d33f6f49f41c3}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga1df91359c5aeccc97d3d33f6f49f41c3}} 
\#define {\bfseries C\+S40\+L25\+\_\+\+M\+A\+X\+\_\+\+C\+O\+E\+F\+F\+\_\+\+F\+I\+L\+ES}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga79a15a64c3002ca69a17d65b1df14149}{cs40l25\+\_\+sm\+\_\+fp\+\_\+t}}) (void $\ast$driver)
\begin{DoxyCompactList}\small\item\em Function pointer to driver control state machine implementation. \end{DoxyCompactList}\item 
typedef void($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga0b78156f6addb3f1db4918f59f2ac6c9}{cs40l25\+\_\+notification\+\_\+callback\+\_\+t}}) (uint32\+\_\+t event\+\_\+flags, void $\ast$arg)
\begin{DoxyCompactList}\small\item\em Function pointer to Notification Callback. \end{DoxyCompactList}\item 
typedef void($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}}) (uint8\+\_\+t id, uint32\+\_\+t status, void $\ast$arg)
\begin{DoxyCompactList}\small\item\em Function pointer to Control Request Callback. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf759878ad952ea7b281faa71e34a3143}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf759878ad952ea7b281faa71e34a3143}} 
\mbox{\hyperlink{structhalo__boot__block__t}{halo\+\_\+boot\+\_\+block\+\_\+t}} $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf759878ad952ea7b281faa71e34a3143}{cs40l25\+\_\+halo\+\_\+boot\+\_\+file\+\_\+t\+::data}}
\begin{DoxyCompactList}\small\item\em Pointer to list of data blocks. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7f753f355561e07cc7fbf95a1051d825}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7f753f355561e07cc7fbf95a1051d825}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7f753f355561e07cc7fbf95a1051d825}{cs40l25\+\_\+halo\+\_\+boot\+\_\+file\+\_\+t\+::total\+\_\+blocks}}
\begin{DoxyCompactList}\small\item\em Number of data blocks in list. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaacb7e7bcab7f7a17a11cc21234cd4f72}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaacb7e7bcab7f7a17a11cc21234cd4f72}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaacb7e7bcab7f7a17a11cc21234cd4f72}{cs40l25\+\_\+boot\+\_\+config\+\_\+t\+::total\+\_\+fw\+\_\+blocks}}
\begin{DoxyCompactList}\small\item\em Total blocks of firmware payload. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gab6050a2b7fddbd63f9f02e536b6a665f}\label{group___c_s40_l25___s_m___s_t_a_t_e___gab6050a2b7fddbd63f9f02e536b6a665f}} 
\mbox{\hyperlink{structhalo__boot__block__t}{halo\+\_\+boot\+\_\+block\+\_\+t}} $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gab6050a2b7fddbd63f9f02e536b6a665f}{cs40l25\+\_\+boot\+\_\+config\+\_\+t\+::fw\+\_\+blocks}}
\begin{DoxyCompactList}\small\item\em Pointer to list of firmware boot blocks. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gacdca7b59dcb7a2ebced4afa2b7494185}\label{group___c_s40_l25___s_m___s_t_a_t_e___gacdca7b59dcb7a2ebced4afa2b7494185}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacdca7b59dcb7a2ebced4afa2b7494185}{cs40l25\+\_\+boot\+\_\+config\+\_\+t\+::total\+\_\+coeff\+\_\+blocks}}
\begin{DoxyCompactList}\small\item\em Total blocks of payload of all coeff files. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gad3cd67106328847b4d200120d72e4317}\label{group___c_s40_l25___s_m___s_t_a_t_e___gad3cd67106328847b4d200120d72e4317}} 
\mbox{\hyperlink{structcs40l25__halo__boot__file__t}{cs40l25\+\_\+halo\+\_\+boot\+\_\+file\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gad3cd67106328847b4d200120d72e4317}{cs40l25\+\_\+boot\+\_\+config\+\_\+t\+::coeff\+\_\+files}} \mbox{[}C\+S40\+L25\+\_\+\+M\+A\+X\+\_\+\+C\+O\+E\+F\+F\+\_\+\+F\+I\+L\+ES\mbox{]}
\begin{DoxyCompactList}\small\item\em List of coeffiecient boot block list wrappers. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaca50ea95e6e4632228e3080ed34e5c4b}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaca50ea95e6e4632228e3080ed34e5c4b}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaca50ea95e6e4632228e3080ed34e5c4b}{cs40l25\+\_\+boot\+\_\+config\+\_\+t\+::total\+\_\+cal\+\_\+blocks}}
\begin{DoxyCompactList}\small\item\em Total blocks of calibration firmware payload. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3648ba0d64ed0f26b83b90fb3faca429}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3648ba0d64ed0f26b83b90fb3faca429}} 
\mbox{\hyperlink{structhalo__boot__block__t}{halo\+\_\+boot\+\_\+block\+\_\+t}} $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3648ba0d64ed0f26b83b90fb3faca429}{cs40l25\+\_\+boot\+\_\+config\+\_\+t\+::cal\+\_\+blocks}}
\begin{DoxyCompactList}\small\item\em Pointer to list of calibration firmware boot blocks. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaeda4b439d5bca3b3117b09f88f0e691e}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaeda4b439d5bca3b3117b09f88f0e691e}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaeda4b439d5bca3b3117b09f88f0e691e}{cs40l25\+\_\+sm\+\_\+t\+::state}}
\begin{DoxyCompactList}\small\item\em Current state of state machine. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8d7343ff560ce1becbf38b296158e305}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8d7343ff560ce1becbf38b296158e305}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga8d7343ff560ce1becbf38b296158e305}{cs40l25\+\_\+sm\+\_\+t\+::flags}}
\begin{DoxyCompactList}\small\item\em Current event/notification flags the state machine should process. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga242090220b4837d288d92a40918a4d56}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga242090220b4837d288d92a40918a4d56}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga242090220b4837d288d92a40918a4d56}{cs40l25\+\_\+sm\+\_\+t\+::count}}
\begin{DoxyCompactList}\small\item\em Counter allocated to simplify number of states. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gae0071fd41241fbb86bcbcfad14b8e094}\label{group___c_s40_l25___s_m___s_t_a_t_e___gae0071fd41241fbb86bcbcfad14b8e094}} 
\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga79a15a64c3002ca69a17d65b1df14149}{cs40l25\+\_\+sm\+\_\+fp\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gae0071fd41241fbb86bcbcfad14b8e094}{cs40l25\+\_\+sm\+\_\+t\+::fp}}
\begin{DoxyCompactList}\small\item\em Pointer to state machine implementation. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaa842ab60fa9b35c054b4cfb13498a5a2}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaa842ab60fa9b35c054b4cfb13498a5a2}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa842ab60fa9b35c054b4cfb13498a5a2}{cs40l25\+\_\+control\+\_\+request\+\_\+t\+::id}}
\begin{DoxyCompactList}\small\item\em Control ID. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gac30968451fb8e298d9fa0836af072183}\label{group___c_s40_l25___s_m___s_t_a_t_e___gac30968451fb8e298d9fa0836af072183}} 
void $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gac30968451fb8e298d9fa0836af072183}{cs40l25\+\_\+control\+\_\+request\+\_\+t\+::arg}}
\begin{DoxyCompactList}\small\item\em Argument for Control Request (nature depends on type of request) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gac55d12464bf1ae5588e6e8d03f756041}\label{group___c_s40_l25___s_m___s_t_a_t_e___gac55d12464bf1ae5588e6e8d03f756041}} 
\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gac55d12464bf1ae5588e6e8d03f756041}{cs40l25\+\_\+control\+\_\+request\+\_\+t\+::cb}}
\begin{DoxyCompactList}\small\item\em Control Request complete callback. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gad711f3dd3bc9de3f2e90e32135298496}\label{group___c_s40_l25___s_m___s_t_a_t_e___gad711f3dd3bc9de3f2e90e32135298496}} 
void $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gad711f3dd3bc9de3f2e90e32135298496}{cs40l25\+\_\+control\+\_\+request\+\_\+t\+::cb\+\_\+arg}}
\begin{DoxyCompactList}\small\item\em Argument for Control Request complete callback. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gab96283e90d9b71a34ca87ffcb40bc66c}\label{group___c_s40_l25___s_m___s_t_a_t_e___gab96283e90d9b71a34ca87ffcb40bc66c}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gab96283e90d9b71a34ca87ffcb40bc66c}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t\+::address}}
\begin{DoxyCompactList}\small\item\em Control Port address of field to access. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga79ec325cdaa1e05060cb39d010063613}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga79ec325cdaa1e05060cb39d010063613}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga79ec325cdaa1e05060cb39d010063613}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t\+::value}}
\begin{DoxyCompactList}\small\item\em Value to write/value read. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga99ce4cfbd9abd23311d12de5e40d0827}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga99ce4cfbd9abd23311d12de5e40d0827}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga99ce4cfbd9abd23311d12de5e40d0827}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t\+::size}}
\begin{DoxyCompactList}\small\item\em Bitwise size of field to access in register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga77db3d5aff675e6354134edac403edec}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga77db3d5aff675e6354134edac403edec}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga77db3d5aff675e6354134edac403edec}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t\+::shift}}
\begin{DoxyCompactList}\small\item\em Bitwise shift of field to access in register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf3f2f44e0425f1dea3fcf66a75d860ae}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf3f2f44e0425f1dea3fcf66a75d860ae}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf3f2f44e0425f1dea3fcf66a75d860ae}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t\+::ack\+\_\+ctrl}}
\begin{DoxyCompactList}\small\item\em (True) Signal field is an acknowledge control \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga392ea6b5d94569eadf357751e9d1bb44}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga392ea6b5d94569eadf357751e9d1bb44}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga392ea6b5d94569eadf357751e9d1bb44}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t\+::ack\+\_\+reset}}
\begin{DoxyCompactList}\small\item\em The value the field should reset to on ack (only valid for ack ctrls) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3a4bc47a8d13893a8c0c323848900528}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3a4bc47a8d13893a8c0c323848900528}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3a4bc47a8d13893a8c0c323848900528}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t\+::is\+\_\+master\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em (True) Set A\+SP in Master Mode \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gae6e6679752056d986892bf08bb75980f}\label{group___c_s40_l25___s_m___s_t_a_t_e___gae6e6679752056d986892bf08bb75980f}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gae6e6679752056d986892bf08bb75980f}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t\+::fsync\+\_\+inv}}
\begin{DoxyCompactList}\small\item\em (True) Invert polarity of F\+S\+Y\+NC \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaa189fe29a79e729cb0ba926aa6ef9723}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaa189fe29a79e729cb0ba926aa6ef9723}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa189fe29a79e729cb0ba926aa6ef9723}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t\+::bclk\+\_\+inv}}
\begin{DoxyCompactList}\small\item\em (True) Invert polarity of B\+C\+LK \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gabacd7f8aebdd5f45393a89b54ab60a9e}\label{group___c_s40_l25___s_m___s_t_a_t_e___gabacd7f8aebdd5f45393a89b54ab60a9e}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gabacd7f8aebdd5f45393a89b54ab60a9e}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t\+::amp\+\_\+dre\+\_\+en}}
\begin{DoxyCompactList}\small\item\em (True) Enable Amplifier D\+RE \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga37671285e5cc316267413f2136d58041}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga37671285e5cc316267413f2136d58041}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga37671285e5cc316267413f2136d58041}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t\+::ng\+\_\+enable}}
\begin{DoxyCompactList}\small\item\em (True) Enable Noise Gate \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga5c7fcca5dc7a65445d40b331047e5e49}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga5c7fcca5dc7a65445d40b331047e5e49}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5c7fcca5dc7a65445d40b331047e5e49}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t\+::ng\+\_\+thld}}
\begin{DoxyCompactList}\small\item\em Noise Gate threshold. See datasheet Section 7.\+19.\+3. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga00eda1c26e0dbc2062ce7e18de6f7554}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga00eda1c26e0dbc2062ce7e18de6f7554}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga00eda1c26e0dbc2062ce7e18de6f7554}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t\+::ng\+\_\+delay}}
\begin{DoxyCompactList}\small\item\em Noise Gate delay. See datasheet Section 7.\+19.\+3. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gab858dc315c402c0ea2da274c61c264db}\label{group___c_s40_l25___s_m___s_t_a_t_e___gab858dc315c402c0ea2da274c61c264db}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gab858dc315c402c0ea2da274c61c264db}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t\+::amp\+\_\+ramp\+\_\+pcm}}
\begin{DoxyCompactList}\small\item\em Amplifier P\+CM audio digital soft-\/ramp rate. See datasheet Section 7.\+17.\+1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga335d0df498c39cf2834e5107f2259979}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga335d0df498c39cf2834e5107f2259979}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga335d0df498c39cf2834e5107f2259979}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::is\+\_\+i2s}}
\begin{DoxyCompactList}\small\item\em (True) Port is in I2S mode; (False) Port is in D\+S\+PA mode \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga75d61677ce7e8c9242b6a3f0f6ef27e6}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga75d61677ce7e8c9242b6a3f0f6ef27e6}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga75d61677ce7e8c9242b6a3f0f6ef27e6}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::rx1\+\_\+slot}}
\begin{DoxyCompactList}\small\item\em Slot position for RX Channel 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga255aea0ca8ecb7db04fd47bd6d176e27}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga255aea0ca8ecb7db04fd47bd6d176e27}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga255aea0ca8ecb7db04fd47bd6d176e27}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::rx2\+\_\+slot}}
\begin{DoxyCompactList}\small\item\em Slot position for RX Channel 2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga0d9d7645bb22d8c16fdc135e3072cb48}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga0d9d7645bb22d8c16fdc135e3072cb48}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga0d9d7645bb22d8c16fdc135e3072cb48}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::tx1\+\_\+slot}}
\begin{DoxyCompactList}\small\item\em Slot position for TX Channel 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga1a9ac2b70f1441eb0b5f6f7756554fbb}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga1a9ac2b70f1441eb0b5f6f7756554fbb}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga1a9ac2b70f1441eb0b5f6f7756554fbb}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::tx2\+\_\+slot}}
\begin{DoxyCompactList}\small\item\em Slot position for TX Channel 2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga5a33420e4e83e3f231a6f7ed4c7eaba6}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga5a33420e4e83e3f231a6f7ed4c7eaba6}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5a33420e4e83e3f231a6f7ed4c7eaba6}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::tx3\+\_\+slot}}
\begin{DoxyCompactList}\small\item\em Slot position for TX Channel 3. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gae9dd15e791a8f18ab0750084d7a8ba61}\label{group___c_s40_l25___s_m___s_t_a_t_e___gae9dd15e791a8f18ab0750084d7a8ba61}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gae9dd15e791a8f18ab0750084d7a8ba61}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::tx4\+\_\+slot}}
\begin{DoxyCompactList}\small\item\em Slot position for TX Channel 4. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7a54e46932771e0cacd941bf5d82f36b}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7a54e46932771e0cacd941bf5d82f36b}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7a54e46932771e0cacd941bf5d82f36b}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::tx\+\_\+wl}}
\begin{DoxyCompactList}\small\item\em TX active data width (in number of B\+C\+LK cycles) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga209c66dab2def4816f3aab81364cc04a}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga209c66dab2def4816f3aab81364cc04a}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga209c66dab2def4816f3aab81364cc04a}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::tx\+\_\+width}}
\begin{DoxyCompactList}\small\item\em TX slot width (in number of B\+C\+LK cycles) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga88f732c9f2d65b0c155901b9d7275ae0}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga88f732c9f2d65b0c155901b9d7275ae0}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga88f732c9f2d65b0c155901b9d7275ae0}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::rx\+\_\+wl}}
\begin{DoxyCompactList}\small\item\em RX active data width (in number of B\+C\+LK cycles) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga77a4f05e12c57152aee4b3b66fdca8e5}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga77a4f05e12c57152aee4b3b66fdca8e5}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga77a4f05e12c57152aee4b3b66fdca8e5}{cs40l25\+\_\+asp\+\_\+config\+\_\+t\+::rx\+\_\+width}}
\begin{DoxyCompactList}\small\item\em RX slot width (in number of B\+C\+LK cycles) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gafca0e6543132cb7e4716383e27812068}\label{group___c_s40_l25___s_m___s_t_a_t_e___gafca0e6543132cb7e4716383e27812068}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gafca0e6543132cb7e4716383e27812068}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::dac\+\_\+src}}
\begin{DoxyCompactList}\small\item\em Amplifier D\+AC audio mixer source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaffde9d25448bec9480d3360ab6d291c5}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaffde9d25448bec9480d3360ab6d291c5}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaffde9d25448bec9480d3360ab6d291c5}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::dsp\+\_\+rx1\+\_\+src}}
\begin{DoxyCompactList}\small\item\em D\+SP RX Channel 1 audio mixer source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga9ace380e5da5eb6538224f809bd4b520}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga9ace380e5da5eb6538224f809bd4b520}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga9ace380e5da5eb6538224f809bd4b520}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::dsp\+\_\+rx2\+\_\+src}}
\begin{DoxyCompactList}\small\item\em D\+SP RX Channel 2 audio mixer source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf184f50b36b38ce3f2acb45e423d905f}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf184f50b36b38ce3f2acb45e423d905f}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf184f50b36b38ce3f2acb45e423d905f}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::dsp\+\_\+rx3\+\_\+src}}
\begin{DoxyCompactList}\small\item\em D\+SP RX Channel 3 audio mixer source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga62d143640897d014b7473cd305622d48}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga62d143640897d014b7473cd305622d48}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga62d143640897d014b7473cd305622d48}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::dsp\+\_\+rx4\+\_\+src}}
\begin{DoxyCompactList}\small\item\em D\+SP RX Channel 4 audio mixer source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga1fe03ee72be05350f051facf20551805}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga1fe03ee72be05350f051facf20551805}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga1fe03ee72be05350f051facf20551805}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::asp\+\_\+tx1\+\_\+src}}
\begin{DoxyCompactList}\small\item\em A\+SP TX Channel 1 audio mixer source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga45955ac7a415a5248da9d5f1afee20cf}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga45955ac7a415a5248da9d5f1afee20cf}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga45955ac7a415a5248da9d5f1afee20cf}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::asp\+\_\+tx2\+\_\+src}}
\begin{DoxyCompactList}\small\item\em A\+SP TX Channel 2 audio mixer source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8e63a2f601e125c630b9cec9ad2e5b2c}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8e63a2f601e125c630b9cec9ad2e5b2c}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga8e63a2f601e125c630b9cec9ad2e5b2c}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::asp\+\_\+tx3\+\_\+src}}
\begin{DoxyCompactList}\small\item\em A\+SP TX Channel 3 audio mixer source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga41edd20734120bdb38471353372491aa}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga41edd20734120bdb38471353372491aa}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga41edd20734120bdb38471353372491aa}{cs40l25\+\_\+routing\+\_\+config\+\_\+t\+::asp\+\_\+tx4\+\_\+src}}
\begin{DoxyCompactList}\small\item\em A\+SP TX Channel 4 audio mixer source. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gac1ce5121caea077804edf4c2d6a8faa1}{cs40l25\+\_\+clock\+\_\+config\+\_\+t\+::refclk\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em Clock source for R\+E\+F\+C\+LK. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga26ff44c8019dffe43ebf2bccb2e2fa14}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga26ff44c8019dffe43ebf2bccb2e2fa14}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga26ff44c8019dffe43ebf2bccb2e2fa14}{cs40l25\+\_\+clock\+\_\+config\+\_\+t\+::sclk}}
\begin{DoxyCompactList}\small\item\em B\+C\+LK (or S\+C\+LK) frequency in Hz. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3b12f053f1d20146de7c161cf48a382a}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3b12f053f1d20146de7c161cf48a382a}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3b12f053f1d20146de7c161cf48a382a}{cs40l25\+\_\+clock\+\_\+config\+\_\+t\+::refclk\+\_\+freq}}
\begin{DoxyCompactList}\small\item\em R\+E\+F\+C\+LK frequency in Hz. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga584bca5724799be18ff9546b618499cc}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga584bca5724799be18ff9546b618499cc}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga584bca5724799be18ff9546b618499cc}{cs40l25\+\_\+clock\+\_\+config\+\_\+t\+::global\+\_\+fs}}
\begin{DoxyCompactList}\small\item\em F\+S\+Y\+NC frequency in Hz. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gad6413eff33640bd54fa0168a0818f083}\label{group___c_s40_l25___s_m___s_t_a_t_e___gad6413eff33640bd54fa0168a0818f083}} 
\mbox{\hyperlink{structcs40l25__audio__hw__config__t}{cs40l25\+\_\+audio\+\_\+hw\+\_\+config\+\_\+t}} {\bfseries cs40l25\+\_\+audio\+\_\+config\+\_\+t\+::hw}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gacc4fc056d8bd5c2c09a4da52de78819b}\label{group___c_s40_l25___s_m___s_t_a_t_e___gacc4fc056d8bd5c2c09a4da52de78819b}} 
\mbox{\hyperlink{structcs40l25__asp__config__t}{cs40l25\+\_\+asp\+\_\+config\+\_\+t}} {\bfseries cs40l25\+\_\+audio\+\_\+config\+\_\+t\+::asp}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga781a9da3fb8f84b875403db7eebf9c95}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga781a9da3fb8f84b875403db7eebf9c95}} 
\mbox{\hyperlink{structcs40l25__routing__config__t}{cs40l25\+\_\+routing\+\_\+config\+\_\+t}} {\bfseries cs40l25\+\_\+audio\+\_\+config\+\_\+t\+::routing}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga9062321e35068be52f31cc8e94551343}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga9062321e35068be52f31cc8e94551343}} 
\mbox{\hyperlink{structcs40l25__clock__config__t}{cs40l25\+\_\+clock\+\_\+config\+\_\+t}} {\bfseries cs40l25\+\_\+audio\+\_\+config\+\_\+t\+::clock}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gabf28be3eeb1abf34ebf7563116b1dff3}\label{group___c_s40_l25___s_m___s_t_a_t_e___gabf28be3eeb1abf34ebf7563116b1dff3}} 
uint16\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gabf28be3eeb1abf34ebf7563116b1dff3}{cs40l25\+\_\+audio\+\_\+config\+\_\+t\+::volume}}
\begin{DoxyCompactList}\small\item\em Volume to be applied at reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaa1f2e1d2c49e9e4c82520b6ec74724e8}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaa1f2e1d2c49e9e4c82520b6ec74724e8}} 
uint16\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa1f2e1d2c49e9e4c82520b6ec74724e8}{cs40l25\+\_\+amp\+\_\+config\+\_\+t\+::boost\+\_\+inductor\+\_\+value\+\_\+nh}}
\begin{DoxyCompactList}\small\item\em Boost inductor value in nH. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga350be8b7f5048c100e8ef23c8b409c62}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga350be8b7f5048c100e8ef23c8b409c62}} 
uint16\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga350be8b7f5048c100e8ef23c8b409c62}{cs40l25\+\_\+amp\+\_\+config\+\_\+t\+::boost\+\_\+capacitor\+\_\+value\+\_\+uf}}
\begin{DoxyCompactList}\small\item\em Boost capacitor value in uF. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga665a6d677b6e93b0aa9d8cc6c4cc3cd5}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga665a6d677b6e93b0aa9d8cc6c4cc3cd5}} 
uint16\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga665a6d677b6e93b0aa9d8cc6c4cc3cd5}{cs40l25\+\_\+amp\+\_\+config\+\_\+t\+::boost\+\_\+ipeak\+\_\+ma}}
\begin{DoxyCompactList}\small\item\em Boost peak current in mA. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga149127679c5d38b5739a61f764d6f453}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga149127679c5d38b5739a61f764d6f453}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga149127679c5d38b5739a61f764d6f453}{cs40l25\+\_\+amp\+\_\+config\+\_\+t\+::bst\+\_\+ctl}}
\begin{DoxyCompactList}\small\item\em Boost converter target voltage. See datasheet Section 7.\+11.\+1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga5d7aa3de26481e24c0e664d6d5949a68}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga5d7aa3de26481e24c0e664d6d5949a68}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5d7aa3de26481e24c0e664d6d5949a68}{cs40l25\+\_\+amp\+\_\+config\+\_\+t\+::classh\+\_\+enable}}
\begin{DoxyCompactList}\small\item\em (True) Enable Class H functionality \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga02f0d3e60c62f2e6d2b8a493cad73605}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga02f0d3e60c62f2e6d2b8a493cad73605}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga02f0d3e60c62f2e6d2b8a493cad73605}{cs40l25\+\_\+amp\+\_\+config\+\_\+t\+::bst\+\_\+ctl\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em Boost converter control source selection. See datasheet Section 7.\+11.\+2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga337cc72f5c98435634d43b6c3fe33275}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga337cc72f5c98435634d43b6c3fe33275}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga337cc72f5c98435634d43b6c3fe33275}{cs40l25\+\_\+amp\+\_\+config\+\_\+t\+::bst\+\_\+ctl\+\_\+lim\+\_\+en}}
\begin{DoxyCompactList}\small\item\em Class H boost control max limit. See datasheet Section 7.\+11.\+2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga0eca8a4bce08fd693251093e7a019339}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga0eca8a4bce08fd693251093e7a019339}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::words} \mbox{[}\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf109aac045b99206a6c2b5ba98331885}{C\+S40\+L25\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S\+\_\+\+T\+O\+T\+AL}}\mbox{]}
\item 
\mbox{\hyperlink{unioncs40l25__intp__amp__ctrl__t}{cs40l25\+\_\+intp\+\_\+amp\+\_\+ctrl\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::intp\+\_\+amp\+\_\+ctrl}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::asptx1\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::asptx2\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::asptx3\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::asptx4\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp1rx1\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp1rx2\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp1rx3\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp1rx4\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\+\_\+mixer\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dacpcm1\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__ccm__refclk__input__t}{cs40l25\+\_\+ccm\+\_\+refclk\+\_\+input\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::ccm\+\_\+refclk\+\_\+input}
\item 
\mbox{\hyperlink{unioncs40l25__msm__block__enables__t}{cs40l25\+\_\+msm\+\_\+block\+\_\+enables\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::msm\+\_\+block\+\_\+enables}
\item 
\mbox{\hyperlink{unioncs40l25__msm__block__enables2__t}{cs40l25\+\_\+msm\+\_\+block\+\_\+enables2\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::msm\+\_\+block\+\_\+enables2}
\item 
\mbox{\hyperlink{unioncs40l25__dataif__asp__enables1__t}{cs40l25\+\_\+dataif\+\_\+asp\+\_\+enables1\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dataif\+\_\+asp\+\_\+enables1}
\item 
\mbox{\hyperlink{unioncs40l25__dataif__asp__control2__t}{cs40l25\+\_\+dataif\+\_\+asp\+\_\+control2\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dataif\+\_\+asp\+\_\+control2}
\item 
\mbox{\hyperlink{unioncs40l25__dataif__asp__frame__control5__t}{cs40l25\+\_\+dataif\+\_\+asp\+\_\+frame\+\_\+control5\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dataif\+\_\+asp\+\_\+frame\+\_\+control5}
\item 
\mbox{\hyperlink{unioncs40l25__dataif__asp__frame__control1__t}{cs40l25\+\_\+dataif\+\_\+asp\+\_\+frame\+\_\+control1\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dataif\+\_\+asp\+\_\+frame\+\_\+control1}
\item 
\mbox{\hyperlink{unioncs40l25__dataif__asp__data__control5__t}{cs40l25\+\_\+dataif\+\_\+asp\+\_\+data\+\_\+control5\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dataif\+\_\+asp\+\_\+data\+\_\+control5}
\item 
\mbox{\hyperlink{unioncs40l25__dataif__asp__data__control1__t}{cs40l25\+\_\+dataif\+\_\+asp\+\_\+data\+\_\+control1\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dataif\+\_\+asp\+\_\+data\+\_\+control1}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::ccm\+\_\+fs\+\_\+mon0}
\item 
\mbox{\hyperlink{unioncs40l25__dataif__asp__control1__t}{cs40l25\+\_\+dataif\+\_\+asp\+\_\+control1\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dataif\+\_\+asp\+\_\+control1}
\item 
\mbox{\hyperlink{unioncs40l25__boost__lbst__slope__t}{cs40l25\+\_\+boost\+\_\+lbst\+\_\+slope\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::boost\+\_\+lbst\+\_\+slope}
\item 
\mbox{\hyperlink{unioncs40l25__boost__bst__loop__coeff__t}{cs40l25\+\_\+boost\+\_\+bst\+\_\+loop\+\_\+coeff\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::boost\+\_\+bst\+\_\+loop\+\_\+coeff}
\item 
\mbox{\hyperlink{unioncs40l25__boost__bst__ipk__ctl__t}{cs40l25\+\_\+boost\+\_\+bst\+\_\+ipk\+\_\+ctl\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::boost\+\_\+bst\+\_\+ipk\+\_\+ctl}
\item 
\mbox{\hyperlink{unioncs40l25__boost__vbst__ctl__1__t}{cs40l25\+\_\+boost\+\_\+vbst\+\_\+ctl\+\_\+1\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::boost\+\_\+vbst\+\_\+ctl\+\_\+1}
\item 
\mbox{\hyperlink{unioncs40l25__boost__vbst__ctl__2__t}{cs40l25\+\_\+boost\+\_\+vbst\+\_\+ctl\+\_\+2\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::boost\+\_\+vbst\+\_\+ctl\+\_\+2}
\item 
\mbox{\hyperlink{uniondsp__gpio__button__detect__reg__t}{dsp\+\_\+gpio\+\_\+button\+\_\+detect\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio\+\_\+button\+\_\+detect}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio\+\_\+enable}
\item 
\mbox{\hyperlink{uniondsp__gain__control__reg__t}{dsp\+\_\+gain\+\_\+control\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gain\+\_\+control}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio1\+\_\+index\+\_\+button\+\_\+press}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio2\+\_\+index\+\_\+button\+\_\+press}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio3\+\_\+index\+\_\+button\+\_\+press}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio4\+\_\+index\+\_\+button\+\_\+press}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio1\+\_\+index\+\_\+button\+\_\+release}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio2\+\_\+index\+\_\+button\+\_\+release}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio3\+\_\+index\+\_\+button\+\_\+release}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::dsp\+\_\+gpio4\+\_\+index\+\_\+button\+\_\+release}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::clab\+\_\+enabled}
\item 
\mbox{\hyperlink{uniondsp__reg__t}{dsp\+\_\+reg\+\_\+t}} {\bfseries cs40l25\+\_\+config\+\_\+registers\+\_\+t\+::peak\+\_\+amplitude\+\_\+control}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga171783706fb078addac4177e85a7801d}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga171783706fb078addac4177e85a7801d}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{unioncs40l25__intp__amp__ctrl__t}{cs40l25\_intp\_amp\_ctrl\_t}} {\bfseries intp\_amp\_ctrl}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries asptx1\_input}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries asptx2\_input}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries asptx3\_input}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries asptx4\_input}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries dsp1rx1\_input}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries dsp1rx2\_input}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries dsp1rx3\_input}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries dsp1rx4\_input}\\
\>\mbox{\hyperlink{unioncs40l25__mixer__t}{cs40l25\_mixer\_t}} {\bfseries dacpcm1\_input}\\
\>\mbox{\hyperlink{unioncs40l25__ccm__refclk__input__t}{cs40l25\_ccm\_refclk\_input\_t}} {\bfseries ccm\_refclk\_input}\\
\>\mbox{\hyperlink{unioncs40l25__msm__block__enables__t}{cs40l25\_msm\_block\_enables\_t}} {\bfseries msm\_block\_enables}\\
\>\mbox{\hyperlink{unioncs40l25__msm__block__enables2__t}{cs40l25\_msm\_block\_enables2\_t}} {\bfseries msm\_block\_enables2}\\
\>\mbox{\hyperlink{unioncs40l25__dataif__asp__enables1__t}{cs40l25\_dataif\_asp\_enables1\_t}} {\bfseries dataif\_asp\_enables1}\\
\>\mbox{\hyperlink{unioncs40l25__dataif__asp__control2__t}{cs40l25\_dataif\_asp\_control2\_t}} {\bfseries dataif\_asp\_control2}\\
\>\mbox{\hyperlink{unioncs40l25__dataif__asp__frame__control5__t}{cs40l25\_dataif\_asp\_frame\_control5\_t}} {\bfseries dataif\_asp\_frame\_control5}\\
\>\mbox{\hyperlink{unioncs40l25__dataif__asp__frame__control1__t}{cs40l25\_dataif\_asp\_frame\_control1\_t}} {\bfseries dataif\_asp\_frame\_control1}\\
\>\mbox{\hyperlink{unioncs40l25__dataif__asp__data__control5__t}{cs40l25\_dataif\_asp\_data\_control5\_t}} {\bfseries dataif\_asp\_data\_control5}\\
\>\mbox{\hyperlink{unioncs40l25__dataif__asp__data__control1__t}{cs40l25\_dataif\_asp\_data\_control1\_t}} {\bfseries dataif\_asp\_data\_control1}\\
\>uint32\_t {\bfseries ccm\_fs\_mon0}\\
\>\mbox{\hyperlink{unioncs40l25__dataif__asp__control1__t}{cs40l25\_dataif\_asp\_control1\_t}} {\bfseries dataif\_asp\_control1}\\
\>\mbox{\hyperlink{unioncs40l25__boost__lbst__slope__t}{cs40l25\_boost\_lbst\_slope\_t}} {\bfseries boost\_lbst\_slope}\\
\>\mbox{\hyperlink{unioncs40l25__boost__bst__loop__coeff__t}{cs40l25\_boost\_bst\_loop\_coeff\_t}} {\bfseries boost\_bst\_loop\_coeff}\\
\>\mbox{\hyperlink{unioncs40l25__boost__bst__ipk__ctl__t}{cs40l25\_boost\_bst\_ipk\_ctl\_t}} {\bfseries boost\_bst\_ipk\_ctl}\\
\>\mbox{\hyperlink{unioncs40l25__boost__vbst__ctl__1__t}{cs40l25\_boost\_vbst\_ctl\_1\_t}} {\bfseries boost\_vbst\_ctl\_1}\\
\>\mbox{\hyperlink{unioncs40l25__boost__vbst__ctl__2__t}{cs40l25\_boost\_vbst\_ctl\_2\_t}} {\bfseries boost\_vbst\_ctl\_2}\\
\>\mbox{\hyperlink{uniondsp__gpio__button__detect__reg__t}{dsp\_gpio\_button\_detect\_reg\_t}} {\bfseries dsp\_gpio\_button\_detect}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio\_enable}\\
\>\mbox{\hyperlink{uniondsp__gain__control__reg__t}{dsp\_gain\_control\_reg\_t}} {\bfseries dsp\_gain\_control}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio1\_index\_button\_press}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio2\_index\_button\_press}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio3\_index\_button\_press}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio4\_index\_button\_press}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio1\_index\_button\_release}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio2\_index\_button\_release}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio3\_index\_button\_release}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries dsp\_gpio4\_index\_button\_release}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries clab\_enabled}\\
\>\mbox{\hyperlink{uniondsp__reg__t}{dsp\_reg\_t}} {\bfseries peak\_amplitude\_control}\\
\}; \\

\end{tabbing}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3e76695b0afdd29a3aff48418142a1e3}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3e76695b0afdd29a3aff48418142a1e3}} 
bool {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio1\+\_\+button\+\_\+detect\+\_\+enable}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga0b859719172c652edacd44c3c73d6c8c}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga0b859719172c652edacd44c3c73d6c8c}} 
bool {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio2\+\_\+button\+\_\+detect\+\_\+enable}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3332c3ca196eab95ba39c8831e62a507}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3332c3ca196eab95ba39c8831e62a507}} 
bool {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio3\+\_\+button\+\_\+detect\+\_\+enable}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf733263027bc9236206cdbe4744b8f07}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf733263027bc9236206cdbe4744b8f07}} 
bool {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio4\+\_\+button\+\_\+detect\+\_\+enable}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaea42f9b64948edcbf3ae0ccf72856e60}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaea42f9b64948edcbf3ae0ccf72856e60}} 
bool {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio\+\_\+enable}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8afb01ea473a320c4a0dfb92f5a9e76c}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8afb01ea473a320c4a0dfb92f5a9e76c}} 
uint16\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpi\+\_\+gain\+\_\+control}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf140df2c2451315aa79b842213fa2e79}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf140df2c2451315aa79b842213fa2e79}} 
uint16\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+ctrl\+\_\+gain\+\_\+control}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gafef122426f62f5c5e5e458cff5138bac}\label{group___c_s40_l25___s_m___s_t_a_t_e___gafef122426f62f5c5e5e458cff5138bac}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio1\+\_\+index\+\_\+button\+\_\+press}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gabda401c80edbf094961594963916e70e}\label{group___c_s40_l25___s_m___s_t_a_t_e___gabda401c80edbf094961594963916e70e}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio2\+\_\+index\+\_\+button\+\_\+press}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3dc63c189fba1241ddb21cb6adbcdf7d}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3dc63c189fba1241ddb21cb6adbcdf7d}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio3\+\_\+index\+\_\+button\+\_\+press}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga893c8399997ee7bdb3ec2393ff94edb0}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga893c8399997ee7bdb3ec2393ff94edb0}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio4\+\_\+index\+\_\+button\+\_\+press}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga0fa83414ecee3a64d6209aef8baa69f7}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga0fa83414ecee3a64d6209aef8baa69f7}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio1\+\_\+index\+\_\+button\+\_\+release}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga01d1918abe0733f75ad7a8c3bcb27e98}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga01d1918abe0733f75ad7a8c3bcb27e98}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio2\+\_\+index\+\_\+button\+\_\+release}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gabd11eaaf37d3db0249dfff78ab99dce9}\label{group___c_s40_l25___s_m___s_t_a_t_e___gabd11eaaf37d3db0249dfff78ab99dce9}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio3\+\_\+index\+\_\+button\+\_\+release}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gafb67dc59cc659bb089167d5f754dbb0e}\label{group___c_s40_l25___s_m___s_t_a_t_e___gafb67dc59cc659bb089167d5f754dbb0e}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::dsp\+\_\+gpio4\+\_\+index\+\_\+button\+\_\+release}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga58ffc4afcd6a851ffc637de288570fcb}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga58ffc4afcd6a851ffc637de288570fcb}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga58ffc4afcd6a851ffc637de288570fcb}{cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::clab\+\_\+enable}}
\begin{DoxyCompactList}\small\item\em Whether Closed-\/loop Active Braking shoud be enabled. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaee64b2011e609e854ac070b22155be57}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaee64b2011e609e854ac070b22155be57}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaee64b2011e609e854ac070b22155be57}{cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t\+::peak\+\_\+amplitude}}
\begin{DoxyCompactList}\small\item\em Clab braking pulses are scaled down if they exceed this amplitude. Q2.\+22. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga916d8bbb1eff68fa137000c20ac7fa71}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga916d8bbb1eff68fa137000c20ac7fa71}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga916d8bbb1eff68fa137000c20ac7fa71}{cs40l25\+\_\+calibration\+\_\+t\+::is\+\_\+valid\+\_\+f0}}
\begin{DoxyCompactList}\small\item\em (True) Calibration state is valid \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga832f2397f07a8c7d6662c8707a52155f}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga832f2397f07a8c7d6662c8707a52155f}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga832f2397f07a8c7d6662c8707a52155f}{cs40l25\+\_\+calibration\+\_\+t\+::f0}}
\begin{DoxyCompactList}\small\item\em Encoded resonant frequency (f0) determined by Calibration procedure. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gab00670eb999614ada71de0ddc8010283}\label{group___c_s40_l25___s_m___s_t_a_t_e___gab00670eb999614ada71de0ddc8010283}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gab00670eb999614ada71de0ddc8010283}{cs40l25\+\_\+calibration\+\_\+t\+::redc}}
\begin{DoxyCompactList}\small\item\em Encoded DC resistance (Re\+DC) determined by Calibration procedure. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8ae28aa73b023a54c26ec42887c4694a}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8ae28aa73b023a54c26ec42887c4694a}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga8ae28aa73b023a54c26ec42887c4694a}{cs40l25\+\_\+calibration\+\_\+t\+::backemf}}
\begin{DoxyCompactList}\small\item\em Encoded Back E\+MF determined by Calibration procedure. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga1bb908acc7db4eec34ce54d5623b589f}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga1bb908acc7db4eec34ce54d5623b589f}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga1bb908acc7db4eec34ce54d5623b589f}{cs40l25\+\_\+calibration\+\_\+t\+::is\+\_\+valid\+\_\+qest}}
\begin{DoxyCompactList}\small\item\em (True) Calibration state is valid \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga006ceda93d3dad5106a778982783164f}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga006ceda93d3dad5106a778982783164f}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga006ceda93d3dad5106a778982783164f}{cs40l25\+\_\+calibration\+\_\+t\+::qest}}
\begin{DoxyCompactList}\small\item\em Encoded estimated Q value (Q Est) determined by Calibration procedure. \end{DoxyCompactList}\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::words} \mbox{[}\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5bef175dd06efddb80992ccbb7c2ad69}{C\+S40\+L25\+\_\+\+D\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+W\+O\+R\+D\+S\+\_\+\+T\+O\+T\+AL}}\mbox{]}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::halo\+\_\+state}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::halo\+\_\+heartbeat}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::cspl\+\_\+state}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::cal\+\_\+set\+\_\+status}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::cal\+\_\+r\+\_\+selected}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::cal\+\_\+r}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::cal\+\_\+status}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::cal\+\_\+checksum}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::::cspl\+\_\+temperature}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8b54d7c8661110c424155a651063d3f3}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8b54d7c8661110c424155a651063d3f3}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t {\bfseries halo\_state}\\
\>uint32\_t {\bfseries halo\_heartbeat}\\
\>uint32\_t {\bfseries cspl\_state}\\
\>uint32\_t {\bfseries cal\_set\_status}\\
\>uint32\_t {\bfseries cal\_r\_selected}\\
\>uint32\_t {\bfseries cal\_r}\\
\>uint32\_t {\bfseries cal\_status}\\
\>uint32\_t {\bfseries cal\_checksum}\\
\>uint32\_t {\bfseries cspl\_temperature}\\
\} \\

\end{tabbing}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8b5bf14941abe9cab8ad46ea8297815f}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8b5bf14941abe9cab8ad46ea8297815f}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t {\bfseries words} \mbox{[}\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5bef175dd06efddb80992ccbb7c2ad69}{CS40L25\_DSP\_STATUS\_WORDS\_TOTAL}}\mbox{]}\\
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8b54d7c8661110c424155a651063d3f3}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8b54d7c8661110c424155a651063d3f3}} 
\>struct \{\\
\>\>uint32\_t {\bfseries halo\_state}\\
\>\>uint32\_t {\bfseries halo\_heartbeat}\\
\>\>uint32\_t {\bfseries cspl\_state}\\
\>\>uint32\_t {\bfseries cal\_set\_status}\\
\>\>uint32\_t {\bfseries cal\_r\_selected}\\
\>\>uint32\_t {\bfseries cal\_r}\\
\>\>uint32\_t {\bfseries cal\_status}\\
\>\>uint32\_t {\bfseries cal\_checksum}\\
\>\>uint32\_t {\bfseries cspl\_temperature}\\
\>\} \\
\} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga8b5bf14941abe9cab8ad46ea8297815f}{cs40l25\_dsp\_status\_t::data}}\\

\end{tabbing}\begin{DoxyCompactList}\small\item\em Data read from Control Port. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga6a2f815eef73dccc5917cb3eabe5dfa8}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga6a2f815eef73dccc5917cb3eabe5dfa8}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga6a2f815eef73dccc5917cb3eabe5dfa8}{cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::is\+\_\+hb\+\_\+inc}}
\begin{DoxyCompactList}\small\item\em (True) The H\+A\+LO H\+E\+A\+R\+T\+B\+E\+AT is incrementing \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3d849f6dcc79209a24846e8b475b3e43}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3d849f6dcc79209a24846e8b475b3e43}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3d849f6dcc79209a24846e8b475b3e43}{cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::is\+\_\+calibration\+\_\+applied}}
\begin{DoxyCompactList}\small\item\em (True) Calibration values are applied \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga2df56fd7967d8d4c2d6c473594aa0515}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga2df56fd7967d8d4c2d6c473594aa0515}} 
bool \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga2df56fd7967d8d4c2d6c473594aa0515}{cs40l25\+\_\+dsp\+\_\+status\+\_\+t\+::is\+\_\+temp\+\_\+changed}}
\begin{DoxyCompactList}\small\item\em (True) Monitored temperature is varying. \end{DoxyCompactList}\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+fw\+\_\+revision\+\_\+t\+::word}
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+fw\+\_\+revision\+\_\+t\+::::patch}\+: 8
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+fw\+\_\+revision\+\_\+t\+::::minor}\+: 8
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+fw\+\_\+revision\+\_\+t\+::::major}\+: 8
\item 
uint32\+\_\+t {\bfseries cs40l25\+\_\+fw\+\_\+revision\+\_\+t\+::::reserved}\+: 8
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga64264bf2d4514603959e8602d7cb7a70}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga64264bf2d4514603959e8602d7cb7a70}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t {\bfseries patch}: 8\\
\>uint32\_t {\bfseries minor}: 8\\
\>uint32\_t {\bfseries major}: 8\\
\>uint32\_t {\bfseries reserved}: 8\\
\} \\

\end{tabbing}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf75d69d7a7e6ed007440f402c718e8ef}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf75d69d7a7e6ed007440f402c718e8ef}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t {\bfseries word}\\
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga64264bf2d4514603959e8602d7cb7a70}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga64264bf2d4514603959e8602d7cb7a70}} 
\>struct \{\\
\>\>uint32\_t {\bfseries patch}: 8\\
\>\>uint32\_t {\bfseries minor}: 8\\
\>\>uint32\_t {\bfseries major}: 8\\
\>\>uint32\_t {\bfseries reserved}: 8\\
\>\} \\
\}; \\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga6ad303e9a6f79190e69c869fa07a3a3a}{cs40l25\+\_\+t\+::state}}
\begin{DoxyCompactList}\small\item\em General driver state -\/. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga233b14740e59b9641955a68ee76f5470}{cs40l25\+\_\+t\+::mode}}
\begin{DoxyCompactList}\small\item\em General driver mode -\/. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8ec19760a1f321f6c2fcc56ae88ba94c}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8ec19760a1f321f6c2fcc56ae88ba94c}} 
\mbox{\hyperlink{structcs40l25__sm__t}{cs40l25\+\_\+sm\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga8ec19760a1f321f6c2fcc56ae88ba94c}{cs40l25\+\_\+t\+::control\+\_\+sm}}
\begin{DoxyCompactList}\small\item\em Control State Machine for current Control Request. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga35cf6264b4e4b81c1b9e771a95379d94}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga35cf6264b4e4b81c1b9e771a95379d94}} 
\mbox{\hyperlink{structcs40l25__sm__t}{cs40l25\+\_\+sm\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga35cf6264b4e4b81c1b9e771a95379d94}{cs40l25\+\_\+t\+::event\+\_\+sm}}
\begin{DoxyCompactList}\small\item\em Event Handler State Machine. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga5bb8a07e72536c908a54c5101f12527f}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga5bb8a07e72536c908a54c5101f12527f}} 
\mbox{\hyperlink{structf__queue__t}{f\+\_\+queue\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5bb8a07e72536c908a54c5101f12527f}{cs40l25\+\_\+t\+::control\+\_\+q}}
\begin{DoxyCompactList}\small\item\em Queue of Control Requests. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaa36213bc93e7d0aeedbc9a7c0e9cb227}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaa36213bc93e7d0aeedbc9a7c0e9cb227}} 
\mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa36213bc93e7d0aeedbc9a7c0e9cb227}{cs40l25\+\_\+t\+::control\+\_\+requests}} \mbox{[}\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf636142b8de71f4a24a729bd9c2c9081}{C\+S40\+L25\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+S\+\_\+\+S\+I\+ZE}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Buffered Control Requests. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7c16f1ba502d46a7d986b4d3589c253f}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7c16f1ba502d46a7d986b4d3589c253f}} 
\mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7c16f1ba502d46a7d986b4d3589c253f}{cs40l25\+\_\+t\+::current\+\_\+request}}
\begin{DoxyCompactList}\small\item\em Current Control Request. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga0a9a4aa1781c239b1c2e7d00c255950e}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga0a9a4aa1781c239b1c2e7d00c255950e}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga0a9a4aa1781c239b1c2e7d00c255950e}{cs40l25\+\_\+t\+::register\+\_\+buffer}}
\begin{DoxyCompactList}\small\item\em buffer for reading Control Port registers \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gade9fdb65c8601ec85914d910e28720b3}\label{group___c_s40_l25___s_m___s_t_a_t_e___gade9fdb65c8601ec85914d910e28720b3}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gade9fdb65c8601ec85914d910e28720b3}{cs40l25\+\_\+t\+::devid}}
\begin{DoxyCompactList}\small\item\em C\+S40\+L25 D\+E\+V\+ID of current device. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga27bfdd3f0ced1f19b7091e60b12c9aff}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga27bfdd3f0ced1f19b7091e60b12c9aff}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga27bfdd3f0ced1f19b7091e60b12c9aff}{cs40l25\+\_\+t\+::revid}}
\begin{DoxyCompactList}\small\item\em C\+S40\+L25 R\+E\+V\+ID of current device. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga31da27317673c3bf2bcea8d322f767e2}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga31da27317673c3bf2bcea8d322f767e2}} 
const uint32\+\_\+t $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga31da27317673c3bf2bcea8d322f767e2}{cs40l25\+\_\+t\+::errata}}
\begin{DoxyCompactList}\small\item\em Pointer to relevant errata for the current device. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga9952290d7e7e393c20a50a5600c1336b}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga9952290d7e7e393c20a50a5600c1336b}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga9952290d7e7e393c20a50a5600c1336b}{cs40l25\+\_\+t\+::mbox\+\_\+cmd}}
\begin{DoxyCompactList}\small\item\em H\+A\+LO FW Mailbox command to be sent. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gab7b416bb1af6c6ce89dd067d25db4762}\label{group___c_s40_l25___s_m___s_t_a_t_e___gab7b416bb1af6c6ce89dd067d25db4762}} 
\mbox{\hyperlink{unioncs40l25__config__registers__t}{cs40l25\+\_\+config\+\_\+registers\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gab7b416bb1af6c6ce89dd067d25db4762}{cs40l25\+\_\+t\+::config\+\_\+regs}}
\begin{DoxyCompactList}\small\item\em Contents of Control Port registers to configure. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3ac8afb33e2959dedc6c626784f07a53}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3ac8afb33e2959dedc6c626784f07a53}} 
\mbox{\hyperlink{structcs40l25__dsp__config__controls__t}{cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3ac8afb33e2959dedc6c626784f07a53}{cs40l25\+\_\+t\+::dsp\+\_\+config\+\_\+ctrls}}
\begin{DoxyCompactList}\small\item\em Configurable D\+SP controls. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7ca5da335763bc8c71708a53c0cc8f46}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7ca5da335763bc8c71708a53c0cc8f46}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+t\+::calib\+\_\+pcm\+\_\+vol}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga2db06660a8f4a54e9b259666f8080c38}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga2db06660a8f4a54e9b259666f8080c38}} 
\mbox{\hyperlink{structcs40l25__field__accessor__t}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga2db06660a8f4a54e9b259666f8080c38}{cs40l25\+\_\+t\+::field\+\_\+accessor}}
\begin{DoxyCompactList}\small\item\em Current Control Port field to access. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf9621d0c8721ff273b0aba5f8c5452c3}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf9621d0c8721ff273b0aba5f8c5452c3}} 
uint8\+\_\+t {\bfseries cs40l25\+\_\+t\+::bsp\+\_\+dev\+\_\+id}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gabf375b4b6d118c2cdf2b7937133082ea}\label{group___c_s40_l25___s_m___s_t_a_t_e___gabf375b4b6d118c2cdf2b7937133082ea}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+t\+::bsp\+\_\+reset\+\_\+gpio\+\_\+id}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga6df0f8c0592fb125ba2c59704283b350}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga6df0f8c0592fb125ba2c59704283b350}} 
uint32\+\_\+t {\bfseries cs40l25\+\_\+t\+::bsp\+\_\+int\+\_\+gpio\+\_\+id}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7664675b7fcdb5e871667f153c2621db}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7664675b7fcdb5e871667f153c2621db}} 
uint8\+\_\+t {\bfseries cs40l25\+\_\+t\+::bus\+\_\+type}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga42ed95b8d36c913c0708276492442f83}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga42ed95b8d36c913c0708276492442f83}} 
uint8\+\_\+t $\ast$ {\bfseries cs40l25\+\_\+t\+::cp\+\_\+write\+\_\+buffer}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga94e25b4916158c3f2e8e3f8c2763e9ef}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga94e25b4916158c3f2e8e3f8c2763e9ef}} 
uint8\+\_\+t $\ast$ {\bfseries cs40l25\+\_\+t\+::cp\+\_\+read\+\_\+buffer}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga2bee3a436201ab68d78f61acc9393d80}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga2bee3a436201ab68d78f61acc9393d80}} 
\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga0b78156f6addb3f1db4918f59f2ac6c9}{cs40l25\+\_\+notification\+\_\+callback\+\_\+t}} {\bfseries cs40l25\+\_\+t\+::notification\+\_\+cb}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3cf8dde61988540eec0e830bc2a474f8}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3cf8dde61988540eec0e830bc2a474f8}} 
void $\ast$ {\bfseries cs40l25\+\_\+t\+::notification\+\_\+cb\+\_\+arg}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga0d5f595d3d4fd1c3e8b2ab57278342f2}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga0d5f595d3d4fd1c3e8b2ab57278342f2}} 
\mbox{\hyperlink{structcs40l25__audio__config__t}{cs40l25\+\_\+audio\+\_\+config\+\_\+t}} {\bfseries cs40l25\+\_\+t\+::audio\+\_\+config}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga6e2f0116ee567a0e34d36b7c31f06339}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga6e2f0116ee567a0e34d36b7c31f06339}} 
\mbox{\hyperlink{structcs40l25__amp__config__t}{cs40l25\+\_\+amp\+\_\+config\+\_\+t}} {\bfseries cs40l25\+\_\+t\+::amp\+\_\+config}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga4ab8e30560471fffef4aeb21e7b53717}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga4ab8e30560471fffef4aeb21e7b53717}} 
\mbox{\hyperlink{structcs40l25__calibration__t}{cs40l25\+\_\+calibration\+\_\+t}} {\bfseries cs40l25\+\_\+t\+::cal\+\_\+data}
\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga023a0a9ede69dffb8a2d1d2ae9eb688b}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga023a0a9ede69dffb8a2d1d2ae9eb688b}} 
\mbox{\hyperlink{structcs40l25__boot__config__t}{cs40l25\+\_\+boot\+\_\+config\+\_\+t}} $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga023a0a9ede69dffb8a2d1d2ae9eb688b}{cs40l25\+\_\+t\+::boot\+\_\+config}}
\begin{DoxyCompactList}\small\item\em Current H\+A\+LO F\+W/\+Coefficient boot configuration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga8a815c197f89f59bd7eb8ffaa583ddd7}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga8a815c197f89f59bd7eb8ffaa583ddd7}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga8a815c197f89f59bd7eb8ffaa583ddd7}{cs40l25\+\_\+config\+\_\+t\+::bsp\+\_\+dev\+\_\+id}}
\begin{DoxyCompactList}\small\item\em Used to ID C\+S40\+L25 in bsp\+\_\+driver\+\_\+if calls. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7ff9e0b40979c892a288e78bddb2c93c}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7ff9e0b40979c892a288e78bddb2c93c}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7ff9e0b40979c892a288e78bddb2c93c}{cs40l25\+\_\+config\+\_\+t\+::bsp\+\_\+reset\+\_\+gpio\+\_\+id}}
\begin{DoxyCompactList}\small\item\em Used to ID C\+S40\+L25 Reset pin in bsp\+\_\+driver\+\_\+if calls. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gac6b54c751a88e8e08d22422094bb5f56}\label{group___c_s40_l25___s_m___s_t_a_t_e___gac6b54c751a88e8e08d22422094bb5f56}} 
uint32\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gac6b54c751a88e8e08d22422094bb5f56}{cs40l25\+\_\+config\+\_\+t\+::bsp\+\_\+int\+\_\+gpio\+\_\+id}}
\begin{DoxyCompactList}\small\item\em Used to ID C\+S40\+L25 I\+NT pin in bsp\+\_\+driver\+\_\+if calls. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf7b8053600a6fc8f2197637660d08918}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf7b8053600a6fc8f2197637660d08918}} 
uint8\+\_\+t \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf7b8053600a6fc8f2197637660d08918}{cs40l25\+\_\+config\+\_\+t\+::bus\+\_\+type}}
\begin{DoxyCompactList}\small\item\em Control Port type -\/ I2C or S\+PI. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7f2f90bb5a8261b2581e39009cda182c}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7f2f90bb5a8261b2581e39009cda182c}} 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7f2f90bb5a8261b2581e39009cda182c}{cs40l25\+\_\+config\+\_\+t\+::cp\+\_\+write\+\_\+buffer}}
\begin{DoxyCompactList}\small\item\em Pointer to Control Port write byte buffer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga08413d0be1f16a66d646b83569b5b531}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga08413d0be1f16a66d646b83569b5b531}} 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga08413d0be1f16a66d646b83569b5b531}{cs40l25\+\_\+config\+\_\+t\+::cp\+\_\+read\+\_\+buffer}}
\begin{DoxyCompactList}\small\item\em Pointer to Control Port read byte buffer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga5a60d7aa7688c330b39cb3cd8ea21d50}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga5a60d7aa7688c330b39cb3cd8ea21d50}} 
\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga0b78156f6addb3f1db4918f59f2ac6c9}{cs40l25\+\_\+notification\+\_\+callback\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga5a60d7aa7688c330b39cb3cd8ea21d50}{cs40l25\+\_\+config\+\_\+t\+::notification\+\_\+cb}}
\begin{DoxyCompactList}\small\item\em Notification callback registered for detected events. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaa5868ae1db251f8092120dc07ede2106}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaa5868ae1db251f8092120dc07ede2106}} 
void $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa5868ae1db251f8092120dc07ede2106}{cs40l25\+\_\+config\+\_\+t\+::notification\+\_\+cb\+\_\+arg}}
\begin{DoxyCompactList}\small\item\em Notification callback argument. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gacdc9da17e3486c3baab7d62ef79a8434}\label{group___c_s40_l25___s_m___s_t_a_t_e___gacdc9da17e3486c3baab7d62ef79a8434}} 
\mbox{\hyperlink{structcs40l25__audio__config__t}{cs40l25\+\_\+audio\+\_\+config\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacdc9da17e3486c3baab7d62ef79a8434}{cs40l25\+\_\+config\+\_\+t\+::audio\+\_\+config}}
\begin{DoxyCompactList}\small\item\em Amplifier audio-\/related configuration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gac713190ea2e056727332d0d953f31554}\label{group___c_s40_l25___s_m___s_t_a_t_e___gac713190ea2e056727332d0d953f31554}} 
\mbox{\hyperlink{structcs40l25__amp__config__t}{cs40l25\+\_\+amp\+\_\+config\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gac713190ea2e056727332d0d953f31554}{cs40l25\+\_\+config\+\_\+t\+::amp\+\_\+config}}
\begin{DoxyCompactList}\small\item\em Amplifier amp-\/related configuration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaeba1c450b26f08a7fe025e24b8275b1c}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaeba1c450b26f08a7fe025e24b8275b1c}} 
\mbox{\hyperlink{structcs40l25__calibration__t}{cs40l25\+\_\+calibration\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaeba1c450b26f08a7fe025e24b8275b1c}{cs40l25\+\_\+config\+\_\+t\+::cal\+\_\+data}}
\begin{DoxyCompactList}\small\item\em Calibration data from previous calibration sequence. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga884328d21f7aae33a3b48aecc6ae1c5b}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga884328d21f7aae33a3b48aecc6ae1c5b}} 
\mbox{\hyperlink{structcs40l25__dsp__config__controls__t}{cs40l25\+\_\+dsp\+\_\+config\+\_\+controls\+\_\+t}} \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga884328d21f7aae33a3b48aecc6ae1c5b}{cs40l25\+\_\+config\+\_\+t\+::dsp\+\_\+config\+\_\+ctrls}}
\begin{DoxyCompactList}\small\item\em Configurable D\+SP controls. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gabe90b157dc3e0351bbd034e6bdca36d4}{cs40l25\+\_\+functions\+\_\+t\+::initialize}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Initialize driver state/handle. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga63d523c9c110048551ac56e6b8f20c4c}{cs40l25\+\_\+functions\+\_\+t\+::configure}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{structcs40l25__config__t}{cs40l25\+\_\+config\+\_\+t}} $\ast$config)
\begin{DoxyCompactList}\small\item\em Configures driver state/handle. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga1ea0a047dcf2a0b103d4c0607eba04fb}{cs40l25\+\_\+functions\+\_\+t\+::process}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Processes driver state machines. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa2f1a666e1c4a785ed0b3bbdfd9d189a}{cs40l25\+\_\+functions\+\_\+t\+::control}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}} req)
\begin{DoxyCompactList}\small\item\em Submit a Control Request to the driver. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga35c203ed780b02fd7331c0f3ce86c603}{cs40l25\+\_\+functions\+\_\+t\+::reset}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Reset the C\+S40\+L25. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacf3acbe80b123d357c9c7a48e69f3208}{cs40l25\+\_\+functions\+\_\+t\+::boot}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, bool cal\+\_\+boot, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Boot the C\+S40\+L25. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga37fa8d396ac536e9780fc567370ddddc}{cs40l25\+\_\+functions\+\_\+t\+::power}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t power\+\_\+state, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Change the power state. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gab2b2830798a2cd2da8c82af686d516fd}{cs40l25\+\_\+functions\+\_\+t\+::calibrate}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t calib\+\_\+type, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Calibrate the H\+A\+LO D\+SP Protection Algorithm. \end{DoxyCompactList}\item 
void($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga9507f9288e1030310c30486d45c52547}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::timer\+\_\+callback}} )(uint32\+\_\+t status, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Notify the driver when the B\+SP Timer expires. \end{DoxyCompactList}\item 
void($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaaf971a22da1b6145717662b82e91a8cf}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::cp\+\_\+read\+\_\+callback}} )(uint32\+\_\+t status, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Notify the driver when the B\+SP Control Port (cp) read transaction completes. \end{DoxyCompactList}\item 
void($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3729e80758b35ee2a2224a62a43c99f8}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::cp\+\_\+write\+\_\+callback}} )(uint32\+\_\+t status, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Notify the driver when the B\+SP Control Port (cp) write transaction completes. \end{DoxyCompactList}\item 
void($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga9ecb0de55d96200881e7c30999b3aee4}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::irq\+\_\+callback}} )(uint32\+\_\+t status, void $\ast$cb\+\_\+arg)
\begin{DoxyCompactList}\small\item\em Notify the driver when the C\+S40\+L25 I\+N\+Tb G\+P\+IO drops low. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7bde41f4c248d03a08ed8882e7031659}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::read\+\_\+reg}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t $\ast$val, bool is\+\_\+blocking)
\begin{DoxyCompactList}\small\item\em Reads the contents of a single register/memory address. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga0c6a4e5a9344c10243f78eb07cf59e6f}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::write\+\_\+reg}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t val, bool is\+\_\+blocking)
\begin{DoxyCompactList}\small\item\em Writes the contents of a single register/memory address. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga02bce945e25f52164a2ec1d956755c12}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::reset\+\_\+sm}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Reset State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gad398817f3d0a2fe76784fefe707d7d98}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::boot\+\_\+sm}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Boot State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gad1cd49b58c58500e76bc60dac3c8091b}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::power\+\_\+up\+\_\+sm}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Power Up State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gafb4e736ee4fe8a367b0e856a6e1f44b7}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::power\+\_\+down\+\_\+sm}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Power Down State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gabdc204ba869f6d3704a03bcc889c9ad2}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::configure\+\_\+sm}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Configure State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaece73e35801079d40049a54f5f6e4cfb}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::field\+\_\+access\+\_\+sm}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Field Access State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacb339b75e75d9ebc71ff38a5e57f9df1}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::calibration\+\_\+sm}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Calibration State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga6c9d85d7b5700cb6edb7664f172486cc}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::get\+\_\+dsp\+\_\+status\+\_\+sm}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Get D\+SP Status State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaad4520b12543853d586c7b11436044c9}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::event\+\_\+sm}} )(void $\ast$driver)
\begin{DoxyCompactList}\small\item\em Event Handler State Machine. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga48729a8fb53697de8a3b2901449e5181}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::get\+\_\+errata}} )(uint32\+\_\+t devid, uint32\+\_\+t revid, const uint32\+\_\+t $\ast$$\ast$errata)
\begin{DoxyCompactList}\small\item\em Gets pointer to correct errata based on D\+E\+V\+I\+D/\+R\+E\+V\+ID. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaa8cfaf2f3974a4e7e40f9506bbefff5b}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::cp\+\_\+bulk\+\_\+read}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t length)
\begin{DoxyCompactList}\small\item\em Reads contents from a consecutive number of memory addresses. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga3787ab6aede0d1ea32755b2aacb45bff}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::cp\+\_\+bulk\+\_\+write}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint8\+\_\+t $\ast$bytes, uint32\+\_\+t length)
\begin{DoxyCompactList}\small\item\em Writes from byte array to consecutive number of Control Port memory addresses. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaac55bb0ebae20fb002fc8858ee80be8f}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::validate\+\_\+boot\+\_\+config}} )(\mbox{\hyperlink{structcs40l25__boot__config__t}{cs40l25\+\_\+boot\+\_\+config\+\_\+t}} $\ast$config, bool is\+\_\+fw\+\_\+boot, bool is\+\_\+coeff\+\_\+boot, bool is\+\_\+cal\+\_\+boot)
\begin{DoxyCompactList}\small\item\em Validates the boot configuration provided by the B\+SP. \end{DoxyCompactList}\item 
bool($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7aeda5eada72b4d3e59872505543f706}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::control\+\_\+q\+\_\+copy}} )(void $\ast$from, void $\ast$to)
\begin{DoxyCompactList}\small\item\em Implements \textquotesingle{}copy\textquotesingle{} method for Control Request Queue contents. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gadf841d40a07cb97ab15037ff964226bd}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::is\+\_\+control\+\_\+valid}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Check that the currently processed Control Request is valid for the current state of the driver. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga7e3821dab7d2277e65e7fda6b452b9a7}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::load\+\_\+control}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Load new Control Request to be processed. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gafd4b833b750e811a9da3add8d9e10cc0}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::irq\+\_\+to\+\_\+event\+\_\+id}} )(uint32\+\_\+t $\ast$\mbox{\hyperlink{cs40l25_8c_a93ed7ca914fe1948b5d02bdf1b1c0083}{irq\+\_\+statuses}})
\begin{DoxyCompactList}\small\item\em Maps I\+RQ Flag to Event ID passed to B\+SP. \end{DoxyCompactList}\item 
uint32\+\_\+t($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44c55755dadfd90ef7290ee04867b336}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::apply\+\_\+configs}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)
\begin{DoxyCompactList}\small\item\em Apply all driver one-\/time configurations to corresponding Control Port register/memory addresses. \end{DoxyCompactList}\item 
bool($\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gacdea562b30695ece7ea7ad2283b034c4}{cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::is\+\_\+mixer\+\_\+source\+\_\+used}} )(\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint8\+\_\+t source)
\begin{DoxyCompactList}\small\item\em Checks all hardware mixer source selections for a specific source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf021d5fceee29eeabf9ff5ea1d40dd33}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf021d5fceee29eeabf9ff5ea1d40dd33}} 
\mbox{\hyperlink{structcs40l25__functions__t}{cs40l25\+\_\+functions\+\_\+t}} $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___gaf021d5fceee29eeabf9ff5ea1d40dd33}{cs40l25\+\_\+functions\+\_\+g}}
\begin{DoxyCompactList}\small\item\em Pointer to Public A\+PI implementation. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga10ee8273b1a1db5e556e889ad14322c0}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga10ee8273b1a1db5e556e889ad14322c0}} 
\mbox{\hyperlink{structcs40l25__private__functions__t}{cs40l25\+\_\+private\+\_\+functions\+\_\+t}} $\ast$ \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga10ee8273b1a1db5e556e889ad14322c0}{cs40l25\+\_\+private\+\_\+functions\+\_\+g}}
\begin{DoxyCompactList}\small\item\em Pointer to Private A\+PI implementation. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Generic states used for all child state machines. 

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structcs40l25__sm__t}{cs40l25\+\_\+sm\+\_\+t}} member state 
\end{DoxySeeAlso}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaf636142b8de71f4a24a729bd9c2c9081}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaf636142b8de71f4a24a729bd9c2c9081}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!CS40L25\_CONTROL\_REQUESTS\_SIZE@{CS40L25\_CONTROL\_REQUESTS\_SIZE}}
\index{CS40L25\_CONTROL\_REQUESTS\_SIZE@{CS40L25\_CONTROL\_REQUESTS\_SIZE}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{CS40L25\_CONTROL\_REQUESTS\_SIZE}{CS40L25\_CONTROL\_REQUESTS\_SIZE}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+S\+\_\+\+S\+I\+ZE}



Size of Control Request Queue. 

\begin{DoxyAttention}{Attention}
The system designer should size this queue to handle the maximum number of Control Requests the system could possibly send to the driver before ability to process. 
\end{DoxyAttention}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga5b97233afe3013afc65fdce724145df8}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga5b97233afe3013afc65fdce724145df8}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!CS40L25\_CP\_READ\_BUFFER\_LENGTH\_BYTES@{CS40L25\_CP\_READ\_BUFFER\_LENGTH\_BYTES}}
\index{CS40L25\_CP\_READ\_BUFFER\_LENGTH\_BYTES@{CS40L25\_CP\_READ\_BUFFER\_LENGTH\_BYTES}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{CS40L25\_CP\_READ\_BUFFER\_LENGTH\_BYTES}{CS40L25\_CP\_READ\_BUFFER\_LENGTH\_BYTES}}
{\footnotesize\ttfamily \#define C\+S40\+L25\+\_\+\+C\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+B\+Y\+T\+ES}



Length of Control Port Read buffer. 

\begin{DoxyAttention}{Attention}
The B\+SP is required to allocate a buffer of this length before initializing the driver. 
\end{DoxyAttention}


\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!cs40l25\_control\_callback\_t@{cs40l25\_control\_callback\_t}}
\index{cs40l25\_control\_callback\_t@{cs40l25\_control\_callback\_t}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{cs40l25\_control\_callback\_t}{cs40l25\_control\_callback\_t}}
{\footnotesize\ttfamily typedef void($\ast$ cs40l25\+\_\+control\+\_\+callback\+\_\+t) (uint8\+\_\+t id, uint32\+\_\+t status, void $\ast$arg)}



Function pointer to Control Request Callback. 

This callback will be registered when the Control Request is requested, i.\+e. via control(), boot() A\+PI.

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structcs40l25__functions__t}{cs40l25\+\_\+functions\+\_\+t}} member control
\end{DoxySeeAlso}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em id} & Control ID just completed \\
\hline
\mbox{\texttt{ in}}  & {\em status} & Status of Control Request \\
\hline
\mbox{\texttt{ in}}  & {\em arg} & Callback arg registered by upper layer\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga0b78156f6addb3f1db4918f59f2ac6c9}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga0b78156f6addb3f1db4918f59f2ac6c9}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!cs40l25\_notification\_callback\_t@{cs40l25\_notification\_callback\_t}}
\index{cs40l25\_notification\_callback\_t@{cs40l25\_notification\_callback\_t}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{cs40l25\_notification\_callback\_t}{cs40l25\_notification\_callback\_t}}
{\footnotesize\ttfamily typedef void($\ast$ cs40l25\+\_\+notification\+\_\+callback\+\_\+t) (uint32\+\_\+t event\+\_\+flags, void $\ast$arg)}



Function pointer to Notification Callback. 

This callback will be registered at driver configuration. This callback is called whenever the driver has detected a significant event has occurred, such as an over-\/temperature condition.

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structcs40l25__functions__t}{cs40l25\+\_\+functions\+\_\+t}} member configure
\end{DoxySeeAlso}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em event\+\_\+flags} & Flags to indicate which events have occurred \\
\hline
\mbox{\texttt{ in}}  & {\em arg} & Callback arg registered by upper layer\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga79a15a64c3002ca69a17d65b1df14149}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga79a15a64c3002ca69a17d65b1df14149}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!cs40l25\_sm\_fp\_t@{cs40l25\_sm\_fp\_t}}
\index{cs40l25\_sm\_fp\_t@{cs40l25\_sm\_fp\_t}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{cs40l25\_sm\_fp\_t}{cs40l25\_sm\_fp\_t}}
{\footnotesize\ttfamily typedef uint32\+\_\+t($\ast$ cs40l25\+\_\+sm\+\_\+fp\+\_\+t) (void $\ast$driver)}



Function pointer to driver control state machine implementation. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
General driver A\+PI call status 
\end{DoxyReturn}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga44c55755dadfd90ef7290ee04867b336}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga44c55755dadfd90ef7290ee04867b336}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!apply\_configs@{apply\_configs}}
\index{apply\_configs@{apply\_configs}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{apply\_configs}{apply\_configs}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::apply\+\_\+configs) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Apply all driver one-\/time configurations to corresponding Control Port register/memory addresses. 

Performs the following\+:
\begin{DoxyItemize}
\item applies all configurations from \mbox{\hyperlink{structcs40l25__audio__config__t}{cs40l25\+\_\+audio\+\_\+config\+\_\+t}}
\item applies all configurations from \mbox{\hyperlink{structcs40l25__amp__config__t}{cs40l25\+\_\+amp\+\_\+config\+\_\+t}}
\item based on configurations, sets/clears hardware block enables
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if any configuration parameters are outside bounds or do not result in proper register bit-\/field encoding
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gacf3acbe80b123d357c9c7a48e69f3208}\label{group___c_s40_l25___s_m___s_t_a_t_e___gacf3acbe80b123d357c9c7a48e69f3208}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!boot@{boot}}
\index{boot@{boot}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{boot}{boot}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+functions\+\_\+t\+::boot) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, bool cal\+\_\+boot, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)}



Boot the C\+S40\+L25. 

Boot may include stepping through the following state machines\+:
\begin{DoxyItemize}
\item Boot SM -\/ load a H\+A\+LO D\+SP FW image and C\+O\+E\+FF image
\item Configure SM -\/ apply the driver configuration to the C\+S40\+L25 register file
\end{DoxyItemize}

This function is essentially an alias for multiple calls to cs40l25\+\_\+control -\/ it submits Control Requests for the controls above that apply to the current driver configuration.

\begin{DoxyAttention}{Attention}
It should be noted that the callback {\bfseries{cb}} will be called upon completion (either successful or unsuccessful) of {\bfseries{each}} Control Request when booting. Thus the caller could get the callback called for B\+O\+OT and C\+O\+N\+F\+I\+G\+U\+RE controls.
\end{DoxyAttention}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em cal\+\_\+boot} & Boolean to specify whether this is a calibration boot. \\
\hline
\mbox{\texttt{ in}}  & {\em cb} & Callback for completion of each control stage of boot process \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+arg} & Pointer to argument to use for callback\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if any submission of Control Request failed
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gad398817f3d0a2fe76784fefe707d7d98}\label{group___c_s40_l25___s_m___s_t_a_t_e___gad398817f3d0a2fe76784fefe707d7d98}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!boot\_sm@{boot\_sm}}
\index{boot\_sm@{boot\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{boot\_sm}{boot\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::boot\+\_\+sm) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Boot State Machine. 

This state machine loads FW and C\+O\+E\+FF images into the C\+S40\+L25 H\+A\+LO D\+SP memory regions. Completing the state machine results in the driver transition to D\+S\+P\+\_\+\+S\+T\+A\+N\+D\+BY state, or the C\+A\+L\+\_\+\+S\+T\+A\+N\+D\+BY state for the calibration FW. The state machine design is documented in the Boot State Diagram found in the Driver Tech Note.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Boot State Diagram 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gab2b2830798a2cd2da8c82af686d516fd}\label{group___c_s40_l25___s_m___s_t_a_t_e___gab2b2830798a2cd2da8c82af686d516fd}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!calibrate@{calibrate}}
\index{calibrate@{calibrate}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{calibrate}{calibrate}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+functions\+\_\+t\+::calibrate) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t calib\+\_\+type, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)}



Calibrate the H\+A\+LO D\+SP Protection Algorithm. 

This performs the calibration procedure for Prince Haptic Control firmwares. This calibration information (\mbox{\hyperlink{structcs40l25__calibration__t}{cs40l25\+\_\+calibration\+\_\+t}}) will be saved in the driver state and applied during subsequent boots of the part. This calibration information will be available to the driver until the driver is re-\/initialized.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em calib\+\_\+type} & The calibration type to be performed \\
\hline
\mbox{\texttt{ in}}  & {\em cb} & Callback for completion of each control stage of boot process \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+arg} & Pointer to argument to use for callback\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if submission of Control Request failed
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structcs40l25__calibration__t}{cs40l25\+\_\+calibration\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gacb339b75e75d9ebc71ff38a5e57f9df1}\label{group___c_s40_l25___s_m___s_t_a_t_e___gacb339b75e75d9ebc71ff38a5e57f9df1}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!calibration\_sm@{calibration\_sm}}
\index{calibration\_sm@{calibration\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{calibration\_sm}{calibration\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::calibration\+\_\+sm) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Calibration State Machine. 

This state machine performs the Calibration sequence for Prince Haptic Control firmwares. Completing the state machine does not result in any driver state change. The state machine design is documented in the Calibration State Diagram found in the Driver Tech Note.

\begin{DoxyAttention}{Attention}
The Calibration sequence can only be successfully performed under the following conditions\+:
\begin{DoxyItemize}
\item while the driver is in P\+O\+W\+E\+R\+\_\+\+UP state
\item after H\+A\+LO D\+SP FW and Calibration C\+O\+E\+FF has been loaded
\item while the A\+SP is clocked with valid I2S clocks
\item while the A\+SP is being sourced with Silence
\end{DoxyItemize}
\end{DoxyAttention}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Calibration State Diagram 

\mbox{\hyperlink{structcs40l25__calibration__t}{cs40l25\+\_\+calibration\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga63d523c9c110048551ac56e6b8f20c4c}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga63d523c9c110048551ac56e6b8f20c4c}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!configure@{configure}}
\index{configure@{configure}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{configure}{configure}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+functions\+\_\+t\+::configure) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{structcs40l25__config__t}{cs40l25\+\_\+config\+\_\+t}} $\ast$config)}



Configures driver state/handle. 

Including the following\+:
\begin{DoxyItemize}
\item Applies all one-\/time configurations to the driver state
\item Registers the I\+RQ Callback for I\+N\+Tb G\+P\+IO with the B\+SP
\item Applies calibration data (if valid) to the driver state
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em config} & Pointer to driver configuration data structure\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if any pointers are N\+U\+LL
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gabdc204ba869f6d3704a03bcc889c9ad2}\label{group___c_s40_l25___s_m___s_t_a_t_e___gabdc204ba869f6d3704a03bcc889c9ad2}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!configure\_sm@{configure\_sm}}
\index{configure\_sm@{configure\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{configure\_sm}{configure\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::configure\+\_\+sm) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Configure State Machine. 

This state machine performs all C\+S40\+L25 configuration required after Reset and D\+SP Boot. Completing the state machine does not result in any driver state change. Although the configuration should almost always be performed when the driver is in S\+T\+A\+N\+D\+BY or D\+S\+P\+\_\+\+S\+T\+A\+N\+D\+BY state, it is not prohibited. The state machine design is documented in the Configure State Diagram found in the Driver Tech Note.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Configure State Diagram 

\mbox{\hyperlink{cs40l25_8c_ad00cd13ec44b93734adf6d4c9a482065}{cs40l25\+\_\+apply\+\_\+configs()}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaa2f1a666e1c4a785ed0b3bbdfd9d189a}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaa2f1a666e1c4a785ed0b3bbdfd9d189a}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!control@{control}}
\index{control@{control}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{control}{control}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+functions\+\_\+t\+::control) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}} req)}



Submit a Control Request to the driver. 

Caller will initialize a \mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}} \textquotesingle{}req\textquotesingle{} based on the control it wishes to access. This request will then be added to the Control Request Queue, and the callback given in \textquotesingle{}req\textquotesingle{} will be called once either\+:
\begin{DoxyItemize}
\item the Control Request has completed successfully
\item there was an E\+R\+R\+OR when executing the Control Request
\item the Control Request is invalid for the current driver state
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em req} & data structure for control request {\bfseries{passed}} by value\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if Control Request ID is invalid OR if insertion into Control Request Queue failed
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structcs40l25__control__request__t}{cs40l25\+\_\+control\+\_\+request\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7aeda5eada72b4d3e59872505543f706}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7aeda5eada72b4d3e59872505543f706}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!control\_q\_copy@{control\_q\_copy}}
\index{control\_q\_copy@{control\_q\_copy}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{control\_q\_copy}{control\_q\_copy}}
{\footnotesize\ttfamily bool($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::control\+\_\+q\+\_\+copy) (void $\ast$from, void $\ast$to)}



Implements \textquotesingle{}copy\textquotesingle{} method for Control Request Queue contents. 

Initialization of \mbox{\hyperlink{structf__queue__t}{f\+\_\+queue\+\_\+t}} requires a \textquotesingle{}copy\textquotesingle{} method for copying the data type that comprises the elements of the queue. This implements the method for the queue used for Control Requests.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em from} & pointer to element to copy contents from \\
\hline
\mbox{\texttt{ in}}  & {\em to} & pointer of empty element to which the contents should be copied\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item false if either pointers are null
\item true otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{f__queue_8h_abedd0d023ee1ed717ab173baae6a2d3b}{f\+\_\+queue\+\_\+copy}} 

\mbox{\hyperlink{structf__queue__if__t}{f\+\_\+queue\+\_\+if\+\_\+t}} member initialize 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaa8cfaf2f3974a4e7e40f9506bbefff5b}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaa8cfaf2f3974a4e7e40f9506bbefff5b}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!cp\_bulk\_read@{cp\_bulk\_read}}
\index{cp\_bulk\_read@{cp\_bulk\_read}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{cp\_bulk\_read}{cp\_bulk\_read}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::cp\+\_\+bulk\+\_\+read) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t length)}



Reads contents from a consecutive number of memory addresses. 

Starting at \textquotesingle{}addr\textquotesingle{}, this will read \textquotesingle{}length\textquotesingle{} number of 32-\/bit values into the B\+S\+P-\/allocated buffer from the control port. This bulk read will place contents into the B\+SP buffer starting at the 4th byte address. Bytes 0-\/3 in the buffer are reserved for non-\/bulk reads (i.\+e. calls to cs40l25\+\_\+read\+\_\+reg). This control port call only supports non-\/blocking calls. This function also only supports I2C transactions.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em addr} & 32-\/bit address to be read \\
\hline
\mbox{\texttt{ in}}  & {\em length} & number of memory addresses (i.\+e. 32-\/bit words) to read\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if the call to B\+SP failed, or if \textquotesingle{}length\textquotesingle{} exceeds the size of B\+SP buffer
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxyWarning}{Warning}
Contains platform-\/dependent code. 
\end{DoxyWarning}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3787ab6aede0d1ea32755b2aacb45bff}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3787ab6aede0d1ea32755b2aacb45bff}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!cp\_bulk\_write@{cp\_bulk\_write}}
\index{cp\_bulk\_write@{cp\_bulk\_write}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{cp\_bulk\_write}{cp\_bulk\_write}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::cp\+\_\+bulk\+\_\+write) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint8\+\_\+t $\ast$bytes, uint32\+\_\+t length)}



Writes from byte array to consecutive number of Control Port memory addresses. 

This control port call only supports non-\/blocking calls. This function also only supports I2C transactions.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em addr} & 32-\/bit address to be read \\
\hline
\mbox{\texttt{ in}}  & {\em bytes} & pointer to array of bytes to write via Control Port bus \\
\hline
\mbox{\texttt{ in}}  & {\em length} & number of bytes to write\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if the call to B\+SP failed
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxyWarning}{Warning}
Contains platform-\/dependent code. 
\end{DoxyWarning}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaaf971a22da1b6145717662b82e91a8cf}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaaf971a22da1b6145717662b82e91a8cf}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!cp\_read\_callback@{cp\_read\_callback}}
\index{cp\_read\_callback@{cp\_read\_callback}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{cp\_read\_callback}{cp\_read\_callback}}
{\footnotesize\ttfamily void($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::cp\+\_\+read\+\_\+callback) (uint32\+\_\+t status, void $\ast$cb\+\_\+arg)}



Notify the driver when the B\+SP Control Port (cp) read transaction completes. 

This callback is given as a parameter for all non-\/blocking calls to the following A\+PI in \mbox{\hyperlink{structbsp__driver__if__t}{bsp\+\_\+driver\+\_\+if\+\_\+t}}.
\begin{DoxyItemize}
\item i2c\+\_\+read\+\_\+repeated\+\_\+start
\end{DoxyItemize}

\begin{DoxyNote}{Note}
Currently, the B\+SP and driver only support I2C transactions.
\end{DoxyNote}
The primary task of this callback is to set flags in either the flag cache for the currently processed Control Request state machine, or the Event Handler state machine.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em status} & Status of the asynchronous call to B\+SP Control Port read \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+arg} & A pointer to callback argument registered. For the driver, this arg is used for a pointer to the driver state \mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}}.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structbsp__driver__if__t}{bsp\+\_\+driver\+\_\+if\+\_\+t}} member i2c\+\_\+read\+\_\+repeated\+\_\+start. 

\mbox{\hyperlink{bsp__driver__if_8h_a9da53d6fb2687f1afc4fe77a6d1a101f}{bsp\+\_\+callback\+\_\+t}}
\end{DoxySeeAlso}
\begin{DoxyWarning}{Warning}
Contains platform-\/dependent code. 
\end{DoxyWarning}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga3729e80758b35ee2a2224a62a43c99f8}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga3729e80758b35ee2a2224a62a43c99f8}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!cp\_write\_callback@{cp\_write\_callback}}
\index{cp\_write\_callback@{cp\_write\_callback}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{cp\_write\_callback}{cp\_write\_callback}}
{\footnotesize\ttfamily void($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::cp\+\_\+write\+\_\+callback) (uint32\+\_\+t status, void $\ast$cb\+\_\+arg)}



Notify the driver when the B\+SP Control Port (cp) write transaction completes. 

This callback is given as a parameter for all non-\/blocking calls to the following A\+PI in \mbox{\hyperlink{structbsp__driver__if__t}{bsp\+\_\+driver\+\_\+if\+\_\+t}}.
\begin{DoxyItemize}
\item i2c\+\_\+write
\item i2c\+\_\+db\+\_\+write
\end{DoxyItemize}

\begin{DoxyNote}{Note}
Currently, the B\+SP and driver only support I2C transactions.
\end{DoxyNote}
The primary task of this callback is to set flags in either the flag cache for the currently processed Control Request state machine, or the Event Handler state machine.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em status} & Status of the asynchronous call to B\+SP Control Port write \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+arg} & A pointer to callback argument registered. For the driver, this arg is used for a pointer to the driver state \mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}}.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structbsp__driver__if__t}{bsp\+\_\+driver\+\_\+if\+\_\+t}} member i2c\+\_\+write, i2c\+\_\+db\+\_\+write. 

\mbox{\hyperlink{bsp__driver__if_8h_a9da53d6fb2687f1afc4fe77a6d1a101f}{bsp\+\_\+callback\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaad4520b12543853d586c7b11436044c9}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaad4520b12543853d586c7b11436044c9}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!event\_sm@{event\_sm}}
\index{event\_sm@{event\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{event\_sm}{event\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::event\+\_\+sm) (void $\ast$driver)}



Event Handler State Machine. 

This state machine performs all steps to handle I\+RQ and other asynchronous events the driver is aware of, resulting in calling of the notification callback (cs40l25\+\_\+notification\+\_\+callback\+\_\+t).

Beginning the state machine results in transition of driver {\bfseries{mode}} from H\+A\+N\+D\+L\+I\+N\+G\+\_\+\+C\+O\+N\+T\+R\+O\+LS to H\+A\+N\+D\+L\+I\+N\+G\+\_\+\+E\+V\+E\+N\+TS, while completing the state machine will result in transition of driver {\bfseries{mode}} from H\+A\+N\+D\+L\+I\+N\+G\+\_\+\+E\+V\+E\+N\+TS to H\+A\+N\+D\+L\+I\+N\+G\+\_\+\+C\+O\+N\+T\+R\+O\+LS in \mbox{\hyperlink{cs40l25_8c_a72628faf4f0b3cfbd93b110f99ab6e3e}{cs40l25\+\_\+process()}}. The state machine design is documented in the Event Handler State Diagram found in the Driver Tech Note.

If there are any I\+RQ events that include Speaker-\/\+Safe Mode Errors or Boost-\/related events, then the procedure outlined in the Datasheet Section 4.\+16.\+1.\+1 is implemented here.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Event Handler State Diagram 

\mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga0b78156f6addb3f1db4918f59f2ac6c9}{cs40l25\+\_\+notification\+\_\+callback\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaece73e35801079d40049a54f5f6e4cfb}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaece73e35801079d40049a54f5f6e4cfb}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!field\_access\_sm@{field\_access\_sm}}
\index{field\_access\_sm@{field\_access\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{field\_access\_sm}{field\_access\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::field\+\_\+access\+\_\+sm) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Field Access State Machine. 

This state machine performs actions required to do a Get/\+Set of a Control Port register or H\+A\+LO D\+SP Memory bit-\/field. Completing the state machine does not result in any driver state change. The state machine design is documented in the Field Access State Diagram found in the Driver Tech Note.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Field Access State Diagram 

\mbox{\hyperlink{structcs40l25__field__accessor__t}{cs40l25\+\_\+field\+\_\+accessor\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga6c9d85d7b5700cb6edb7664f172486cc}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga6c9d85d7b5700cb6edb7664f172486cc}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!get\_dsp\_status\_sm@{get\_dsp\_status\_sm}}
\index{get\_dsp\_status\_sm@{get\_dsp\_status\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{get\_dsp\_status\_sm}{get\_dsp\_status\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::get\+\_\+dsp\+\_\+status\+\_\+sm) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Get D\+SP Status State Machine. 

This state machine performs all register/memory field address reads to get the current H\+A\+LO D\+SP status. Since some statuses are only determined by observing changes in values of a given field, the fields are read once, then after a delay of 10 milliseconds, are read a second time to observe changes. Completing the state machine does not result in any driver state change. The state machine design is documented in the Get D\+SP Status State Diagram found in the Driver Tech Note.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Get D\+SP Status State Diagram 

\mbox{\hyperlink{structcs40l25__dsp__status__t}{cs40l25\+\_\+dsp\+\_\+status\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga48729a8fb53697de8a3b2901449e5181}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga48729a8fb53697de8a3b2901449e5181}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!get\_errata@{get\_errata}}
\index{get\_errata@{get\_errata}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{get\_errata}{get\_errata}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::get\+\_\+errata) (uint32\+\_\+t devid, uint32\+\_\+t revid, const uint32\+\_\+t $\ast$$\ast$errata)}



Gets pointer to correct errata based on D\+E\+V\+I\+D/\+R\+E\+V\+ID. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em devid} & D\+E\+V\+ID read from C\+S40\+L25\+\_\+\+S\+W\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+V\+I\+D\+\_\+\+R\+EG \\
\hline
\mbox{\texttt{ in}}  & {\em revid} & R\+E\+V\+ID read from C\+S40\+L25\+\_\+\+S\+W\+\_\+\+R\+E\+S\+E\+T\+\_\+\+R\+E\+V\+I\+D\+\_\+\+R\+EG \\
\hline
\mbox{\texttt{ out}}  & {\em errata} & Pointer to array of uint32\+\_\+t implementing errata\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL corresponding errata not found
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gabe90b157dc3e0351bbd034e6bdca36d4}\label{group___c_s40_l25___s_m___s_t_a_t_e___gabe90b157dc3e0351bbd034e6bdca36d4}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!initialize@{initialize}}
\index{initialize@{initialize}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{initialize}{initialize}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+functions\+\_\+t\+::initialize) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Initialize driver state/handle. 

Sets all driver state members to 0, and initializes Control Request Queue.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if call to \mbox{\hyperlink{structf__queue__if__t}{f\+\_\+queue\+\_\+if\+\_\+t}} fails
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga9ecb0de55d96200881e7c30999b3aee4}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga9ecb0de55d96200881e7c30999b3aee4}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!irq\_callback@{irq\_callback}}
\index{irq\_callback@{irq\_callback}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{irq\_callback}{irq\_callback}}
{\footnotesize\ttfamily void($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::irq\+\_\+callback) (uint32\+\_\+t status, void $\ast$cb\+\_\+arg)}



Notify the driver when the C\+S40\+L25 I\+N\+Tb G\+P\+IO drops low. 

This callback is registered with the B\+SP in the register\+\_\+gpio\+\_\+cb() A\+PI call.

The primary task of this callback is to transition the driver mode from C\+S40\+L25\+\_\+\+M\+O\+D\+E\+\_\+\+H\+A\+N\+D\+L\+I\+N\+G\+\_\+\+C\+O\+N\+T\+R\+O\+LS to C\+S40\+L25\+\_\+\+M\+O\+D\+E\+\_\+\+H\+A\+N\+D\+L\+I\+N\+G\+\_\+\+E\+V\+E\+N\+TS, in order to start processing the Event Handler state machine. It also resets the Event Handler state machine, if it was not currently being processed.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em status} & Status of the asynchronous call to B\+SP Control Port write \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+arg} & A pointer to callback argument registered. For the driver, this arg is used for a pointer to the driver state \mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}}.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structbsp__driver__if__t}{bsp\+\_\+driver\+\_\+if\+\_\+t}} member register\+\_\+gpio\+\_\+cb. 

\mbox{\hyperlink{bsp__driver__if_8h_a9da53d6fb2687f1afc4fe77a6d1a101f}{bsp\+\_\+callback\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gafd4b833b750e811a9da3add8d9e10cc0}\label{group___c_s40_l25___s_m___s_t_a_t_e___gafd4b833b750e811a9da3add8d9e10cc0}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!irq\_to\_event\_id@{irq\_to\_event\_id}}
\index{irq\_to\_event\_id@{irq\_to\_event\_id}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{irq\_to\_event\_id}{irq\_to\_event\_id}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::irq\+\_\+to\+\_\+event\+\_\+id) (uint32\+\_\+t $\ast$\mbox{\hyperlink{cs40l25_8c_a93ed7ca914fe1948b5d02bdf1b1c0083}{irq\+\_\+statuses}})}



Maps I\+RQ Flag to Event ID passed to B\+SP. 

Allows for abstracting driver events relayed to B\+SP away from I\+RQ flags, to allow the possibility that multiple I\+RQ flags correspond to a single event to relay.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em irq\+\_\+statuses} & pointer to array of 32-\/bit words from I\+R\+Q1\+\_\+\+I\+R\+Q1\+\_\+\+E\+I\+N\+T\+\_\+$\ast$\+\_\+\+R\+EG registers\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
32-\/bit word with C\+S40\+L25\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+L\+A\+G\+\_\+$\ast$ set for each event detected
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___c_s40_l25___e_v_e_n_t___f_l_a_g__}{C\+S40\+L25\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+L\+A\+G\+\_\+}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gadf841d40a07cb97ab15037ff964226bd}\label{group___c_s40_l25___s_m___s_t_a_t_e___gadf841d40a07cb97ab15037ff964226bd}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!is\_control\_valid@{is\_control\_valid}}
\index{is\_control\_valid@{is\_control\_valid}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{is\_control\_valid}{is\_control\_valid}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::is\+\_\+control\+\_\+valid) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Check that the currently processed Control Request is valid for the current state of the driver. 

Since the state of the driver is asynchronous to the Control Request currently being processed, cs40l25\+\_\+process needs to check whether the request is valid for the current state.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if no request is being processed, or if current request is invalid
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gacdea562b30695ece7ea7ad2283b034c4}\label{group___c_s40_l25___s_m___s_t_a_t_e___gacdea562b30695ece7ea7ad2283b034c4}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!is\_mixer\_source\_used@{is\_mixer\_source\_used}}
\index{is\_mixer\_source\_used@{is\_mixer\_source\_used}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{is\_mixer\_source\_used}{is\_mixer\_source\_used}}
{\footnotesize\ttfamily bool($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::is\+\_\+mixer\+\_\+source\+\_\+used) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint8\+\_\+t source)}



Checks all hardware mixer source selections for a specific source. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em source} & Mixer source to search for\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item true Mixer source \textquotesingle{}source\textquotesingle{} is used
\item false Mixer source \textquotesingle{}source\textquotesingle{} is not used
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___c_s40_l25___i_n_p_u_t___s_r_c__}{C\+S40\+L25\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+R\+C\+\_\+}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7e3821dab7d2277e65e7fda6b452b9a7}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7e3821dab7d2277e65e7fda6b452b9a7}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!load\_control@{load\_control}}
\index{load\_control@{load\_control}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{load\_control}{load\_control}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::load\+\_\+control) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Load new Control Request to be processed. 

Removes next element from Control Request Queue and initializes the corresponding state machine.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if ID for new Control Request is not valid
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga233b14740e59b9641955a68ee76f5470}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga233b14740e59b9641955a68ee76f5470}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!mode@{mode}}
\index{mode@{mode}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{mode}{mode}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+t\+::mode}



General driver mode -\/. 

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___c_s40_l25___m_o_d_e__}{C\+S40\+L25\+\_\+\+M\+O\+D\+E\+\_\+}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga37fa8d396ac536e9780fc567370ddddc}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga37fa8d396ac536e9780fc567370ddddc}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!power@{power}}
\index{power@{power}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{power}{power}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+functions\+\_\+t\+::power) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t power\+\_\+state, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)}



Change the power state. 

This submits a Control Request to either Power Up or Power Down the C\+S40\+L25. Although there is no checking here for whether the request is invalid (i.\+e. Power Down when the driver state is already S\+T\+A\+N\+D\+BY), this checking will be performed once the request is loaded in \mbox{\hyperlink{cs40l25_8c_a72628faf4f0b3cfbd93b110f99ab6e3e}{cs40l25\+\_\+process()}}.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em power\+\_\+state} & New power state \\
\hline
\mbox{\texttt{ in}}  & {\em cb} & Callback for completion of each control stage of boot process \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+arg} & Pointer to argument to use for callback\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if submission of Control Request failed
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gafb4e736ee4fe8a367b0e856a6e1f44b7}\label{group___c_s40_l25___s_m___s_t_a_t_e___gafb4e736ee4fe8a367b0e856a6e1f44b7}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!power\_down\_sm@{power\_down\_sm}}
\index{power\_down\_sm@{power\_down\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{power\_down\_sm}{power\_down\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::power\+\_\+down\+\_\+sm) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Power Down State Machine. 

This state machine performs all necessary steps to transition the C\+S40\+L25 to be in Standby power mode. Completing the state machine results in the driver transition to S\+T\+A\+N\+D\+BY, D\+S\+P\+\_\+\+S\+T\+A\+N\+D\+BY or C\+A\+L\+\_\+\+S\+T\+A\+N\+D\+BY state. The state machine design is documented in the Power Down State Diagram found in the Driver Tech Note.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Power Down State Diagram 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gad1cd49b58c58500e76bc60dac3c8091b}\label{group___c_s40_l25___s_m___s_t_a_t_e___gad1cd49b58c58500e76bc60dac3c8091b}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!power\_up\_sm@{power\_up\_sm}}
\index{power\_up\_sm@{power\_up\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{power\_up\_sm}{power\_up\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::power\+\_\+up\+\_\+sm) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Power Up State Machine. 

This state machine performs all necessary steps to transition the C\+S40\+L25 to be ready to process haptic events. Completing the state machine results in the driver transition to the D\+S\+P\+\_\+\+P\+O\+W\+E\+R\+\_\+\+UP state. The state machine design is documented in the Power Up State Diagram found in the Driver Tech Note.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Power Up State Diagram 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga1ea0a047dcf2a0b103d4c0607eba04fb}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga1ea0a047dcf2a0b103d4c0607eba04fb}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!process@{process}}
\index{process@{process}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{process}{process}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+functions\+\_\+t\+::process) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Processes driver state machines. 

This implements the \textquotesingle{}C\+S40\+L25 Process Flowchart\textquotesingle{} found in the driver Tech Note. This includes\+:
\begin{DoxyItemize}
\item calling Event Handler SM if in H\+A\+N\+D\+L\+I\+N\+G\+\_\+\+E\+V\+E\+N\+TS mode
\item calling current Control SM if in H\+A\+N\+L\+D\+I\+N\+G\+\_\+\+C\+O\+N\+T\+R\+O\+LS mode
\item loading new controls and checking validity per driver state
\item calling B\+SP callbacks upon completion of Control Requests
\item handling Control Request errors
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item if in U\+N\+C\+O\+N\+F\+I\+G\+U\+R\+ED or E\+R\+R\+OR state, returns C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK
\item else if in H\+A\+N\+D\+L\+I\+N\+G\+\_\+\+C\+O\+N\+T\+R\+O\+LS mode and not currently processing Control SM$<$ returns C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK
\item otherwise, returns status from any state machine executed (either Event Handler or Control SM)
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxyWarning}{Warning}
This M\+U\+ST be placed either in baremetal or R\+T\+OS task while (1) 
\end{DoxyWarning}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga7bde41f4c248d03a08ed8882e7031659}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga7bde41f4c248d03a08ed8882e7031659}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!read\_reg@{read\_reg}}
\index{read\_reg@{read\_reg}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{read\_reg}{read\_reg}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::read\+\_\+reg) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t $\ast$val, bool is\+\_\+blocking)}



Reads the contents of a single register/memory address. 

The main purpose is to handle buffering and B\+SP calls required for reading a single memory address.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em addr} & 32-\/bit address to be read \\
\hline
\mbox{\texttt{ out}}  & {\em val} & Pointer to register value read (only used for non-\/blocking calls) \\
\hline
\mbox{\texttt{ in}}  & {\em is\+\_\+blocking} & Indicates whether request is for blocking (true) or non-\/blocking (false) call\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if the call to B\+SP failed
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxyWarning}{Warning}
Contains platform-\/dependent code. 
\end{DoxyWarning}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gac1ce5121caea077804edf4c2d6a8faa1}\label{group___c_s40_l25___s_m___s_t_a_t_e___gac1ce5121caea077804edf4c2d6a8faa1}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!refclk\_sel@{refclk\_sel}}
\index{refclk\_sel@{refclk\_sel}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{refclk\_sel}{refclk\_sel}}
{\footnotesize\ttfamily uint8\+\_\+t cs40l25\+\_\+clock\+\_\+config\+\_\+t\+::refclk\+\_\+sel}



Clock source for R\+E\+F\+C\+LK. 

\begin{DoxySeeAlso}{See also}
C\+S40\+L25\+\_\+\+P\+L\+L\+\_\+\+R\+E\+F\+L\+C\+L\+K\+\_\+\+S\+E\+L\+\_\+ 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga35c203ed780b02fd7331c0f3ce86c603}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga35c203ed780b02fd7331c0f3ce86c603}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!reset@{reset}}
\index{reset@{reset}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+functions\+\_\+t\+::reset) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, \mbox{\hyperlink{group___c_s40_l25___s_m___s_t_a_t_e___ga44fbc7618e0385fff020c153a1651c71}{cs40l25\+\_\+control\+\_\+callback\+\_\+t}} cb, void $\ast$cb\+\_\+arg)}



Reset the C\+S40\+L25. 

Reset will include stepping through the following state machine\+:
\begin{DoxyItemize}
\item Reset SM -\/ toggle R\+E\+S\+ET G\+P\+IO, identify device
\end{DoxyItemize}

This function is essentially an alias for a call to cs40l25\+\_\+control

\begin{DoxyAttention}{Attention}
It should be noted that the callback {\bfseries{cb}} will be called upon completion (either successful or unsuccessful) of the Reset Control Request when resetting.
\end{DoxyAttention}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em cb} & Callback for completion of each control stage of reset process \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+arg} & Pointer to argument to use for callback\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if any submission of Control Request failed
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga02bce945e25f52164a2ec1d956755c12}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga02bce945e25f52164a2ec1d956755c12}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!reset\_sm@{reset\_sm}}
\index{reset\_sm@{reset\_sm}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{reset\_sm}{reset\_sm}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::reset\+\_\+sm) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver)}



Reset State Machine. 

This state machine performs all necessary steps to reset the C\+S40\+L25 and put it into P\+O\+W\+E\+R\+\_\+\+UP state. The state machine design is documented in the Reset State Diagram found in the Driver Tech Note.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if state machine transitioned to E\+R\+R\+OR state for any reason
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
Driver Tech Note, Reset State Diagram 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga6ad303e9a6f79190e69c869fa07a3a3a}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga6ad303e9a6f79190e69c869fa07a3a3a}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!state@{state}}
\index{state@{state}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{state}{state}}
{\footnotesize\ttfamily uint32\+\_\+t cs40l25\+\_\+t\+::state}



General driver state -\/. 

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group___c_s40_l25___s_t_a_t_e__}{C\+S40\+L25\+\_\+\+S\+T\+A\+T\+E\+\_\+}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga9507f9288e1030310c30486d45c52547}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga9507f9288e1030310c30486d45c52547}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!timer\_callback@{timer\_callback}}
\index{timer\_callback@{timer\_callback}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{timer\_callback}{timer\_callback}}
{\footnotesize\ttfamily void($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::timer\+\_\+callback) (uint32\+\_\+t status, void $\ast$cb\+\_\+arg)}



Notify the driver when the B\+SP Timer expires. 

This callback is given as a parameter for all non-\/blocking calls to the set\+\_\+timer() A\+PI in \mbox{\hyperlink{structbsp__driver__if__t}{bsp\+\_\+driver\+\_\+if\+\_\+t}}. Currently, the timer is only used for state machines handling Control Requests, so the only action required is to set the C\+S40\+L25\+\_\+\+F\+L\+A\+G\+S\+\_\+\+T\+I\+M\+E\+O\+UT for the state machine being currently processed.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em status} & Status of the asynchronous call to set\+\_\+timer() \\
\hline
\mbox{\texttt{ in}}  & {\em cb\+\_\+arg} & A pointer to callback argument registered for set\+\_\+timer(). For the driver, this arg is used for a pointer to the driver state \mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}}.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{structbsp__driver__if__t}{bsp\+\_\+driver\+\_\+if\+\_\+t}} member set\+\_\+timer. 

\mbox{\hyperlink{bsp__driver__if_8h_a9da53d6fb2687f1afc4fe77a6d1a101f}{bsp\+\_\+callback\+\_\+t}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___gaac55bb0ebae20fb002fc8858ee80be8f}\label{group___c_s40_l25___s_m___s_t_a_t_e___gaac55bb0ebae20fb002fc8858ee80be8f}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!validate\_boot\_config@{validate\_boot\_config}}
\index{validate\_boot\_config@{validate\_boot\_config}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{validate\_boot\_config}{validate\_boot\_config}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::validate\+\_\+boot\+\_\+config) (\mbox{\hyperlink{structcs40l25__boot__config__t}{cs40l25\+\_\+boot\+\_\+config\+\_\+t}} $\ast$config, bool is\+\_\+fw\+\_\+boot, bool is\+\_\+coeff\+\_\+boot, bool is\+\_\+cal\+\_\+boot)}



Validates the boot configuration provided by the B\+SP. 

According to \textquotesingle{}is\+\_\+fw\+\_\+boot\textquotesingle{} and \textquotesingle{}is\+\_\+coeff\+\_\+boot\textquotesingle{} flags, checks that all required pointers to boot/coeff images are not N\+U\+LL.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em config} & pointer to boot configuration \\
\hline
\mbox{\texttt{ in}}  & {\em is\+\_\+fw\+\_\+boot} & whether current action is booting FW; (true) is a FW boot action, (false) is N\+OT a FW boot action \\
\hline
\mbox{\texttt{ in}}  & {\em is\+\_\+coeff\+\_\+boot} & whether current action is booting C\+O\+E\+FF; (true) is a C\+O\+E\+FF boot action, (false) is N\+OT a C\+O\+E\+FF boot action\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if \textquotesingle{}config\textquotesingle{} is N\+U\+LL, if any required block pointers are N\+U\+LL
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_s40_l25___s_m___s_t_a_t_e___ga0c6a4e5a9344c10243f78eb07cf59e6f}\label{group___c_s40_l25___s_m___s_t_a_t_e___ga0c6a4e5a9344c10243f78eb07cf59e6f}} 
\index{CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}!write\_reg@{write\_reg}}
\index{write\_reg@{write\_reg}!CS40L25\_SM\_STATE\_@{CS40L25\_SM\_STATE\_}}
\doxysubsubsection{\texorpdfstring{write\_reg}{write\_reg}}
{\footnotesize\ttfamily uint32\+\_\+t($\ast$ cs40l25\+\_\+private\+\_\+functions\+\_\+t\+::write\+\_\+reg) (\mbox{\hyperlink{structcs40l25__t}{cs40l25\+\_\+t}} $\ast$driver, uint32\+\_\+t addr, uint32\+\_\+t val, bool is\+\_\+blocking)}



Writes the contents of a single register/memory address. 

The main purpose is to handle buffering and B\+SP calls required for writing a single memory address.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em driver} & Pointer to the driver state \\
\hline
\mbox{\texttt{ in}}  & {\em addr} & 32-\/bit address to be written \\
\hline
\mbox{\texttt{ in}}  & {\em val} & 32-\/bit value to be written \\
\hline
\mbox{\texttt{ in}}  & {\em is\+\_\+blocking} & Indicates whether request is for blocking (true) or non-\/blocking (false) call\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+IL if the call to B\+SP failed
\item C\+S40\+L25\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+OK otherwise
\end{DoxyItemize}
\end{DoxyReturn}
\begin{DoxyWarning}{Warning}
Contains platform-\/dependent code. 
\end{DoxyWarning}
