# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2024 22:52:44

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 42.80 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 48.15 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            59967       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            -361        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            6788        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            63          N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  3463         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  5000         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  19072         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  19072         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -2275       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -3546       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  14298                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  14072                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 42.80 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_7_LC_13_17_3/lcout
Path End         : u_app.lfsr_q_15_LC_13_26_6/ce
Capture Clock    : u_app.lfsr_q_15_LC_13_26_6/clk
Setup Constraint : 83330p
Path slack       : 59967p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             88416

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                         21972
---------------------------------------   ----- 
End-of-path arrival time (ps)             28449
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_28_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15735/I                                       Odrv4                          0                 0  RISE       1
I__15735/O                                       Odrv4                        596               596  RISE       1
I__15737/I                                       LocalMux                       0               596  RISE       1
I__15737/O                                       LocalMux                    1099              1695  RISE       1
I__15738/I                                       IoInMux                        0              1695  RISE       1
I__15738/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16463/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16463/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16464/I                                       GlobalMux                      0              3947  RISE       1
I__16464/O                                       GlobalMux                    252              4199  RISE       1
I__16531/I                                       ClkMux                         0              4199  RISE       1
I__16531/O                                       ClkMux                       887              5086  RISE       1
u_app.wait_cnt_q_7_LC_13_17_3/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_7_LC_13_17_3/lcout                  LogicCell40_SEQ_MODE_1000   1391              6477  59967  RISE       2
I__8239/I                                            Odrv4                          0              6477  59967  RISE       1
I__8239/O                                            Odrv4                        596              7073  59967  RISE       1
I__8240/I                                            LocalMux                       0              7073  59967  RISE       1
I__8240/O                                            LocalMux                    1099              8172  59967  RISE       1
I__8242/I                                            InMux                          0              8172  59967  RISE       1
I__8242/O                                            InMux                        662              8834  59967  RISE       1
I__8244/I                                            CascadeMux                     0              8834  59967  RISE       1
I__8244/O                                            CascadeMux                     0              8834  59967  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_13_16_2/in2            LogicCell40_SEQ_MODE_0000      0              8834  59967  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_13_16_2/lcout          LogicCell40_SEQ_MODE_0000   1179             10013  59967  RISE       1
I__8220/I                                            LocalMux                       0             10013  59967  RISE       1
I__8220/O                                            LocalMux                    1099             11112  59967  RISE       1
I__8221/I                                            InMux                          0             11112  59967  RISE       1
I__8221/O                                            InMux                        662             11774  59967  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_13_17_5/in3           LogicCell40_SEQ_MODE_0000      0             11774  59967  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_13_17_5/lcout         LogicCell40_SEQ_MODE_0000    861             12635  59967  RISE      13
I__15091/I                                           LocalMux                       0             12635  59967  RISE       1
I__15091/O                                           LocalMux                    1099             13735  59967  RISE       1
I__15097/I                                           InMux                          0             13735  59967  RISE       1
I__15097/O                                           InMux                        662             14397  59967  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_14_17_1/in1           LogicCell40_SEQ_MODE_0000      0             14397  59967  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_14_17_1/lcout         LogicCell40_SEQ_MODE_0000   1179             15576  59967  RISE      14
I__15462/I                                           LocalMux                       0             15576  59967  RISE       1
I__15462/O                                           LocalMux                    1099             16675  59967  RISE       1
I__15469/I                                           InMux                          0             16675  59967  RISE       1
I__15469/O                                           InMux                        662             17337  59967  RISE       1
u_app.state_q_RNI52CD2_6_LC_15_17_5/in3              LogicCell40_SEQ_MODE_0000      0             17337  59967  RISE       1
u_app.state_q_RNI52CD2_6_LC_15_17_5/lcout            LogicCell40_SEQ_MODE_0000    861             18198  59967  RISE       2
I__10534/I                                           Odrv12                         0             18198  59967  RISE       1
I__10534/O                                           Odrv12                      1073             19271  59967  RISE       1
I__10535/I                                           Span12Mux_s8_v                 0             19271  59967  RISE       1
I__10535/O                                           Span12Mux_s8_v               715             19986  59967  RISE       1
I__10536/I                                           LocalMux                       0             19986  59967  RISE       1
I__10536/O                                           LocalMux                    1099             21085  59967  RISE       1
I__10537/I                                           InMux                          0             21085  59967  RISE       1
I__10537/O                                           InMux                        662             21748  59967  RISE       1
u_app.state_q_RNISVV66_5_LC_15_25_4/in3              LogicCell40_SEQ_MODE_0000      0             21748  59967  RISE       1
u_app.state_q_RNISVV66_5_LC_15_25_4/lcout            LogicCell40_SEQ_MODE_0000    861             22608  59967  RISE       1
I__10466/I                                           Odrv4                          0             22608  59967  RISE       1
I__10466/O                                           Odrv4                        596             23204  59967  RISE       1
I__10467/I                                           Span4Mux_v                     0             23204  59967  RISE       1
I__10467/O                                           Span4Mux_v                   596             23800  59967  RISE       1
I__10468/I                                           Span4Mux_s1_v                  0             23800  59967  RISE       1
I__10468/O                                           Span4Mux_s1_v                344             24145  59967  RISE       1
I__10469/I                                           LocalMux                       0             24145  59967  RISE       1
I__10469/O                                           LocalMux                    1099             25244  59967  RISE       1
I__10470/I                                           IoInMux                        0             25244  59967  RISE       1
I__10470/O                                           IoInMux                      662             25906  59967  RISE       1
u_app.state_q_RNISVV66_0_5/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             25906  59967  RISE       1
u_app.state_q_RNISVV66_0_5/GLOBALBUFFEROUTPUT        ICE_GB                      1589             27496  59967  RISE      24
I__13458/I                                           gio2CtrlBuf                    0             27496  59967  RISE       1
I__13458/O                                           gio2CtrlBuf                    0             27496  59967  RISE       1
I__13459/I                                           GlobalMux                      0             27496  59967  RISE       1
I__13459/O                                           GlobalMux                    252             27747  59967  RISE       1
I__13460/I                                           CEMux                          0             27747  59967  RISE       1
I__13460/O                                           CEMux                        702             28449  59967  RISE       1
u_app.lfsr_q_15_LC_13_26_6/ce                        LogicCell40_SEQ_MODE_1000      0             28449  59967  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_28_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15735/I                                       Odrv4                          0                 0  RISE       1
I__15735/O                                       Odrv4                        596               596  RISE       1
I__15737/I                                       LocalMux                       0               596  RISE       1
I__15737/O                                       LocalMux                    1099              1695  RISE       1
I__15738/I                                       IoInMux                        0              1695  RISE       1
I__15738/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16463/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16463/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16464/I                                       GlobalMux                      0              3947  RISE       1
I__16464/O                                       GlobalMux                    252              4199  RISE       1
I__16471/I                                       ClkMux                         0              4199  RISE       1
I__16471/O                                       ClkMux                       887              5086  RISE       1
u_app.lfsr_q_15_LC_13_26_6/clk                   LogicCell40_SEQ_MODE_1000      0              5086  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 48.15 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_10_16_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_9_19_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_9_19_3/clk
Setup Constraint : 20830p
Path slack       : 63p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18648
---------------------------------------   ----- 
End-of-path arrival time (ps)             21178
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                          ICE_GB                         0                 0  RISE     433
I__15574/I                                         gio2CtrlBuf                    0                 0  RISE       1
I__15574/O                                         gio2CtrlBuf                    0                 0  RISE       1
I__15575/I                                         GlobalMux                      0                 0  RISE       1
I__15575/O                                         GlobalMux                    252               252  RISE       1
I__15666/I                                         ClkMux                         0               252  RISE       1
I__15666/O                                         ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_10_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_10_16_1/lcout                                       LogicCell40_SEQ_MODE_1000   1391              2530     63  RISE      35
I__9644/I                                                                                 LocalMux                       0              2530     63  RISE       1
I__9644/O                                                                                 LocalMux                    1099              3629     63  RISE       1
I__9649/I                                                                                 InMux                          0              3629     63  RISE       1
I__9649/O                                                                                 InMux                        662              4291     63  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNI4IF11_1_LC_10_17_4/in1                             LogicCell40_SEQ_MODE_0000      0              4291     63  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNI4IF11_1_LC_10_17_4/lcout                           LogicCell40_SEQ_MODE_0000   1179              5470     63  RISE       4
I__4622/I                                                                                 LocalMux                       0              5470     63  RISE       1
I__4622/O                                                                                 LocalMux                    1099              6569     63  RISE       1
I__4625/I                                                                                 InMux                          0              6569     63  RISE       1
I__4625/O                                                                                 InMux                        662              7232     63  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIP9H81_9_LC_10_18_4/in0                                     LogicCell40_SEQ_MODE_0000      0              7232     63  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIP9H81_9_LC_10_18_4/lcout                                   LogicCell40_SEQ_MODE_0000   1245              8477     63  RISE       3
I__4529/I                                                                                 LocalMux                       0              8477     63  RISE       1
I__4529/O                                                                                 LocalMux                    1099              9576     63  RISE       1
I__4531/I                                                                                 InMux                          0              9576     63  RISE       1
I__4531/O                                                                                 InMux                        662             10238     63  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNI7Q84E_9_LC_10_18_2/in3                                     LogicCell40_SEQ_MODE_0000      0             10238     63  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNI7Q84E_9_LC_10_18_2/ltout                                   LogicCell40_SEQ_MODE_0000    609             10847     63  FALL       1
I__4536/I                                                                                 CascadeMux                     0             10847     63  FALL       1
I__4536/O                                                                                 CascadeMux                     0             10847     63  FALL       1
u_usb_cdc.u_sie.in_req_q_RNIG5HNS_LC_10_18_3/in2                                          LogicCell40_SEQ_MODE_0000      0             10847     63  FALL       1
u_usb_cdc.u_sie.in_req_q_RNIG5HNS_LC_10_18_3/lcout                                        LogicCell40_SEQ_MODE_0000   1179             12026     63  RISE       7
I__5642/I                                                                                 LocalMux                       0             12026     63  RISE       1
I__5642/O                                                                                 LocalMux                    1099             13125     63  RISE       1
I__5645/I                                                                                 InMux                          0             13125     63  RISE       1
I__5645/O                                                                                 InMux                        662             13788     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_10_18_0/in1    LogicCell40_SEQ_MODE_0000      0             13788     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_10_18_0/lcout  LogicCell40_SEQ_MODE_0000   1179             14966     63  RISE       3
I__4596/I                                                                                 LocalMux                       0             14966     63  RISE       1
I__4596/O                                                                                 LocalMux                    1099             16066     63  RISE       1
I__4599/I                                                                                 InMux                          0             16066     63  RISE       1
I__4599/O                                                                                 InMux                        662             16728     63  RISE       1
I__4602/I                                                                                 CascadeMux                     0             16728     63  RISE       1
I__4602/O                                                                                 CascadeMux                     0             16728     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_10_19_0/in2        LogicCell40_SEQ_MODE_0000      0             16728     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_10_19_0/carryout   LogicCell40_SEQ_MODE_0000    609             17337     63  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_10_19_1/carryin    LogicCell40_SEQ_MODE_0000      0             17337     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_10_19_1/carryout   LogicCell40_SEQ_MODE_0000    278             17615     63  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_10_19_2/carryin    LogicCell40_SEQ_MODE_0000      0             17615     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_10_19_2/carryout   LogicCell40_SEQ_MODE_0000    278             17893     63  RISE       1
I__4587/I                                                                                 InMux                          0             17893     63  RISE       1
I__4587/O                                                                                 InMux                        662             18556     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_10_19_3/in3        LogicCell40_SEQ_MODE_0000      0             18556     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_10_19_3/lcout      LogicCell40_SEQ_MODE_0000    861             19416     63  RISE       1
I__4585/I                                                                                 LocalMux                       0             19416     63  RISE       1
I__4585/O                                                                                 LocalMux                    1099             20516     63  RISE       1
I__4586/I                                                                                 InMux                          0             20516     63  RISE       1
I__4586/O                                                                                 InMux                        662             21178     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_9_19_3/in3               LogicCell40_SEQ_MODE_1010      0             21178     63  RISE       1

Capture Clock Path
pin name                                                                     model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                    ICE_GB                         0                 0  RISE     433
I__15574/I                                                                   gio2CtrlBuf                    0                 0  RISE       1
I__15574/O                                                                   gio2CtrlBuf                    0                 0  RISE       1
I__15575/I                                                                   GlobalMux                      0                 0  RISE       1
I__15575/O                                                                   GlobalMux                    252               252  RISE       1
I__15698/I                                                                   ClkMux                         0               252  RISE       1
I__15698/O                                                                   ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_9_19_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_10_16_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_9_19_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_9_19_3/clk
Setup Constraint : 20830p
Path slack       : 63p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18648
---------------------------------------   ----- 
End-of-path arrival time (ps)             21178
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                          ICE_GB                         0                 0  RISE     433
I__15574/I                                         gio2CtrlBuf                    0                 0  RISE       1
I__15574/O                                         gio2CtrlBuf                    0                 0  RISE       1
I__15575/I                                         GlobalMux                      0                 0  RISE       1
I__15575/O                                         GlobalMux                    252               252  RISE       1
I__15666/I                                         ClkMux                         0               252  RISE       1
I__15666/O                                         ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_10_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_10_16_1/lcout                                       LogicCell40_SEQ_MODE_1000   1391              2530     63  RISE      35
I__9644/I                                                                                 LocalMux                       0              2530     63  RISE       1
I__9644/O                                                                                 LocalMux                    1099              3629     63  RISE       1
I__9649/I                                                                                 InMux                          0              3629     63  RISE       1
I__9649/O                                                                                 InMux                        662              4291     63  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNI4IF11_1_LC_10_17_4/in1                             LogicCell40_SEQ_MODE_0000      0              4291     63  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNI4IF11_1_LC_10_17_4/lcout                           LogicCell40_SEQ_MODE_0000   1179              5470     63  RISE       4
I__4622/I                                                                                 LocalMux                       0              5470     63  RISE       1
I__4622/O                                                                                 LocalMux                    1099              6569     63  RISE       1
I__4625/I                                                                                 InMux                          0              6569     63  RISE       1
I__4625/O                                                                                 InMux                        662              7232     63  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIP9H81_9_LC_10_18_4/in0                                     LogicCell40_SEQ_MODE_0000      0              7232     63  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIP9H81_9_LC_10_18_4/lcout                                   LogicCell40_SEQ_MODE_0000   1245              8477     63  RISE       3
I__4529/I                                                                                 LocalMux                       0              8477     63  RISE       1
I__4529/O                                                                                 LocalMux                    1099              9576     63  RISE       1
I__4531/I                                                                                 InMux                          0              9576     63  RISE       1
I__4531/O                                                                                 InMux                        662             10238     63  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNI7Q84E_9_LC_10_18_2/in3                                     LogicCell40_SEQ_MODE_0000      0             10238     63  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNI7Q84E_9_LC_10_18_2/ltout                                   LogicCell40_SEQ_MODE_0000    609             10847     63  FALL       1
I__4536/I                                                                                 CascadeMux                     0             10847     63  FALL       1
I__4536/O                                                                                 CascadeMux                     0             10847     63  FALL       1
u_usb_cdc.u_sie.in_req_q_RNIG5HNS_LC_10_18_3/in2                                          LogicCell40_SEQ_MODE_0000      0             10847     63  FALL       1
u_usb_cdc.u_sie.in_req_q_RNIG5HNS_LC_10_18_3/lcout                                        LogicCell40_SEQ_MODE_0000   1179             12026     63  RISE       7
I__5642/I                                                                                 LocalMux                       0             12026     63  RISE       1
I__5642/O                                                                                 LocalMux                    1099             13125     63  RISE       1
I__5645/I                                                                                 InMux                          0             13125     63  RISE       1
I__5645/O                                                                                 InMux                        662             13788     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_10_18_0/in1    LogicCell40_SEQ_MODE_0000      0             13788     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_10_18_0/lcout  LogicCell40_SEQ_MODE_0000   1179             14966     63  RISE       3
I__4596/I                                                                                 LocalMux                       0             14966     63  RISE       1
I__4596/O                                                                                 LocalMux                    1099             16066     63  RISE       1
I__4599/I                                                                                 InMux                          0             16066     63  RISE       1
I__4599/O                                                                                 InMux                        662             16728     63  RISE       1
I__4602/I                                                                                 CascadeMux                     0             16728     63  RISE       1
I__4602/O                                                                                 CascadeMux                     0             16728     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_10_19_0/in2        LogicCell40_SEQ_MODE_0000      0             16728     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_10_19_0/carryout   LogicCell40_SEQ_MODE_0000    609             17337     63  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_10_19_1/carryin    LogicCell40_SEQ_MODE_0000      0             17337     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_10_19_1/carryout   LogicCell40_SEQ_MODE_0000    278             17615     63  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_10_19_2/carryin    LogicCell40_SEQ_MODE_0000      0             17615     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_10_19_2/carryout   LogicCell40_SEQ_MODE_0000    278             17893     63  RISE       1
I__4587/I                                                                                 InMux                          0             17893     63  RISE       1
I__4587/O                                                                                 InMux                        662             18556     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_10_19_3/in3        LogicCell40_SEQ_MODE_0000      0             18556     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_10_19_3/lcout      LogicCell40_SEQ_MODE_0000    861             19416     63  RISE       1
I__4585/I                                                                                 LocalMux                       0             19416     63  RISE       1
I__4585/O                                                                                 LocalMux                    1099             20516     63  RISE       1
I__4586/I                                                                                 InMux                          0             20516     63  RISE       1
I__4586/O                                                                                 InMux                        662             21178     63  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_9_19_3/in3               LogicCell40_SEQ_MODE_1010      0             21178     63  RISE       1

Capture Clock Path
pin name                                                                     model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                    ICE_GB                         0                 0  RISE     433
I__15574/I                                                                   gio2CtrlBuf                    0                 0  RISE       1
I__15574/O                                                                   gio2CtrlBuf                    0                 0  RISE       1
I__15575/I                                                                   GlobalMux                      0                 0  RISE       1
I__15575/O                                                                   GlobalMux                    252               252  RISE       1
I__15698/I                                                                   ClkMux                         0               252  RISE       1
I__15698/O                                                                   ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_9_19_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_11_19_5/lcout
Path End         : u_app.lfsr_q_15_LC_13_26_6/ce
Capture Clock    : u_app.lfsr_q_15_LC_13_26_6/clk
Setup Constraint : 20840p
Path slack       : 6788p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             25926

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         16608
---------------------------------------   ----- 
End-of-path arrival time (ps)             19138
 
Launch Clock Path
pin name                                                                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                                            ICE_GB                         0                 0  RISE     433
I__15574/I                                                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15574/O                                                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15575/I                                                                                           GlobalMux                      0                 0  RISE       1
I__15575/O                                                                                           GlobalMux                    252               252  RISE       1
I__15682/I                                                                                           ClkMux                         0               252  RISE       1
I__15682/O                                                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_11_19_5/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_11_19_5/lcout  LogicCell40_SEQ_MODE_1010   1391              2530   6788  RISE       4
I__15079/I                                                                                             Odrv4                          0              2530   6788  RISE       1
I__15079/O                                                                                             Odrv4                        596              3126   6788  RISE       1
I__15082/I                                                                                             Span4Mux_h                     0              3126   6788  RISE       1
I__15082/O                                                                                             Span4Mux_h                   517              3642   6788  RISE       1
I__15085/I                                                                                             LocalMux                       0              3642   6788  RISE       1
I__15085/O                                                                                             LocalMux                    1099              4742   6788  RISE       1
I__15088/I                                                                                             InMux                          0              4742   6788  RISE       1
I__15088/O                                                                                             InMux                        662              5404   6788  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_14_17_1/in3                                                             LogicCell40_SEQ_MODE_0000      0              5404   6788  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_14_17_1/lcout                                                           LogicCell40_SEQ_MODE_0000    861              6265   6788  RISE      14
I__15462/I                                                                                             LocalMux                       0              6265   6788  RISE       1
I__15462/O                                                                                             LocalMux                    1099              7364   6788  RISE       1
I__15469/I                                                                                             InMux                          0              7364   6788  RISE       1
I__15469/O                                                                                             InMux                        662              8026   6788  RISE       1
u_app.state_q_RNI52CD2_6_LC_15_17_5/in3                                                                LogicCell40_SEQ_MODE_0000      0              8026   6788  RISE       1
u_app.state_q_RNI52CD2_6_LC_15_17_5/lcout                                                              LogicCell40_SEQ_MODE_0000    861              8887   6788  RISE       2
I__10534/I                                                                                             Odrv12                         0              8887   6788  RISE       1
I__10534/O                                                                                             Odrv12                      1073              9960   6788  RISE       1
I__10535/I                                                                                             Span12Mux_s8_v                 0              9960   6788  RISE       1
I__10535/O                                                                                             Span12Mux_s8_v               715             10675   6788  RISE       1
I__10536/I                                                                                             LocalMux                       0             10675   6788  RISE       1
I__10536/O                                                                                             LocalMux                    1099             11774   6788  RISE       1
I__10537/I                                                                                             InMux                          0             11774   6788  RISE       1
I__10537/O                                                                                             InMux                        662             12437   6788  RISE       1
u_app.state_q_RNISVV66_5_LC_15_25_4/in3                                                                LogicCell40_SEQ_MODE_0000      0             12437   6788  RISE       1
u_app.state_q_RNISVV66_5_LC_15_25_4/lcout                                                              LogicCell40_SEQ_MODE_0000    861             13298   6788  RISE       1
I__10466/I                                                                                             Odrv4                          0             13298   6788  RISE       1
I__10466/O                                                                                             Odrv4                        596             13894   6788  RISE       1
I__10467/I                                                                                             Span4Mux_v                     0             13894   6788  RISE       1
I__10467/O                                                                                             Span4Mux_v                   596             14490   6788  RISE       1
I__10468/I                                                                                             Span4Mux_s1_v                  0             14490   6788  RISE       1
I__10468/O                                                                                             Span4Mux_s1_v                344             14834   6788  RISE       1
I__10469/I                                                                                             LocalMux                       0             14834   6788  RISE       1
I__10469/O                                                                                             LocalMux                    1099             15933   6788  RISE       1
I__10470/I                                                                                             IoInMux                        0             15933   6788  RISE       1
I__10470/O                                                                                             IoInMux                      662             16595   6788  RISE       1
u_app.state_q_RNISVV66_0_5/USERSIGNALTOGLOBALBUFFER                                                    ICE_GB                         0             16595   6788  RISE       1
u_app.state_q_RNISVV66_0_5/GLOBALBUFFEROUTPUT                                                          ICE_GB                      1589             18185   6788  RISE      24
I__13458/I                                                                                             gio2CtrlBuf                    0             18185   6788  RISE       1
I__13458/O                                                                                             gio2CtrlBuf                    0             18185   6788  RISE       1
I__13459/I                                                                                             GlobalMux                      0             18185   6788  RISE       1
I__13459/O                                                                                             GlobalMux                    252             18436   6788  RISE       1
I__13460/I                                                                                             CEMux                          0             18436   6788  RISE       1
I__13460/O                                                                                             CEMux                        702             19138   6788  RISE       1
u_app.lfsr_q_15_LC_13_26_6/ce                                                                          LogicCell40_SEQ_MODE_1000      0             19138   6788  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_28_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15735/I                                       Odrv4                          0                 0  RISE       1
I__15735/O                                       Odrv4                        596               596  RISE       1
I__15737/I                                       LocalMux                       0               596  RISE       1
I__15737/O                                       LocalMux                    1099              1695  RISE       1
I__15738/I                                       IoInMux                        0              1695  RISE       1
I__15738/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16463/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16463/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16464/I                                       GlobalMux                      0              3947  RISE       1
I__16464/O                                       GlobalMux                    252              4199  RISE       1
I__16471/I                                       ClkMux                         0              4199  RISE       1
I__16471/O                                       ClkMux                       887              5086  RISE       1
u_app.lfsr_q_15_LC_13_26_6/clk                   LogicCell40_SEQ_MODE_1000      0              5086  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_15_20_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_8_12_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_8_12_3/clk
Setup Constraint : 20830p
Path slack       : -361p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                         15125
---------------------------------------   ----- 
End-of-path arrival time (ps)             21602
 
Launch Clock Path
pin name                                                                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_28_7/lcout                                                              LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15735/I                                                                                                Odrv4                          0                 0  RISE       1
I__15735/O                                                                                                Odrv4                        596               596  RISE       1
I__15737/I                                                                                                LocalMux                       0               596  RISE       1
I__15737/O                                                                                                LocalMux                    1099              1695  RISE       1
I__15738/I                                                                                                IoInMux                        0              1695  RISE       1
I__15738/O                                                                                                IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                           ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                                 ICE_GB                      1589              3947  RISE     170
I__16463/I                                                                                                gio2CtrlBuf                    0              3947  RISE       1
I__16463/O                                                                                                gio2CtrlBuf                    0              3947  RISE       1
I__16464/I                                                                                                GlobalMux                      0              3947  RISE       1
I__16464/O                                                                                                GlobalMux                    252              4199  RISE       1
I__16497/I                                                                                                ClkMux                         0              4199  RISE       1
I__16497/O                                                                                                ClkMux                       887              5086  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_15_20_0/clk  LogicCell40_SEQ_MODE_1010      0              5086  RISE       1

Data path
pin name                                                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_15_20_0/lcout         LogicCell40_SEQ_MODE_1010   1391              6477   -361  RISE       2
I__10346/I                                                                                                         Odrv4                          0              6477   -361  RISE       1
I__10346/O                                                                                                         Odrv4                        596              7073   -361  RISE       1
I__10347/I                                                                                                         Span4Mux_h                     0              7073   -361  RISE       1
I__10347/O                                                                                                         Span4Mux_h                   517              7589   -361  RISE       1
I__10348/I                                                                                                         Span4Mux_h                     0              7589   -361  RISE       1
I__10348/O                                                                                                         Span4Mux_h                   517              8106   -361  RISE       1
I__10350/I                                                                                                         LocalMux                       0              8106   -361  RISE       1
I__10350/O                                                                                                         LocalMux                    1099              9205   -361  RISE       1
I__10352/I                                                                                                         InMux                          0              9205   -361  RISE       1
I__10352/O                                                                                                         InMux                        662              9867   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_RNI7CGT_LC_8_18_0/in3    LogicCell40_SEQ_MODE_0000      0              9867   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_RNI7CGT_LC_8_18_0/lcout  LogicCell40_SEQ_MODE_0000    861             10728   -361  RISE      12
I__3528/I                                                                                                          Odrv4                          0             10728   -361  RISE       1
I__3528/O                                                                                                          Odrv4                        596             11324   -361  RISE       1
I__3535/I                                                                                                          Span4Mux_h                     0             11324   -361  RISE       1
I__3535/O                                                                                                          Span4Mux_h                   517             11841   -361  RISE       1
I__3545/I                                                                                                          LocalMux                       0             11841   -361  RISE       1
I__3545/O                                                                                                          LocalMux                    1099             12940   -361  RISE       1
I__3549/I                                                                                                          InMux                          0             12940   -361  RISE       1
I__3549/O                                                                                                          InMux                        662             13602   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI7NKI1_1_LC_8_14_6/in3    LogicCell40_SEQ_MODE_0000      0             13602   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI7NKI1_1_LC_8_14_6/ltout  LogicCell40_SEQ_MODE_0000    609             14211   -361  FALL       1
I__2798/I                                                                                                          CascadeMux                     0             14211   -361  FALL       1
I__2798/O                                                                                                          CascadeMux                     0             14211   -361  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNI550F4_3_LC_8_14_7/in2        LogicCell40_SEQ_MODE_0000      0             14211   -361  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNI550F4_3_LC_8_14_7/lcout      LogicCell40_SEQ_MODE_0000   1179             15390   -361  RISE       2
I__2784/I                                                                                                          LocalMux                       0             15390   -361  RISE       1
I__2784/O                                                                                                          LocalMux                    1099             16489   -361  RISE       1
I__2786/I                                                                                                          InMux                          0             16489   -361  RISE       1
I__2786/O                                                                                                          InMux                        662             17152   -361  RISE       1
I__2788/I                                                                                                          CascadeMux                     0             17152   -361  RISE       1
I__2788/O                                                                                                          CascadeMux                     0             17152   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_0_LC_8_13_0/in2                 LogicCell40_SEQ_MODE_1010      0             17152   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_0_LC_8_13_0/carryout            LogicCell40_SEQ_MODE_1010    609             17761   -361  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_1_LC_8_13_1/carryin             LogicCell40_SEQ_MODE_1010      0             17761   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_1_LC_8_13_1/carryout            LogicCell40_SEQ_MODE_1010    278             18039   -361  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_2_LC_8_13_2/carryin             LogicCell40_SEQ_MODE_1010      0             18039   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_2_LC_8_13_2/carryout            LogicCell40_SEQ_MODE_1010    278             18317   -361  RISE       1
I__2842/I                                                                                                          InMux                          0             18317   -361  RISE       1
I__2842/O                                                                                                          InMux                        662             18979   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNO_0_3_LC_8_13_3/in3           LogicCell40_SEQ_MODE_0000      0             18979   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNO_0_3_LC_8_13_3/lcout         LogicCell40_SEQ_MODE_0000    861             19840   -361  RISE       1
I__2840/I                                                                                                          LocalMux                       0             19840   -361  RISE       1
I__2840/O                                                                                                          LocalMux                    1099             20940   -361  RISE       1
I__2841/I                                                                                                          InMux                          0             20940   -361  RISE       1
I__2841/O                                                                                                          InMux                        662             21602   -361  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_8_12_3/in3                 LogicCell40_SEQ_MODE_1010      0             21602   -361  RISE       1

Capture Clock Path
pin name                                                                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                                           ICE_GB                         0                 0  RISE     433
I__15574/I                                                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15574/O                                                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15575/I                                                                                          GlobalMux                      0                 0  RISE       1
I__15575/O                                                                                          GlobalMux                    252               252  RISE       1
I__15658/I                                                                                          ClkMux                         0               252  RISE       1
I__15658/O                                                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_8_12_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_7_LC_13_17_3/lcout
Path End         : u_app.lfsr_q_15_LC_13_26_6/ce
Capture Clock    : u_app.lfsr_q_15_LC_13_26_6/clk
Setup Constraint : 83330p
Path slack       : 59967p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             88416

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                         21972
---------------------------------------   ----- 
End-of-path arrival time (ps)             28449
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_28_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15735/I                                       Odrv4                          0                 0  RISE       1
I__15735/O                                       Odrv4                        596               596  RISE       1
I__15737/I                                       LocalMux                       0               596  RISE       1
I__15737/O                                       LocalMux                    1099              1695  RISE       1
I__15738/I                                       IoInMux                        0              1695  RISE       1
I__15738/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16463/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16463/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16464/I                                       GlobalMux                      0              3947  RISE       1
I__16464/O                                       GlobalMux                    252              4199  RISE       1
I__16531/I                                       ClkMux                         0              4199  RISE       1
I__16531/O                                       ClkMux                       887              5086  RISE       1
u_app.wait_cnt_q_7_LC_13_17_3/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_7_LC_13_17_3/lcout                  LogicCell40_SEQ_MODE_1000   1391              6477  59967  RISE       2
I__8239/I                                            Odrv4                          0              6477  59967  RISE       1
I__8239/O                                            Odrv4                        596              7073  59967  RISE       1
I__8240/I                                            LocalMux                       0              7073  59967  RISE       1
I__8240/O                                            LocalMux                    1099              8172  59967  RISE       1
I__8242/I                                            InMux                          0              8172  59967  RISE       1
I__8242/O                                            InMux                        662              8834  59967  RISE       1
I__8244/I                                            CascadeMux                     0              8834  59967  RISE       1
I__8244/O                                            CascadeMux                     0              8834  59967  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_13_16_2/in2            LogicCell40_SEQ_MODE_0000      0              8834  59967  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_13_16_2/lcout          LogicCell40_SEQ_MODE_0000   1179             10013  59967  RISE       1
I__8220/I                                            LocalMux                       0             10013  59967  RISE       1
I__8220/O                                            LocalMux                    1099             11112  59967  RISE       1
I__8221/I                                            InMux                          0             11112  59967  RISE       1
I__8221/O                                            InMux                        662             11774  59967  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_13_17_5/in3           LogicCell40_SEQ_MODE_0000      0             11774  59967  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_13_17_5/lcout         LogicCell40_SEQ_MODE_0000    861             12635  59967  RISE      13
I__15091/I                                           LocalMux                       0             12635  59967  RISE       1
I__15091/O                                           LocalMux                    1099             13735  59967  RISE       1
I__15097/I                                           InMux                          0             13735  59967  RISE       1
I__15097/O                                           InMux                        662             14397  59967  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_14_17_1/in1           LogicCell40_SEQ_MODE_0000      0             14397  59967  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_14_17_1/lcout         LogicCell40_SEQ_MODE_0000   1179             15576  59967  RISE      14
I__15462/I                                           LocalMux                       0             15576  59967  RISE       1
I__15462/O                                           LocalMux                    1099             16675  59967  RISE       1
I__15469/I                                           InMux                          0             16675  59967  RISE       1
I__15469/O                                           InMux                        662             17337  59967  RISE       1
u_app.state_q_RNI52CD2_6_LC_15_17_5/in3              LogicCell40_SEQ_MODE_0000      0             17337  59967  RISE       1
u_app.state_q_RNI52CD2_6_LC_15_17_5/lcout            LogicCell40_SEQ_MODE_0000    861             18198  59967  RISE       2
I__10534/I                                           Odrv12                         0             18198  59967  RISE       1
I__10534/O                                           Odrv12                      1073             19271  59967  RISE       1
I__10535/I                                           Span12Mux_s8_v                 0             19271  59967  RISE       1
I__10535/O                                           Span12Mux_s8_v               715             19986  59967  RISE       1
I__10536/I                                           LocalMux                       0             19986  59967  RISE       1
I__10536/O                                           LocalMux                    1099             21085  59967  RISE       1
I__10537/I                                           InMux                          0             21085  59967  RISE       1
I__10537/O                                           InMux                        662             21748  59967  RISE       1
u_app.state_q_RNISVV66_5_LC_15_25_4/in3              LogicCell40_SEQ_MODE_0000      0             21748  59967  RISE       1
u_app.state_q_RNISVV66_5_LC_15_25_4/lcout            LogicCell40_SEQ_MODE_0000    861             22608  59967  RISE       1
I__10466/I                                           Odrv4                          0             22608  59967  RISE       1
I__10466/O                                           Odrv4                        596             23204  59967  RISE       1
I__10467/I                                           Span4Mux_v                     0             23204  59967  RISE       1
I__10467/O                                           Span4Mux_v                   596             23800  59967  RISE       1
I__10468/I                                           Span4Mux_s1_v                  0             23800  59967  RISE       1
I__10468/O                                           Span4Mux_s1_v                344             24145  59967  RISE       1
I__10469/I                                           LocalMux                       0             24145  59967  RISE       1
I__10469/O                                           LocalMux                    1099             25244  59967  RISE       1
I__10470/I                                           IoInMux                        0             25244  59967  RISE       1
I__10470/O                                           IoInMux                      662             25906  59967  RISE       1
u_app.state_q_RNISVV66_0_5/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             25906  59967  RISE       1
u_app.state_q_RNISVV66_0_5/GLOBALBUFFEROUTPUT        ICE_GB                      1589             27496  59967  RISE      24
I__13458/I                                           gio2CtrlBuf                    0             27496  59967  RISE       1
I__13458/O                                           gio2CtrlBuf                    0             27496  59967  RISE       1
I__13459/I                                           GlobalMux                      0             27496  59967  RISE       1
I__13459/O                                           GlobalMux                    252             27747  59967  RISE       1
I__13460/I                                           CEMux                          0             27747  59967  RISE       1
I__13460/O                                           CEMux                        702             28449  59967  RISE       1
u_app.lfsr_q_15_LC_13_26_6/ce                        LogicCell40_SEQ_MODE_1000      0             28449  59967  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_28_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15735/I                                       Odrv4                          0                 0  RISE       1
I__15735/O                                       Odrv4                        596               596  RISE       1
I__15737/I                                       LocalMux                       0               596  RISE       1
I__15737/O                                       LocalMux                    1099              1695  RISE       1
I__15738/I                                       IoInMux                        0              1695  RISE       1
I__15738/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16463/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16463/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16464/I                                       GlobalMux                      0              3947  RISE       1
I__16464/O                                       GlobalMux                    252              4199  RISE       1
I__16471/I                                       ClkMux                         0              4199  RISE       1
I__16471/O                                       ClkMux                       887              5086  RISE       1
u_app.lfsr_q_15_LC_13_26_6/clk                   LogicCell40_SEQ_MODE_1000      0              5086  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3463


Data Path Delay                3874
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3463

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__11823/I                                      Odrv4                      0      1000               RISE  1       
I__11823/O                                      Odrv4                      596    1596               RISE  1       
I__11824/I                                      Span4Mux_h                 0      1596               RISE  1       
I__11824/O                                      Span4Mux_h                 517    2113               RISE  1       
I__11825/I                                      LocalMux                   0      2113               RISE  1       
I__11825/O                                      LocalMux                   1099   3212               RISE  1       
I__11826/I                                      InMux                      0      3212               RISE  1       
I__11826/O                                      InMux                      662    3874               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_27_5/in3  LogicCell40_SEQ_MODE_1000  0      3874               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__15574/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15574/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15575/I                                      GlobalMux                  0      0                  RISE  1       
I__15575/O                                      GlobalMux                  252    252                RISE  1       
I__15729/I                                      ClkMux                     0      252                RISE  1       
I__15729/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_27_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 5000


Data Path Delay                4907
+ Setup Time                   1232
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 5000

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__7540/I                                       Odrv12                     0      1000               RISE  1       
I__7540/O                                       Odrv12                     1073   2073               RISE  1       
I__7541/I                                       Span12Mux_h                0      2073               RISE  1       
I__7541/O                                       Span12Mux_h                1073   3146               RISE  1       
I__7542/I                                       LocalMux                   0      3146               RISE  1       
I__7542/O                                       LocalMux                   1099   4245               RISE  1       
I__7543/I                                       InMux                      0      4245               RISE  1       
I__7543/O                                       InMux                      662    4907               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_25_2/in0  LogicCell40_SEQ_MODE_1000  0      4907               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__15574/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15574/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15575/I                                      GlobalMux                  0      0                  RISE  1       
I__15575/O                                      GlobalMux                  252    252                RISE  1       
I__15712/I                                      ClkMux                     0      252                RISE  1       
I__15712/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_25_2/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 19072


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             16542
---------------------------- ------
Clock To Out Delay            19072

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  433     
I__15574/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15574/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15575/I                                            GlobalMux                  0      0                  RISE  1       
I__15575/O                                            GlobalMux                  252    252                RISE  1       
I__15674/I                                            ClkMux                     0      252                RISE  1       
I__15674/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_17_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_17_2/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__4542/I                                                         Odrv4                      0      2530               RISE  1       
I__4542/O                                                         Odrv4                      596    3126               RISE  1       
I__4549/I                                                         LocalMux                   0      3126               RISE  1       
I__4549/O                                                         LocalMux                   1099   4225               RISE  1       
I__4552/I                                                         InMux                      0      4225               RISE  1       
I__4552/O                                                         InMux                      662    4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_10_14_4/in1      LogicCell40_SEQ_MODE_0000  0      4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_10_14_4/lcout    LogicCell40_SEQ_MODE_0000  1232   6119               FALL  3       
I__10320/I                                                        Odrv12                     0      6119               FALL  1       
I__10320/O                                                        Odrv12                     1232   7351               FALL  1       
I__10321/I                                                        Sp12to4                    0      7351               FALL  1       
I__10321/O                                                        Sp12to4                    848    8198               FALL  1       
I__10323/I                                                        Span4Mux_v                 0      8198               FALL  1       
I__10323/O                                                        Span4Mux_v                 649    8847               FALL  1       
I__10326/I                                                        Span4Mux_h                 0      8847               FALL  1       
I__10326/O                                                        Span4Mux_h                 543    9390               FALL  1       
I__10329/I                                                        Span4Mux_h                 0      9390               FALL  1       
I__10329/O                                                        Span4Mux_h                 543    9933               FALL  1       
I__10331/I                                                        LocalMux                   0      9933               FALL  1       
I__10331/O                                                        LocalMux                   768    10702              FALL  1       
I__10332/I                                                        InMux                      0      10702              FALL  1       
I__10332/O                                                        InMux                      503    11205              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000  0      11205              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000  861    12066              RISE  2       
I__10312/I                                                        Odrv12                     0      12066              RISE  1       
I__10312/O                                                        Odrv12                     1073   13139              RISE  1       
I__10313/I                                                        Sp12to4                    0      13139              RISE  1       
I__10313/O                                                        Sp12to4                    596    13735              RISE  1       
I__10314/I                                                        Span4Mux_h                 0      13735              RISE  1       
I__10314/O                                                        Span4Mux_h                 517    14251              RISE  1       
I__10315/I                                                        Span4Mux_s2_v              0      14251              RISE  1       
I__10315/O                                                        Span4Mux_s2_v              437    14688              RISE  1       
I__10316/I                                                        LocalMux                   0      14688              RISE  1       
I__10316/O                                                        LocalMux                   1099   15787              RISE  1       
I__10318/I                                                        IoInMux                    0      15787              RISE  1       
I__10318/O                                                        IoInMux                    662    16450              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      16450              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    16984              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      16984              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   19072              FALL  1       
usb_dn:out                                                        demo                       0      19072              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 19072


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             16542
---------------------------- ------
Clock To Out Delay            19072

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  433     
I__15574/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15574/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15575/I                                            GlobalMux                  0      0                  RISE  1       
I__15575/O                                            GlobalMux                  252    252                RISE  1       
I__15674/I                                            ClkMux                     0      252                RISE  1       
I__15674/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_17_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_17_2/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__4542/I                                                         Odrv4                      0      2530               RISE  1       
I__4542/O                                                         Odrv4                      596    3126               RISE  1       
I__4549/I                                                         LocalMux                   0      3126               RISE  1       
I__4549/O                                                         LocalMux                   1099   4225               RISE  1       
I__4552/I                                                         InMux                      0      4225               RISE  1       
I__4552/O                                                         InMux                      662    4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_10_14_4/in1      LogicCell40_SEQ_MODE_0000  0      4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_10_14_4/lcout    LogicCell40_SEQ_MODE_0000  1232   6119               FALL  3       
I__10320/I                                                        Odrv12                     0      6119               FALL  1       
I__10320/O                                                        Odrv12                     1232   7351               FALL  1       
I__10321/I                                                        Sp12to4                    0      7351               FALL  1       
I__10321/O                                                        Sp12to4                    848    8198               FALL  1       
I__10323/I                                                        Span4Mux_v                 0      8198               FALL  1       
I__10323/O                                                        Span4Mux_v                 649    8847               FALL  1       
I__10326/I                                                        Span4Mux_h                 0      8847               FALL  1       
I__10326/O                                                        Span4Mux_h                 543    9390               FALL  1       
I__10329/I                                                        Span4Mux_h                 0      9390               FALL  1       
I__10329/O                                                        Span4Mux_h                 543    9933               FALL  1       
I__10331/I                                                        LocalMux                   0      9933               FALL  1       
I__10331/O                                                        LocalMux                   768    10702              FALL  1       
I__10332/I                                                        InMux                      0      10702              FALL  1       
I__10332/O                                                        InMux                      503    11205              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_15_20_1/in3    LogicCell40_SEQ_MODE_0000  0      11205              FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_15_20_1/lcout  LogicCell40_SEQ_MODE_0000  861    12066              RISE  2       
I__10312/I                                                        Odrv12                     0      12066              RISE  1       
I__10312/O                                                        Odrv12                     1073   13139              RISE  1       
I__10313/I                                                        Sp12to4                    0      13139              RISE  1       
I__10313/O                                                        Sp12to4                    596    13735              RISE  1       
I__10314/I                                                        Span4Mux_h                 0      13735              RISE  1       
I__10314/O                                                        Span4Mux_h                 517    14251              RISE  1       
I__10315/I                                                        Span4Mux_s2_v              0      14251              RISE  1       
I__10315/O                                                        Span4Mux_s2_v              437    14688              RISE  1       
I__10317/I                                                        LocalMux                   0      14688              RISE  1       
I__10317/O                                                        LocalMux                   1099   15787              RISE  1       
I__10319/I                                                        IoInMux                    0      15787              RISE  1       
I__10319/O                                                        IoInMux                    662    16450              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      16450              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    16984              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      16984              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   19072              FALL  1       
usb_dp:out                                                        demo                       0      19072              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2275


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3414
---------------------------- ------
Hold Time                     -2275

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__11823/I                                      Odrv4                      0      950                FALL  1       
I__11823/O                                      Odrv4                      649    1599               FALL  1       
I__11824/I                                      Span4Mux_h                 0      1599               FALL  1       
I__11824/O                                      Span4Mux_h                 543    2142               FALL  1       
I__11825/I                                      LocalMux                   0      2142               FALL  1       
I__11825/O                                      LocalMux                   768    2910               FALL  1       
I__11826/I                                      InMux                      0      2910               FALL  1       
I__11826/O                                      InMux                      503    3414               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_27_5/in3  LogicCell40_SEQ_MODE_1000  0      3414               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__15574/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15574/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15575/I                                      GlobalMux                  0      0                  RISE  1       
I__15575/O                                      GlobalMux                  252    252                RISE  1       
I__15729/I                                      ClkMux                     0      252                RISE  1       
I__15729/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_27_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3546


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4685
---------------------------- ------
Hold Time                     -3546

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__7540/I                                       Odrv12                     0      950                FALL  1       
I__7540/O                                       Odrv12                     1232   2182               FALL  1       
I__7541/I                                       Span12Mux_h                0      2182               FALL  1       
I__7541/O                                       Span12Mux_h                1232   3414               FALL  1       
I__7542/I                                       LocalMux                   0      3414               FALL  1       
I__7542/O                                       LocalMux                   768    4182               FALL  1       
I__7543/I                                       InMux                      0      4182               FALL  1       
I__7543/O                                       InMux                      503    4685               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_25_2/in0  LogicCell40_SEQ_MODE_1000  0      4685               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__15574/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15574/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15575/I                                      GlobalMux                  0      0                  RISE  1       
I__15575/O                                      GlobalMux                  252    252                RISE  1       
I__15712/I                                      ClkMux                     0      252                RISE  1       
I__15712/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_25_2/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 14298


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             11768
---------------------------- ------
Clock To Out Delay            14298

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  433     
I__15574/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15574/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15575/I                                            GlobalMux                  0      0                  RISE  1       
I__15575/O                                            GlobalMux                  252    252                RISE  1       
I__15652/I                                            ClkMux                     0      252                RISE  1       
I__15652/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_14_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_14_3/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  13      
I__4561/I                                                    LocalMux                   0      2530               FALL  1       
I__4561/O                                                    LocalMux                   768    3298               FALL  1       
I__4569/I                                                    InMux                      0      3298               FALL  1       
I__4569/O                                                    InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_14_1/in1    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_14_1/lcout  LogicCell40_SEQ_MODE_0000  1179   4980               RISE  1       
I__4405/I                                                    Odrv12                     0      4980               RISE  1       
I__4405/O                                                    Odrv12                     1073   6053               RISE  1       
I__4406/I                                                    Span12Mux_v                0      6053               RISE  1       
I__4406/O                                                    Span12Mux_v                980    7033               RISE  1       
I__4407/I                                                    Span12Mux_h                0      7033               RISE  1       
I__4407/O                                                    Span12Mux_h                1073   8106               RISE  1       
I__4408/I                                                    Sp12to4                    0      8106               RISE  1       
I__4408/O                                                    Sp12to4                    596    8702               RISE  1       
I__4409/I                                                    Span4Mux_s3_v              0      8702               RISE  1       
I__4409/O                                                    Span4Mux_s3_v              543    9245               RISE  1       
I__4410/I                                                    IoSpan4Mux                 0      9245               RISE  1       
I__4410/O                                                    IoSpan4Mux                 622    9867               RISE  1       
I__4411/I                                                    LocalMux                   0      9867               RISE  1       
I__4411/O                                                    LocalMux                   1099   10966              RISE  1       
I__4412/I                                                    IoInMux                    0      10966              RISE  1       
I__4412/O                                                    IoInMux                    662    11629              RISE  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      11629              RISE  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    12384              RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      12384              RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   14298              RISE  1       
usb_dn:out                                                   demo                       0      14298              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 14072


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             11542
---------------------------- ------
Clock To Out Delay            14072

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  433     
I__15574/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15574/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15575/I                                      GlobalMux                  0      0                  RISE  1       
I__15575/O                                      GlobalMux                  252    252                RISE  1       
I__15652/I                                      ClkMux                     0      252                RISE  1       
I__15652/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_10_14_7/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_10_14_7/lcout           LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__4515/I                                                  LocalMux                   0      2530               FALL  1       
I__4515/O                                                  LocalMux                   768    3298               FALL  1       
I__4518/I                                                  InMux                      0      3298               FALL  1       
I__4518/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_10_14_0/in1    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_10_14_0/lcout  LogicCell40_SEQ_MODE_0000  1179   4980               RISE  1       
I__4413/I                                                  Odrv12                     0      4980               RISE  1       
I__4413/O                                                  Odrv12                     1073   6053               RISE  1       
I__4414/I                                                  Span12Mux_v                0      6053               RISE  1       
I__4414/O                                                  Span12Mux_v                980    7033               RISE  1       
I__4415/I                                                  Span12Mux_h                0      7033               RISE  1       
I__4415/O                                                  Span12Mux_h                1073   8106               RISE  1       
I__4416/I                                                  Sp12to4                    0      8106               RISE  1       
I__4416/O                                                  Sp12to4                    596    8702               RISE  1       
I__4417/I                                                  Span4Mux_v                 0      8702               RISE  1       
I__4417/O                                                  Span4Mux_v                 596    9298               RISE  1       
I__4418/I                                                  Span4Mux_s0_v              0      9298               RISE  1       
I__4418/O                                                  Span4Mux_s0_v              344    9642               RISE  1       
I__4419/I                                                  LocalMux                   0      9642               RISE  1       
I__4419/O                                                  LocalMux                   1099   10741              RISE  1       
I__4420/I                                                  IoInMux                    0      10741              RISE  1       
I__4420/O                                                  IoInMux                    662    11404              RISE  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      11404              RISE  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    12158              RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      12158              RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   14072              RISE  1       
usb_dp:out                                                 demo                       0      14072              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

