vsim work.processor
# vsim work.processor 
# Start time: 17:46:21 on May 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(a_processor)
# Loading work.my_ndff(a_my_ndff)
# Loading work.fulladder(a_fulladder)
# Loading work.my_adder(a_my_adder)
# Loading work.memory(syncrama)
# Loading work.intermediatebuffer(reg_arch)
# Loading work.instruction_divider(a_instruction_divider)
# Loading work.control_unit(a_control_unit)
# Loading work.register_file(a_register_file)
# Loading work.reg_decoder(a_reg_decoder)
# ** Warning: (vsim-8683) Uninitialized out port /processor/CU/RtiRet has no driver.
# This port will contribute value (U) to the signal network.
# vsim work.processor 
# Start time: 17:05:50 on May 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(a_processor)
# Loading work.my_ndff(a_my_ndff)
# Loading work.fulladder(a_fulladder)
# Loading work.my_adder(a_my_adder)
# Loading work.memory(syncrama)
# Loading work.intermediatebuffer(reg_arch)
# Loading work.instruction_divider(a_instruction_divider)
# Loading work.control_unit(a_control_unit)
# Loading work.register_file(a_register_file)
# Loading work.reg_decoder(a_reg_decoder)
# ** Warning: (vsim-8683) Uninitialized out port /processor/CU/RtiRet has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/processor/n \
sim:/processor/Clk \
sim:/processor/Rst \
sim:/processor/Int \
sim:/processor/InPort \
sim:/processor/OutPort \
sim:/processor/PCAdderCOut \
sim:/processor/RtiRet \
sim:/processor/IDFinish \
sim:/processor/NotRtiRet \
sim:/processor/IDSel \
sim:/processor/FinishOut \
sim:/processor/FetchedInstruction \
sim:/processor/SignExtend \
sim:/processor/ControlUnitOut \
sim:/processor/FirstBuffer \
sim:/processor/FirstBufferIn \
sim:/processor/SecondBuffer \
sim:/processor/SecondBufferIn \
sim:/processor/PCOut \
sim:/processor/PCAdderOut \
sim:/processor/Instruction \
sim:/processor/ReadD1 \
sim:/processor/ReadD2
force -freeze sim:/processor/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/Rst 0 0
force -freeze sim:/processor/Int 0 0
force -freeze sim:/processor/Rst 1 0
mem load -skip 0 -filltype inc -filldata 0000000000000000 -fillradix symbolic /processor/IM/memory
mem load -skip 0 -filltype inc -filldata 0101000000000000 -fillradix symbolic -startaddress 1 -endaddress 1 /processor/IM/memory
# (vsim-3660) Value '0101000000000000' is not legal data for filltype 'inc'.
# (vsim-3660) Value '0101000000000000' is not legal data for filltype 'inc'.
mem load -skip 0 -filltype value -filldata 0101000000000000 -fillradix symbolic -startaddress 1 -endaddress 2 /processor/IM/memory
mem load -skip 0 -filltype value -filldata 0101000000000111 -fillradix symbolic -startaddress 2 -endaddress 2 /processor/IM/memory
mem load -skip 0 -filltype value -filldata 0000000000000000 -fillradix symbolic -startaddress 2 -endaddress 2 /processor/IM/memory
mem load -skip 0 -filltype value -filldata 1111111111111111 -fillradix symbolic -startaddress 2 -endaddress 2 /processor/IM/memory
mem load -skip 0 -filltype value -filldata 0100100000000000 -fillradix symbolic -startaddress 3 -endaddress 3 /processor/IM/memory
mem load -skip 0 -filltype value -filldata 0000100000000000 -fillradix symbolic -startaddress 3 -endaddress 3 /processor/IM/memory
mem load -skip 0 -filltype value -filldata 0011000000000000 -fillradix symbolic -startaddress 4 -endaddress 4 /processor/IM/memory
mem load -skip 0 -filltype value -filldata 0011000000000000 -fillradix symbolic -startaddress 4 -endaddress 4 /processor/IM/memory
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/IM
force -freeze sim:/processor/Rst 0 0
run
force -freeze sim:/processor/RtiRet 0 0
force -freeze sim:/processor/Rst 1 0
run
force -freeze sim:/processor/Rst 0 0
run
run
run
run
run