#pragma setintsize mE
// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __FLASH_SIZE = 0x00068000;


// Interrupt Vector Table Constants

const IVT_INT_NMI                = 2;
const IVT_INT_HardFault          = 3;
const IVT_INT_MemManage          = 4;
const IVT_INT_BusFault           = 5;
const IVT_INT_UsageFault         = 6;
const IVT_INT_RESERVED1          = 7;
const IVT_INT_RESERVED2          = 8;
const IVT_INT_RESERVED3          = 9;
const IVT_INT_RESERVED4          = 10;
const IVT_INT_SVCall             = 11;
const IVT_INT_DebugMon           = 12;
const IVT_INT_RESERVED5          = 13;
const IVT_INT_PendSV             = 14;
const IVT_INT_SysTick            = 15;
const IVT_INT_GPIO_140_176       = 16;
const IVT_INT_GPIO_100_137       = 17;
const IVT_INT_GPIO_040_076       = 18;
const IVT_INT_GPIO_000_036       = 19;
const IVT_INT_GPIO_200_236       = 20;
const IVT_INT_GIRQ13             = 21;
const IVT_INT_GIRQ14             = 22;
const IVT_INT_GIRQ15             = 23;
const IVT_INT_GIRQ16             = 24;
const IVT_INT_GIRQ17             = 25;
const IVT_INT_GIRQ18             = 26;
const IVT_INT_GIRQ19             = 27;
const IVT_INT_GIRQ20             = 28;
const IVT_INT_GIRQ21             = 29;
const IVT_INT_GIRQ23             = 30;
const IVT_INT_RESERVED16         = 31;
const IVT_INT_RESERVED17         = 32;
const IVT_INT_GPIO_240_257       = 33;
const IVT_INT_RESERVED18         = 34;
const IVT_INT_RESERVED19         = 35;
const IVT_INT_SMB_0              = 36;
const IVT_INT_SMB_1              = 37;
const IVT_INT_SMB_2              = 38;
const IVT_INT_SMB_3              = 39;
const IVT_INT_DMA0               = 40;
const IVT_INT_DMA1               = 41;
const IVT_INT_DMA2               = 42;
const IVT_INT_DMA3               = 43;
const IVT_INT_DMA4               = 44;
const IVT_INT_DMA5               = 45;
const IVT_INT_DMA6               = 46;
const IVT_INT_DMA7               = 47;
const IVT_INT_DMA8               = 48;
const IVT_INT_DMA9               = 49;
const IVT_INT_DMA10              = 50;
const IVT_INT_DMA11              = 51;
const IVT_INT_DMA12              = 52;
const IVT_INT_DMA13              = 53;
const IVT_INT_RESERVED20         = 54;
const IVT_INT_RESERVED21         = 55;
const IVT_INT_UART_0             = 56;
const IVT_INT_UART_1             = 57;
const IVT_INT_RESERVED22         = 58;
const IVT_INT_RESERVED23         = 59;
const IVT_INT_RESERVED24         = 60;
const IVT_INT_RESERVED25         = 61;
const IVT_INT_RESERVED26         = 62;
const IVT_INT_RESERVED27         = 63;
const IVT_INT_RESERVED28         = 64;
const IVT_INT_RESERVED29         = 65;
const IVT_INT_RESERVED30         = 66;
const IVT_INT_RESERVED31         = 67;
const IVT_INT_RESERVED32         = 68;
const IVT_INT_RESERVED33         = 69;
const IVT_INT_RESERVED34         = 70;
const IVT_INT_RESERVED35         = 71;
const IVT_INT_RESERVED36         = 72;
const IVT_INT_RESERVED37         = 73;
const IVT_INT_RESERVED38         = 74;
const IVT_INT_RESERVED39         = 75;
const IVT_INT_RESERVED40         = 76;
const IVT_INT_RESERVED41         = 77;
const IVT_INT_RESERVED42         = 78;
const IVT_INT_RESERVED43         = 79;
const IVT_INT_RESERVED44         = 80;
const IVT_INT_RESERVED45         = 81;
const IVT_INT_RESERVED46         = 82;
const IVT_INT_RESERVED47         = 83;
const IVT_INT_RESERVED48         = 84;
const IVT_INT_RESERVED49         = 85;
const IVT_INT_RESERVED50         = 86;
const IVT_INT_TACH_0             = 87;
const IVT_INT_TACH_1             = 88;
const IVT_INT_TACH_3             = 89;
const IVT_INT_RPM2PWM_0_FAIL     = 90;
const IVT_INT_RPM2PWM_0_STALL    = 91;
const IVT_INT_RPM2PWM_1_FAIL     = 92;
const IVT_INT_RPM2PWM_1_STALL    = 93;
const IVT_INT_ADC_SNGL           = 94;
const IVT_INT_ADC_RPT            = 95;
const IVT_INT_RC_ID_0            = 96;
const IVT_INT_RC_ID_1            = 97;
const IVT_INT_RC_ID_2            = 98;
const IVT_INT_LED_0              = 99;
const IVT_INT_LED_1              = 100;
const IVT_INT_LED_2              = 101;
const IVT_INT_LED_3              = 102;
const IVT_INT_RESERVED51         = 103;
const IVT_INT_RESERVED52         = 104;
const IVT_INT_RESERVED53         = 105;
const IVT_INT_RESERVED54         = 106;
const IVT_INT_RESERVED55         = 107;
const IVT_INT_SPI0_TX            = 108;
const IVT_INT_SPI0_RX            = 109;
const IVT_INT_RESERVED56         = 110;
const IVT_INT_RESERVED57         = 111;
const IVT_INT_RESERVED58         = 112;
const IVT_INT_RESERVED59         = 113;
const IVT_INT_RESERVED60         = 114;
const IVT_INT_RESERVED61         = 115;
const IVT_INT_RESERVED62         = 116;
const IVT_INT_RESERVED63         = 117;
const IVT_INT_RESERVED64         = 118;
const IVT_INT_RESERVED65         = 119;
const IVT_INT_RESERVED66         = 120;
const IVT_INT_RESERVED67         = 121;
const IVT_INT_RESERVED68         = 122;
const IVT_INT_RESERVED69         = 123;
const IVT_INT_RESERVED70         = 124;
const IVT_INT_RESERVED71         = 125;
const IVT_INT_RESERVED72         = 126;
const IVT_INT_RTOS_TIMER         = 127;
const IVT_INT_RTOS_HTIMER0       = 128;
const IVT_INT_RTOS_HTIMER1       = 129;
const IVT_INT_WEEK_ALARM_INT     = 130;
const IVT_INT_SUB_WEEK_ALARM     = 131;
const IVT_INT_ONE_SECOND         = 132;
const IVT_INT_SUB_SECOND         = 133;
const IVT_INT_SYSPWR_PRES        = 134;
const IVT_INT_RTC_INT            = 135;
const IVT_INT_RTC_ALARM          = 136;
const IVT_INT_VCI_OVRD_IN        = 137;
const IVT_INT_VCI_IN0            = 138;
const IVT_INT_VCI_IN1            = 139;
const IVT_INT_VCI_IN2            = 140;
const IVT_INT_VCI_IN3            = 141;
const IVT_INT_VCI_IN4            = 142;
const IVT_INT_VCI_IN5            = 143;
const IVT_INT_VCI_IN6            = 144;
const IVT_INT_RESERVED73         = 145;
const IVT_INT_RESERVED74         = 146;
const IVT_INT_RESERVED75         = 147;
const IVT_INT_RESERVED76         = 148;
const IVT_INT_RESERVED77         = 149;
const IVT_INT_RESERVED78         = 150;
const IVT_INT_KSC_INT            = 151;
const IVT_INT_TIMER_0            = 152;
const IVT_INT_TIMER_1            = 153;
const IVT_INT_TIMER_2            = 154;
const IVT_INT_TIMER_3            = 155;
const IVT_INT_TIMER_4            = 156;
const IVT_INT_TIMER_5            = 157;
const IVT_INT_COUNTER_TIMER_0    = 158;
const IVT_INT_COUNTER_TIMER_1    = 159;
const IVT_INT_COUNTER_TIMER_2    = 160;
const IVT_INT_COUNTER_TIMER_3    = 161;
const IVT_INT_COUNTER_CAPTURE_TIMER = 162;
const IVT_INT_CAPTURE_0          = 163;
const IVT_INT_CAPTURE_1          = 164;
const IVT_INT_CAPTURE_2          = 165;
const IVT_INT_CAPTURE_3          = 166;
const IVT_INT_CAPTURE_4          = 167;
const IVT_INT_CAPTURE_5          = 168;
const IVT_INT_COMPARE_0          = 169;
const IVT_INT_COMPARE_1          = 170;

const register unsigned long S0  = 0x0000;
const register unsigned long S1  = 0x0004;
const register unsigned long S2  = 0x0008;
const register unsigned long S3  = 0x000C;
const register unsigned long S4  = 0x0010;
const register unsigned long S5  = 0x0014;
const register unsigned long S6  = 0x0018;
const register unsigned long S7  = 0x001C;
const register unsigned long S8  = 0x0020;
const register unsigned long S9  = 0x0024;
const register unsigned long S10 = 0x0028;
const register unsigned long S11 = 0x002C;
const register unsigned long S12 = 0x0030;
const register unsigned long S13 = 0x0034;
const register unsigned long S14 = 0x0038;
const register unsigned long S15 = 0x003C;
const register unsigned long S16 = 0x0040;
const register unsigned long S17 = 0x0044;
const register unsigned long S18 = 0x0048;
const register unsigned long S19 = 0x004C;
const register unsigned long S20 = 0x0050;
const register unsigned long S21 = 0x0054;
const register unsigned long S22 = 0x0058;
const register unsigned long S23 = 0x005C;
const register unsigned long S24 = 0x0060;
const register unsigned long S25 = 0x0064;
const register unsigned long S26 = 0x0068;
const register unsigned long S27 = 0x006C;
const register unsigned long S28 = 0x0070;
const register unsigned long S29 = 0x0074;
const register unsigned long S30 = 0x0078;
const register unsigned long S31 = 0x007C;

const register unsigned long D0  = 0x0000;
const register unsigned long D1  = 0x0008;
const register unsigned long D2  = 0x0010;
const register unsigned long D3  = 0x0018;
const register unsigned long D4  = 0x0020;
const register unsigned long D5  = 0x0028;
const register unsigned long D6  = 0x0030;
const register unsigned long D7  = 0x0038;
const register unsigned long D8  = 0x0040;
const register unsigned long D9  = 0x0048;
const register unsigned long D10 = 0x0050;
const register unsigned long D11 = 0x0058;
const register unsigned long D12 = 0x0060;
const register unsigned long D13 = 0x0068;
const register unsigned long D14 = 0x0070;
const register unsigned long D15 = 0x0078;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;

rx unsigned long SP  absolute 0x0034;
rx unsigned long LR  absolute 0x0038;
rx unsigned long PC  absolute 0x003C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Special function registers (SFRs)
sfr far unsigned long   volatile PCR_INST_SYS_SLP_CNTRL absolute 0x40080100;
    const register unsigned short int SLEEP_MODE = 0;
    sbit  SLEEP_MODE_bit at PCR_INST_SYS_SLP_CNTRL.B0;
    const register unsigned short int TEST = 2;
    sbit  TEST_bit at PCR_INST_SYS_SLP_CNTRL.B2;
    const register unsigned short int SLEEP_ALL = 3;
    sbit  SLEEP_ALL_bit at PCR_INST_SYS_SLP_CNTRL.B3;

sfr far unsigned long   volatile PCR_INST_PROC_CLK_CNTRL absolute 0x40080104;
    const register unsigned short int PROCESSOR_CLOCK_DIVIDE0 = 0;
    sbit  PROCESSOR_CLOCK_DIVIDE0_bit at PCR_INST_PROC_CLK_CNTRL.B0;
    const register unsigned short int PROCESSOR_CLOCK_DIVIDE1 = 1;
    sbit  PROCESSOR_CLOCK_DIVIDE1_bit at PCR_INST_PROC_CLK_CNTRL.B1;
    const register unsigned short int PROCESSOR_CLOCK_DIVIDE2 = 2;
    sbit  PROCESSOR_CLOCK_DIVIDE2_bit at PCR_INST_PROC_CLK_CNTRL.B2;
    const register unsigned short int PROCESSOR_CLOCK_DIVIDE3 = 3;
    sbit  PROCESSOR_CLOCK_DIVIDE3_bit at PCR_INST_PROC_CLK_CNTRL.B3;
    const register unsigned short int PROCESSOR_CLOCK_DIVIDE4 = 4;
    sbit  PROCESSOR_CLOCK_DIVIDE4_bit at PCR_INST_PROC_CLK_CNTRL.B4;
    const register unsigned short int PROCESSOR_CLOCK_DIVIDE5 = 5;
    sbit  PROCESSOR_CLOCK_DIVIDE5_bit at PCR_INST_PROC_CLK_CNTRL.B5;
    const register unsigned short int PROCESSOR_CLOCK_DIVIDE6 = 6;
    sbit  PROCESSOR_CLOCK_DIVIDE6_bit at PCR_INST_PROC_CLK_CNTRL.B6;
    const register unsigned short int PROCESSOR_CLOCK_DIVIDE7 = 7;
    sbit  PROCESSOR_CLOCK_DIVIDE7_bit at PCR_INST_PROC_CLK_CNTRL.B7;

sfr far unsigned long   volatile PCR_INST_SLOW_CLK_CNTRL absolute 0x40080108;
    const register unsigned short int SLOW_CLOCK_DIVIDE0 = 0;
    sbit  SLOW_CLOCK_DIVIDE0_bit at PCR_INST_SLOW_CLK_CNTRL.B0;
    const register unsigned short int SLOW_CLOCK_DIVIDE1 = 1;
    sbit  SLOW_CLOCK_DIVIDE1_bit at PCR_INST_SLOW_CLK_CNTRL.B1;
    const register unsigned short int SLOW_CLOCK_DIVIDE2 = 2;
    sbit  SLOW_CLOCK_DIVIDE2_bit at PCR_INST_SLOW_CLK_CNTRL.B2;
    const register unsigned short int SLOW_CLOCK_DIVIDE3 = 3;
    sbit  SLOW_CLOCK_DIVIDE3_bit at PCR_INST_SLOW_CLK_CNTRL.B3;
    const register unsigned short int SLOW_CLOCK_DIVIDE4 = 4;
    sbit  SLOW_CLOCK_DIVIDE4_bit at PCR_INST_SLOW_CLK_CNTRL.B4;
    const register unsigned short int SLOW_CLOCK_DIVIDE5 = 5;
    sbit  SLOW_CLOCK_DIVIDE5_bit at PCR_INST_SLOW_CLK_CNTRL.B5;
    const register unsigned short int SLOW_CLOCK_DIVIDE6 = 6;
    sbit  SLOW_CLOCK_DIVIDE6_bit at PCR_INST_SLOW_CLK_CNTRL.B6;
    const register unsigned short int SLOW_CLOCK_DIVIDE7 = 7;
    sbit  SLOW_CLOCK_DIVIDE7_bit at PCR_INST_SLOW_CLK_CNTRL.B7;
    const register unsigned short int SLOW_CLOCK_DIVIDE8 = 8;
    sbit  SLOW_CLOCK_DIVIDE8_bit at PCR_INST_SLOW_CLK_CNTRL.B8;
    const register unsigned short int SLOW_CLOCK_DIVIDE9 = 9;
    sbit  SLOW_CLOCK_DIVIDE9_bit at PCR_INST_SLOW_CLK_CNTRL.B9;

sfr far unsigned long   volatile PCR_INST_OSC_ID      absolute 0x4008010C;
    const register unsigned short int PLL_LOCK = 8;
    sbit  PLL_LOCK_bit at PCR_INST_OSC_ID.B8;
    const register unsigned short int TEST0 = 0;
    sbit  TEST0_bit at PCR_INST_OSC_ID.B0;
    const register unsigned short int TEST1 = 1;
    sbit  TEST1_bit at PCR_INST_OSC_ID.B1;
    const register unsigned short int TEST2 = 2;
    sbit  TEST2_bit at PCR_INST_OSC_ID.B2;
    const register unsigned short int TEST3 = 3;
    sbit  TEST3_bit at PCR_INST_OSC_ID.B3;
    const register unsigned short int TEST4 = 4;
    sbit  TEST4_bit at PCR_INST_OSC_ID.B4;
    const register unsigned short int TEST5 = 5;
    sbit  TEST5_bit at PCR_INST_OSC_ID.B5;
    const register unsigned short int TEST6 = 6;
    sbit  TEST6_bit at PCR_INST_OSC_ID.B6;
    const register unsigned short int TEST7 = 7;
    sbit  TEST7_bit at PCR_INST_OSC_ID.B7;

sfr far unsigned long   volatile PCR_INST_PCR_PWR_RST_STS absolute 0x40080110;
    const register unsigned short int VCC_PWRGD_STATUS = 2;
    sbit  VCC_PWRGD_STATUS_bit at PCR_INST_PCR_PWR_RST_STS.B2;
    const register unsigned short int RESET_HOST_STATUS = 3;
    sbit  RESET_HOST_STATUS_bit at PCR_INST_PCR_PWR_RST_STS.B3;
    const register unsigned short int VBAT_RESET_STATUS = 5;
    sbit  VBAT_RESET_STATUS_bit at PCR_INST_PCR_PWR_RST_STS.B5;
    const register unsigned short int VTR_RESET_STATUS = 6;
    sbit  VTR_RESET_STATUS_bit at PCR_INST_PCR_PWR_RST_STS.B6;
    const register unsigned short int JTAG_RESET_STATUS = 7;
    sbit  JTAG_RESET_STATUS_bit at PCR_INST_PCR_PWR_RST_STS.B7;
    const register unsigned short int _32K_ACTIVE = 10;
    sbit  _32K_ACTIVE_bit at PCR_INST_PCR_PWR_RST_STS.B10;
    const register unsigned short int PCICLK_ACTIVE = 11;
    sbit  PCICLK_ACTIVE_bit at PCR_INST_PCR_PWR_RST_STS.B11;
    const register unsigned short int ESPI_CLK_ACTIVE = 12;
    sbit  ESPI_CLK_ACTIVE_bit at PCR_INST_PCR_PWR_RST_STS.B12;

sfr far unsigned long   volatile PCR_INST_PWR_RST_CNTRL absolute 0x40080114;
    const register unsigned short int PWR_INV = 0;
    sbit  PWR_INV_bit at PCR_INST_PWR_RST_CNTRL.B0;
    const register unsigned short int HOST_RESET_SELECT = 8;
    sbit  HOST_RESET_SELECT_bit at PCR_INST_PWR_RST_CNTRL.B8;

sfr far unsigned long   volatile PCR_INST_SYS_RST     absolute 0x40080118;
    const register unsigned short int SOFT_SYS_RESET = 8;
    sbit  SOFT_SYS_RESET_bit at PCR_INST_SYS_RST.B8;

sfr far unsigned long   volatile PCR_INST_SLP_EN_0    absolute 0x40080130;
    const register unsigned short int JTAG_STAP_SLP_EN = 0;
    sbit  JTAG_STAP_SLP_EN_bit at PCR_INST_SLP_EN_0.B0;
    const register unsigned short int EFUSE_SLP_EN = 1;
    sbit  EFUSE_SLP_EN_bit at PCR_INST_SLP_EN_0.B1;

sfr far unsigned long   volatile PCR_INST_SLP_EN_1    absolute 0x40080134;
    const register unsigned short int INT_SLP_EN = 0;
    sbit  INT_SLP_EN_bit at PCR_INST_SLP_EN_1.B0;
    const register unsigned short int TACH0_SLP_EN = 2;
    sbit  TACH0_SLP_EN_bit at PCR_INST_SLP_EN_1.B2;
    const register unsigned short int PWM0_SLP_EN = 4;
    sbit  PWM0_SLP_EN_bit at PCR_INST_SLP_EN_1.B4;
    const register unsigned short int PMC_SLP_EN = 5;
    sbit  PMC_SLP_EN_bit at PCR_INST_SLP_EN_1.B5;
    const register unsigned short int DMA_SLP_EN = 6;
    sbit  DMA_SLP_EN_bit at PCR_INST_SLP_EN_1.B6;
    const register unsigned short int TFDP_SLP_EN = 7;
    sbit  TFDP_SLP_EN_bit at PCR_INST_SLP_EN_1.B7;
    const register unsigned short int PROCESSOR_SLP_EN = 8;
    sbit  PROCESSOR_SLP_EN_bit at PCR_INST_SLP_EN_1.B8;
    const register unsigned short int WDT_SLP_EN = 9;
    sbit  WDT_SLP_EN_bit at PCR_INST_SLP_EN_1.B9;
    const register unsigned short int SMB0_SLP_EN = 10;
    sbit  SMB0_SLP_EN_bit at PCR_INST_SLP_EN_1.B10;
    const register unsigned short int TACH1_SLP_EN = 11;
    sbit  TACH1_SLP_EN_bit at PCR_INST_SLP_EN_1.B11;
    const register unsigned short int TACH2_SLP_EN = 12;
    sbit  TACH2_SLP_EN_bit at PCR_INST_SLP_EN_1.B12;
    const register unsigned short int PWM1_SLP_EN = 20;
    sbit  PWM1_SLP_EN_bit at PCR_INST_SLP_EN_1.B20;
    const register unsigned short int PWM2_SLP_EN = 21;
    sbit  PWM2_SLP_EN_bit at PCR_INST_SLP_EN_1.B21;
    const register unsigned short int PWM3_SLP_EN = 22;
    sbit  PWM3_SLP_EN_bit at PCR_INST_SLP_EN_1.B22;
    const register unsigned short int PWM4_SLP_EN = 23;
    sbit  PWM4_SLP_EN_bit at PCR_INST_SLP_EN_1.B23;
    const register unsigned short int PWM5_SLP_EN = 24;
    sbit  PWM5_SLP_EN_bit at PCR_INST_SLP_EN_1.B24;
    const register unsigned short int EC_REG_BANK_SLP_EN = 29;
    sbit  EC_REG_BANK_SLP_EN_bit at PCR_INST_SLP_EN_1.B29;
    const register unsigned short int TIMER16_0_SLP_EN = 30;
    sbit  TIMER16_0_SLP_EN_bit at PCR_INST_SLP_EN_1.B30;
    const register unsigned short int TIMER16_1_SLP_EN = 31;
    sbit  TIMER16_1_SLP_EN_bit at PCR_INST_SLP_EN_1.B31;

sfr far unsigned long   volatile PCR_INST_SLP_EN_2    absolute 0x40080138;
    const register unsigned short int UART_0_SLP_EN = 1;
    sbit  UART_0_SLP_EN_bit at PCR_INST_SLP_EN_2.B1;
    const register unsigned short int UART_1_SLP_EN = 2;
    sbit  UART_1_SLP_EN_bit at PCR_INST_SLP_EN_2.B2;
    const register unsigned short int GLBL_CFG_SLP_EN = 12;
    sbit  GLBL_CFG_SLP_EN_bit at PCR_INST_SLP_EN_2.B12;
    const register unsigned short int RTC_SLP_EN = 18;
    sbit  RTC_SLP_EN_bit at PCR_INST_SLP_EN_2.B18;

sfr far unsigned long   volatile PCR_INST_SLP_EN_3    absolute 0x4008013C;
    const register unsigned short int ADC_SLP_EN = 3;
    sbit  ADC_SLP_EN_bit at PCR_INST_SLP_EN_3.B3;
    const register unsigned short int GP_SPI0_SLP_EN = 9;
    sbit  GP_SPI0_SLP_EN_bit at PCR_INST_SLP_EN_3.B9;
    const register unsigned short int HTIMER_0_SLP_EN = 10;
    sbit  HTIMER_0_SLP_EN_bit at PCR_INST_SLP_EN_3.B10;
    const register unsigned short int KEYSCAN_SLP_EN = 11;
    sbit  KEYSCAN_SLP_EN_bit at PCR_INST_SLP_EN_3.B11;
    const register unsigned short int RPMPWM_SLP_EN = 12;
    sbit  RPMPWM_SLP_EN_bit at PCR_INST_SLP_EN_3.B12;
    const register unsigned short int SMB1_SLP_EN = 13;
    sbit  SMB1_SLP_EN_bit at PCR_INST_SLP_EN_3.B13;
    const register unsigned short int SMB2_SLP_EN = 14;
    sbit  SMB2_SLP_EN_bit at PCR_INST_SLP_EN_3.B14;
    const register unsigned short int SMB3_SLP_EN = 15;
    sbit  SMB3_SLP_EN_bit at PCR_INST_SLP_EN_3.B15;
    const register unsigned short int LED0_SLP_EN = 16;
    sbit  LED0_SLP_EN_bit at PCR_INST_SLP_EN_3.B16;
    const register unsigned short int LED1_SLP_EN = 17;
    sbit  LED1_SLP_EN_bit at PCR_INST_SLP_EN_3.B17;
    const register unsigned short int LED2_SLP_EN = 18;
    sbit  LED2_SLP_EN_bit at PCR_INST_SLP_EN_3.B18;
    const register unsigned short int TIMER16_2_SLP_EN = 21;
    sbit  TIMER16_2_SLP_EN_bit at PCR_INST_SLP_EN_3.B21;
    const register unsigned short int TIMER16_3_SLP_EN = 22;
    sbit  TIMER16_3_SLP_EN_bit at PCR_INST_SLP_EN_3.B22;
    const register unsigned short int TIMER32_0_SLP_EN = 23;
    sbit  TIMER32_0_SLP_EN_bit at PCR_INST_SLP_EN_3.B23;
    const register unsigned short int TIMER32_1_SLP_EN = 24;
    sbit  TIMER32_1_SLP_EN_bit at PCR_INST_SLP_EN_3.B24;
    const register unsigned short int LED3_SLP_EN = 25;
    sbit  LED3_SLP_EN_bit at PCR_INST_SLP_EN_3.B25;
    const register unsigned short int PKE_SLP_EN = 26;
    sbit  PKE_SLP_EN_bit at PCR_INST_SLP_EN_3.B26;
    const register unsigned short int RNG_SLP_EN = 27;
    sbit  RNG_SLP_EN_bit at PCR_INST_SLP_EN_3.B27;
    const register unsigned short int AES_HASH_SLP_EN = 28;
    sbit  AES_HASH_SLP_EN_bit at PCR_INST_SLP_EN_3.B28;
    const register unsigned short int HTIMER_1_SLP_EN = 29;
    sbit  HTIMER_1_SLP_EN_bit at PCR_INST_SLP_EN_3.B29;
    const register unsigned short int CCTIMER_SLP_EN = 30;
    sbit  CCTIMER_SLP_EN_bit at PCR_INST_SLP_EN_3.B30;

sfr far unsigned long   volatile PCR_INST_SLP_EN_4    absolute 0x40080140;
    const register unsigned short int PWM10_SLP_EN = 0;
    sbit  PWM10_SLP_EN_bit at PCR_INST_SLP_EN_4.B0;
    const register unsigned short int CNT_TMER0_SLP_EN = 2;
    sbit  CNT_TMER0_SLP_EN_bit at PCR_INST_SLP_EN_4.B2;
    const register unsigned short int CNT_TMER1_SLP_EN = 3;
    sbit  CNT_TMER1_SLP_EN_bit at PCR_INST_SLP_EN_4.B3;
    const register unsigned short int CNT_TMER2_SLP_EN = 4;
    sbit  CNT_TMER2_SLP_EN_bit at PCR_INST_SLP_EN_4.B4;
    const register unsigned short int CNT_TMER3_SLP_EN = 5;
    sbit  CNT_TMER3_SLP_EN_bit at PCR_INST_SLP_EN_4.B5;
    const register unsigned short int RPMPWM1_SLP_EN = 7;
    sbit  RPMPWM1_SLP_EN_bit at PCR_INST_SLP_EN_4.B7;
    const register unsigned short int QSPI_SLP_EN = 8;
    sbit  QSPI_SLP_EN_bit at PCR_INST_SLP_EN_4.B8;
    const register unsigned short int RC_ID0_SLP_EN = 10;
    sbit  RC_ID0_SLP_EN_bit at PCR_INST_SLP_EN_4.B10;
    const register unsigned short int RC_ID1_SLP_EN = 11;
    sbit  RC_ID1_SLP_EN_bit at PCR_INST_SLP_EN_4.B11;
    const register unsigned short int RC_ID2_SLP_EN = 12;
    sbit  RC_ID2_SLP_EN_bit at PCR_INST_SLP_EN_4.B12;

sfr far unsigned long   volatile PCR_INST_CLK_REQ_0   absolute 0x40080150;
    const register unsigned short int JTAG_STAP_CLK_REQ = 0;
    sbit  JTAG_STAP_CLK_REQ_bit at PCR_INST_CLK_REQ_0.B0;
    const register unsigned short int EFUSE_CLK_REQ = 1;
    sbit  EFUSE_CLK_REQ_bit at PCR_INST_CLK_REQ_0.B1;

sfr far unsigned long   volatile PCR_INST_CLK_REQ_1   absolute 0x40080154;
    const register unsigned short int INT_CLK_REQ = 0;
    sbit  INT_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B0;
    const register unsigned short int TACH0_CLK_REQ = 2;
    sbit  TACH0_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B2;
    const register unsigned short int PWM0_CLK_REQ = 4;
    sbit  PWM0_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B4;
    const register unsigned short int PMC_CLK_REQ = 5;
    sbit  PMC_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B5;
    const register unsigned short int DMA_CLK_REQ = 6;
    sbit  DMA_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B6;
    const register unsigned short int TFDP_CLK_REQ = 7;
    sbit  TFDP_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B7;
    const register unsigned short int PROCESSOR_CLK_REQ = 8;
    sbit  PROCESSOR_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B8;
    const register unsigned short int WDT_CLK_REQ = 9;
    sbit  WDT_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B9;
    const register unsigned short int SMB0_CLK_REQ = 10;
    sbit  SMB0_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B10;
    const register unsigned short int TACH1_CLK_REQ = 11;
    sbit  TACH1_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B11;
    const register unsigned short int TACH2_CLK_REQ = 12;
    sbit  TACH2_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B12;
    const register unsigned short int PWM1_CLK_REQ = 20;
    sbit  PWM1_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B20;
    const register unsigned short int PWM2_CLK_REQ = 21;
    sbit  PWM2_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B21;
    const register unsigned short int PWM3_CLK_REQ = 22;
    sbit  PWM3_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B22;
    const register unsigned short int PWM4_CLK_REQ = 23;
    sbit  PWM4_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B23;
    const register unsigned short int PWM5_CLK_REQ = 24;
    sbit  PWM5_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B24;
    const register unsigned short int EC_REG_BANK_CLK_REQ = 29;
    sbit  EC_REG_BANK_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B29;
    const register unsigned short int TIMER16_0_CLK_REQ = 30;
    sbit  TIMER16_0_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B30;
    const register unsigned short int TIMER16_1_CLK_REQ = 31;
    sbit  TIMER16_1_CLK_REQ_bit at PCR_INST_CLK_REQ_1.B31;

sfr far unsigned long   volatile PCR_INST_CLK_REQ_2   absolute 0x40080158;
    const register unsigned short int UART_0_CLK_REQ = 1;
    sbit  UART_0_CLK_REQ_bit at PCR_INST_CLK_REQ_2.B1;
    const register unsigned short int UART_1_CLK_REQ = 2;
    sbit  UART_1_CLK_REQ_bit at PCR_INST_CLK_REQ_2.B2;
    const register unsigned short int GLBL_CFG_CLK_REQ = 12;
    sbit  GLBL_CFG_CLK_REQ_bit at PCR_INST_CLK_REQ_2.B12;
    const register unsigned short int RTC_CLK_REQ = 18;
    sbit  RTC_CLK_REQ_bit at PCR_INST_CLK_REQ_2.B18;

sfr far unsigned long   volatile PCR_INST_CLK_REQ_3   absolute 0x4008015C;
    const register unsigned short int ADC_CLK_REQ = 3;
    sbit  ADC_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B3;
    const register unsigned short int GP_SPI0_CLK_REQ = 9;
    sbit  GP_SPI0_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B9;
    const register unsigned short int HTIMER_0_CLK_REQ = 10;
    sbit  HTIMER_0_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B10;
    const register unsigned short int KEYSCAN_CLK_REQ = 11;
    sbit  KEYSCAN_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B11;
    const register unsigned short int RPMPWM0_CLK_REQ = 12;
    sbit  RPMPWM0_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B12;
    const register unsigned short int SMB1_CLK_REQ = 13;
    sbit  SMB1_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B13;
    const register unsigned short int SMB2_CLK_REQ = 14;
    sbit  SMB2_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B14;
    const register unsigned short int SMB3_CLK_REQ = 15;
    sbit  SMB3_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B15;
    const register unsigned short int LED0_CLK_REQ = 16;
    sbit  LED0_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B16;
    const register unsigned short int LED1_CLK_REQ = 17;
    sbit  LED1_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B17;
    const register unsigned short int LED2_CLK_REQ = 18;
    sbit  LED2_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B18;
    const register unsigned short int TIMER16_2_CLK_REQ = 21;
    sbit  TIMER16_2_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B21;
    const register unsigned short int TIMER16_3_CLK_REQ = 22;
    sbit  TIMER16_3_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B22;
    const register unsigned short int TIMER32_0_CLK_REQ = 23;
    sbit  TIMER32_0_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B23;
    const register unsigned short int TIMER32_1_CLK_REQ = 24;
    sbit  TIMER32_1_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B24;
    const register unsigned short int LED3_CLK_REQ = 25;
    sbit  LED3_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B25;
    const register unsigned short int PKE_CLK_REQ = 26;
    sbit  PKE_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B26;
    const register unsigned short int RNG_CLK_REQ = 27;
    sbit  RNG_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B27;
    const register unsigned short int AES_HASH_CLK_REQ = 28;
    sbit  AES_HASH_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B28;
    const register unsigned short int HTIMER_1_CLK_REQ = 29;
    sbit  HTIMER_1_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B29;
    const register unsigned short int CCTIMER_CLK_REQ = 30;
    sbit  CCTIMER_CLK_REQ_bit at PCR_INST_CLK_REQ_3.B30;

sfr far unsigned long   volatile PCR_INST_CLK_REQ_4   absolute 0x40080160;
    const register unsigned short int PWM10_CLK_REQ = 0;
    sbit  PWM10_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B0;
    const register unsigned short int CNT_TMER0_CLK_REQ = 2;
    sbit  CNT_TMER0_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B2;
    const register unsigned short int CNT_TMER1_CLK_REQ = 3;
    sbit  CNT_TMER1_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B3;
    const register unsigned short int CNT_TMER2_CLK_REQ = 4;
    sbit  CNT_TMER2_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B4;
    const register unsigned short int CNT_TMER3_CLK_REQ = 5;
    sbit  CNT_TMER3_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B5;
    const register unsigned short int RTOS_CLK_REQ = 6;
    sbit  RTOS_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B6;
    const register unsigned short int RPMPWM1_CLK_REQ = 7;
    sbit  RPMPWM1_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B7;
    const register unsigned short int QSPI_CLK_REQ = 8;
    sbit  QSPI_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B8;
    const register unsigned short int RC_ID0_CLK_REQ = 10;
    sbit  RC_ID0_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B10;
    const register unsigned short int RC_ID1_CLK_REQ = 11;
    sbit  RC_ID1_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B11;
    const register unsigned short int RC_ID2_CLK_REQ = 12;
    sbit  RC_ID2_CLK_REQ_bit at PCR_INST_CLK_REQ_4.B12;

sfr far unsigned long   volatile PCR_INST_RST_EN_0    absolute 0x40080170;
    const register unsigned short int JTAG_STAP_RST_EN = 0;
    sbit  JTAG_STAP_RST_EN_bit at PCR_INST_RST_EN_0.B0;
    const register unsigned short int EFUSE_RST_EN = 1;
    sbit  EFUSE_RST_EN_bit at PCR_INST_RST_EN_0.B1;

sfr far unsigned long   volatile PCR_INST_RST_EN_1    absolute 0x40080174;
    const register unsigned short int INT_RST_EN = 0;
    sbit  INT_RST_EN_bit at PCR_INST_RST_EN_1.B0;
    const register unsigned short int TACH0_RST_EN = 2;
    sbit  TACH0_RST_EN_bit at PCR_INST_RST_EN_1.B2;
    const register unsigned short int PWM0_RST_EN = 4;
    sbit  PWM0_RST_EN_bit at PCR_INST_RST_EN_1.B4;
    const register unsigned short int PMC_RST_EN = 5;
    sbit  PMC_RST_EN_bit at PCR_INST_RST_EN_1.B5;
    const register unsigned short int DMA_RST_EN = 6;
    sbit  DMA_RST_EN_bit at PCR_INST_RST_EN_1.B6;
    const register unsigned short int TFDP_RST_EN = 7;
    sbit  TFDP_RST_EN_bit at PCR_INST_RST_EN_1.B7;
    const register unsigned short int PROCESSOR_RST_EN = 8;
    sbit  PROCESSOR_RST_EN_bit at PCR_INST_RST_EN_1.B8;
    const register unsigned short int WDT_RST_EN = 9;
    sbit  WDT_RST_EN_bit at PCR_INST_RST_EN_1.B9;
    const register unsigned short int SMB0_RST_EN = 10;
    sbit  SMB0_RST_EN_bit at PCR_INST_RST_EN_1.B10;
    const register unsigned short int TACH1_RST_EN = 11;
    sbit  TACH1_RST_EN_bit at PCR_INST_RST_EN_1.B11;
    const register unsigned short int TACH2_RST_EN = 12;
    sbit  TACH2_RST_EN_bit at PCR_INST_RST_EN_1.B12;
    const register unsigned short int PWM1_RST_EN = 20;
    sbit  PWM1_RST_EN_bit at PCR_INST_RST_EN_1.B20;
    const register unsigned short int PWM2_RST_EN = 21;
    sbit  PWM2_RST_EN_bit at PCR_INST_RST_EN_1.B21;
    const register unsigned short int PWM3_RST_EN = 22;
    sbit  PWM3_RST_EN_bit at PCR_INST_RST_EN_1.B22;
    const register unsigned short int PWM4_RST_EN = 23;
    sbit  PWM4_RST_EN_bit at PCR_INST_RST_EN_1.B23;
    const register unsigned short int PWM5_RST_EN = 24;
    sbit  PWM5_RST_EN_bit at PCR_INST_RST_EN_1.B24;
    const register unsigned short int EC_REG_BANK_RST_EN = 29;
    sbit  EC_REG_BANK_RST_EN_bit at PCR_INST_RST_EN_1.B29;
    const register unsigned short int TIMER16_0_RST_EN = 30;
    sbit  TIMER16_0_RST_EN_bit at PCR_INST_RST_EN_1.B30;
    const register unsigned short int TIMER16_1_RST_EN = 31;
    sbit  TIMER16_1_RST_EN_bit at PCR_INST_RST_EN_1.B31;

sfr far unsigned long   volatile PCR_INST_RST_EN_2    absolute 0x40080178;
    const register unsigned short int UART_0_RST_EN = 1;
    sbit  UART_0_RST_EN_bit at PCR_INST_RST_EN_2.B1;
    const register unsigned short int UART_1_RST_EN = 2;
    sbit  UART_1_RST_EN_bit at PCR_INST_RST_EN_2.B2;
    const register unsigned short int GLBL_CFG_RST_EN = 12;
    sbit  GLBL_CFG_RST_EN_bit at PCR_INST_RST_EN_2.B12;
    const register unsigned short int RTC_RST_EN = 18;
    sbit  RTC_RST_EN_bit at PCR_INST_RST_EN_2.B18;

sfr far unsigned long   volatile PCR_INST_RST_EN_3    absolute 0x4008017C;
    const register unsigned short int ADC_RST_EN = 3;
    sbit  ADC_RST_EN_bit at PCR_INST_RST_EN_3.B3;
    const register unsigned short int GP_SPI0_RST_EN = 9;
    sbit  GP_SPI0_RST_EN_bit at PCR_INST_RST_EN_3.B9;
    const register unsigned short int HTIMER_0_RST_EN = 10;
    sbit  HTIMER_0_RST_EN_bit at PCR_INST_RST_EN_3.B10;
    const register unsigned short int KEYSCAN_RST_EN = 11;
    sbit  KEYSCAN_RST_EN_bit at PCR_INST_RST_EN_3.B11;
    const register unsigned short int RPMPWM0_RST_EN = 12;
    sbit  RPMPWM0_RST_EN_bit at PCR_INST_RST_EN_3.B12;
    const register unsigned short int SMB1_RST_EN = 13;
    sbit  SMB1_RST_EN_bit at PCR_INST_RST_EN_3.B13;
    const register unsigned short int SMB2_RST_EN = 14;
    sbit  SMB2_RST_EN_bit at PCR_INST_RST_EN_3.B14;
    const register unsigned short int SMB3_RST_EN = 15;
    sbit  SMB3_RST_EN_bit at PCR_INST_RST_EN_3.B15;
    const register unsigned short int LED0_RST_EN = 16;
    sbit  LED0_RST_EN_bit at PCR_INST_RST_EN_3.B16;
    const register unsigned short int LED1_RST_EN = 17;
    sbit  LED1_RST_EN_bit at PCR_INST_RST_EN_3.B17;
    const register unsigned short int LED2_RST_EN = 18;
    sbit  LED2_RST_EN_bit at PCR_INST_RST_EN_3.B18;
    const register unsigned short int TIMER16_2_RST_EN = 21;
    sbit  TIMER16_2_RST_EN_bit at PCR_INST_RST_EN_3.B21;
    const register unsigned short int TIMER16_3_RST_EN = 22;
    sbit  TIMER16_3_RST_EN_bit at PCR_INST_RST_EN_3.B22;
    const register unsigned short int TIMER32_0_RST_EN = 23;
    sbit  TIMER32_0_RST_EN_bit at PCR_INST_RST_EN_3.B23;
    const register unsigned short int TIMER32_1_RST_EN = 24;
    sbit  TIMER32_1_RST_EN_bit at PCR_INST_RST_EN_3.B24;
    const register unsigned short int LED3_RST_EN = 25;
    sbit  LED3_RST_EN_bit at PCR_INST_RST_EN_3.B25;
    const register unsigned short int PKE_RST_EN = 26;
    sbit  PKE_RST_EN_bit at PCR_INST_RST_EN_3.B26;
    const register unsigned short int RNG_RST_EN = 27;
    sbit  RNG_RST_EN_bit at PCR_INST_RST_EN_3.B27;
    const register unsigned short int AES_HASH_RST_EN = 28;
    sbit  AES_HASH_RST_EN_bit at PCR_INST_RST_EN_3.B28;
    const register unsigned short int HTIMER_1_RST_EN = 29;
    sbit  HTIMER_1_RST_EN_bit at PCR_INST_RST_EN_3.B29;
    const register unsigned short int CCTIMER_RST_EN = 30;
    sbit  CCTIMER_RST_EN_bit at PCR_INST_RST_EN_3.B30;

sfr far unsigned long   volatile PCR_INST_RST_EN_4    absolute 0x40080180;
    const register unsigned short int PWM10_RST_EN = 0;
    sbit  PWM10_RST_EN_bit at PCR_INST_RST_EN_4.B0;
    const register unsigned short int CNT_TMER0_RST_EN = 2;
    sbit  CNT_TMER0_RST_EN_bit at PCR_INST_RST_EN_4.B2;
    const register unsigned short int CNT_TMER1_RST_EN = 3;
    sbit  CNT_TMER1_RST_EN_bit at PCR_INST_RST_EN_4.B3;
    const register unsigned short int CNT_TMER2_RST_EN = 4;
    sbit  CNT_TMER2_RST_EN_bit at PCR_INST_RST_EN_4.B4;
    const register unsigned short int CNT_TMER3_RST_EN = 5;
    sbit  CNT_TMER3_RST_EN_bit at PCR_INST_RST_EN_4.B5;
    const register unsigned short int RTOS_RST_EN = 6;
    sbit  RTOS_RST_EN_bit at PCR_INST_RST_EN_4.B6;
    const register unsigned short int RPMPWM1_RST_EN = 7;
    sbit  RPMPWM1_RST_EN_bit at PCR_INST_RST_EN_4.B7;
    const register unsigned short int QSPI_RST_EN = 8;
    sbit  QSPI_RST_EN_bit at PCR_INST_RST_EN_4.B8;
    const register unsigned short int RC_ID0_RST_EN = 10;
    sbit  RC_ID0_RST_EN_bit at PCR_INST_RST_EN_4.B10;
    const register unsigned short int RC_ID1_RST_EN = 11;
    sbit  RC_ID1_RST_EN_bit at PCR_INST_RST_EN_4.B11;
    const register unsigned short int RC_ID2_RST_EN = 12;
    sbit  RC_ID2_RST_EN_bit at PCR_INST_RST_EN_4.B12;

sfr far unsigned short   volatile DMA_MAIN_INST_DMA_MAIN_CONTROL absolute 0x40002400;
    const register unsigned short int ACTIVATE = 0;
    sbit  ACTIVATE_bit at DMA_MAIN_INST_DMA_MAIN_CONTROL.B0;
    const register unsigned short int SOFT_RESET = 1;
    sbit  SOFT_RESET_bit at DMA_MAIN_INST_DMA_MAIN_CONTROL.B1;

sfr far unsigned long   volatile DMA_MAIN_INST_DATA_PACKET absolute 0x40002404;
sfr far unsigned short   volatile DMA_CHAN00_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002440;
    const register unsigned short int CHANNEL_ACTIVATE = 0;
    sbit  CHANNEL_ACTIVATE_bit at DMA_CHAN00_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN00_INST_MEMORY_START_ADDRESS absolute 0x40002444;
sfr far unsigned long   volatile DMA_CHAN00_INST_MEMORY_END_ADDRESS absolute 0x40002448;
sfr far unsigned long   volatile DMA_CHAN00_INST_DEVICE_ADDRESS absolute 0x4000244C;
sfr far unsigned long   volatile DMA_CHAN00_INST_CONTROL absolute 0x40002450;
    const register unsigned short int RUN = 0;
    sbit  RUN_bit at DMA_CHAN00_INST_CONTROL.B0;
    const register unsigned short int REQUEST = 1;
    sbit  REQUEST_bit at DMA_CHAN00_INST_CONTROL.B1;
    const register unsigned short int DONE = 2;
    sbit  DONE_bit at DMA_CHAN00_INST_CONTROL.B2;
    const register unsigned short int STATUS3 = 3;
    sbit  STATUS3_bit at DMA_CHAN00_INST_CONTROL.B3;
    const register unsigned short int STATUS4 = 4;
    sbit  STATUS4_bit at DMA_CHAN00_INST_CONTROL.B4;
    const register unsigned short int BUSY = 5;
    sbit  BUSY_bit at DMA_CHAN00_INST_CONTROL.B5;
    const register unsigned short int TX_DIRECTION = 8;
    sbit  TX_DIRECTION_bit at DMA_CHAN00_INST_CONTROL.B8;
    const register unsigned short int HARDWARE_FLOW_CONTROL_DEVICE9 = 9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_bit at DMA_CHAN00_INST_CONTROL.B9;
    const register unsigned short int HARDWARE_FLOW_CONTROL_DEVICE10 = 10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_bit at DMA_CHAN00_INST_CONTROL.B10;
    const register unsigned short int HARDWARE_FLOW_CONTROL_DEVICE11 = 11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_bit at DMA_CHAN00_INST_CONTROL.B11;
    const register unsigned short int HARDWARE_FLOW_CONTROL_DEVICE12 = 12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_bit at DMA_CHAN00_INST_CONTROL.B12;
    const register unsigned short int HARDWARE_FLOW_CONTROL_DEVICE13 = 13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_bit at DMA_CHAN00_INST_CONTROL.B13;
    const register unsigned short int HARDWARE_FLOW_CONTROL_DEVICE14 = 14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_bit at DMA_CHAN00_INST_CONTROL.B14;
    const register unsigned short int HARDWARE_FLOW_CONTROL_DEVICE15 = 15;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_bit at DMA_CHAN00_INST_CONTROL.B15;
    const register unsigned short int INCREMENT_MEM_ADDR = 16;
    sbit  INCREMENT_MEM_ADDR_bit at DMA_CHAN00_INST_CONTROL.B16;
    const register unsigned short int INCREMENT_DEVICE_ADDR = 17;
    sbit  INCREMENT_DEVICE_ADDR_bit at DMA_CHAN00_INST_CONTROL.B17;
    const register unsigned short int LOCK_ = 18;
    sbit  LOCK_bit at DMA_CHAN00_INST_CONTROL.B18;
    const register unsigned short int DISABLE_HW_FLOW_CONTROL = 19;
    sbit  DISABLE_HW_FLOW_CONTROL_bit at DMA_CHAN00_INST_CONTROL.B19;
    const register unsigned short int TRANSFER_SIZE20 = 20;
    sbit  TRANSFER_SIZE20_bit at DMA_CHAN00_INST_CONTROL.B20;
    const register unsigned short int TRANSFER_SIZE21 = 21;
    sbit  TRANSFER_SIZE21_bit at DMA_CHAN00_INST_CONTROL.B21;
    const register unsigned short int TRANSFER_SIZE22 = 22;
    sbit  TRANSFER_SIZE22_bit at DMA_CHAN00_INST_CONTROL.B22;
    const register unsigned short int TRANSFER_GO = 24;
    sbit  TRANSFER_GO_bit at DMA_CHAN00_INST_CONTROL.B24;
    const register unsigned short int TRANSFER_ABORT = 25;
    sbit  TRANSFER_ABORT_bit at DMA_CHAN00_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN00_INST_INT_STATUS absolute 0x40002454;
    const register unsigned short int BUS_ERROR = 0;
    sbit  BUS_ERROR_bit at DMA_CHAN00_INST_INT_STATUS.B0;
    const register unsigned short int FLOW_CONTROL = 1;
    sbit  FLOW_CONTROL_bit at DMA_CHAN00_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN00_INST_INT_STATUS_bit at DMA_CHAN00_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN00_INST_INT_EN absolute 0x40002458;
    const register unsigned short int STATUS_ENABLE_BUS_ERROR = 0;
    sbit  STATUS_ENABLE_BUS_ERROR_bit at DMA_CHAN00_INST_INT_EN.B0;
    const register unsigned short int STATUS_ENABLE_FLOW_CONTROL = 1;
    sbit  STATUS_ENABLE_FLOW_CONTROL_bit at DMA_CHAN00_INST_INT_EN.B1;
    const register unsigned short int STATUS_ENABLE_DONE = 2;
    sbit  STATUS_ENABLE_DONE_bit at DMA_CHAN00_INST_INT_EN.B2;

sfr far unsigned long   volatile DMA_CHAN00_INST_CRC_ENABLE absolute 0x40002460;
    const register unsigned short int CRC_MODE_ENABLE = 0;
    sbit  CRC_MODE_ENABLE_bit at DMA_CHAN00_INST_CRC_ENABLE.B0;
    const register unsigned short int CRC_POST_TRANSFER_ENABLE = 1;
    sbit  CRC_POST_TRANSFER_ENABLE_bit at DMA_CHAN00_INST_CRC_ENABLE.B1;

sfr far unsigned long   volatile DMA_CHAN00_INST_CRC_DATA absolute 0x40002464;
    const register unsigned short int CRC0 = 0;
    sbit  CRC0_bit at DMA_CHAN00_INST_CRC_DATA.B0;
    const register unsigned short int CRC1 = 1;
    sbit  CRC1_bit at DMA_CHAN00_INST_CRC_DATA.B1;
    const register unsigned short int CRC2 = 2;
    sbit  CRC2_bit at DMA_CHAN00_INST_CRC_DATA.B2;
    const register unsigned short int CRC3 = 3;
    sbit  CRC3_bit at DMA_CHAN00_INST_CRC_DATA.B3;
    const register unsigned short int CRC4 = 4;
    sbit  CRC4_bit at DMA_CHAN00_INST_CRC_DATA.B4;
    const register unsigned short int CRC5 = 5;
    sbit  CRC5_bit at DMA_CHAN00_INST_CRC_DATA.B5;
    const register unsigned short int CRC6 = 6;
    sbit  CRC6_bit at DMA_CHAN00_INST_CRC_DATA.B6;
    const register unsigned short int CRC7 = 7;
    sbit  CRC7_bit at DMA_CHAN00_INST_CRC_DATA.B7;
    const register unsigned short int CRC8 = 8;
    sbit  CRC8_bit at DMA_CHAN00_INST_CRC_DATA.B8;
    const register unsigned short int CRC9 = 9;
    sbit  CRC9_bit at DMA_CHAN00_INST_CRC_DATA.B9;
    const register unsigned short int CRC10 = 10;
    sbit  CRC10_bit at DMA_CHAN00_INST_CRC_DATA.B10;
    const register unsigned short int CRC11 = 11;
    sbit  CRC11_bit at DMA_CHAN00_INST_CRC_DATA.B11;
    const register unsigned short int CRC12 = 12;
    sbit  CRC12_bit at DMA_CHAN00_INST_CRC_DATA.B12;
    const register unsigned short int CRC13 = 13;
    sbit  CRC13_bit at DMA_CHAN00_INST_CRC_DATA.B13;
    const register unsigned short int CRC14 = 14;
    sbit  CRC14_bit at DMA_CHAN00_INST_CRC_DATA.B14;
    const register unsigned short int CRC15 = 15;
    sbit  CRC15_bit at DMA_CHAN00_INST_CRC_DATA.B15;
    const register unsigned short int CRC16 = 16;
    sbit  CRC16_bit at DMA_CHAN00_INST_CRC_DATA.B16;
    const register unsigned short int CRC17 = 17;
    sbit  CRC17_bit at DMA_CHAN00_INST_CRC_DATA.B17;
    const register unsigned short int CRC18 = 18;
    sbit  CRC18_bit at DMA_CHAN00_INST_CRC_DATA.B18;
    const register unsigned short int CRC19 = 19;
    sbit  CRC19_bit at DMA_CHAN00_INST_CRC_DATA.B19;
    const register unsigned short int CRC20 = 20;
    sbit  CRC20_bit at DMA_CHAN00_INST_CRC_DATA.B20;
    const register unsigned short int CRC21 = 21;
    sbit  CRC21_bit at DMA_CHAN00_INST_CRC_DATA.B21;
    const register unsigned short int CRC22 = 22;
    sbit  CRC22_bit at DMA_CHAN00_INST_CRC_DATA.B22;
    const register unsigned short int CRC23 = 23;
    sbit  CRC23_bit at DMA_CHAN00_INST_CRC_DATA.B23;
    const register unsigned short int CRC24 = 24;
    sbit  CRC24_bit at DMA_CHAN00_INST_CRC_DATA.B24;
    const register unsigned short int CRC25 = 25;
    sbit  CRC25_bit at DMA_CHAN00_INST_CRC_DATA.B25;
    const register unsigned short int CRC26 = 26;
    sbit  CRC26_bit at DMA_CHAN00_INST_CRC_DATA.B26;
    const register unsigned short int CRC27 = 27;
    sbit  CRC27_bit at DMA_CHAN00_INST_CRC_DATA.B27;
    const register unsigned short int CRC28 = 28;
    sbit  CRC28_bit at DMA_CHAN00_INST_CRC_DATA.B28;
    const register unsigned short int CRC29 = 29;
    sbit  CRC29_bit at DMA_CHAN00_INST_CRC_DATA.B29;
    const register unsigned short int CRC30 = 30;
    sbit  CRC30_bit at DMA_CHAN00_INST_CRC_DATA.B30;
    const register unsigned short int CRC31 = 31;
    sbit  CRC31_bit at DMA_CHAN00_INST_CRC_DATA.B31;

sfr far unsigned long   volatile DMA_CHAN00_INST_CRC_POST_STATUS absolute 0x40002468;
    const register unsigned short int CRC_DONE = 0;
    sbit  CRC_DONE_bit at DMA_CHAN00_INST_CRC_POST_STATUS.B0;
    const register unsigned short int CRC_RUNNING = 1;
    sbit  CRC_RUNNING_bit at DMA_CHAN00_INST_CRC_POST_STATUS.B1;
    const register unsigned short int CRC_DATA_DONE = 2;
    sbit  CRC_DATA_DONE_bit at DMA_CHAN00_INST_CRC_POST_STATUS.B2;
    const register unsigned short int CRC_DATA_READY = 3;
    sbit  CRC_DATA_READY_bit at DMA_CHAN00_INST_CRC_POST_STATUS.B3;

sfr far unsigned short   volatile DMA_CHAN01_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002480;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN01_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN01_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN01_INST_MEMORY_START_ADDRESS absolute 0x40002484;
sfr far unsigned long   volatile DMA_CHAN01_INST_MEMORY_END_ADDRESS absolute 0x40002488;
sfr far unsigned long   volatile DMA_CHAN01_INST_DEVICE_ADDRESS absolute 0x4000248C;
sfr far unsigned long   volatile DMA_CHAN01_INST_CONTROL absolute 0x40002490;
    sbit  RUN_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN01_INST_CONTROL_bit at DMA_CHAN01_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN01_INST_INT_STATUS absolute 0x40002494;
    sbit  BUS_ERROR_DMA_CHAN01_INST_INT_STATUS_bit at DMA_CHAN01_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN01_INST_INT_STATUS_bit at DMA_CHAN01_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN01_INST_INT_STATUS_bit at DMA_CHAN01_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN01_INST_INT_EN absolute 0x40002498;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN01_INST_INT_EN_bit at DMA_CHAN01_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN01_INST_INT_EN_bit at DMA_CHAN01_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN01_INST_INT_EN_bit at DMA_CHAN01_INST_INT_EN.B2;

sfr far unsigned long   volatile DMA_CHAN01_INST_FILL_ENABLE absolute 0x400024A0;
    const register unsigned short int FILL_MODE_ENABLE = 0;
    sbit  FILL_MODE_ENABLE_bit at DMA_CHAN01_INST_FILL_ENABLE.B0;

sfr far unsigned long   volatile DMA_CHAN01_INST_FILL_DATA absolute 0x400024A4;
    const register unsigned short int FILL_DATA0 = 0;
    sbit  FILL_DATA0_bit at DMA_CHAN01_INST_FILL_DATA.B0;
    const register unsigned short int FILL_DATA1 = 1;
    sbit  FILL_DATA1_bit at DMA_CHAN01_INST_FILL_DATA.B1;
    const register unsigned short int FILL_DATA2 = 2;
    sbit  FILL_DATA2_bit at DMA_CHAN01_INST_FILL_DATA.B2;
    const register unsigned short int FILL_DATA3 = 3;
    sbit  FILL_DATA3_bit at DMA_CHAN01_INST_FILL_DATA.B3;
    const register unsigned short int FILL_DATA4 = 4;
    sbit  FILL_DATA4_bit at DMA_CHAN01_INST_FILL_DATA.B4;
    const register unsigned short int FILL_DATA5 = 5;
    sbit  FILL_DATA5_bit at DMA_CHAN01_INST_FILL_DATA.B5;
    const register unsigned short int FILL_DATA6 = 6;
    sbit  FILL_DATA6_bit at DMA_CHAN01_INST_FILL_DATA.B6;
    const register unsigned short int FILL_DATA7 = 7;
    sbit  FILL_DATA7_bit at DMA_CHAN01_INST_FILL_DATA.B7;
    const register unsigned short int FILL_DATA8 = 8;
    sbit  FILL_DATA8_bit at DMA_CHAN01_INST_FILL_DATA.B8;
    const register unsigned short int FILL_DATA9 = 9;
    sbit  FILL_DATA9_bit at DMA_CHAN01_INST_FILL_DATA.B9;
    const register unsigned short int FILL_DATA10 = 10;
    sbit  FILL_DATA10_bit at DMA_CHAN01_INST_FILL_DATA.B10;
    const register unsigned short int FILL_DATA11 = 11;
    sbit  FILL_DATA11_bit at DMA_CHAN01_INST_FILL_DATA.B11;
    const register unsigned short int FILL_DATA12 = 12;
    sbit  FILL_DATA12_bit at DMA_CHAN01_INST_FILL_DATA.B12;
    const register unsigned short int FILL_DATA13 = 13;
    sbit  FILL_DATA13_bit at DMA_CHAN01_INST_FILL_DATA.B13;
    const register unsigned short int FILL_DATA14 = 14;
    sbit  FILL_DATA14_bit at DMA_CHAN01_INST_FILL_DATA.B14;
    const register unsigned short int FILL_DATA15 = 15;
    sbit  FILL_DATA15_bit at DMA_CHAN01_INST_FILL_DATA.B15;
    const register unsigned short int FILL_DATA16 = 16;
    sbit  FILL_DATA16_bit at DMA_CHAN01_INST_FILL_DATA.B16;
    const register unsigned short int FILL_DATA17 = 17;
    sbit  FILL_DATA17_bit at DMA_CHAN01_INST_FILL_DATA.B17;
    const register unsigned short int FILL_DATA18 = 18;
    sbit  FILL_DATA18_bit at DMA_CHAN01_INST_FILL_DATA.B18;
    const register unsigned short int FILL_DATA19 = 19;
    sbit  FILL_DATA19_bit at DMA_CHAN01_INST_FILL_DATA.B19;
    const register unsigned short int FILL_DATA20 = 20;
    sbit  FILL_DATA20_bit at DMA_CHAN01_INST_FILL_DATA.B20;
    const register unsigned short int FILL_DATA21 = 21;
    sbit  FILL_DATA21_bit at DMA_CHAN01_INST_FILL_DATA.B21;
    const register unsigned short int FILL_DATA22 = 22;
    sbit  FILL_DATA22_bit at DMA_CHAN01_INST_FILL_DATA.B22;
    const register unsigned short int FILL_DATA23 = 23;
    sbit  FILL_DATA23_bit at DMA_CHAN01_INST_FILL_DATA.B23;
    const register unsigned short int FILL_DATA24 = 24;
    sbit  FILL_DATA24_bit at DMA_CHAN01_INST_FILL_DATA.B24;
    const register unsigned short int FILL_DATA25 = 25;
    sbit  FILL_DATA25_bit at DMA_CHAN01_INST_FILL_DATA.B25;
    const register unsigned short int FILL_DATA26 = 26;
    sbit  FILL_DATA26_bit at DMA_CHAN01_INST_FILL_DATA.B26;
    const register unsigned short int FILL_DATA27 = 27;
    sbit  FILL_DATA27_bit at DMA_CHAN01_INST_FILL_DATA.B27;
    const register unsigned short int FILL_DATA28 = 28;
    sbit  FILL_DATA28_bit at DMA_CHAN01_INST_FILL_DATA.B28;
    const register unsigned short int FILL_DATA29 = 29;
    sbit  FILL_DATA29_bit at DMA_CHAN01_INST_FILL_DATA.B29;
    const register unsigned short int FILL_DATA30 = 30;
    sbit  FILL_DATA30_bit at DMA_CHAN01_INST_FILL_DATA.B30;
    const register unsigned short int FILL_DATA31 = 31;
    sbit  FILL_DATA31_bit at DMA_CHAN01_INST_FILL_DATA.B31;

sfr far unsigned long   volatile DMA_CHAN01_INST_FILL_STATUS absolute 0x400024A8;
    const register unsigned short int FILL_DONE = 0;
    sbit  FILL_DONE_bit at DMA_CHAN01_INST_FILL_STATUS.B0;
    const register unsigned short int FILL_RUNNING = 1;
    sbit  FILL_RUNNING_bit at DMA_CHAN01_INST_FILL_STATUS.B1;

sfr far unsigned short   volatile DMA_CHAN02_INST_DMA_CHANNEL_ACTIVATE absolute 0x400024C0;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN02_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN02_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN02_INST_MEMORY_START_ADDRESS absolute 0x400024C4;
sfr far unsigned long   volatile DMA_CHAN02_INST_MEMORY_END_ADDRESS absolute 0x400024C8;
sfr far unsigned long   volatile DMA_CHAN02_INST_DEVICE_ADDRESS absolute 0x400024CC;
sfr far unsigned long   volatile DMA_CHAN02_INST_CONTROL absolute 0x400024D0;
    sbit  RUN_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN02_INST_CONTROL_bit at DMA_CHAN02_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN02_INST_INT_STATUS absolute 0x400024D4;
    sbit  BUS_ERROR_DMA_CHAN02_INST_INT_STATUS_bit at DMA_CHAN02_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN02_INST_INT_STATUS_bit at DMA_CHAN02_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN02_INST_INT_STATUS_bit at DMA_CHAN02_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN02_INST_INT_EN absolute 0x400024D8;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN02_INST_INT_EN_bit at DMA_CHAN02_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN02_INST_INT_EN_bit at DMA_CHAN02_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN02_INST_INT_EN_bit at DMA_CHAN02_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN03_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002500;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN03_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN03_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN03_INST_MEMORY_START_ADDRESS absolute 0x40002504;
sfr far unsigned long   volatile DMA_CHAN03_INST_MEMORY_END_ADDRESS absolute 0x40002508;
sfr far unsigned long   volatile DMA_CHAN03_INST_DEVICE_ADDRESS absolute 0x4000250C;
sfr far unsigned long   volatile DMA_CHAN03_INST_CONTROL absolute 0x40002510;
    sbit  RUN_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN03_INST_CONTROL_bit at DMA_CHAN03_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN03_INST_INT_STATUS absolute 0x40002514;
    sbit  BUS_ERROR_DMA_CHAN03_INST_INT_STATUS_bit at DMA_CHAN03_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN03_INST_INT_STATUS_bit at DMA_CHAN03_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN03_INST_INT_STATUS_bit at DMA_CHAN03_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN03_INST_INT_EN absolute 0x40002518;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN03_INST_INT_EN_bit at DMA_CHAN03_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN03_INST_INT_EN_bit at DMA_CHAN03_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN03_INST_INT_EN_bit at DMA_CHAN03_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN04_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002540;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN04_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN04_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN04_INST_MEMORY_START_ADDRESS absolute 0x40002544;
sfr far unsigned long   volatile DMA_CHAN04_INST_MEMORY_END_ADDRESS absolute 0x40002548;
sfr far unsigned long   volatile DMA_CHAN04_INST_DEVICE_ADDRESS absolute 0x4000254C;
sfr far unsigned long   volatile DMA_CHAN04_INST_CONTROL absolute 0x40002550;
    sbit  RUN_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN04_INST_CONTROL_bit at DMA_CHAN04_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN04_INST_INT_STATUS absolute 0x40002554;
    sbit  BUS_ERROR_DMA_CHAN04_INST_INT_STATUS_bit at DMA_CHAN04_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN04_INST_INT_STATUS_bit at DMA_CHAN04_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN04_INST_INT_STATUS_bit at DMA_CHAN04_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN04_INST_INT_EN absolute 0x40002558;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN04_INST_INT_EN_bit at DMA_CHAN04_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN04_INST_INT_EN_bit at DMA_CHAN04_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN04_INST_INT_EN_bit at DMA_CHAN04_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN05_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002580;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN05_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN05_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN05_INST_MEMORY_START_ADDRESS absolute 0x40002584;
sfr far unsigned long   volatile DMA_CHAN05_INST_MEMORY_END_ADDRESS absolute 0x40002588;
sfr far unsigned long   volatile DMA_CHAN05_INST_DEVICE_ADDRESS absolute 0x4000258C;
sfr far unsigned long   volatile DMA_CHAN05_INST_CONTROL absolute 0x40002590;
    sbit  RUN_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN05_INST_CONTROL_bit at DMA_CHAN05_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN05_INST_INT_STATUS absolute 0x40002594;
    sbit  BUS_ERROR_DMA_CHAN05_INST_INT_STATUS_bit at DMA_CHAN05_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN05_INST_INT_STATUS_bit at DMA_CHAN05_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN05_INST_INT_STATUS_bit at DMA_CHAN05_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN05_INST_INT_EN absolute 0x40002598;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN05_INST_INT_EN_bit at DMA_CHAN05_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN05_INST_INT_EN_bit at DMA_CHAN05_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN05_INST_INT_EN_bit at DMA_CHAN05_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN06_INST_DMA_CHANNEL_ACTIVATE absolute 0x400025C0;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN06_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN06_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN06_INST_MEMORY_START_ADDRESS absolute 0x400025C4;
sfr far unsigned long   volatile DMA_CHAN06_INST_MEMORY_END_ADDRESS absolute 0x400025C8;
sfr far unsigned long   volatile DMA_CHAN06_INST_DEVICE_ADDRESS absolute 0x400025CC;
sfr far unsigned long   volatile DMA_CHAN06_INST_CONTROL absolute 0x400025D0;
    sbit  RUN_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN06_INST_CONTROL_bit at DMA_CHAN06_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN06_INST_INT_STATUS absolute 0x400025D4;
    sbit  BUS_ERROR_DMA_CHAN06_INST_INT_STATUS_bit at DMA_CHAN06_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN06_INST_INT_STATUS_bit at DMA_CHAN06_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN06_INST_INT_STATUS_bit at DMA_CHAN06_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN06_INST_INT_EN absolute 0x400025D8;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN06_INST_INT_EN_bit at DMA_CHAN06_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN06_INST_INT_EN_bit at DMA_CHAN06_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN06_INST_INT_EN_bit at DMA_CHAN06_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN07_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002600;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN07_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN07_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN07_INST_MEMORY_START_ADDRESS absolute 0x40002604;
sfr far unsigned long   volatile DMA_CHAN07_INST_MEMORY_END_ADDRESS absolute 0x40002608;
sfr far unsigned long   volatile DMA_CHAN07_INST_DEVICE_ADDRESS absolute 0x4000260C;
sfr far unsigned long   volatile DMA_CHAN07_INST_CONTROL absolute 0x40002610;
    sbit  RUN_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN07_INST_CONTROL_bit at DMA_CHAN07_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN07_INST_INT_STATUS absolute 0x40002614;
    sbit  BUS_ERROR_DMA_CHAN07_INST_INT_STATUS_bit at DMA_CHAN07_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN07_INST_INT_STATUS_bit at DMA_CHAN07_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN07_INST_INT_STATUS_bit at DMA_CHAN07_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN07_INST_INT_EN absolute 0x40002618;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN07_INST_INT_EN_bit at DMA_CHAN07_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN07_INST_INT_EN_bit at DMA_CHAN07_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN07_INST_INT_EN_bit at DMA_CHAN07_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN08_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002640;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN08_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN08_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN08_INST_MEMORY_START_ADDRESS absolute 0x40002644;
sfr far unsigned long   volatile DMA_CHAN08_INST_MEMORY_END_ADDRESS absolute 0x40002648;
sfr far unsigned long   volatile DMA_CHAN08_INST_DEVICE_ADDRESS absolute 0x4000264C;
sfr far unsigned long   volatile DMA_CHAN08_INST_CONTROL absolute 0x40002650;
    sbit  RUN_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN08_INST_CONTROL_bit at DMA_CHAN08_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN08_INST_INT_STATUS absolute 0x40002654;
    sbit  BUS_ERROR_DMA_CHAN08_INST_INT_STATUS_bit at DMA_CHAN08_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN08_INST_INT_STATUS_bit at DMA_CHAN08_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN08_INST_INT_STATUS_bit at DMA_CHAN08_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN08_INST_INT_EN absolute 0x40002658;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN08_INST_INT_EN_bit at DMA_CHAN08_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN08_INST_INT_EN_bit at DMA_CHAN08_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN08_INST_INT_EN_bit at DMA_CHAN08_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN09_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002680;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN09_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN09_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN09_INST_MEMORY_START_ADDRESS absolute 0x40002684;
sfr far unsigned long   volatile DMA_CHAN09_INST_MEMORY_END_ADDRESS absolute 0x40002688;
sfr far unsigned long   volatile DMA_CHAN09_INST_DEVICE_ADDRESS absolute 0x4000268C;
sfr far unsigned long   volatile DMA_CHAN09_INST_CONTROL absolute 0x40002690;
    sbit  RUN_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN09_INST_CONTROL_bit at DMA_CHAN09_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN09_INST_INT_STATUS absolute 0x40002694;
    sbit  BUS_ERROR_DMA_CHAN09_INST_INT_STATUS_bit at DMA_CHAN09_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN09_INST_INT_STATUS_bit at DMA_CHAN09_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN09_INST_INT_STATUS_bit at DMA_CHAN09_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN09_INST_INT_EN absolute 0x40002698;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN09_INST_INT_EN_bit at DMA_CHAN09_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN09_INST_INT_EN_bit at DMA_CHAN09_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN09_INST_INT_EN_bit at DMA_CHAN09_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN10_INST_DMA_CHANNEL_ACTIVATE absolute 0x400026C0;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN10_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN10_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN10_INST_MEMORY_START_ADDRESS absolute 0x400026C4;
sfr far unsigned long   volatile DMA_CHAN10_INST_MEMORY_END_ADDRESS absolute 0x400026C8;
sfr far unsigned long   volatile DMA_CHAN10_INST_DEVICE_ADDRESS absolute 0x400026CC;
sfr far unsigned long   volatile DMA_CHAN10_INST_CONTROL absolute 0x400026D0;
    sbit  RUN_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN10_INST_CONTROL_bit at DMA_CHAN10_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN10_INST_INT_STATUS absolute 0x400026D4;
    sbit  BUS_ERROR_DMA_CHAN10_INST_INT_STATUS_bit at DMA_CHAN10_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN10_INST_INT_STATUS_bit at DMA_CHAN10_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN10_INST_INT_STATUS_bit at DMA_CHAN10_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN10_INST_INT_EN absolute 0x400026D8;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN10_INST_INT_EN_bit at DMA_CHAN10_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN10_INST_INT_EN_bit at DMA_CHAN10_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN10_INST_INT_EN_bit at DMA_CHAN10_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN11_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002700;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN11_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN11_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN11_INST_MEMORY_START_ADDRESS absolute 0x40002704;
sfr far unsigned long   volatile DMA_CHAN11_INST_MEMORY_END_ADDRESS absolute 0x40002708;
sfr far unsigned long   volatile DMA_CHAN11_INST_DEVICE_ADDRESS absolute 0x4000270C;
sfr far unsigned long   volatile DMA_CHAN11_INST_CONTROL absolute 0x40002710;
    sbit  RUN_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN11_INST_CONTROL_bit at DMA_CHAN11_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN11_INST_INT_STATUS absolute 0x40002714;
    sbit  BUS_ERROR_DMA_CHAN11_INST_INT_STATUS_bit at DMA_CHAN11_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN11_INST_INT_STATUS_bit at DMA_CHAN11_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN11_INST_INT_STATUS_bit at DMA_CHAN11_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN11_INST_INT_EN absolute 0x40002718;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN11_INST_INT_EN_bit at DMA_CHAN11_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN11_INST_INT_EN_bit at DMA_CHAN11_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN11_INST_INT_EN_bit at DMA_CHAN11_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN12_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002740;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN12_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN12_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN12_INST_MEMORY_START_ADDRESS absolute 0x40002744;
sfr far unsigned long   volatile DMA_CHAN12_INST_MEMORY_END_ADDRESS absolute 0x40002748;
sfr far unsigned long   volatile DMA_CHAN12_INST_DEVICE_ADDRESS absolute 0x4000274C;
sfr far unsigned long   volatile DMA_CHAN12_INST_CONTROL absolute 0x40002750;
    sbit  RUN_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN12_INST_CONTROL_bit at DMA_CHAN12_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN12_INST_INT_STATUS absolute 0x40002754;
    sbit  BUS_ERROR_DMA_CHAN12_INST_INT_STATUS_bit at DMA_CHAN12_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN12_INST_INT_STATUS_bit at DMA_CHAN12_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN12_INST_INT_STATUS_bit at DMA_CHAN12_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN12_INST_INT_EN absolute 0x40002758;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN12_INST_INT_EN_bit at DMA_CHAN12_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN12_INST_INT_EN_bit at DMA_CHAN12_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN12_INST_INT_EN_bit at DMA_CHAN12_INST_INT_EN.B2;

sfr far unsigned short   volatile DMA_CHAN13_INST_DMA_CHANNEL_ACTIVATE absolute 0x40002780;
    sbit  CHANNEL_ACTIVATE_DMA_CHAN13_INST_DMA_CHANNEL_ACTIVATE_bit at DMA_CHAN13_INST_DMA_CHANNEL_ACTIVATE.B0;

sfr far unsigned long   volatile DMA_CHAN13_INST_MEMORY_START_ADDRESS absolute 0x40002784;
sfr far unsigned long   volatile DMA_CHAN13_INST_MEMORY_END_ADDRESS absolute 0x40002788;
sfr far unsigned long   volatile DMA_CHAN13_INST_DEVICE_ADDRESS absolute 0x4000278C;
sfr far unsigned long   volatile DMA_CHAN13_INST_CONTROL absolute 0x40002790;
    sbit  RUN_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B0;
    sbit  REQUEST_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B1;
    sbit  DONE_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B2;
    sbit  STATUS3_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B3;
    sbit  STATUS4_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B4;
    sbit  BUSY_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B5;
    sbit  TX_DIRECTION_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B8;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE9_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B9;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE10_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B10;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE11_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B11;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE12_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B12;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE13_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B13;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE14_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B14;
    sbit  HARDWARE_FLOW_CONTROL_DEVICE15_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B15;
    sbit  INCREMENT_MEM_ADDR_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B16;
    sbit  INCREMENT_DEVICE_ADDR_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B17;
    sbit  LOCK_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B18;
    sbit  DISABLE_HW_FLOW_CONTROL_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B19;
    sbit  TRANSFER_SIZE20_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B20;
    sbit  TRANSFER_SIZE21_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B21;
    sbit  TRANSFER_SIZE22_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B22;
    sbit  TRANSFER_GO_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B24;
    sbit  TRANSFER_ABORT_DMA_CHAN13_INST_CONTROL_bit at DMA_CHAN13_INST_CONTROL.B25;

sfr far unsigned short   volatile DMA_CHAN13_INST_INT_STATUS absolute 0x40002794;
    sbit  BUS_ERROR_DMA_CHAN13_INST_INT_STATUS_bit at DMA_CHAN13_INST_INT_STATUS.B0;
    sbit  FLOW_CONTROL_DMA_CHAN13_INST_INT_STATUS_bit at DMA_CHAN13_INST_INT_STATUS.B1;
    sbit  DONE_DMA_CHAN13_INST_INT_STATUS_bit at DMA_CHAN13_INST_INT_STATUS.B2;

sfr far unsigned short   volatile DMA_CHAN13_INST_INT_EN absolute 0x40002798;
    sbit  STATUS_ENABLE_BUS_ERROR_DMA_CHAN13_INST_INT_EN_bit at DMA_CHAN13_INST_INT_EN.B0;
    sbit  STATUS_ENABLE_FLOW_CONTROL_DMA_CHAN13_INST_INT_EN_bit at DMA_CHAN13_INST_INT_EN.B1;
    sbit  STATUS_ENABLE_DONE_DMA_CHAN13_INST_INT_EN_bit at DMA_CHAN13_INST_INT_EN.B2;

sfr far unsigned long   volatile INTS_INST_GIRQ08_SRC absolute 0x4000E000;
sfr far unsigned long   volatile INTS_INST_GIRQ08_EN_SET absolute 0x4000E004;
sfr far unsigned long   volatile INTS_INST_GIRQ08_RESULT absolute 0x4000E008;
sfr far unsigned long   volatile INTS_INST_GIRQ08_EN_CLR absolute 0x4000E00C;
sfr far unsigned long   volatile INTS_INST_GIRQ09_SRC absolute 0x4000E014;
sfr far unsigned long   volatile INTS_INST_GIRQ09_EN_SET absolute 0x4000E018;
sfr far unsigned long   volatile INTS_INST_GIRQ09_RESULT absolute 0x4000E01C;
sfr far unsigned long   volatile INTS_INST_GIRQ09_EN_CLR absolute 0x4000E020;
sfr far unsigned long   volatile INTS_INST_GIRQ10_SRC absolute 0x4000E028;
sfr far unsigned long   volatile INTS_INST_GIRQ10_EN_SET absolute 0x4000E02C;
sfr far unsigned long   volatile INTS_INST_GIRQ10_RESULT absolute 0x4000E030;
sfr far unsigned long   volatile INTS_INST_GIRQ10_EN_CLR absolute 0x4000E034;
sfr far unsigned long   volatile INTS_INST_GIRQ11_SRC absolute 0x4000E03C;
sfr far unsigned long   volatile INTS_INST_GIRQ11_EN_SET absolute 0x4000E040;
sfr far unsigned long   volatile INTS_INST_GIRQ11_RESULT absolute 0x4000E044;
sfr far unsigned long   volatile INTS_INST_GIRQ11_EN_CLR absolute 0x4000E048;
sfr far unsigned long   volatile INTS_INST_GIRQ12_SRC absolute 0x4000E050;
sfr far unsigned long   volatile INTS_INST_GIRQ12_EN_SET absolute 0x4000E054;
sfr far unsigned long   volatile INTS_INST_GIRQ12_RESULT absolute 0x4000E058;
sfr far unsigned long   volatile INTS_INST_GIRQ12_EN_CLR absolute 0x4000E05C;
sfr far unsigned long   volatile INTS_INST_GIRQ13_SRC absolute 0x4000E064;
sfr far unsigned long   volatile INTS_INST_GIRQ13_EN_SET absolute 0x4000E068;
sfr far unsigned long   volatile INTS_INST_GIRQ13_RESULT absolute 0x4000E06C;
sfr far unsigned long   volatile INTS_INST_GIRQ13_EN_CLR absolute 0x4000E070;
sfr far unsigned long   volatile INTS_INST_GIRQ14_SRC absolute 0x4000E078;
sfr far unsigned long   volatile INTS_INST_GIRQ14_EN_SET absolute 0x4000E07C;
sfr far unsigned long   volatile INTS_INST_GIRQ14_RESULT absolute 0x4000E080;
sfr far unsigned long   volatile INTS_INST_GIRQ14_EN_CLR absolute 0x4000E084;
sfr far unsigned long   volatile INTS_INST_GIRQ15_SRC absolute 0x4000E08C;
sfr far unsigned long   volatile INTS_INST_GIRQ15_EN_SET absolute 0x4000E090;
sfr far unsigned long   volatile INTS_INST_GIRQ15_RESULT absolute 0x4000E094;
sfr far unsigned long   volatile INTS_INST_GIRQ15_EN_CLR absolute 0x4000E098;
sfr far unsigned long   volatile INTS_INST_GIRQ16_SRC absolute 0x4000E0A0;
sfr far unsigned long   volatile INTS_INST_GIRQ16_EN_SET absolute 0x4000E0A4;
sfr far unsigned long   volatile INTS_INST_GIRQ16_RESULT absolute 0x4000E0A8;
sfr far unsigned long   volatile INTS_INST_GIRQ16_EN_CLR absolute 0x4000E0AC;
sfr far unsigned long   volatile INTS_INST_GIRQ17_SRC absolute 0x4000E0B4;
sfr far unsigned long   volatile INTS_INST_GIRQ17_EN_SET absolute 0x4000E0B8;
sfr far unsigned long   volatile INTS_INST_GIRQ17_RESULT absolute 0x4000E0BC;
sfr far unsigned long   volatile INTS_INST_GIRQ17_EN_CLR absolute 0x4000E0C0;
sfr far unsigned long   volatile INTS_INST_GIRQ18_SRC absolute 0x4000E0C8;
sfr far unsigned long   volatile INTS_INST_GIRQ18_EN_SET absolute 0x4000E0CC;
sfr far unsigned long   volatile INTS_INST_GIRQ18_RESULT absolute 0x4000E0D0;
sfr far unsigned long   volatile INTS_INST_GIRQ18_EN_CLR absolute 0x4000E0D4;
sfr far unsigned long   volatile INTS_INST_GIRQ19_SRC absolute 0x4000E0DC;
sfr far unsigned long   volatile INTS_INST_GIRQ19_EN_SET absolute 0x4000E0E0;
sfr far unsigned long   volatile INTS_INST_GIRQ19_RESULT absolute 0x4000E0E4;
sfr far unsigned long   volatile INTS_INST_GIRQ19_EN_CLR absolute 0x4000E0E8;
sfr far unsigned long   volatile INTS_INST_GIRQ20_SRC absolute 0x4000E0F0;
sfr far unsigned long   volatile INTS_INST_GIRQ20_EN_SET absolute 0x4000E0F4;
sfr far unsigned long   volatile INTS_INST_GIRQ20_RESULT absolute 0x4000E0F8;
sfr far unsigned long   volatile INTS_INST_GIRQ20_EN_CLR absolute 0x4000E0FC;
sfr far unsigned long   volatile INTS_INST_GIRQ21_SRC absolute 0x4000E104;
sfr far unsigned long   volatile INTS_INST_GIRQ21_EN_SET absolute 0x4000E108;
sfr far unsigned long   volatile INTS_INST_GIRQ21_RESULT absolute 0x4000E10C;
sfr far unsigned long   volatile INTS_INST_GIRQ21_EN_CLR absolute 0x4000E110;
sfr far unsigned long   volatile INTS_INST_GIRQ22_SRC absolute 0x4000E118;
sfr far unsigned long   volatile INTS_INST_GIRQ22_EN_SET absolute 0x4000E11C;
sfr far unsigned long   volatile INTS_INST_GIRQ22_RESULT absolute 0x4000E120;
sfr far unsigned long   volatile INTS_INST_GIRQ22_EN_CLR absolute 0x4000E124;
sfr far unsigned long   volatile INTS_INST_GIRQ23_SRC absolute 0x4000E12C;
sfr far unsigned long   volatile INTS_INST_GIRQ23_EN_SET absolute 0x4000E130;
sfr far unsigned long   volatile INTS_INST_GIRQ23_RESULT absolute 0x4000E134;
sfr far unsigned long   volatile INTS_INST_GIRQ23_EN_CLR absolute 0x4000E138;
sfr far unsigned long   volatile INTS_INST_GIRQ24_SRC absolute 0x4000E140;
sfr far unsigned long   volatile INTS_INST_GIRQ24_EN_SET absolute 0x4000E144;
sfr far unsigned long   volatile INTS_INST_GIRQ24_RESULT absolute 0x4000E148;
sfr far unsigned long   volatile INTS_INST_GIRQ24_EN_CLR absolute 0x4000E14C;
sfr far unsigned long   volatile INTS_INST_GIRQ25_SRC absolute 0x4000E154;
sfr far unsigned long   volatile INTS_INST_GIRQ25_EN_SET absolute 0x4000E158;
sfr far unsigned long   volatile INTS_INST_GIRQ25_RESULT absolute 0x4000E15C;
sfr far unsigned long   volatile INTS_INST_GIRQ25_EN_CLR absolute 0x4000E160;
sfr far unsigned long   volatile INTS_INST_GIRQ26_SRC absolute 0x4000E168;
sfr far unsigned long   volatile INTS_INST_GIRQ26_EN_SET absolute 0x4000E16C;
sfr far unsigned long   volatile INTS_INST_GIRQ26_RESULT absolute 0x4000E170;
sfr far unsigned long   volatile INTS_INST_GIRQ26_EN_CLR absolute 0x4000E174;
sfr far unsigned long   volatile INTS_INST_BLOCK_ENABLE_SET absolute 0x4000E200;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET0 = 0;
    sbit  IRQ_VECTOR_ENABLE_SET0_bit at INTS_INST_BLOCK_ENABLE_SET.B0;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET1 = 1;
    sbit  IRQ_VECTOR_ENABLE_SET1_bit at INTS_INST_BLOCK_ENABLE_SET.B1;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET2 = 2;
    sbit  IRQ_VECTOR_ENABLE_SET2_bit at INTS_INST_BLOCK_ENABLE_SET.B2;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET3 = 3;
    sbit  IRQ_VECTOR_ENABLE_SET3_bit at INTS_INST_BLOCK_ENABLE_SET.B3;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET4 = 4;
    sbit  IRQ_VECTOR_ENABLE_SET4_bit at INTS_INST_BLOCK_ENABLE_SET.B4;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET5 = 5;
    sbit  IRQ_VECTOR_ENABLE_SET5_bit at INTS_INST_BLOCK_ENABLE_SET.B5;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET6 = 6;
    sbit  IRQ_VECTOR_ENABLE_SET6_bit at INTS_INST_BLOCK_ENABLE_SET.B6;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET7 = 7;
    sbit  IRQ_VECTOR_ENABLE_SET7_bit at INTS_INST_BLOCK_ENABLE_SET.B7;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET8 = 8;
    sbit  IRQ_VECTOR_ENABLE_SET8_bit at INTS_INST_BLOCK_ENABLE_SET.B8;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET9 = 9;
    sbit  IRQ_VECTOR_ENABLE_SET9_bit at INTS_INST_BLOCK_ENABLE_SET.B9;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET10 = 10;
    sbit  IRQ_VECTOR_ENABLE_SET10_bit at INTS_INST_BLOCK_ENABLE_SET.B10;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET11 = 11;
    sbit  IRQ_VECTOR_ENABLE_SET11_bit at INTS_INST_BLOCK_ENABLE_SET.B11;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET12 = 12;
    sbit  IRQ_VECTOR_ENABLE_SET12_bit at INTS_INST_BLOCK_ENABLE_SET.B12;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET13 = 13;
    sbit  IRQ_VECTOR_ENABLE_SET13_bit at INTS_INST_BLOCK_ENABLE_SET.B13;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET14 = 14;
    sbit  IRQ_VECTOR_ENABLE_SET14_bit at INTS_INST_BLOCK_ENABLE_SET.B14;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET15 = 15;
    sbit  IRQ_VECTOR_ENABLE_SET15_bit at INTS_INST_BLOCK_ENABLE_SET.B15;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET16 = 16;
    sbit  IRQ_VECTOR_ENABLE_SET16_bit at INTS_INST_BLOCK_ENABLE_SET.B16;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET17 = 17;
    sbit  IRQ_VECTOR_ENABLE_SET17_bit at INTS_INST_BLOCK_ENABLE_SET.B17;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET18 = 18;
    sbit  IRQ_VECTOR_ENABLE_SET18_bit at INTS_INST_BLOCK_ENABLE_SET.B18;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET19 = 19;
    sbit  IRQ_VECTOR_ENABLE_SET19_bit at INTS_INST_BLOCK_ENABLE_SET.B19;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET20 = 20;
    sbit  IRQ_VECTOR_ENABLE_SET20_bit at INTS_INST_BLOCK_ENABLE_SET.B20;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET21 = 21;
    sbit  IRQ_VECTOR_ENABLE_SET21_bit at INTS_INST_BLOCK_ENABLE_SET.B21;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET22 = 22;
    sbit  IRQ_VECTOR_ENABLE_SET22_bit at INTS_INST_BLOCK_ENABLE_SET.B22;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET23 = 23;
    sbit  IRQ_VECTOR_ENABLE_SET23_bit at INTS_INST_BLOCK_ENABLE_SET.B23;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET24 = 24;
    sbit  IRQ_VECTOR_ENABLE_SET24_bit at INTS_INST_BLOCK_ENABLE_SET.B24;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET25 = 25;
    sbit  IRQ_VECTOR_ENABLE_SET25_bit at INTS_INST_BLOCK_ENABLE_SET.B25;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET26 = 26;
    sbit  IRQ_VECTOR_ENABLE_SET26_bit at INTS_INST_BLOCK_ENABLE_SET.B26;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET27 = 27;
    sbit  IRQ_VECTOR_ENABLE_SET27_bit at INTS_INST_BLOCK_ENABLE_SET.B27;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET28 = 28;
    sbit  IRQ_VECTOR_ENABLE_SET28_bit at INTS_INST_BLOCK_ENABLE_SET.B28;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET29 = 29;
    sbit  IRQ_VECTOR_ENABLE_SET29_bit at INTS_INST_BLOCK_ENABLE_SET.B29;
    const register unsigned short int IRQ_VECTOR_ENABLE_SET30 = 30;
    sbit  IRQ_VECTOR_ENABLE_SET30_bit at INTS_INST_BLOCK_ENABLE_SET.B30;

sfr far unsigned long   volatile INTS_INST_BLOCK_ENABLE_CLEAR absolute 0x4000E204;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR0 = 0;
    sbit  IRQ_VECTOR_ENABLE_CLEAR0_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B0;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR1 = 1;
    sbit  IRQ_VECTOR_ENABLE_CLEAR1_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B1;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR2 = 2;
    sbit  IRQ_VECTOR_ENABLE_CLEAR2_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B2;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR3 = 3;
    sbit  IRQ_VECTOR_ENABLE_CLEAR3_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B3;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR4 = 4;
    sbit  IRQ_VECTOR_ENABLE_CLEAR4_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B4;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR5 = 5;
    sbit  IRQ_VECTOR_ENABLE_CLEAR5_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B5;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR6 = 6;
    sbit  IRQ_VECTOR_ENABLE_CLEAR6_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B6;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR7 = 7;
    sbit  IRQ_VECTOR_ENABLE_CLEAR7_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B7;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR8 = 8;
    sbit  IRQ_VECTOR_ENABLE_CLEAR8_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B8;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR9 = 9;
    sbit  IRQ_VECTOR_ENABLE_CLEAR9_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B9;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR10 = 10;
    sbit  IRQ_VECTOR_ENABLE_CLEAR10_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B10;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR11 = 11;
    sbit  IRQ_VECTOR_ENABLE_CLEAR11_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B11;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR12 = 12;
    sbit  IRQ_VECTOR_ENABLE_CLEAR12_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B12;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR13 = 13;
    sbit  IRQ_VECTOR_ENABLE_CLEAR13_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B13;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR14 = 14;
    sbit  IRQ_VECTOR_ENABLE_CLEAR14_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B14;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR15 = 15;
    sbit  IRQ_VECTOR_ENABLE_CLEAR15_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B15;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR16 = 16;
    sbit  IRQ_VECTOR_ENABLE_CLEAR16_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B16;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR17 = 17;
    sbit  IRQ_VECTOR_ENABLE_CLEAR17_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B17;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR18 = 18;
    sbit  IRQ_VECTOR_ENABLE_CLEAR18_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B18;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR19 = 19;
    sbit  IRQ_VECTOR_ENABLE_CLEAR19_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B19;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR20 = 20;
    sbit  IRQ_VECTOR_ENABLE_CLEAR20_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B20;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR21 = 21;
    sbit  IRQ_VECTOR_ENABLE_CLEAR21_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B21;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR22 = 22;
    sbit  IRQ_VECTOR_ENABLE_CLEAR22_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B22;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR23 = 23;
    sbit  IRQ_VECTOR_ENABLE_CLEAR23_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B23;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR24 = 24;
    sbit  IRQ_VECTOR_ENABLE_CLEAR24_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B24;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR25 = 25;
    sbit  IRQ_VECTOR_ENABLE_CLEAR25_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B25;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR26 = 26;
    sbit  IRQ_VECTOR_ENABLE_CLEAR26_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B26;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR27 = 27;
    sbit  IRQ_VECTOR_ENABLE_CLEAR27_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B27;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR28 = 28;
    sbit  IRQ_VECTOR_ENABLE_CLEAR28_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B28;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR29 = 29;
    sbit  IRQ_VECTOR_ENABLE_CLEAR29_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B29;
    const register unsigned short int IRQ_VECTOR_ENABLE_CLEAR30 = 30;
    sbit  IRQ_VECTOR_ENABLE_CLEAR30_bit at INTS_INST_BLOCK_ENABLE_CLEAR.B30;

sfr far unsigned long   volatile INTS_INST_BLOCK_IRQ_VECTOR absolute 0x4000E208;
    const register unsigned short int IRQ_VECTOR0 = 0;
    sbit  IRQ_VECTOR0_bit at INTS_INST_BLOCK_IRQ_VECTOR.B0;
    const register unsigned short int IRQ_VECTOR1 = 1;
    sbit  IRQ_VECTOR1_bit at INTS_INST_BLOCK_IRQ_VECTOR.B1;
    const register unsigned short int IRQ_VECTOR2 = 2;
    sbit  IRQ_VECTOR2_bit at INTS_INST_BLOCK_IRQ_VECTOR.B2;
    const register unsigned short int IRQ_VECTOR3 = 3;
    sbit  IRQ_VECTOR3_bit at INTS_INST_BLOCK_IRQ_VECTOR.B3;
    const register unsigned short int IRQ_VECTOR4 = 4;
    sbit  IRQ_VECTOR4_bit at INTS_INST_BLOCK_IRQ_VECTOR.B4;
    const register unsigned short int IRQ_VECTOR5 = 5;
    sbit  IRQ_VECTOR5_bit at INTS_INST_BLOCK_IRQ_VECTOR.B5;
    const register unsigned short int IRQ_VECTOR6 = 6;
    sbit  IRQ_VECTOR6_bit at INTS_INST_BLOCK_IRQ_VECTOR.B6;
    const register unsigned short int IRQ_VECTOR7 = 7;
    sbit  IRQ_VECTOR7_bit at INTS_INST_BLOCK_IRQ_VECTOR.B7;
    const register unsigned short int IRQ_VECTOR8 = 8;
    sbit  IRQ_VECTOR8_bit at INTS_INST_BLOCK_IRQ_VECTOR.B8;
    const register unsigned short int IRQ_VECTOR9 = 9;
    sbit  IRQ_VECTOR9_bit at INTS_INST_BLOCK_IRQ_VECTOR.B9;
    const register unsigned short int IRQ_VECTOR10 = 10;
    sbit  IRQ_VECTOR10_bit at INTS_INST_BLOCK_IRQ_VECTOR.B10;
    const register unsigned short int IRQ_VECTOR11 = 11;
    sbit  IRQ_VECTOR11_bit at INTS_INST_BLOCK_IRQ_VECTOR.B11;
    const register unsigned short int IRQ_VECTOR12 = 12;
    sbit  IRQ_VECTOR12_bit at INTS_INST_BLOCK_IRQ_VECTOR.B12;
    const register unsigned short int IRQ_VECTOR13 = 13;
    sbit  IRQ_VECTOR13_bit at INTS_INST_BLOCK_IRQ_VECTOR.B13;
    const register unsigned short int IRQ_VECTOR14 = 14;
    sbit  IRQ_VECTOR14_bit at INTS_INST_BLOCK_IRQ_VECTOR.B14;
    const register unsigned short int IRQ_VECTOR15 = 15;
    sbit  IRQ_VECTOR15_bit at INTS_INST_BLOCK_IRQ_VECTOR.B15;
    const register unsigned short int IRQ_VECTOR16 = 16;
    sbit  IRQ_VECTOR16_bit at INTS_INST_BLOCK_IRQ_VECTOR.B16;
    const register unsigned short int IRQ_VECTOR17 = 17;
    sbit  IRQ_VECTOR17_bit at INTS_INST_BLOCK_IRQ_VECTOR.B17;
    const register unsigned short int IRQ_VECTOR18 = 18;
    sbit  IRQ_VECTOR18_bit at INTS_INST_BLOCK_IRQ_VECTOR.B18;
    const register unsigned short int IRQ_VECTOR19 = 19;
    sbit  IRQ_VECTOR19_bit at INTS_INST_BLOCK_IRQ_VECTOR.B19;
    const register unsigned short int IRQ_VECTOR20 = 20;
    sbit  IRQ_VECTOR20_bit at INTS_INST_BLOCK_IRQ_VECTOR.B20;
    const register unsigned short int IRQ_VECTOR21 = 21;
    sbit  IRQ_VECTOR21_bit at INTS_INST_BLOCK_IRQ_VECTOR.B21;
    const register unsigned short int IRQ_VECTOR22 = 22;
    sbit  IRQ_VECTOR22_bit at INTS_INST_BLOCK_IRQ_VECTOR.B22;
    const register unsigned short int IRQ_VECTOR23 = 23;
    sbit  IRQ_VECTOR23_bit at INTS_INST_BLOCK_IRQ_VECTOR.B23;
    const register unsigned short int IRQ_VECTOR24 = 24;
    sbit  IRQ_VECTOR24_bit at INTS_INST_BLOCK_IRQ_VECTOR.B24;

sfr far unsigned short   volatile GCR_INST_LOGICAL_DEVICE_NUMBER absolute 0x400FFF07;
sfr far unsigned short   volatile GCR_INST_DEVICE_ID   absolute 0x400FFF20;
sfr far unsigned short   volatile GCR_INST_DEVICE_REVISION absolute 0x400FFF21;
sfr far unsigned short   volatile UART0_INST_RX_DATA   absolute 0x400F2400;
sfr far unsigned short   volatile UART0_INST_TX_DATA   absolute 0x400F2400;
sfr far unsigned short   volatile UART0_INST_BAUDRATE_LSB absolute 0x400F2400;
sfr far unsigned short   volatile UART0_INST_BAUDRATE_MSB absolute 0x400F2401;
sfr far unsigned short   volatile UART0_INST_INT_EN    absolute 0x400F2401;
    const register unsigned short int ERDAI = 0;
    sbit  ERDAI_bit at UART0_INST_INT_EN.B0;
    const register unsigned short int ETHREI = 1;
    sbit  ETHREI_bit at UART0_INST_INT_EN.B1;
    const register unsigned short int ELSI = 2;
    sbit  ELSI_bit at UART0_INST_INT_EN.B2;
    const register unsigned short int EMSI = 3;
    sbit  EMSI_bit at UART0_INST_INT_EN.B3;

sfr far unsigned short   volatile UART0_INST_FIFO_CR   absolute 0x400F2402;
    const register unsigned short int EXRF = 0;
    sbit  EXRF_bit at UART0_INST_FIFO_CR.B0;
    const register unsigned short int CLEAR_RECV_FIFO = 1;
    sbit  CLEAR_RECV_FIFO_bit at UART0_INST_FIFO_CR.B1;
    const register unsigned short int CLEAR_XMIT_FIFO = 2;
    sbit  CLEAR_XMIT_FIFO_bit at UART0_INST_FIFO_CR.B2;
    const register unsigned short int DMA_MODE_SELECT = 3;
    sbit  DMA_MODE_SELECT_bit at UART0_INST_FIFO_CR.B3;
    const register unsigned short int RECV_FIFO_TRIGGER_LEVEL6 = 6;
    sbit  RECV_FIFO_TRIGGER_LEVEL6_bit at UART0_INST_FIFO_CR.B6;
    const register unsigned short int RECV_FIFO_TRIGGER_LEVEL7 = 7;
    sbit  RECV_FIFO_TRIGGER_LEVEL7_bit at UART0_INST_FIFO_CR.B7;

sfr far unsigned short   volatile UART0_INST_INT_ID    absolute 0x400F2402;
    const register unsigned short int IPEND = 0;
    sbit  IPEND_bit at UART0_INST_INT_ID.B0;
    const register unsigned short int INTID1 = 1;
    sbit  INTID1_bit at UART0_INST_INT_ID.B1;
    const register unsigned short int INTID2 = 2;
    sbit  INTID2_bit at UART0_INST_INT_ID.B2;
    const register unsigned short int INTID3 = 3;
    sbit  INTID3_bit at UART0_INST_INT_ID.B3;
    const register unsigned short int FIFO_EN6 = 6;
    sbit  FIFO_EN6_bit at UART0_INST_INT_ID.B6;
    const register unsigned short int FIFO_EN7 = 7;
    sbit  FIFO_EN7_bit at UART0_INST_INT_ID.B7;

sfr far unsigned short   volatile UART0_INST_LINE_CR   absolute 0x400F2403;
    const register unsigned short int WORD_LENGTH0 = 0;
    sbit  WORD_LENGTH0_bit at UART0_INST_LINE_CR.B0;
    const register unsigned short int WORD_LENGTH1 = 1;
    sbit  WORD_LENGTH1_bit at UART0_INST_LINE_CR.B1;
    const register unsigned short int STOP_BITS = 2;
    sbit  STOP_BITS_bit at UART0_INST_LINE_CR.B2;
    const register unsigned short int ENABLE_PARITY = 3;
    sbit  ENABLE_PARITY_bit at UART0_INST_LINE_CR.B3;
    const register unsigned short int PARITY_SELECT = 4;
    sbit  PARITY_SELECT_bit at UART0_INST_LINE_CR.B4;
    const register unsigned short int STICK_PARITY = 5;
    sbit  STICK_PARITY_bit at UART0_INST_LINE_CR.B5;
    const register unsigned short int BREAK_CONTROL = 6;
    sbit  BREAK_CONTROL_bit at UART0_INST_LINE_CR.B6;
    const register unsigned short int DLAB = 7;
    sbit  DLAB_bit at UART0_INST_LINE_CR.B7;

sfr far unsigned short   volatile UART0_INST_MODEM_CR  absolute 0x400F2404;
    const register unsigned short int DTR = 0;
    sbit  DTR_bit at UART0_INST_MODEM_CR.B0;
    const register unsigned short int RTS = 1;
    sbit  RTS_bit at UART0_INST_MODEM_CR.B1;
    const register unsigned short int OUT1 = 2;
    sbit  OUT1_bit at UART0_INST_MODEM_CR.B2;
    const register unsigned short int OUT2 = 3;
    sbit  OUT2_bit at UART0_INST_MODEM_CR.B3;
    const register unsigned short int LOOPBACK = 4;
    sbit  LOOPBACK_bit at UART0_INST_MODEM_CR.B4;

sfr far unsigned short   volatile UART0_INST_LINE_STS  absolute 0x400F2405;
    const register unsigned short int DATA_READY = 0;
    sbit  DATA_READY_bit at UART0_INST_LINE_STS.B0;
    const register unsigned short int OVERRUN = 1;
    sbit  OVERRUN_bit at UART0_INST_LINE_STS.B1;
    const register unsigned short int PE = 2;
    sbit  PE_bit at UART0_INST_LINE_STS.B2;
    const register unsigned short int FRAME_ERROR = 3;
    sbit  FRAME_ERROR_bit at UART0_INST_LINE_STS.B3;
    const register unsigned short int BREAK_INTERRUPT = 4;
    sbit  BREAK_INTERRUPT_bit at UART0_INST_LINE_STS.B4;
    const register unsigned short int TRANSMIT_EMPTY = 5;
    sbit  TRANSMIT_EMPTY_bit at UART0_INST_LINE_STS.B5;
    const register unsigned short int TRANSMIT_ERROR = 6;
    sbit  TRANSMIT_ERROR_bit at UART0_INST_LINE_STS.B6;
    const register unsigned short int FIFO_ERROR = 7;
    sbit  FIFO_ERROR_bit at UART0_INST_LINE_STS.B7;

sfr far unsigned short   volatile UART0_INST_MODEM_STS absolute 0x400F2406;
    const register unsigned short int CTS = 0;
    sbit  CTS_bit at UART0_INST_MODEM_STS.B0;
    const register unsigned short int DSR = 1;
    sbit  DSR_bit at UART0_INST_MODEM_STS.B1;
    const register unsigned short int RI = 2;
    sbit  RI_bit at UART0_INST_MODEM_STS.B2;
    const register unsigned short int DCD = 3;
    sbit  DCD_bit at UART0_INST_MODEM_STS.B3;
    const register unsigned short int nCTS = 4;
    sbit  nCTS_bit at UART0_INST_MODEM_STS.B4;
    const register unsigned short int nDSR = 5;
    sbit  nDSR_bit at UART0_INST_MODEM_STS.B5;
    const register unsigned short int nRI = 6;
    sbit  nRI_bit at UART0_INST_MODEM_STS.B6;
    const register unsigned short int nDCD = 7;
    sbit  nDCD_bit at UART0_INST_MODEM_STS.B7;

sfr far unsigned short   volatile UART0_INST_SCRATCHPAD absolute 0x400F2407;
sfr far unsigned short   volatile UART0_INST_ACTIVATE  absolute 0x400F2730;
sfr far unsigned short   volatile UART0_INST_CONFIG    absolute 0x400F27F0;
    const register unsigned short int CLK_SRC = 0;
    sbit  CLK_SRC_bit at UART0_INST_CONFIG.B0;
    const register unsigned short int POWER = 1;
    sbit  POWER_bit at UART0_INST_CONFIG.B1;
    const register unsigned short int POLARITY = 2;
    sbit  POLARITY_bit at UART0_INST_CONFIG.B2;

sfr far unsigned short   volatile UART1_INST_RX_DATA   absolute 0x400F2800;
sfr far unsigned short   volatile UART1_INST_TX_DATA   absolute 0x400F2800;
sfr far unsigned short   volatile UART1_INST_BAUDRATE_LSB absolute 0x400F2800;
sfr far unsigned short   volatile UART1_INST_BAUDRATE_MSB absolute 0x400F2801;
sfr far unsigned short   volatile UART1_INST_INT_EN    absolute 0x400F2801;
    sbit  ERDAI_UART1_INST_INT_EN_bit at UART1_INST_INT_EN.B0;
    sbit  ETHREI_UART1_INST_INT_EN_bit at UART1_INST_INT_EN.B1;
    sbit  ELSI_UART1_INST_INT_EN_bit at UART1_INST_INT_EN.B2;
    sbit  EMSI_UART1_INST_INT_EN_bit at UART1_INST_INT_EN.B3;

sfr far unsigned short   volatile UART1_INST_FIFO_CR   absolute 0x400F2802;
    sbit  EXRF_UART1_INST_FIFO_CR_bit at UART1_INST_FIFO_CR.B0;
    sbit  CLEAR_RECV_FIFO_UART1_INST_FIFO_CR_bit at UART1_INST_FIFO_CR.B1;
    sbit  CLEAR_XMIT_FIFO_UART1_INST_FIFO_CR_bit at UART1_INST_FIFO_CR.B2;
    sbit  DMA_MODE_SELECT_UART1_INST_FIFO_CR_bit at UART1_INST_FIFO_CR.B3;
    sbit  RECV_FIFO_TRIGGER_LEVEL6_UART1_INST_FIFO_CR_bit at UART1_INST_FIFO_CR.B6;
    sbit  RECV_FIFO_TRIGGER_LEVEL7_UART1_INST_FIFO_CR_bit at UART1_INST_FIFO_CR.B7;

sfr far unsigned short   volatile UART1_INST_INT_ID    absolute 0x400F2802;
    sbit  IPEND_UART1_INST_INT_ID_bit at UART1_INST_INT_ID.B0;
    sbit  INTID1_UART1_INST_INT_ID_bit at UART1_INST_INT_ID.B1;
    sbit  INTID2_UART1_INST_INT_ID_bit at UART1_INST_INT_ID.B2;
    sbit  INTID3_UART1_INST_INT_ID_bit at UART1_INST_INT_ID.B3;
    sbit  FIFO_EN6_UART1_INST_INT_ID_bit at UART1_INST_INT_ID.B6;
    sbit  FIFO_EN7_UART1_INST_INT_ID_bit at UART1_INST_INT_ID.B7;

sfr far unsigned short   volatile UART1_INST_LINE_CR   absolute 0x400F2803;
    sbit  WORD_LENGTH0_UART1_INST_LINE_CR_bit at UART1_INST_LINE_CR.B0;
    sbit  WORD_LENGTH1_UART1_INST_LINE_CR_bit at UART1_INST_LINE_CR.B1;
    sbit  STOP_BITS_UART1_INST_LINE_CR_bit at UART1_INST_LINE_CR.B2;
    sbit  ENABLE_PARITY_UART1_INST_LINE_CR_bit at UART1_INST_LINE_CR.B3;
    sbit  PARITY_SELECT_UART1_INST_LINE_CR_bit at UART1_INST_LINE_CR.B4;
    sbit  STICK_PARITY_UART1_INST_LINE_CR_bit at UART1_INST_LINE_CR.B5;
    sbit  BREAK_CONTROL_UART1_INST_LINE_CR_bit at UART1_INST_LINE_CR.B6;
    sbit  DLAB_UART1_INST_LINE_CR_bit at UART1_INST_LINE_CR.B7;

sfr far unsigned short   volatile UART1_INST_MODEM_CR  absolute 0x400F2804;
    sbit  DTR_UART1_INST_MODEM_CR_bit at UART1_INST_MODEM_CR.B0;
    sbit  RTS_UART1_INST_MODEM_CR_bit at UART1_INST_MODEM_CR.B1;
    sbit  OUT1_UART1_INST_MODEM_CR_bit at UART1_INST_MODEM_CR.B2;
    sbit  OUT2_UART1_INST_MODEM_CR_bit at UART1_INST_MODEM_CR.B3;
    sbit  LOOPBACK_UART1_INST_MODEM_CR_bit at UART1_INST_MODEM_CR.B4;

sfr far unsigned short   volatile UART1_INST_LINE_STS  absolute 0x400F2805;
    sbit  DATA_READY_UART1_INST_LINE_STS_bit at UART1_INST_LINE_STS.B0;
    sbit  OVERRUN_UART1_INST_LINE_STS_bit at UART1_INST_LINE_STS.B1;
    sbit  PE_UART1_INST_LINE_STS_bit at UART1_INST_LINE_STS.B2;
    sbit  FRAME_ERROR_UART1_INST_LINE_STS_bit at UART1_INST_LINE_STS.B3;
    sbit  BREAK_INTERRUPT_UART1_INST_LINE_STS_bit at UART1_INST_LINE_STS.B4;
    sbit  TRANSMIT_EMPTY_UART1_INST_LINE_STS_bit at UART1_INST_LINE_STS.B5;
    sbit  TRANSMIT_ERROR_UART1_INST_LINE_STS_bit at UART1_INST_LINE_STS.B6;
    sbit  FIFO_ERROR_UART1_INST_LINE_STS_bit at UART1_INST_LINE_STS.B7;

sfr far unsigned short   volatile UART1_INST_MODEM_STS absolute 0x400F2806;
    sbit  CTS_UART1_INST_MODEM_STS_bit at UART1_INST_MODEM_STS.B0;
    sbit  DSR_UART1_INST_MODEM_STS_bit at UART1_INST_MODEM_STS.B1;
    sbit  RI_UART1_INST_MODEM_STS_bit at UART1_INST_MODEM_STS.B2;
    sbit  DCD_UART1_INST_MODEM_STS_bit at UART1_INST_MODEM_STS.B3;
    sbit  nCTS_UART1_INST_MODEM_STS_bit at UART1_INST_MODEM_STS.B4;
    sbit  nDSR_UART1_INST_MODEM_STS_bit at UART1_INST_MODEM_STS.B5;
    sbit  nRI_UART1_INST_MODEM_STS_bit at UART1_INST_MODEM_STS.B6;
    sbit  nDCD_UART1_INST_MODEM_STS_bit at UART1_INST_MODEM_STS.B7;

sfr far unsigned short   volatile UART1_INST_SCRATCHPAD absolute 0x400F2807;
sfr far unsigned short   volatile UART1_INST_ACTIVATE  absolute 0x400F2B30;
sfr far unsigned short   volatile UART1_INST_CONFIG    absolute 0x400F2BF0;
    sbit  CLK_SRC_UART1_INST_CONFIG_bit at UART1_INST_CONFIG.B0;
    sbit  POWER_UART1_INST_CONFIG_bit at UART1_INST_CONFIG.B1;
    sbit  POLARITY_UART1_INST_CONFIG_bit at UART1_INST_CONFIG.B2;

sfr far unsigned long   volatile GPIO_PORT_000_007    absolute 0x40081000;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_000 absolute 0x40081000;
    const register unsigned short int PU_PD0 = 0;
    sbit  PU_PD0_bit at GPIO_PIN_CONTROL_000.B0;
    const register unsigned short int PU_PD1 = 1;
    sbit  PU_PD1_bit at GPIO_PIN_CONTROL_000.B1;
    const register unsigned short int PWR2 = 2;
    sbit  PWR2_bit at GPIO_PIN_CONTROL_000.B2;
    const register unsigned short int PWR3 = 3;
    sbit  PWR3_bit at GPIO_PIN_CONTROL_000.B3;
    const register unsigned short int INT_DET4 = 4;
    sbit  INT_DET4_bit at GPIO_PIN_CONTROL_000.B4;
    const register unsigned short int INT_DET5 = 5;
    sbit  INT_DET5_bit at GPIO_PIN_CONTROL_000.B5;
    const register unsigned short int INT_DET6 = 6;
    sbit  INT_DET6_bit at GPIO_PIN_CONTROL_000.B6;
    const register unsigned short int EDGE_EN = 7;
    sbit  EDGE_EN_bit at GPIO_PIN_CONTROL_000.B7;
    const register unsigned short int BUFFER = 8;
    sbit  BUFFER_bit at GPIO_PIN_CONTROL_000.B8;
    const register unsigned short int DIR_ = 9;
    sbit  DIR_bit at GPIO_PIN_CONTROL_000.B9;
    const register unsigned short int OUTPUT_WRITE_EN = 10;
    sbit  OUTPUT_WRITE_EN_bit at GPIO_PIN_CONTROL_000.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_000_bit at GPIO_PIN_CONTROL_000.B11;
    const register unsigned short int MUX12 = 12;
    sbit  MUX12_bit at GPIO_PIN_CONTROL_000.B12;
    const register unsigned short int MUX13 = 13;
    sbit  MUX13_bit at GPIO_PIN_CONTROL_000.B13;
    const register unsigned short int OUTPUT_ALT = 16;
    sbit  OUTPUT_ALT_bit at GPIO_PIN_CONTROL_000.B16;
    const register unsigned short int INPUT_ = 24;
    sbit  INPUT_bit at GPIO_PIN_CONTROL_000.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_001 absolute 0x40081004;
    sbit  PU_PD0_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B8;
    sbit  DIR_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_001_bit at GPIO_PIN_CONTROL_001.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_002 absolute 0x40081008;
    sbit  PU_PD0_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B8;
    sbit  DIR_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_002_bit at GPIO_PIN_CONTROL_002.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_003 absolute 0x4008100C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B8;
    sbit  DIR_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_003_bit at GPIO_PIN_CONTROL_003.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_004 absolute 0x40081010;
    sbit  PU_PD0_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B8;
    sbit  DIR_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_004_bit at GPIO_PIN_CONTROL_004.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_005 absolute 0x40081014;
    sbit  PU_PD0_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B8;
    sbit  DIR_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_005_bit at GPIO_PIN_CONTROL_005.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_006 absolute 0x40081018;
    sbit  PU_PD0_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B8;
    sbit  DIR_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_006_bit at GPIO_PIN_CONTROL_006.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_007 absolute 0x4008101C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B8;
    sbit  DIR_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_007_bit at GPIO_PIN_CONTROL_007.B24;

sfr far unsigned long   volatile GPIO_PORT_010_017    absolute 0x40081020;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_010 absolute 0x40081020;
    sbit  PU_PD0_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B8;
    sbit  DIR_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_010_bit at GPIO_PIN_CONTROL_010.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_011 absolute 0x40081024;
    sbit  PU_PD0_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B8;
    sbit  DIR_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_011_bit at GPIO_PIN_CONTROL_011.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_012 absolute 0x40081028;
    sbit  PU_PD0_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B8;
    sbit  DIR_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_012_bit at GPIO_PIN_CONTROL_012.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_013 absolute 0x4008102C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B8;
    sbit  DIR_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_013_bit at GPIO_PIN_CONTROL_013.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_014 absolute 0x40081030;
    sbit  PU_PD0_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B8;
    sbit  DIR_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_014_bit at GPIO_PIN_CONTROL_014.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_015 absolute 0x40081034;
    sbit  PU_PD0_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B8;
    sbit  DIR_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_015_bit at GPIO_PIN_CONTROL_015.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_016 absolute 0x40081038;
    sbit  PU_PD0_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B8;
    sbit  DIR_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_016_bit at GPIO_PIN_CONTROL_016.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_017 absolute 0x4008103C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B8;
    sbit  DIR_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_017_bit at GPIO_PIN_CONTROL_017.B24;

sfr far unsigned long   volatile GPIO_PORT_020_027    absolute 0x40081040;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_020 absolute 0x40081040;
    sbit  PU_PD0_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B8;
    sbit  DIR_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_020_bit at GPIO_PIN_CONTROL_020.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_021 absolute 0x40081044;
    sbit  PU_PD0_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B8;
    sbit  DIR_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_021_bit at GPIO_PIN_CONTROL_021.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_022 absolute 0x40081048;
    sbit  PU_PD0_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B8;
    sbit  DIR_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_022_bit at GPIO_PIN_CONTROL_022.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_023 absolute 0x4008104C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B8;
    sbit  DIR_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_023_bit at GPIO_PIN_CONTROL_023.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_024 absolute 0x40081050;
    sbit  PU_PD0_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B8;
    sbit  DIR_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_024_bit at GPIO_PIN_CONTROL_024.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_025 absolute 0x40081054;
    sbit  PU_PD0_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B8;
    sbit  DIR_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_025_bit at GPIO_PIN_CONTROL_025.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_026 absolute 0x40081058;
    sbit  PU_PD0_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B8;
    sbit  DIR_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_026_bit at GPIO_PIN_CONTROL_026.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_027 absolute 0x4008105C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B8;
    sbit  DIR_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_027_bit at GPIO_PIN_CONTROL_027.B24;

sfr far unsigned long   volatile GPIO_PORT_030_037    absolute 0x40081060;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_030 absolute 0x40081060;
    sbit  PU_PD0_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B8;
    sbit  DIR_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_030_bit at GPIO_PIN_CONTROL_030.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_031 absolute 0x40081064;
    sbit  PU_PD0_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B8;
    sbit  DIR_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_031_bit at GPIO_PIN_CONTROL_031.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_032 absolute 0x40081068;
    sbit  PU_PD0_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B8;
    sbit  DIR_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_032_bit at GPIO_PIN_CONTROL_032.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_033 absolute 0x4008106C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B8;
    sbit  DIR_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_033_bit at GPIO_PIN_CONTROL_033.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_034 absolute 0x40081070;
    sbit  PU_PD0_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B8;
    sbit  DIR_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_034_bit at GPIO_PIN_CONTROL_034.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_035 absolute 0x40081074;
    sbit  PU_PD0_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B8;
    sbit  DIR_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_035_bit at GPIO_PIN_CONTROL_035.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_036 absolute 0x40081078;
    sbit  PU_PD0_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B8;
    sbit  DIR_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_036_bit at GPIO_PIN_CONTROL_036.B24;

sfr far unsigned long   volatile GPIO_PORT_040_047    absolute 0x40081080;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_040 absolute 0x40081080;
    sbit  PU_PD0_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B8;
    sbit  DIR_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_040_bit at GPIO_PIN_CONTROL_040.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_041 absolute 0x40081084;
    sbit  PU_PD0_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B8;
    sbit  DIR_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_041_bit at GPIO_PIN_CONTROL_041.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_042 absolute 0x40081088;
    sbit  PU_PD0_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B8;
    sbit  DIR_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_042_bit at GPIO_PIN_CONTROL_042.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_043 absolute 0x4008108C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B8;
    sbit  DIR_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_043_bit at GPIO_PIN_CONTROL_043.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_044 absolute 0x40081090;
    sbit  PU_PD0_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B8;
    sbit  DIR_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_044_bit at GPIO_PIN_CONTROL_044.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_045 absolute 0x40081094;
    sbit  PU_PD0_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B8;
    sbit  DIR_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_045_bit at GPIO_PIN_CONTROL_045.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_046 absolute 0x40081098;
    sbit  PU_PD0_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B8;
    sbit  DIR_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_046_bit at GPIO_PIN_CONTROL_046.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_047 absolute 0x4008109C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B8;
    sbit  DIR_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_047_bit at GPIO_PIN_CONTROL_047.B24;

sfr far unsigned long   volatile GPIO_PORT_050_057    absolute 0x400810A0;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_050 absolute 0x400810A0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B8;
    sbit  DIR_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_050_bit at GPIO_PIN_CONTROL_050.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_051 absolute 0x400810A4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B8;
    sbit  DIR_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_051_bit at GPIO_PIN_CONTROL_051.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_052 absolute 0x400810A8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B8;
    sbit  DIR_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_052_bit at GPIO_PIN_CONTROL_052.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_053 absolute 0x400810AC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B8;
    sbit  DIR_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_053_bit at GPIO_PIN_CONTROL_053.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_054 absolute 0x400810B0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B8;
    sbit  DIR_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_054_bit at GPIO_PIN_CONTROL_054.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_055 absolute 0x400810B4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B8;
    sbit  DIR_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_055_bit at GPIO_PIN_CONTROL_055.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_056 absolute 0x400810B8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B8;
    sbit  DIR_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_056_bit at GPIO_PIN_CONTROL_056.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_057 absolute 0x400810BC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B8;
    sbit  DIR_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_057_bit at GPIO_PIN_CONTROL_057.B24;

sfr far unsigned long   volatile GPIO_PORT_060_067    absolute 0x400810C0;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_060 absolute 0x400810C0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B8;
    sbit  DIR_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_060_bit at GPIO_PIN_CONTROL_060.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_061 absolute 0x400810C4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B8;
    sbit  DIR_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_061_bit at GPIO_PIN_CONTROL_061.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_062 absolute 0x400810C8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B8;
    sbit  DIR_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_062_bit at GPIO_PIN_CONTROL_062.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_063 absolute 0x400810CC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B8;
    sbit  DIR_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_063_bit at GPIO_PIN_CONTROL_063.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_064 absolute 0x400810D0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B8;
    sbit  DIR_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_064_bit at GPIO_PIN_CONTROL_064.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_065 absolute 0x400810D4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B8;
    sbit  DIR_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_065_bit at GPIO_PIN_CONTROL_065.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_066 absolute 0x400810D8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B8;
    sbit  DIR_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_066_bit at GPIO_PIN_CONTROL_066.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_067 absolute 0x400810DC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B8;
    sbit  DIR_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_067_bit at GPIO_PIN_CONTROL_067.B24;

sfr far unsigned long   volatile GPIO_PORT_070_077    absolute 0x400810E0;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_070 absolute 0x400810E0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B8;
    sbit  DIR_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_070_bit at GPIO_PIN_CONTROL_070.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_071 absolute 0x400810E4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B8;
    sbit  DIR_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_071_bit at GPIO_PIN_CONTROL_071.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_072 absolute 0x400810E8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B8;
    sbit  DIR_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_072_bit at GPIO_PIN_CONTROL_072.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_073 absolute 0x400810EC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B8;
    sbit  DIR_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_073_bit at GPIO_PIN_CONTROL_073.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_074 absolute 0x400810F0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B8;
    sbit  DIR_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_074_bit at GPIO_PIN_CONTROL_074.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_075 absolute 0x400810F4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B8;
    sbit  DIR_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_075_bit at GPIO_PIN_CONTROL_075.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_076 absolute 0x400810F8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B8;
    sbit  DIR_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_076_bit at GPIO_PIN_CONTROL_076.B24;

sfr far unsigned long   volatile GPIO_PORT_100_107    absolute 0x40081100;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_100 absolute 0x40081100;
    sbit  PU_PD0_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B8;
    sbit  DIR_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_100_bit at GPIO_PIN_CONTROL_100.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_101 absolute 0x40081104;
    sbit  PU_PD0_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B8;
    sbit  DIR_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_101_bit at GPIO_PIN_CONTROL_101.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_102 absolute 0x40081108;
    sbit  PU_PD0_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B8;
    sbit  DIR_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_102_bit at GPIO_PIN_CONTROL_102.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_103 absolute 0x4008110C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B8;
    sbit  DIR_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_103_bit at GPIO_PIN_CONTROL_103.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_104 absolute 0x40081110;
    sbit  PU_PD0_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B8;
    sbit  DIR_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_104_bit at GPIO_PIN_CONTROL_104.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_105 absolute 0x40081114;
    sbit  PU_PD0_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B8;
    sbit  DIR_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_105_bit at GPIO_PIN_CONTROL_105.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_106 absolute 0x40081118;
    sbit  PU_PD0_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B8;
    sbit  DIR_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_106_bit at GPIO_PIN_CONTROL_106.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_107 absolute 0x4008111C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B8;
    sbit  DIR_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_107_bit at GPIO_PIN_CONTROL_107.B24;

sfr far unsigned long   volatile GPIO_PORT_110_117    absolute 0x40081120;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_110 absolute 0x40081120;
    sbit  PU_PD0_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B8;
    sbit  DIR_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_110_bit at GPIO_PIN_CONTROL_110.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_111 absolute 0x40081124;
    sbit  PU_PD0_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B8;
    sbit  DIR_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_111_bit at GPIO_PIN_CONTROL_111.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_112 absolute 0x40081128;
    sbit  PU_PD0_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B8;
    sbit  DIR_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_112_bit at GPIO_PIN_CONTROL_112.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_113 absolute 0x4008112C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B8;
    sbit  DIR_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_113_bit at GPIO_PIN_CONTROL_113.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_114 absolute 0x40081130;
    sbit  PU_PD0_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B8;
    sbit  DIR_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_114_bit at GPIO_PIN_CONTROL_114.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_115 absolute 0x40081134;
    sbit  PU_PD0_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B8;
    sbit  DIR_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_115_bit at GPIO_PIN_CONTROL_115.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_116 absolute 0x40081138;
    sbit  PU_PD0_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B8;
    sbit  DIR_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_116_bit at GPIO_PIN_CONTROL_116.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_117 absolute 0x4008113C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B8;
    sbit  DIR_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_117_bit at GPIO_PIN_CONTROL_117.B24;

sfr far unsigned long   volatile GPIO_PORT_120_127    absolute 0x40081140;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_120 absolute 0x40081140;
    sbit  PU_PD0_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B8;
    sbit  DIR_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_120_bit at GPIO_PIN_CONTROL_120.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_121 absolute 0x40081144;
    sbit  PU_PD0_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B8;
    sbit  DIR_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_121_bit at GPIO_PIN_CONTROL_121.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_122 absolute 0x40081148;
    sbit  PU_PD0_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B8;
    sbit  DIR_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_122_bit at GPIO_PIN_CONTROL_122.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_123 absolute 0x4008114C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B8;
    sbit  DIR_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_123_bit at GPIO_PIN_CONTROL_123.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_124 absolute 0x40081150;
    sbit  PU_PD0_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B8;
    sbit  DIR_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_124_bit at GPIO_PIN_CONTROL_124.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_125 absolute 0x40081154;
    sbit  PU_PD0_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B8;
    sbit  DIR_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_125_bit at GPIO_PIN_CONTROL_125.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_126 absolute 0x40081158;
    sbit  PU_PD0_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B8;
    sbit  DIR_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_126_bit at GPIO_PIN_CONTROL_126.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_127 absolute 0x4008115C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B8;
    sbit  DIR_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_127_bit at GPIO_PIN_CONTROL_127.B24;

sfr far unsigned long   volatile GPIO_PORT_130_137    absolute 0x40081160;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_130 absolute 0x40081160;
    sbit  PU_PD0_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B8;
    sbit  DIR_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_130_bit at GPIO_PIN_CONTROL_130.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_131 absolute 0x40081164;
    sbit  PU_PD0_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B8;
    sbit  DIR_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_131_bit at GPIO_PIN_CONTROL_131.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_132 absolute 0x40081168;
    sbit  PU_PD0_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B8;
    sbit  DIR_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_132_bit at GPIO_PIN_CONTROL_132.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_133 absolute 0x4008116C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B8;
    sbit  DIR_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_133_bit at GPIO_PIN_CONTROL_133.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_134 absolute 0x40081170;
    sbit  PU_PD0_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B8;
    sbit  DIR_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_134_bit at GPIO_PIN_CONTROL_134.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_135 absolute 0x40081174;
    sbit  PU_PD0_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B8;
    sbit  DIR_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_135_bit at GPIO_PIN_CONTROL_135.B24;

sfr far unsigned long   volatile GPIO_PORT_140_147    absolute 0x40081180;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_140 absolute 0x40081180;
    sbit  PU_PD0_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B8;
    sbit  DIR_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_140_bit at GPIO_PIN_CONTROL_140.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_141 absolute 0x40081184;
    sbit  PU_PD0_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B8;
    sbit  DIR_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_141_bit at GPIO_PIN_CONTROL_141.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_142 absolute 0x40081188;
    sbit  PU_PD0_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B8;
    sbit  DIR_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_142_bit at GPIO_PIN_CONTROL_142.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_143 absolute 0x4008118C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B8;
    sbit  DIR_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_143_bit at GPIO_PIN_CONTROL_143.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_144 absolute 0x40081190;
    sbit  PU_PD0_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B8;
    sbit  DIR_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_144_bit at GPIO_PIN_CONTROL_144.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_145 absolute 0x40081194;
    sbit  PU_PD0_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B8;
    sbit  DIR_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_145_bit at GPIO_PIN_CONTROL_145.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_146 absolute 0x40081198;
    sbit  PU_PD0_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B8;
    sbit  DIR_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_146_bit at GPIO_PIN_CONTROL_146.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_147 absolute 0x4008119C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B8;
    sbit  DIR_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_147_bit at GPIO_PIN_CONTROL_147.B24;

sfr far unsigned long   volatile GPIO_PORT_150_157    absolute 0x400811A0;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_150 absolute 0x400811A0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B8;
    sbit  DIR_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_150_bit at GPIO_PIN_CONTROL_150.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_151 absolute 0x400811A4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B8;
    sbit  DIR_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_151_bit at GPIO_PIN_CONTROL_151.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_152 absolute 0x400811A8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B8;
    sbit  DIR_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_152_bit at GPIO_PIN_CONTROL_152.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_153 absolute 0x400811AC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B8;
    sbit  DIR_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_153_bit at GPIO_PIN_CONTROL_153.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_154 absolute 0x400811B0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B8;
    sbit  DIR_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_154_bit at GPIO_PIN_CONTROL_154.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_155 absolute 0x400811B4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B8;
    sbit  DIR_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_155_bit at GPIO_PIN_CONTROL_155.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_156 absolute 0x400811B8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B8;
    sbit  DIR_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_156_bit at GPIO_PIN_CONTROL_156.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_157 absolute 0x400811BC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B8;
    sbit  DIR_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_157_bit at GPIO_PIN_CONTROL_157.B24;

sfr far unsigned long   volatile GPIO_PORT_160_167    absolute 0x400811C0;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_160 absolute 0x400811C0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B8;
    sbit  DIR_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_160_bit at GPIO_PIN_CONTROL_160.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_161 absolute 0x400811C4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B8;
    sbit  DIR_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_161_bit at GPIO_PIN_CONTROL_161.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_162 absolute 0x400811C8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B8;
    sbit  DIR_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_162_bit at GPIO_PIN_CONTROL_162.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_163 absolute 0x400811CC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B8;
    sbit  DIR_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_163_bit at GPIO_PIN_CONTROL_163.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_164 absolute 0x400811D0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B8;
    sbit  DIR_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_164_bit at GPIO_PIN_CONTROL_164.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_165 absolute 0x400811D4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B8;
    sbit  DIR_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_165_bit at GPIO_PIN_CONTROL_165.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_166 absolute 0x400811D8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B8;
    sbit  DIR_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_166_bit at GPIO_PIN_CONTROL_166.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_167 absolute 0x400811DC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B8;
    sbit  DIR_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_167_bit at GPIO_PIN_CONTROL_167.B24;

sfr far unsigned long   volatile GPIO_PORT_170_177    absolute 0x400811E0;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_170 absolute 0x400811E0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B8;
    sbit  DIR_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_170_bit at GPIO_PIN_CONTROL_170.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_171 absolute 0x400811E4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B8;
    sbit  DIR_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_171_bit at GPIO_PIN_CONTROL_171.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_172 absolute 0x400811E8;
    sbit  PU_PD0_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B8;
    sbit  DIR_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_172_bit at GPIO_PIN_CONTROL_172.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_173 absolute 0x400811EC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B8;
    sbit  DIR_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_173_bit at GPIO_PIN_CONTROL_173.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_174 absolute 0x400811F0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B8;
    sbit  DIR_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_174_bit at GPIO_PIN_CONTROL_174.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_175 absolute 0x400811F4;
    sbit  PU_PD0_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B8;
    sbit  DIR_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_175_bit at GPIO_PIN_CONTROL_175.B24;

sfr far unsigned long   volatile GPIO_PORT_200_207    absolute 0x40081200;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_200 absolute 0x40081200;
    sbit  PU_PD0_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B8;
    sbit  DIR_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_200_bit at GPIO_PIN_CONTROL_200.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_201 absolute 0x40081204;
    sbit  PU_PD0_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B8;
    sbit  DIR_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_201_bit at GPIO_PIN_CONTROL_201.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_202 absolute 0x40081208;
    sbit  PU_PD0_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B8;
    sbit  DIR_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_202_bit at GPIO_PIN_CONTROL_202.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_203 absolute 0x4008120C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B8;
    sbit  DIR_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_203_bit at GPIO_PIN_CONTROL_203.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_204 absolute 0x40081210;
    sbit  PU_PD0_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B8;
    sbit  DIR_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_204_bit at GPIO_PIN_CONTROL_204.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_205 absolute 0x40081214;
    sbit  PU_PD0_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B8;
    sbit  DIR_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_205_bit at GPIO_PIN_CONTROL_205.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_206 absolute 0x40081218;
    sbit  PU_PD0_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B8;
    sbit  DIR_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_206_bit at GPIO_PIN_CONTROL_206.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_207 absolute 0x4008121C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B8;
    sbit  DIR_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_207_bit at GPIO_PIN_CONTROL_207.B24;

sfr far unsigned long   volatile GPIO_PORT_210_217    absolute 0x40081220;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_210 absolute 0x40081220;
    sbit  PU_PD0_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B8;
    sbit  DIR_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_210_bit at GPIO_PIN_CONTROL_210.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_211 absolute 0x40081224;
    sbit  PU_PD0_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B8;
    sbit  DIR_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_211_bit at GPIO_PIN_CONTROL_211.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_212 absolute 0x40081228;
    sbit  PU_PD0_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B8;
    sbit  DIR_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_212_bit at GPIO_PIN_CONTROL_212.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_213 absolute 0x4008122C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B8;
    sbit  DIR_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_213_bit at GPIO_PIN_CONTROL_213.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_214 absolute 0x40081230;
    sbit  PU_PD0_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B8;
    sbit  DIR_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_214_bit at GPIO_PIN_CONTROL_214.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_215 absolute 0x40081234;
    sbit  PU_PD0_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B8;
    sbit  DIR_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_215_bit at GPIO_PIN_CONTROL_215.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_216 absolute 0x40081238;
    sbit  PU_PD0_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B8;
    sbit  DIR_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_216_bit at GPIO_PIN_CONTROL_216.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_217 absolute 0x4008123C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B8;
    sbit  DIR_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_217_bit at GPIO_PIN_CONTROL_217.B24;

sfr far unsigned long   volatile GPIO_PORT_220_227    absolute 0x40081240;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_221 absolute 0x40081244;
    sbit  PU_PD0_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B8;
    sbit  DIR_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_221_bit at GPIO_PIN_CONTROL_221.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_222 absolute 0x40081248;
    sbit  PU_PD0_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B8;
    sbit  DIR_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_222_bit at GPIO_PIN_CONTROL_222.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_223 absolute 0x4008124C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B8;
    sbit  DIR_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_223_bit at GPIO_PIN_CONTROL_223.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_224 absolute 0x40081250;
    sbit  PU_PD0_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B8;
    sbit  DIR_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_224_bit at GPIO_PIN_CONTROL_224.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_225 absolute 0x40081254;
    sbit  PU_PD0_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B8;
    sbit  DIR_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_225_bit at GPIO_PIN_CONTROL_225.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_226 absolute 0x40081258;
    sbit  PU_PD0_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B8;
    sbit  DIR_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_226_bit at GPIO_PIN_CONTROL_226.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_227 absolute 0x4008125C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B8;
    sbit  DIR_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_227_bit at GPIO_PIN_CONTROL_227.B24;

sfr far unsigned long   volatile GPIO_PORT_230_237    absolute 0x40081260;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_230 absolute 0x40081260;
    sbit  PU_PD0_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B8;
    sbit  DIR_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_230_bit at GPIO_PIN_CONTROL_230.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_231 absolute 0x40081264;
    sbit  PU_PD0_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B8;
    sbit  DIR_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_231_bit at GPIO_PIN_CONTROL_231.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_232 absolute 0x40081268;
    sbit  PU_PD0_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B8;
    sbit  DIR_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_232_bit at GPIO_PIN_CONTROL_232.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_233 absolute 0x4008126C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B8;
    sbit  DIR_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_233_bit at GPIO_PIN_CONTROL_233.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_234 absolute 0x40081270;
    sbit  PU_PD0_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B8;
    sbit  DIR_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_234_bit at GPIO_PIN_CONTROL_234.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_235 absolute 0x40081274;
    sbit  PU_PD0_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B8;
    sbit  DIR_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_235_bit at GPIO_PIN_CONTROL_235.B24;

sfr far unsigned long   volatile GPIO_PORT_240_247    absolute 0x40081280;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_240 absolute 0x40081280;
    sbit  PU_PD0_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B8;
    sbit  DIR_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_240_bit at GPIO_PIN_CONTROL_240.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_241 absolute 0x40081284;
    sbit  PU_PD0_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B8;
    sbit  DIR_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_241_bit at GPIO_PIN_CONTROL_241.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_242 absolute 0x40081288;
    sbit  PU_PD0_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B8;
    sbit  DIR_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_242_bit at GPIO_PIN_CONTROL_242.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_243 absolute 0x4008128C;
    sbit  PU_PD0_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B8;
    sbit  DIR_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_243_bit at GPIO_PIN_CONTROL_243.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_244 absolute 0x40081290;
    sbit  PU_PD0_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B8;
    sbit  DIR_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_244_bit at GPIO_PIN_CONTROL_244.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_245 absolute 0x40081294;
    sbit  PU_PD0_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B8;
    sbit  DIR_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_245_bit at GPIO_PIN_CONTROL_245.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_246 absolute 0x40081298;
    sbit  PU_PD0_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B8;
    sbit  DIR_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_246_bit at GPIO_PIN_CONTROL_246.B24;

sfr far unsigned long   volatile GPIO_PORT_250_257    absolute 0x400812A0;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_250 absolute 0x400812A0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B8;
    sbit  DIR_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_250_bit at GPIO_PIN_CONTROL_250.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_253 absolute 0x400812AC;
    sbit  PU_PD0_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B8;
    sbit  DIR_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_253_bit at GPIO_PIN_CONTROL_253.B24;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_254 absolute 0x400812B0;
    sbit  PU_PD0_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B0;
    sbit  PU_PD1_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B1;
    sbit  PWR2_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B2;
    sbit  PWR3_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B3;
    sbit  INT_DET4_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B4;
    sbit  INT_DET5_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B5;
    sbit  INT_DET6_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B6;
    sbit  EDGE_EN_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B7;
    sbit  BUFFER_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B8;
    sbit  DIR_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B9;
    sbit  OUTPUT_WRITE_EN_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B10;
    sbit  POLARITY_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B11;
    sbit  MUX12_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B12;
    sbit  MUX13_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B13;
    sbit  OUTPUT_ALT_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B16;
    sbit  INPUT_GPIO_PIN_CONTROL_254_bit at GPIO_PIN_CONTROL_254.B24;

sfr far unsigned long   volatile GPIO_INPUT_000_036   absolute 0x40081300;
    sbit  GPIO_INPUT_PIN_001_bit at GPIO_INPUT_000_036.B1;
    sbit  GPIO_INPUT_PIN_002_bit at GPIO_INPUT_000_036.B2;
    sbit  GPIO_INPUT_PIN_003_bit at GPIO_INPUT_000_036.B3;
    sbit  GPIO_INPUT_PIN_004_bit at GPIO_INPUT_000_036.B4; 
    sbit  GPIO_INPUT_PIN_007_bit at GPIO_INPUT_000_036.B7;

    sbit  GPIO_INPUT_PIN_010_bit at GPIO_INPUT_000_036.B8;
    sbit  GPIO_INPUT_PIN_012_bit at GPIO_INPUT_000_036.B10;
    sbit  GPIO_INPUT_PIN_013_bit at GPIO_INPUT_000_036.B11;
    sbit  GPIO_INPUT_PIN_016_bit at GPIO_INPUT_000_036.B14;
    sbit  GPIO_INPUT_PIN_017_bit at GPIO_INPUT_000_036.B15;

    sbit  GPIO_INPUT_PIN_020_bit at GPIO_INPUT_000_036.B16;
    sbit  GPIO_INPUT_PIN_021_bit at GPIO_INPUT_000_036.B17;
    sbit  GPIO_INPUT_PIN_026_bit at GPIO_INPUT_000_036.B22;
    sbit  GPIO_INPUT_PIN_027_bit at GPIO_INPUT_000_036.B23;

    sbit  GPIO_INPUT_PIN_030_bit at GPIO_INPUT_000_036.B24;
    sbit  GPIO_INPUT_PIN_031_bit at GPIO_INPUT_000_036.B25;
    sbit  GPIO_INPUT_PIN_032_bit at GPIO_INPUT_000_036.B26;
    sbit  GPIO_INPUT_PIN_034_bit at GPIO_INPUT_000_036.B28;
    sbit  GPIO_INPUT_PIN_036_bit at GPIO_INPUT_000_036.B30;
        
sfr far unsigned long   volatile GPIO_INPUT_040_076   absolute 0x40081304;
    sbit  GPIO_INPUT_PIN_040_bit at GPIO_INPUT_040_076.B0;
    sbit  GPIO_INPUT_PIN_045_bit at GPIO_INPUT_040_076.B5;
    sbit  GPIO_INPUT_PIN_046_bit at GPIO_INPUT_040_076.B6;
    sbit  GPIO_INPUT_PIN_047_bit at GPIO_INPUT_040_076.B7;

    sbit  GPIO_INPUT_PIN_050_bit at GPIO_INPUT_040_076.B8;
    sbit  GPIO_INPUT_PIN_051_bit at GPIO_INPUT_040_076.B9;
    sbit  GPIO_INPUT_PIN_053_bit at GPIO_INPUT_040_076.B11;
    sbit  GPIO_INPUT_PIN_054_bit at GPIO_INPUT_040_076.B12;
    sbit  GPIO_INPUT_PIN_055_bit at GPIO_INPUT_040_076.B13;
    sbit  GPIO_INPUT_PIN_056_bit at GPIO_INPUT_040_076.B14;
        
sfr far unsigned long   volatile GPIO_INPUT_100_136   absolute 0x40081308;
    sbit  GPIO_INPUT_PIN_104_bit at GPIO_INPUT_100_136.B4;
    sbit  GPIO_INPUT_PIN_105_bit at GPIO_INPUT_100_136.B5;
    sbit  GPIO_INPUT_PIN_107_bit at GPIO_INPUT_100_136.B7;
               
    sbit  GPIO_INPUT_PIN_112_bit at GPIO_INPUT_100_136.B10;
    sbit  GPIO_INPUT_PIN_113_bit at GPIO_INPUT_100_136.B11;

    sbit  GPIO_INPUT_PIN_120_bit at GPIO_INPUT_100_136.B16;
    sbit  GPIO_INPUT_PIN_121_bit at GPIO_INPUT_100_136.B17;
    sbit  GPIO_INPUT_PIN_122_bit at GPIO_INPUT_100_136.B18;
    sbit  GPIO_INPUT_PIN_124_bit at GPIO_INPUT_100_136.B20;
    sbit  GPIO_INPUT_PIN_125_bit at GPIO_INPUT_100_136.B21;
    sbit  GPIO_INPUT_PIN_127_bit at GPIO_INPUT_100_136.B23;
               
    sbit  GPIO_INPUT_PIN_134_bit at GPIO_INPUT_100_136.B28;
    sbit  GPIO_INPUT_PIN_135_bit at GPIO_INPUT_100_136.B29;
        
sfr far unsigned long   volatile GPIO_INPUT_140_176   absolute 0x4008130C;
    sbit  GPIO_INPUT_PIN_140_bit at GPIO_INPUT_140_176.B0;
    sbit  GPIO_INPUT_PIN_145_bit at GPIO_INPUT_140_176.B5;
    sbit  GPIO_INPUT_PIN_146_bit at GPIO_INPUT_140_176.B6;
    sbit  GPIO_INPUT_PIN_147_bit at GPIO_INPUT_140_176.B7;
               
    sbit  GPIO_INPUT_PIN_150_bit at GPIO_INPUT_140_176.B8;
    sbit  GPIO_INPUT_PIN_154_bit at GPIO_INPUT_140_176.B12;
    sbit  GPIO_INPUT_PIN_155_bit at GPIO_INPUT_140_176.B13;
    sbit  GPIO_INPUT_PIN_156_bit at GPIO_INPUT_140_176.B14;
    sbit  GPIO_INPUT_PIN_157_bit at GPIO_INPUT_140_176.B15;
               
    sbit  GPIO_INPUT_PIN_162_bit at GPIO_INPUT_140_176.B18;
    sbit  GPIO_INPUT_PIN_163_bit at GPIO_INPUT_140_176.B19;
    sbit  GPIO_INPUT_PIN_165_bit at GPIO_INPUT_140_176.B21;
               
    sbit  GPIO_INPUT_PIN_170_bit at GPIO_INPUT_140_176.B24;
    sbit  GPIO_INPUT_PIN_171_bit at GPIO_INPUT_140_176.B25;
        
sfr far unsigned long   volatile GPIO_INPUT_200_236   absolute 0x40081310;
    sbit  GPIO_INPUT_PIN_200_bit at GPIO_INPUT_200_236.B0;
    sbit  GPIO_INPUT_PIN_201_bit at GPIO_INPUT_200_236.B1;
    sbit  GPIO_INPUT_PIN_202_bit at GPIO_INPUT_200_236.B2;
    sbit  GPIO_INPUT_PIN_203_bit at GPIO_INPUT_200_236.B3;
    sbit  GPIO_INPUT_PIN_204_bit at GPIO_INPUT_200_236.B4;
               
    sbit  GPIO_INPUT_PIN_223_bit at GPIO_INPUT_200_236.B19;
    sbit  GPIO_INPUT_PIN_224_bit at GPIO_INPUT_200_236.B20;
    sbit  GPIO_INPUT_PIN_225_bit at GPIO_INPUT_200_236.B21;
    sbit  GPIO_INPUT_PIN_227_bit at GPIO_INPUT_200_236.B23;
        
sfr far unsigned long   volatile GPIO_INPUT_240_276   absolute 0x40081314;
sfr far unsigned long   volatile GPIO_OUTPUT_000_036  absolute 0x40081380;
    sbit  GPIO_OUTPUT_PIN_001_bit at GPIO_OUTPUT_000_036.B1;
    sbit  GPIO_OUTPUT_PIN_002_bit at GPIO_OUTPUT_000_036.B2;
    sbit  GPIO_OUTPUT_PIN_003_bit at GPIO_OUTPUT_000_036.B3;
    sbit  GPIO_OUTPUT_PIN_004_bit at GPIO_OUTPUT_000_036.B4;
    sbit  GPIO_OUTPUT_PIN_007_bit at GPIO_OUTPUT_000_036.B7;

    sbit  GPIO_OUTPUT_PIN_010_bit at GPIO_OUTPUT_000_036.B8;
    sbit  GPIO_OUTPUT_PIN_012_bit at GPIO_OUTPUT_000_036.B10;
    sbit  GPIO_OUTPUT_PIN_013_bit at GPIO_OUTPUT_000_036.B11;
    sbit  GPIO_OUTPUT_PIN_016_bit at GPIO_OUTPUT_000_036.B14;
    sbit  GPIO_OUTPUT_PIN_017_bit at GPIO_OUTPUT_000_036.B15;

    sbit  GPIO_OUTPUT_PIN_020_bit at GPIO_OUTPUT_000_036.B16;
    sbit  GPIO_OUTPUT_PIN_021_bit at GPIO_OUTPUT_000_036.B17;
    sbit  GPIO_OUTPUT_PIN_026_bit at GPIO_OUTPUT_000_036.B22;
    sbit  GPIO_OUTPUT_PIN_027_bit at GPIO_OUTPUT_000_036.B23;

    sbit  GPIO_OUTPUT_PIN_030_bit at GPIO_OUTPUT_000_036.B24;
    sbit  GPIO_OUTPUT_PIN_031_bit at GPIO_OUTPUT_000_036.B25;
    sbit  GPIO_OUTPUT_PIN_032_bit at GPIO_OUTPUT_000_036.B26;
    sbit  GPIO_OUTPUT_PIN_034_bit at GPIO_OUTPUT_000_036.B28;
    sbit  GPIO_OUTPUT_PIN_036_bit at GPIO_OUTPUT_000_036.B30;
        
sfr far unsigned long   volatile GPIO_OUTPUT_040_076  absolute 0x40081384;
    sbit  GPIO_OUTPUT_PIN_040_bit at GPIO_OUTPUT_040_076.B0;
    sbit  GPIO_OUTPUT_PIN_045_bit at GPIO_OUTPUT_040_076.B5;
    sbit  GPIO_OUTPUT_PIN_046_bit at GPIO_OUTPUT_040_076.B6;
    sbit  GPIO_OUTPUT_PIN_047_bit at GPIO_OUTPUT_040_076.B7;

    sbit  GPIO_OUTPUT_PIN_050_bit at GPIO_OUTPUT_040_076.B8;
    sbit  GPIO_OUTPUT_PIN_051_bit at GPIO_OUTPUT_040_076.B9;
    sbit  GPIO_OUTPUT_PIN_053_bit at GPIO_OUTPUT_040_076.B11;
    sbit  GPIO_OUTPUT_PIN_054_bit at GPIO_OUTPUT_040_076.B12;
    sbit  GPIO_OUTPUT_PIN_055_bit at GPIO_OUTPUT_040_076.B13;
    sbit  GPIO_OUTPUT_PIN_056_bit at GPIO_OUTPUT_040_076.B14;
        
sfr far unsigned long   volatile GPIO_OUTPUT_100_136  absolute 0x40081388;
    sbit  GPIO_OUTPUT_PIN_104_bit at GPIO_OUTPUT_100_136.B4;
    sbit  GPIO_OUTPUT_PIN_105_bit at GPIO_OUTPUT_100_136.B5;
    sbit  GPIO_OUTPUT_PIN_107_bit at GPIO_OUTPUT_100_136.B7;

    sbit  GPIO_OUTPUT_PIN_112_bit at GPIO_OUTPUT_100_136.B10;
    sbit  GPIO_OUTPUT_PIN_113_bit at GPIO_OUTPUT_100_136.B11;

    sbit  GPIO_OUTPUT_PIN_120_bit at GPIO_OUTPUT_100_136.B16;
    sbit  GPIO_OUTPUT_PIN_121_bit at GPIO_OUTPUT_100_136.B17;
    sbit  GPIO_OUTPUT_PIN_122_bit at GPIO_OUTPUT_100_136.B18;
    sbit  GPIO_OUTPUT_PIN_124_bit at GPIO_OUTPUT_100_136.B20;
    sbit  GPIO_OUTPUT_PIN_125_bit at GPIO_OUTPUT_100_136.B21;
    sbit  GPIO_OUTPUT_PIN_127_bit at GPIO_OUTPUT_100_136.B23;

    sbit  GPIO_OUTPUT_PIN_134_bit at GPIO_OUTPUT_100_136.B28;
    sbit  GPIO_OUTPUT_PIN_135_bit at GPIO_OUTPUT_100_136.B29;
        
sfr far unsigned long   volatile GPIO_OUTPUT_140_176  absolute 0x4008138C;
    sbit  GPIO_OUTPUT_PIN_140_bit at GPIO_OUTPUT_140_176.B0;
    sbit  GPIO_OUTPUT_PIN_145_bit at GPIO_OUTPUT_140_176.B5;
    sbit  GPIO_OUTPUT_PIN_146_bit at GPIO_OUTPUT_140_176.B6;
    sbit  GPIO_OUTPUT_PIN_147_bit at GPIO_OUTPUT_140_176.B7;

    sbit  GPIO_OUTPUT_PIN_150_bit at GPIO_OUTPUT_140_176.B8;
    sbit  GPIO_OUTPUT_PIN_154_bit at GPIO_OUTPUT_140_176.B12;
    sbit  GPIO_OUTPUT_PIN_155_bit at GPIO_OUTPUT_140_176.B13;
    sbit  GPIO_OUTPUT_PIN_156_bit at GPIO_OUTPUT_140_176.B14;
    sbit  GPIO_OUTPUT_PIN_157_bit at GPIO_OUTPUT_140_176.B15;

    sbit  GPIO_OUTPUT_PIN_162_bit at GPIO_OUTPUT_140_176.B18;
    sbit  GPIO_OUTPUT_PIN_163_bit at GPIO_OUTPUT_140_176.B19;
    sbit  GPIO_OUTPUT_PIN_165_bit at GPIO_OUTPUT_140_176.B21;

    sbit  GPIO_OUTPUT_PIN_170_bit at GPIO_OUTPUT_140_176.B24;
    sbit  GPIO_OUTPUT_PIN_171_bit at GPIO_OUTPUT_140_176.B25;
        
sfr far unsigned long   volatile GPIO_OUTPUT_200_236  absolute 0x40081390;
    sbit  GPIO_OUTPUT_PIN_200_bit at GPIO_OUTPUT_200_236.B0;
    sbit  GPIO_OUTPUT_PIN_201_bit at GPIO_OUTPUT_200_236.B1;
    sbit  GPIO_OUTPUT_PIN_202_bit at GPIO_OUTPUT_200_236.B2;
    sbit  GPIO_OUTPUT_PIN_203_bit at GPIO_OUTPUT_200_236.B3;
    sbit  GPIO_OUTPUT_PIN_204_bit at GPIO_OUTPUT_200_236.B4;

    sbit  GPIO_OUTPUT_PIN_223_bit at GPIO_OUTPUT_200_236.B19;
    sbit  GPIO_OUTPUT_PIN_224_bit at GPIO_OUTPUT_200_236.B20;
    sbit  GPIO_OUTPUT_PIN_225_bit at GPIO_OUTPUT_200_236.B21;
    sbit  GPIO_OUTPUT_PIN_227_bit at GPIO_OUTPUT_200_236.B23;
sfr far unsigned long   volatile GPIO_OUTPUT_240_276  absolute 0x40081394;
sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_000 absolute 0x40081500;
    const register unsigned short int SLEW_RATE = 0;
    sbit  SLEW_RATE_bit at GPIO_PIN_CONTROL_2_000.B0;
    const register unsigned short int DRIVE_STRENGTH4 = 4;
    sbit  DRIVE_STRENGTH4_bit at GPIO_PIN_CONTROL_2_000.B4;
    const register unsigned short int DRIVE_STRENGTH5 = 5;
    sbit  DRIVE_STRENGTH5_bit at GPIO_PIN_CONTROL_2_000.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_001 absolute 0x40081504;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_001_bit at GPIO_PIN_CONTROL_2_001.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_001_bit at GPIO_PIN_CONTROL_2_001.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_001_bit at GPIO_PIN_CONTROL_2_001.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_002 absolute 0x40081508;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_002_bit at GPIO_PIN_CONTROL_2_002.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_002_bit at GPIO_PIN_CONTROL_2_002.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_002_bit at GPIO_PIN_CONTROL_2_002.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_003 absolute 0x4008150C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_003_bit at GPIO_PIN_CONTROL_2_003.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_003_bit at GPIO_PIN_CONTROL_2_003.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_003_bit at GPIO_PIN_CONTROL_2_003.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_004 absolute 0x40081510;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_004_bit at GPIO_PIN_CONTROL_2_004.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_004_bit at GPIO_PIN_CONTROL_2_004.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_004_bit at GPIO_PIN_CONTROL_2_004.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_005 absolute 0x40081514;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_005_bit at GPIO_PIN_CONTROL_2_005.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_005_bit at GPIO_PIN_CONTROL_2_005.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_005_bit at GPIO_PIN_CONTROL_2_005.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_006 absolute 0x40081518;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_006_bit at GPIO_PIN_CONTROL_2_006.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_006_bit at GPIO_PIN_CONTROL_2_006.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_006_bit at GPIO_PIN_CONTROL_2_006.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_007 absolute 0x4008151C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_007_bit at GPIO_PIN_CONTROL_2_007.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_007_bit at GPIO_PIN_CONTROL_2_007.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_007_bit at GPIO_PIN_CONTROL_2_007.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_010 absolute 0x40081520;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_010_bit at GPIO_PIN_CONTROL_2_010.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_010_bit at GPIO_PIN_CONTROL_2_010.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_010_bit at GPIO_PIN_CONTROL_2_010.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_011 absolute 0x40081524;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_011_bit at GPIO_PIN_CONTROL_2_011.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_011_bit at GPIO_PIN_CONTROL_2_011.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_011_bit at GPIO_PIN_CONTROL_2_011.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_012 absolute 0x40081528;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_012_bit at GPIO_PIN_CONTROL_2_012.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_012_bit at GPIO_PIN_CONTROL_2_012.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_012_bit at GPIO_PIN_CONTROL_2_012.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_013 absolute 0x4008152C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_013_bit at GPIO_PIN_CONTROL_2_013.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_013_bit at GPIO_PIN_CONTROL_2_013.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_013_bit at GPIO_PIN_CONTROL_2_013.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_014 absolute 0x40081530;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_014_bit at GPIO_PIN_CONTROL_2_014.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_014_bit at GPIO_PIN_CONTROL_2_014.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_014_bit at GPIO_PIN_CONTROL_2_014.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_015 absolute 0x40081534;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_015_bit at GPIO_PIN_CONTROL_2_015.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_015_bit at GPIO_PIN_CONTROL_2_015.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_015_bit at GPIO_PIN_CONTROL_2_015.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_016 absolute 0x40081538;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_016_bit at GPIO_PIN_CONTROL_2_016.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_016_bit at GPIO_PIN_CONTROL_2_016.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_016_bit at GPIO_PIN_CONTROL_2_016.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_017 absolute 0x4008153C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_017_bit at GPIO_PIN_CONTROL_2_017.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_017_bit at GPIO_PIN_CONTROL_2_017.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_017_bit at GPIO_PIN_CONTROL_2_017.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_020 absolute 0x40081540;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_020_bit at GPIO_PIN_CONTROL_2_020.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_020_bit at GPIO_PIN_CONTROL_2_020.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_020_bit at GPIO_PIN_CONTROL_2_020.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_021 absolute 0x40081544;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_021_bit at GPIO_PIN_CONTROL_2_021.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_021_bit at GPIO_PIN_CONTROL_2_021.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_021_bit at GPIO_PIN_CONTROL_2_021.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_022 absolute 0x40081548;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_022_bit at GPIO_PIN_CONTROL_2_022.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_022_bit at GPIO_PIN_CONTROL_2_022.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_022_bit at GPIO_PIN_CONTROL_2_022.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_023 absolute 0x4008154C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_023_bit at GPIO_PIN_CONTROL_2_023.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_023_bit at GPIO_PIN_CONTROL_2_023.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_023_bit at GPIO_PIN_CONTROL_2_023.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_024 absolute 0x40081550;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_024_bit at GPIO_PIN_CONTROL_2_024.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_024_bit at GPIO_PIN_CONTROL_2_024.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_024_bit at GPIO_PIN_CONTROL_2_024.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_025 absolute 0x40081554;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_025_bit at GPIO_PIN_CONTROL_2_025.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_025_bit at GPIO_PIN_CONTROL_2_025.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_025_bit at GPIO_PIN_CONTROL_2_025.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_026 absolute 0x40081558;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_026_bit at GPIO_PIN_CONTROL_2_026.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_026_bit at GPIO_PIN_CONTROL_2_026.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_026_bit at GPIO_PIN_CONTROL_2_026.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_027 absolute 0x4008155C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_027_bit at GPIO_PIN_CONTROL_2_027.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_027_bit at GPIO_PIN_CONTROL_2_027.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_027_bit at GPIO_PIN_CONTROL_2_027.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_030 absolute 0x40081560;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_030_bit at GPIO_PIN_CONTROL_2_030.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_030_bit at GPIO_PIN_CONTROL_2_030.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_030_bit at GPIO_PIN_CONTROL_2_030.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_031 absolute 0x40081564;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_031_bit at GPIO_PIN_CONTROL_2_031.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_031_bit at GPIO_PIN_CONTROL_2_031.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_031_bit at GPIO_PIN_CONTROL_2_031.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_032 absolute 0x40081568;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_032_bit at GPIO_PIN_CONTROL_2_032.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_032_bit at GPIO_PIN_CONTROL_2_032.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_032_bit at GPIO_PIN_CONTROL_2_032.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_033 absolute 0x4008156C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_033_bit at GPIO_PIN_CONTROL_2_033.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_033_bit at GPIO_PIN_CONTROL_2_033.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_033_bit at GPIO_PIN_CONTROL_2_033.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_034 absolute 0x40081570;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_034_bit at GPIO_PIN_CONTROL_2_034.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_034_bit at GPIO_PIN_CONTROL_2_034.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_034_bit at GPIO_PIN_CONTROL_2_034.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_035 absolute 0x40081574;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_035_bit at GPIO_PIN_CONTROL_2_035.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_035_bit at GPIO_PIN_CONTROL_2_035.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_035_bit at GPIO_PIN_CONTROL_2_035.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_036 absolute 0x40081578;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_036_bit at GPIO_PIN_CONTROL_2_036.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_036_bit at GPIO_PIN_CONTROL_2_036.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_036_bit at GPIO_PIN_CONTROL_2_036.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_040 absolute 0x40081580;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_040_bit at GPIO_PIN_CONTROL_2_040.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_040_bit at GPIO_PIN_CONTROL_2_040.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_040_bit at GPIO_PIN_CONTROL_2_040.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_041 absolute 0x40081584;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_041_bit at GPIO_PIN_CONTROL_2_041.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_041_bit at GPIO_PIN_CONTROL_2_041.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_041_bit at GPIO_PIN_CONTROL_2_041.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_042 absolute 0x40081588;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_042_bit at GPIO_PIN_CONTROL_2_042.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_042_bit at GPIO_PIN_CONTROL_2_042.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_042_bit at GPIO_PIN_CONTROL_2_042.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_043 absolute 0x4008158C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_043_bit at GPIO_PIN_CONTROL_2_043.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_043_bit at GPIO_PIN_CONTROL_2_043.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_043_bit at GPIO_PIN_CONTROL_2_043.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_044 absolute 0x40081590;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_044_bit at GPIO_PIN_CONTROL_2_044.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_044_bit at GPIO_PIN_CONTROL_2_044.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_044_bit at GPIO_PIN_CONTROL_2_044.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_045 absolute 0x40081594;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_045_bit at GPIO_PIN_CONTROL_2_045.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_045_bit at GPIO_PIN_CONTROL_2_045.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_045_bit at GPIO_PIN_CONTROL_2_045.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_046 absolute 0x40081598;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_046_bit at GPIO_PIN_CONTROL_2_046.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_046_bit at GPIO_PIN_CONTROL_2_046.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_046_bit at GPIO_PIN_CONTROL_2_046.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_047 absolute 0x4008159C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_047_bit at GPIO_PIN_CONTROL_2_047.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_047_bit at GPIO_PIN_CONTROL_2_047.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_047_bit at GPIO_PIN_CONTROL_2_047.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_050 absolute 0x400815A0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_050_bit at GPIO_PIN_CONTROL_2_050.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_050_bit at GPIO_PIN_CONTROL_2_050.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_050_bit at GPIO_PIN_CONTROL_2_050.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_051 absolute 0x400815A4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_051_bit at GPIO_PIN_CONTROL_2_051.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_051_bit at GPIO_PIN_CONTROL_2_051.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_051_bit at GPIO_PIN_CONTROL_2_051.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_052 absolute 0x400815A8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_052_bit at GPIO_PIN_CONTROL_2_052.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_052_bit at GPIO_PIN_CONTROL_2_052.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_052_bit at GPIO_PIN_CONTROL_2_052.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_053 absolute 0x400815AC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_053_bit at GPIO_PIN_CONTROL_2_053.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_053_bit at GPIO_PIN_CONTROL_2_053.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_053_bit at GPIO_PIN_CONTROL_2_053.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_054 absolute 0x400815B0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_054_bit at GPIO_PIN_CONTROL_2_054.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_054_bit at GPIO_PIN_CONTROL_2_054.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_054_bit at GPIO_PIN_CONTROL_2_054.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_055 absolute 0x400815B4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_055_bit at GPIO_PIN_CONTROL_2_055.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_055_bit at GPIO_PIN_CONTROL_2_055.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_055_bit at GPIO_PIN_CONTROL_2_055.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_056 absolute 0x400815B8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_056_bit at GPIO_PIN_CONTROL_2_056.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_056_bit at GPIO_PIN_CONTROL_2_056.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_056_bit at GPIO_PIN_CONTROL_2_056.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_057 absolute 0x400815BC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_057_bit at GPIO_PIN_CONTROL_2_057.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_057_bit at GPIO_PIN_CONTROL_2_057.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_057_bit at GPIO_PIN_CONTROL_2_057.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_060 absolute 0x400815C0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_060_bit at GPIO_PIN_CONTROL_2_060.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_060_bit at GPIO_PIN_CONTROL_2_060.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_060_bit at GPIO_PIN_CONTROL_2_060.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_061 absolute 0x400815C4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_061_bit at GPIO_PIN_CONTROL_2_061.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_061_bit at GPIO_PIN_CONTROL_2_061.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_061_bit at GPIO_PIN_CONTROL_2_061.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_062 absolute 0x400815C8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_062_bit at GPIO_PIN_CONTROL_2_062.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_062_bit at GPIO_PIN_CONTROL_2_062.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_062_bit at GPIO_PIN_CONTROL_2_062.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_063 absolute 0x400815CC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_063_bit at GPIO_PIN_CONTROL_2_063.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_063_bit at GPIO_PIN_CONTROL_2_063.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_063_bit at GPIO_PIN_CONTROL_2_063.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_064 absolute 0x400815D0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_064_bit at GPIO_PIN_CONTROL_2_064.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_064_bit at GPIO_PIN_CONTROL_2_064.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_064_bit at GPIO_PIN_CONTROL_2_064.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_065 absolute 0x400815D4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_065_bit at GPIO_PIN_CONTROL_2_065.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_065_bit at GPIO_PIN_CONTROL_2_065.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_065_bit at GPIO_PIN_CONTROL_2_065.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_066 absolute 0x400815D8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_066_bit at GPIO_PIN_CONTROL_2_066.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_066_bit at GPIO_PIN_CONTROL_2_066.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_066_bit at GPIO_PIN_CONTROL_2_066.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_067 absolute 0x400815DC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_067_bit at GPIO_PIN_CONTROL_2_067.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_067_bit at GPIO_PIN_CONTROL_2_067.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_067_bit at GPIO_PIN_CONTROL_2_067.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_070 absolute 0x400815E0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_070_bit at GPIO_PIN_CONTROL_2_070.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_070_bit at GPIO_PIN_CONTROL_2_070.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_070_bit at GPIO_PIN_CONTROL_2_070.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_071 absolute 0x400815E4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_071_bit at GPIO_PIN_CONTROL_2_071.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_071_bit at GPIO_PIN_CONTROL_2_071.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_071_bit at GPIO_PIN_CONTROL_2_071.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_072 absolute 0x400815E8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_072_bit at GPIO_PIN_CONTROL_2_072.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_072_bit at GPIO_PIN_CONTROL_2_072.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_072_bit at GPIO_PIN_CONTROL_2_072.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_073 absolute 0x400815EC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_073_bit at GPIO_PIN_CONTROL_2_073.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_073_bit at GPIO_PIN_CONTROL_2_073.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_073_bit at GPIO_PIN_CONTROL_2_073.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_074 absolute 0x400815F0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_074_bit at GPIO_PIN_CONTROL_2_074.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_074_bit at GPIO_PIN_CONTROL_2_074.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_074_bit at GPIO_PIN_CONTROL_2_074.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_075 absolute 0x400815F4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_075_bit at GPIO_PIN_CONTROL_2_075.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_075_bit at GPIO_PIN_CONTROL_2_075.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_075_bit at GPIO_PIN_CONTROL_2_075.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_076 absolute 0x400815F8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_076_bit at GPIO_PIN_CONTROL_2_076.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_076_bit at GPIO_PIN_CONTROL_2_076.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_076_bit at GPIO_PIN_CONTROL_2_076.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_100 absolute 0x40081600;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_100_bit at GPIO_PIN_CONTROL_2_100.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_100_bit at GPIO_PIN_CONTROL_2_100.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_100_bit at GPIO_PIN_CONTROL_2_100.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_101 absolute 0x40081604;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_101_bit at GPIO_PIN_CONTROL_2_101.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_101_bit at GPIO_PIN_CONTROL_2_101.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_101_bit at GPIO_PIN_CONTROL_2_101.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_102 absolute 0x40081608;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_102_bit at GPIO_PIN_CONTROL_2_102.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_102_bit at GPIO_PIN_CONTROL_2_102.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_102_bit at GPIO_PIN_CONTROL_2_102.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_103 absolute 0x4008160C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_103_bit at GPIO_PIN_CONTROL_2_103.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_103_bit at GPIO_PIN_CONTROL_2_103.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_103_bit at GPIO_PIN_CONTROL_2_103.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_104 absolute 0x40081610;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_104_bit at GPIO_PIN_CONTROL_2_104.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_104_bit at GPIO_PIN_CONTROL_2_104.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_104_bit at GPIO_PIN_CONTROL_2_104.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_105 absolute 0x40081614;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_105_bit at GPIO_PIN_CONTROL_2_105.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_105_bit at GPIO_PIN_CONTROL_2_105.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_105_bit at GPIO_PIN_CONTROL_2_105.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_106 absolute 0x40081618;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_106_bit at GPIO_PIN_CONTROL_2_106.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_106_bit at GPIO_PIN_CONTROL_2_106.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_106_bit at GPIO_PIN_CONTROL_2_106.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_107 absolute 0x4008161C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_107_bit at GPIO_PIN_CONTROL_2_107.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_107_bit at GPIO_PIN_CONTROL_2_107.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_107_bit at GPIO_PIN_CONTROL_2_107.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_110 absolute 0x40081620;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_110_bit at GPIO_PIN_CONTROL_2_110.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_110_bit at GPIO_PIN_CONTROL_2_110.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_110_bit at GPIO_PIN_CONTROL_2_110.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_111 absolute 0x40081624;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_111_bit at GPIO_PIN_CONTROL_2_111.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_111_bit at GPIO_PIN_CONTROL_2_111.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_111_bit at GPIO_PIN_CONTROL_2_111.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_112 absolute 0x40081628;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_112_bit at GPIO_PIN_CONTROL_2_112.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_112_bit at GPIO_PIN_CONTROL_2_112.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_112_bit at GPIO_PIN_CONTROL_2_112.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_113 absolute 0x4008162C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_113_bit at GPIO_PIN_CONTROL_2_113.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_113_bit at GPIO_PIN_CONTROL_2_113.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_113_bit at GPIO_PIN_CONTROL_2_113.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_114 absolute 0x40081630;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_114_bit at GPIO_PIN_CONTROL_2_114.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_114_bit at GPIO_PIN_CONTROL_2_114.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_114_bit at GPIO_PIN_CONTROL_2_114.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_115 absolute 0x40081634;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_115_bit at GPIO_PIN_CONTROL_2_115.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_115_bit at GPIO_PIN_CONTROL_2_115.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_115_bit at GPIO_PIN_CONTROL_2_115.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_116 absolute 0x40081638;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_116_bit at GPIO_PIN_CONTROL_2_116.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_116_bit at GPIO_PIN_CONTROL_2_116.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_116_bit at GPIO_PIN_CONTROL_2_116.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_117 absolute 0x4008163C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_117_bit at GPIO_PIN_CONTROL_2_117.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_117_bit at GPIO_PIN_CONTROL_2_117.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_117_bit at GPIO_PIN_CONTROL_2_117.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_120 absolute 0x40081640;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_120_bit at GPIO_PIN_CONTROL_2_120.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_120_bit at GPIO_PIN_CONTROL_2_120.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_120_bit at GPIO_PIN_CONTROL_2_120.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_121 absolute 0x40081644;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_121_bit at GPIO_PIN_CONTROL_2_121.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_121_bit at GPIO_PIN_CONTROL_2_121.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_121_bit at GPIO_PIN_CONTROL_2_121.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_122 absolute 0x40081648;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_122_bit at GPIO_PIN_CONTROL_2_122.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_122_bit at GPIO_PIN_CONTROL_2_122.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_122_bit at GPIO_PIN_CONTROL_2_122.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_123 absolute 0x4008164C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_123_bit at GPIO_PIN_CONTROL_2_123.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_123_bit at GPIO_PIN_CONTROL_2_123.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_123_bit at GPIO_PIN_CONTROL_2_123.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_124 absolute 0x40081650;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_124_bit at GPIO_PIN_CONTROL_2_124.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_124_bit at GPIO_PIN_CONTROL_2_124.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_124_bit at GPIO_PIN_CONTROL_2_124.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_125 absolute 0x40081654;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_125_bit at GPIO_PIN_CONTROL_2_125.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_125_bit at GPIO_PIN_CONTROL_2_125.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_125_bit at GPIO_PIN_CONTROL_2_125.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_126 absolute 0x40081658;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_126_bit at GPIO_PIN_CONTROL_2_126.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_126_bit at GPIO_PIN_CONTROL_2_126.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_126_bit at GPIO_PIN_CONTROL_2_126.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_127 absolute 0x4008165C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_127_bit at GPIO_PIN_CONTROL_2_127.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_127_bit at GPIO_PIN_CONTROL_2_127.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_127_bit at GPIO_PIN_CONTROL_2_127.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_130 absolute 0x40081660;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_130_bit at GPIO_PIN_CONTROL_2_130.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_130_bit at GPIO_PIN_CONTROL_2_130.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_130_bit at GPIO_PIN_CONTROL_2_130.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_131 absolute 0x40081664;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_131_bit at GPIO_PIN_CONTROL_2_131.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_131_bit at GPIO_PIN_CONTROL_2_131.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_131_bit at GPIO_PIN_CONTROL_2_131.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_132 absolute 0x40081668;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_132_bit at GPIO_PIN_CONTROL_2_132.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_132_bit at GPIO_PIN_CONTROL_2_132.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_132_bit at GPIO_PIN_CONTROL_2_132.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_133 absolute 0x4008166C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_133_bit at GPIO_PIN_CONTROL_2_133.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_133_bit at GPIO_PIN_CONTROL_2_133.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_133_bit at GPIO_PIN_CONTROL_2_133.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_134 absolute 0x40081670;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_134_bit at GPIO_PIN_CONTROL_2_134.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_134_bit at GPIO_PIN_CONTROL_2_134.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_134_bit at GPIO_PIN_CONTROL_2_134.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_135 absolute 0x40081674;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_135_bit at GPIO_PIN_CONTROL_2_135.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_135_bit at GPIO_PIN_CONTROL_2_135.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_135_bit at GPIO_PIN_CONTROL_2_135.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_140 absolute 0x40081680;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_140_bit at GPIO_PIN_CONTROL_2_140.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_140_bit at GPIO_PIN_CONTROL_2_140.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_140_bit at GPIO_PIN_CONTROL_2_140.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_141 absolute 0x40081684;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_141_bit at GPIO_PIN_CONTROL_2_141.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_141_bit at GPIO_PIN_CONTROL_2_141.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_141_bit at GPIO_PIN_CONTROL_2_141.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_142 absolute 0x40081688;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_142_bit at GPIO_PIN_CONTROL_2_142.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_142_bit at GPIO_PIN_CONTROL_2_142.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_142_bit at GPIO_PIN_CONTROL_2_142.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_143 absolute 0x4008168C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_143_bit at GPIO_PIN_CONTROL_2_143.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_143_bit at GPIO_PIN_CONTROL_2_143.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_143_bit at GPIO_PIN_CONTROL_2_143.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_144 absolute 0x40081690;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_144_bit at GPIO_PIN_CONTROL_2_144.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_144_bit at GPIO_PIN_CONTROL_2_144.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_144_bit at GPIO_PIN_CONTROL_2_144.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_145 absolute 0x40081694;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_145_bit at GPIO_PIN_CONTROL_2_145.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_145_bit at GPIO_PIN_CONTROL_2_145.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_145_bit at GPIO_PIN_CONTROL_2_145.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_146 absolute 0x40081698;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_146_bit at GPIO_PIN_CONTROL_2_146.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_146_bit at GPIO_PIN_CONTROL_2_146.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_146_bit at GPIO_PIN_CONTROL_2_146.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_147 absolute 0x4008169C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_147_bit at GPIO_PIN_CONTROL_2_147.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_147_bit at GPIO_PIN_CONTROL_2_147.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_147_bit at GPIO_PIN_CONTROL_2_147.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_150 absolute 0x400816A0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_150_bit at GPIO_PIN_CONTROL_2_150.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_150_bit at GPIO_PIN_CONTROL_2_150.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_150_bit at GPIO_PIN_CONTROL_2_150.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_151 absolute 0x400816A4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_151_bit at GPIO_PIN_CONTROL_2_151.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_151_bit at GPIO_PIN_CONTROL_2_151.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_151_bit at GPIO_PIN_CONTROL_2_151.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_152 absolute 0x400816A8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_152_bit at GPIO_PIN_CONTROL_2_152.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_152_bit at GPIO_PIN_CONTROL_2_152.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_152_bit at GPIO_PIN_CONTROL_2_152.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_153 absolute 0x400816AC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_153_bit at GPIO_PIN_CONTROL_2_153.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_153_bit at GPIO_PIN_CONTROL_2_153.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_153_bit at GPIO_PIN_CONTROL_2_153.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_154 absolute 0x400816B0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_154_bit at GPIO_PIN_CONTROL_2_154.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_154_bit at GPIO_PIN_CONTROL_2_154.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_154_bit at GPIO_PIN_CONTROL_2_154.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_155 absolute 0x400816B4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_155_bit at GPIO_PIN_CONTROL_2_155.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_155_bit at GPIO_PIN_CONTROL_2_155.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_155_bit at GPIO_PIN_CONTROL_2_155.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_156 absolute 0x400816B8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_156_bit at GPIO_PIN_CONTROL_2_156.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_156_bit at GPIO_PIN_CONTROL_2_156.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_156_bit at GPIO_PIN_CONTROL_2_156.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_157 absolute 0x400816BC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_157_bit at GPIO_PIN_CONTROL_2_157.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_157_bit at GPIO_PIN_CONTROL_2_157.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_157_bit at GPIO_PIN_CONTROL_2_157.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_160 absolute 0x400816C0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_160_bit at GPIO_PIN_CONTROL_2_160.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_160_bit at GPIO_PIN_CONTROL_2_160.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_160_bit at GPIO_PIN_CONTROL_2_160.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_161 absolute 0x400816C4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_161_bit at GPIO_PIN_CONTROL_2_161.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_161_bit at GPIO_PIN_CONTROL_2_161.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_161_bit at GPIO_PIN_CONTROL_2_161.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_162 absolute 0x400816C8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_162_bit at GPIO_PIN_CONTROL_2_162.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_162_bit at GPIO_PIN_CONTROL_2_162.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_162_bit at GPIO_PIN_CONTROL_2_162.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_163 absolute 0x400816CC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_163_bit at GPIO_PIN_CONTROL_2_163.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_163_bit at GPIO_PIN_CONTROL_2_163.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_163_bit at GPIO_PIN_CONTROL_2_163.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_164 absolute 0x400816D0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_164_bit at GPIO_PIN_CONTROL_2_164.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_164_bit at GPIO_PIN_CONTROL_2_164.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_164_bit at GPIO_PIN_CONTROL_2_164.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_165 absolute 0x400816D4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_165_bit at GPIO_PIN_CONTROL_2_165.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_165_bit at GPIO_PIN_CONTROL_2_165.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_165_bit at GPIO_PIN_CONTROL_2_165.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_166 absolute 0x400816D8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_166_bit at GPIO_PIN_CONTROL_2_166.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_166_bit at GPIO_PIN_CONTROL_2_166.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_166_bit at GPIO_PIN_CONTROL_2_166.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_167 absolute 0x400816DC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_167_bit at GPIO_PIN_CONTROL_2_167.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_167_bit at GPIO_PIN_CONTROL_2_167.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_167_bit at GPIO_PIN_CONTROL_2_167.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_170 absolute 0x400816E0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_170_bit at GPIO_PIN_CONTROL_2_170.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_170_bit at GPIO_PIN_CONTROL_2_170.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_170_bit at GPIO_PIN_CONTROL_2_170.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_171 absolute 0x400816E4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_171_bit at GPIO_PIN_CONTROL_2_171.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_171_bit at GPIO_PIN_CONTROL_2_171.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_171_bit at GPIO_PIN_CONTROL_2_171.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_172 absolute 0x400816E8;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_172_bit at GPIO_PIN_CONTROL_2_172.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_172_bit at GPIO_PIN_CONTROL_2_172.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_172_bit at GPIO_PIN_CONTROL_2_172.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_173 absolute 0x400816EC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_173_bit at GPIO_PIN_CONTROL_2_173.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_173_bit at GPIO_PIN_CONTROL_2_173.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_173_bit at GPIO_PIN_CONTROL_2_173.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_174 absolute 0x400816F0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_174_bit at GPIO_PIN_CONTROL_2_174.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_174_bit at GPIO_PIN_CONTROL_2_174.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_174_bit at GPIO_PIN_CONTROL_2_174.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_175 absolute 0x400816F4;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_175_bit at GPIO_PIN_CONTROL_2_175.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_175_bit at GPIO_PIN_CONTROL_2_175.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_175_bit at GPIO_PIN_CONTROL_2_175.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_200 absolute 0x40081700;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_200_bit at GPIO_PIN_CONTROL_2_200.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_200_bit at GPIO_PIN_CONTROL_2_200.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_200_bit at GPIO_PIN_CONTROL_2_200.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_201 absolute 0x40081704;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_201_bit at GPIO_PIN_CONTROL_2_201.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_201_bit at GPIO_PIN_CONTROL_2_201.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_201_bit at GPIO_PIN_CONTROL_2_201.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_202 absolute 0x40081708;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_202_bit at GPIO_PIN_CONTROL_2_202.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_202_bit at GPIO_PIN_CONTROL_2_202.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_202_bit at GPIO_PIN_CONTROL_2_202.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_203 absolute 0x4008170C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_203_bit at GPIO_PIN_CONTROL_2_203.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_203_bit at GPIO_PIN_CONTROL_2_203.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_203_bit at GPIO_PIN_CONTROL_2_203.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_204 absolute 0x40081710;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_204_bit at GPIO_PIN_CONTROL_2_204.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_204_bit at GPIO_PIN_CONTROL_2_204.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_204_bit at GPIO_PIN_CONTROL_2_204.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_205 absolute 0x40081714;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_205_bit at GPIO_PIN_CONTROL_2_205.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_205_bit at GPIO_PIN_CONTROL_2_205.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_205_bit at GPIO_PIN_CONTROL_2_205.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_206 absolute 0x40081718;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_206_bit at GPIO_PIN_CONTROL_2_206.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_206_bit at GPIO_PIN_CONTROL_2_206.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_206_bit at GPIO_PIN_CONTROL_2_206.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_207 absolute 0x4008171C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_207_bit at GPIO_PIN_CONTROL_2_207.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_207_bit at GPIO_PIN_CONTROL_2_207.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_207_bit at GPIO_PIN_CONTROL_2_207.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_210 absolute 0x40081720;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_210_bit at GPIO_PIN_CONTROL_2_210.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_210_bit at GPIO_PIN_CONTROL_2_210.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_210_bit at GPIO_PIN_CONTROL_2_210.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_211 absolute 0x40081724;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_211_bit at GPIO_PIN_CONTROL_2_211.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_211_bit at GPIO_PIN_CONTROL_2_211.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_211_bit at GPIO_PIN_CONTROL_2_211.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_212 absolute 0x40081728;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_212_bit at GPIO_PIN_CONTROL_2_212.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_212_bit at GPIO_PIN_CONTROL_2_212.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_212_bit at GPIO_PIN_CONTROL_2_212.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_213 absolute 0x4008172C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_213_bit at GPIO_PIN_CONTROL_2_213.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_213_bit at GPIO_PIN_CONTROL_2_213.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_213_bit at GPIO_PIN_CONTROL_2_213.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_214 absolute 0x40081730;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_214_bit at GPIO_PIN_CONTROL_2_214.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_214_bit at GPIO_PIN_CONTROL_2_214.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_214_bit at GPIO_PIN_CONTROL_2_214.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_215 absolute 0x40081734;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_215_bit at GPIO_PIN_CONTROL_2_215.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_215_bit at GPIO_PIN_CONTROL_2_215.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_215_bit at GPIO_PIN_CONTROL_2_215.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_216 absolute 0x40081738;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_216_bit at GPIO_PIN_CONTROL_2_216.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_216_bit at GPIO_PIN_CONTROL_2_216.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_216_bit at GPIO_PIN_CONTROL_2_216.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_217 absolute 0x4008173C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_217_bit at GPIO_PIN_CONTROL_2_217.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_217_bit at GPIO_PIN_CONTROL_2_217.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_217_bit at GPIO_PIN_CONTROL_2_217.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_221 absolute 0x40081744;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_221_bit at GPIO_PIN_CONTROL_2_221.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_221_bit at GPIO_PIN_CONTROL_2_221.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_221_bit at GPIO_PIN_CONTROL_2_221.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_222 absolute 0x40081748;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_222_bit at GPIO_PIN_CONTROL_2_222.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_222_bit at GPIO_PIN_CONTROL_2_222.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_222_bit at GPIO_PIN_CONTROL_2_222.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_223 absolute 0x4008174C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_223_bit at GPIO_PIN_CONTROL_2_223.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_223_bit at GPIO_PIN_CONTROL_2_223.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_223_bit at GPIO_PIN_CONTROL_2_223.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_224 absolute 0x40081750;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_224_bit at GPIO_PIN_CONTROL_2_224.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_224_bit at GPIO_PIN_CONTROL_2_224.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_224_bit at GPIO_PIN_CONTROL_2_224.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_225 absolute 0x40081754;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_225_bit at GPIO_PIN_CONTROL_2_225.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_225_bit at GPIO_PIN_CONTROL_2_225.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_225_bit at GPIO_PIN_CONTROL_2_225.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_226 absolute 0x40081758;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_226_bit at GPIO_PIN_CONTROL_2_226.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_226_bit at GPIO_PIN_CONTROL_2_226.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_226_bit at GPIO_PIN_CONTROL_2_226.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_227 absolute 0x4008175C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_227_bit at GPIO_PIN_CONTROL_2_227.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_227_bit at GPIO_PIN_CONTROL_2_227.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_227_bit at GPIO_PIN_CONTROL_2_227.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_230 absolute 0x40081760;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_230_bit at GPIO_PIN_CONTROL_2_230.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_230_bit at GPIO_PIN_CONTROL_2_230.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_230_bit at GPIO_PIN_CONTROL_2_230.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_231 absolute 0x40081764;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_231_bit at GPIO_PIN_CONTROL_2_231.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_231_bit at GPIO_PIN_CONTROL_2_231.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_231_bit at GPIO_PIN_CONTROL_2_231.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_232 absolute 0x40081768;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_232_bit at GPIO_PIN_CONTROL_2_232.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_232_bit at GPIO_PIN_CONTROL_2_232.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_232_bit at GPIO_PIN_CONTROL_2_232.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_233 absolute 0x4008176C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_233_bit at GPIO_PIN_CONTROL_2_233.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_233_bit at GPIO_PIN_CONTROL_2_233.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_233_bit at GPIO_PIN_CONTROL_2_233.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_234 absolute 0x40081770;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_234_bit at GPIO_PIN_CONTROL_2_234.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_234_bit at GPIO_PIN_CONTROL_2_234.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_234_bit at GPIO_PIN_CONTROL_2_234.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_235 absolute 0x40081774;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_235_bit at GPIO_PIN_CONTROL_2_235.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_235_bit at GPIO_PIN_CONTROL_2_235.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_235_bit at GPIO_PIN_CONTROL_2_235.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_240 absolute 0x40081780;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_240_bit at GPIO_PIN_CONTROL_2_240.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_240_bit at GPIO_PIN_CONTROL_2_240.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_240_bit at GPIO_PIN_CONTROL_2_240.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_241 absolute 0x40081784;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_241_bit at GPIO_PIN_CONTROL_2_241.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_241_bit at GPIO_PIN_CONTROL_2_241.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_241_bit at GPIO_PIN_CONTROL_2_241.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_242 absolute 0x40081788;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_242_bit at GPIO_PIN_CONTROL_2_242.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_242_bit at GPIO_PIN_CONTROL_2_242.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_242_bit at GPIO_PIN_CONTROL_2_242.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_243 absolute 0x4008178C;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_243_bit at GPIO_PIN_CONTROL_2_243.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_243_bit at GPIO_PIN_CONTROL_2_243.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_243_bit at GPIO_PIN_CONTROL_2_243.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_244 absolute 0x40081790;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_244_bit at GPIO_PIN_CONTROL_2_244.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_244_bit at GPIO_PIN_CONTROL_2_244.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_244_bit at GPIO_PIN_CONTROL_2_244.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_245 absolute 0x40081794;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_245_bit at GPIO_PIN_CONTROL_2_245.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_245_bit at GPIO_PIN_CONTROL_2_245.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_245_bit at GPIO_PIN_CONTROL_2_245.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_246 absolute 0x40081798;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_246_bit at GPIO_PIN_CONTROL_2_246.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_246_bit at GPIO_PIN_CONTROL_2_246.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_246_bit at GPIO_PIN_CONTROL_2_246.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_250 absolute 0x400817A0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_250_bit at GPIO_PIN_CONTROL_2_250.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_250_bit at GPIO_PIN_CONTROL_2_250.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_250_bit at GPIO_PIN_CONTROL_2_250.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_253 absolute 0x400817AC;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_253_bit at GPIO_PIN_CONTROL_2_253.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_253_bit at GPIO_PIN_CONTROL_2_253.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_253_bit at GPIO_PIN_CONTROL_2_253.B5;

sfr far unsigned long   volatile GPIO_PIN_CONTROL_2_254 absolute 0x400817B0;
    sbit  SLEW_RATE_GPIO_PIN_CONTROL_2_254_bit at GPIO_PIN_CONTROL_2_254.B0;
    sbit  DRIVE_STRENGTH4_GPIO_PIN_CONTROL_2_254_bit at GPIO_PIN_CONTROL_2_254.B4;
    sbit  DRIVE_STRENGTH5_GPIO_PIN_CONTROL_2_254_bit at GPIO_PIN_CONTROL_2_254.B5;

sfr far unsigned int   volatile WDT_INST_WDT_LOAD    absolute 0x40000000;
sfr far unsigned int   volatile WDT_INST_WDT_CONTROL absolute 0x40000004;
    const register unsigned short int WDT_ENABLE = 0;
    sbit  WDT_ENABLE_bit at WDT_INST_WDT_CONTROL.B0;
    const register unsigned short int WDT_STATUS = 1;
    sbit  WDT_STATUS_bit at WDT_INST_WDT_CONTROL.B1;
    const register unsigned short int HIBERNATION_TIMER0_STALL = 2;
    sbit  HIBERNATION_TIMER0_STALL_bit at WDT_INST_WDT_CONTROL.B2;
    const register unsigned short int WEEK_TIMER_STALL = 3;
    sbit  WEEK_TIMER_STALL_bit at WDT_INST_WDT_CONTROL.B3;
    const register unsigned short int JTAG_STALL = 4;
    sbit  JTAG_STALL_bit at WDT_INST_WDT_CONTROL.B4;

sfr far unsigned short   volatile WDT_INST_KICK        absolute 0x40000008;
sfr far unsigned int   volatile WDT_INST_WDT_COUNT   absolute 0x4000000C;
sfr far unsigned long   volatile TIMER0_INST_COUNT    absolute 0x40000C00;
sfr far unsigned long   volatile TIMER0_INST_PRE_LOAD absolute 0x40000C04;
sfr far unsigned long   volatile TIMER0_INST_STATUS   absolute 0x40000C08;
    const register unsigned short int EVENT_INTERRUPT = 0;
    sbit  EVENT_INTERRUPT_bit at TIMER0_INST_STATUS.B0;

sfr far unsigned long   volatile TIMER0_INST_INT_EN   absolute 0x40000C0C;
    const register unsigned short int ENABLE_ = 0;
    sbit  ENABLE_bit at TIMER0_INST_INT_EN.B0;

sfr far unsigned long   volatile TIMER0_INST_CONTROL  absolute 0x40000C10;
    sbit  ENABLE_TIMER0_INST_CONTROL_bit at TIMER0_INST_CONTROL.B0;
    const register unsigned short int COUNT_UP = 2;
    sbit  COUNT_UP_bit at TIMER0_INST_CONTROL.B2;
    const register unsigned short int AUTO_RESTART = 3;
    sbit  AUTO_RESTART_bit at TIMER0_INST_CONTROL.B3;
    sbit  SOFT_RESET_TIMER0_INST_CONTROL_bit at TIMER0_INST_CONTROL.B4;
    const register unsigned short int START = 5;
    sbit  START_bit at TIMER0_INST_CONTROL.B5;
    const register unsigned short int RELOAD = 6;
    sbit  RELOAD_bit at TIMER0_INST_CONTROL.B6;
    const register unsigned short int HALT = 7;
    sbit  HALT_bit at TIMER0_INST_CONTROL.B7;
    const register unsigned short int PRE_SCALE16 = 16;
    sbit  PRE_SCALE16_bit at TIMER0_INST_CONTROL.B16;
    const register unsigned short int PRE_SCALE17 = 17;
    sbit  PRE_SCALE17_bit at TIMER0_INST_CONTROL.B17;
    const register unsigned short int PRE_SCALE18 = 18;
    sbit  PRE_SCALE18_bit at TIMER0_INST_CONTROL.B18;
    const register unsigned short int PRE_SCALE19 = 19;
    sbit  PRE_SCALE19_bit at TIMER0_INST_CONTROL.B19;
    const register unsigned short int PRE_SCALE20 = 20;
    sbit  PRE_SCALE20_bit at TIMER0_INST_CONTROL.B20;
    const register unsigned short int PRE_SCALE21 = 21;
    sbit  PRE_SCALE21_bit at TIMER0_INST_CONTROL.B21;
    const register unsigned short int PRE_SCALE22 = 22;
    sbit  PRE_SCALE22_bit at TIMER0_INST_CONTROL.B22;
    const register unsigned short int PRE_SCALE23 = 23;
    sbit  PRE_SCALE23_bit at TIMER0_INST_CONTROL.B23;
    const register unsigned short int PRE_SCALE24 = 24;
    sbit  PRE_SCALE24_bit at TIMER0_INST_CONTROL.B24;
    const register unsigned short int PRE_SCALE25 = 25;
    sbit  PRE_SCALE25_bit at TIMER0_INST_CONTROL.B25;
    const register unsigned short int PRE_SCALE26 = 26;
    sbit  PRE_SCALE26_bit at TIMER0_INST_CONTROL.B26;
    const register unsigned short int PRE_SCALE27 = 27;
    sbit  PRE_SCALE27_bit at TIMER0_INST_CONTROL.B27;
    const register unsigned short int PRE_SCALE28 = 28;
    sbit  PRE_SCALE28_bit at TIMER0_INST_CONTROL.B28;
    const register unsigned short int PRE_SCALE29 = 29;
    sbit  PRE_SCALE29_bit at TIMER0_INST_CONTROL.B29;
    const register unsigned short int PRE_SCALE30 = 30;
    sbit  PRE_SCALE30_bit at TIMER0_INST_CONTROL.B30;
    const register unsigned short int PRE_SCALE31 = 31;
    sbit  PRE_SCALE31_bit at TIMER0_INST_CONTROL.B31;

sfr far unsigned long   volatile TIMER1_INST_COUNT    absolute 0x40000C20;
sfr far unsigned long   volatile TIMER1_INST_PRE_LOAD absolute 0x40000C24;
sfr far unsigned long   volatile TIMER1_INST_STATUS   absolute 0x40000C28;
    sbit  EVENT_INTERRUPT_TIMER1_INST_STATUS_bit at TIMER1_INST_STATUS.B0;

sfr far unsigned long   volatile TIMER1_INST_INT_EN   absolute 0x40000C2C;
    sbit  ENABLE_TIMER1_INST_INT_EN_bit at TIMER1_INST_INT_EN.B0;

sfr far unsigned long   volatile TIMER1_INST_CONTROL  absolute 0x40000C30;
    sbit  ENABLE_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B0;
    sbit  COUNT_UP_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B2;
    sbit  AUTO_RESTART_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B3;
    sbit  SOFT_RESET_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B4;
    sbit  START_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B5;
    sbit  RELOAD_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B6;
    sbit  HALT_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B7;
    sbit  PRE_SCALE16_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B16;
    sbit  PRE_SCALE17_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B17;
    sbit  PRE_SCALE18_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B18;
    sbit  PRE_SCALE19_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B19;
    sbit  PRE_SCALE20_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B20;
    sbit  PRE_SCALE21_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B21;
    sbit  PRE_SCALE22_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B22;
    sbit  PRE_SCALE23_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B23;
    sbit  PRE_SCALE24_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B24;
    sbit  PRE_SCALE25_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B25;
    sbit  PRE_SCALE26_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B26;
    sbit  PRE_SCALE27_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B27;
    sbit  PRE_SCALE28_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B28;
    sbit  PRE_SCALE29_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B29;
    sbit  PRE_SCALE30_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B30;
    sbit  PRE_SCALE31_TIMER1_INST_CONTROL_bit at TIMER1_INST_CONTROL.B31;

sfr far unsigned long   volatile TIMER2_INST_COUNT    absolute 0x40000C40;
sfr far unsigned long   volatile TIMER2_INST_PRE_LOAD absolute 0x40000C44;
sfr far unsigned long   volatile TIMER2_INST_STATUS   absolute 0x40000C48;
    sbit  EVENT_INTERRUPT_TIMER2_INST_STATUS_bit at TIMER2_INST_STATUS.B0;

sfr far unsigned long   volatile TIMER2_INST_INT_EN   absolute 0x40000C4C;
    sbit  ENABLE_TIMER2_INST_INT_EN_bit at TIMER2_INST_INT_EN.B0;

sfr far unsigned long   volatile TIMER2_INST_CONTROL  absolute 0x40000C50;
    sbit  ENABLE_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B0;
    sbit  COUNT_UP_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B2;
    sbit  AUTO_RESTART_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B3;
    sbit  SOFT_RESET_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B4;
    sbit  START_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B5;
    sbit  RELOAD_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B6;
    sbit  HALT_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B7;
    sbit  PRE_SCALE16_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B16;
    sbit  PRE_SCALE17_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B17;
    sbit  PRE_SCALE18_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B18;
    sbit  PRE_SCALE19_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B19;
    sbit  PRE_SCALE20_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B20;
    sbit  PRE_SCALE21_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B21;
    sbit  PRE_SCALE22_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B22;
    sbit  PRE_SCALE23_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B23;
    sbit  PRE_SCALE24_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B24;
    sbit  PRE_SCALE25_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B25;
    sbit  PRE_SCALE26_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B26;
    sbit  PRE_SCALE27_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B27;
    sbit  PRE_SCALE28_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B28;
    sbit  PRE_SCALE29_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B29;
    sbit  PRE_SCALE30_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B30;
    sbit  PRE_SCALE31_TIMER2_INST_CONTROL_bit at TIMER2_INST_CONTROL.B31;

sfr far unsigned long   volatile TIMER3_INST_COUNT    absolute 0x40000C60;
sfr far unsigned long   volatile TIMER3_INST_PRE_LOAD absolute 0x40000C64;
sfr far unsigned long   volatile TIMER3_INST_STATUS   absolute 0x40000C68;
    sbit  EVENT_INTERRUPT_TIMER3_INST_STATUS_bit at TIMER3_INST_STATUS.B0;

sfr far unsigned long   volatile TIMER3_INST_INT_EN   absolute 0x40000C6C;
    sbit  ENABLE_TIMER3_INST_INT_EN_bit at TIMER3_INST_INT_EN.B0;

sfr far unsigned long   volatile TIMER3_INST_CONTROL  absolute 0x40000C70;
    sbit  ENABLE_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B0;
    sbit  COUNT_UP_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B2;
    sbit  AUTO_RESTART_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B3;
    sbit  SOFT_RESET_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B4;
    sbit  START_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B5;
    sbit  RELOAD_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B6;
    sbit  HALT_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B7;
    sbit  PRE_SCALE16_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B16;
    sbit  PRE_SCALE17_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B17;
    sbit  PRE_SCALE18_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B18;
    sbit  PRE_SCALE19_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B19;
    sbit  PRE_SCALE20_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B20;
    sbit  PRE_SCALE21_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B21;
    sbit  PRE_SCALE22_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B22;
    sbit  PRE_SCALE23_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B23;
    sbit  PRE_SCALE24_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B24;
    sbit  PRE_SCALE25_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B25;
    sbit  PRE_SCALE26_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B26;
    sbit  PRE_SCALE27_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B27;
    sbit  PRE_SCALE28_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B28;
    sbit  PRE_SCALE29_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B29;
    sbit  PRE_SCALE30_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B30;
    sbit  PRE_SCALE31_TIMER3_INST_CONTROL_bit at TIMER3_INST_CONTROL.B31;

sfr far unsigned long   volatile TIMER4_INST_COUNT    absolute 0x40000C80;
sfr far unsigned long   volatile TIMER4_INST_PRE_LOAD absolute 0x40000C84;
sfr far unsigned long   volatile TIMER4_INST_STATUS   absolute 0x40000C88;
    sbit  EVENT_INTERRUPT_TIMER4_INST_STATUS_bit at TIMER4_INST_STATUS.B0;

sfr far unsigned long   volatile TIMER4_INST_INT_EN   absolute 0x40000C8C;
    sbit  ENABLE_TIMER4_INST_INT_EN_bit at TIMER4_INST_INT_EN.B0;

sfr far unsigned long   volatile TIMER4_INST_CONTROL  absolute 0x40000C90;
    sbit  ENABLE_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B0;
    sbit  COUNT_UP_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B2;
    sbit  AUTO_RESTART_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B3;
    sbit  SOFT_RESET_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B4;
    sbit  START_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B5;
    sbit  RELOAD_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B6;
    sbit  HALT_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B7;
    sbit  PRE_SCALE16_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B16;
    sbit  PRE_SCALE17_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B17;
    sbit  PRE_SCALE18_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B18;
    sbit  PRE_SCALE19_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B19;
    sbit  PRE_SCALE20_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B20;
    sbit  PRE_SCALE21_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B21;
    sbit  PRE_SCALE22_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B22;
    sbit  PRE_SCALE23_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B23;
    sbit  PRE_SCALE24_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B24;
    sbit  PRE_SCALE25_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B25;
    sbit  PRE_SCALE26_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B26;
    sbit  PRE_SCALE27_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B27;
    sbit  PRE_SCALE28_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B28;
    sbit  PRE_SCALE29_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B29;
    sbit  PRE_SCALE30_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B30;
    sbit  PRE_SCALE31_TIMER4_INST_CONTROL_bit at TIMER4_INST_CONTROL.B31;

sfr far unsigned long   volatile TIMER5_INST_COUNT    absolute 0x40000CA0;
sfr far unsigned long   volatile TIMER5_INST_PRE_LOAD absolute 0x40000CA4;
sfr far unsigned long   volatile TIMER5_INST_STATUS   absolute 0x40000CA8;
    sbit  EVENT_INTERRUPT_TIMER5_INST_STATUS_bit at TIMER5_INST_STATUS.B0;

sfr far unsigned long   volatile TIMER5_INST_INT_EN   absolute 0x40000CAC;
    sbit  ENABLE_TIMER5_INST_INT_EN_bit at TIMER5_INST_INT_EN.B0;

sfr far unsigned long   volatile TIMER5_INST_CONTROL  absolute 0x40000CB0;
    sbit  ENABLE_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B0;
    sbit  COUNT_UP_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B2;
    sbit  AUTO_RESTART_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B3;
    sbit  SOFT_RESET_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B4;
    sbit  START_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B5;
    sbit  RELOAD_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B6;
    sbit  HALT_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B7;
    sbit  PRE_SCALE16_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B16;
    sbit  PRE_SCALE17_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B17;
    sbit  PRE_SCALE18_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B18;
    sbit  PRE_SCALE19_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B19;
    sbit  PRE_SCALE20_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B20;
    sbit  PRE_SCALE21_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B21;
    sbit  PRE_SCALE22_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B22;
    sbit  PRE_SCALE23_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B23;
    sbit  PRE_SCALE24_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B24;
    sbit  PRE_SCALE25_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B25;
    sbit  PRE_SCALE26_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B26;
    sbit  PRE_SCALE27_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B27;
    sbit  PRE_SCALE28_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B28;
    sbit  PRE_SCALE29_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B29;
    sbit  PRE_SCALE30_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B30;
    sbit  PRE_SCALE31_TIMER5_INST_CONTROL_bit at TIMER5_INST_CONTROL.B31;

sfr far unsigned long   volatile COUNTER_TIMER0_INST_TIMERX_CONTROL absolute 0x40000D00;
    sbit  ENABLE_COUNTER_TIMER0_INST_TIMERX_CONTROL_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B0;
    const register unsigned short int RESET_ = 1;
    sbit  RESET_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B1;
    const register unsigned short int MODE2 = 2;
    sbit  MODE2_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B2;
    const register unsigned short int MODE3 = 3;
    sbit  MODE3_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B3;
    const register unsigned short int INPOL = 4;
    sbit  INPOL_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B4;
    const register unsigned short int UPDN = 5;
    sbit  UPDN_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B5;
    const register unsigned short int TOUT_EN = 6;
    sbit  TOUT_EN_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B6;
    const register unsigned short int RLOAD = 7;
    sbit  RLOAD_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B7;
    const register unsigned short int FILTER_BYPASS = 8;
    sbit  FILTER_BYPASS_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B8;
    const register unsigned short int PD = 9;
    sbit  PD_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B9;
    const register unsigned short int TOUT_POLARITY = 10;
    sbit  TOUT_POLARITY_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B10;
    const register unsigned short int SLEEP_ENABLE = 11;
    sbit  SLEEP_ENABLE_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B11;
    const register unsigned short int TIMERX_CLK_REQ = 12;
    sbit  TIMERX_CLK_REQ_bit at COUNTER_TIMER0_INST_TIMERX_CONTROL.B12;

sfr far unsigned long   volatile COUNTER_TIMER0_INST_PRELOAD absolute 0x40000D04;
    const register unsigned short int TCLK0 = 0;
    sbit  TCLK0_bit at COUNTER_TIMER0_INST_PRELOAD.B0;
    const register unsigned short int TCLK1 = 1;
    sbit  TCLK1_bit at COUNTER_TIMER0_INST_PRELOAD.B1;
    const register unsigned short int TCLK2 = 2;
    sbit  TCLK2_bit at COUNTER_TIMER0_INST_PRELOAD.B2;
    const register unsigned short int TCLK3 = 3;
    sbit  TCLK3_bit at COUNTER_TIMER0_INST_PRELOAD.B3;
    const register unsigned short int EDGE5 = 5;
    sbit  EDGE5_bit at COUNTER_TIMER0_INST_PRELOAD.B5;
    const register unsigned short int EDGE6 = 6;
    sbit  EDGE6_bit at COUNTER_TIMER0_INST_PRELOAD.B6;
    const register unsigned short int EVENT = 7;
    sbit  EVENT_bit at COUNTER_TIMER0_INST_PRELOAD.B7;
    const register unsigned short int FCLK8 = 8;
    sbit  FCLK8_bit at COUNTER_TIMER0_INST_PRELOAD.B8;
    const register unsigned short int FCLK9 = 9;
    sbit  FCLK9_bit at COUNTER_TIMER0_INST_PRELOAD.B9;
    const register unsigned short int FCLK10 = 10;
    sbit  FCLK10_bit at COUNTER_TIMER0_INST_PRELOAD.B10;
    const register unsigned short int FCLK11 = 11;
    sbit  FCLK11_bit at COUNTER_TIMER0_INST_PRELOAD.B11;

sfr far unsigned long   volatile COUNTER_TIMER0_INST_TIMERX_RELOAD absolute 0x40000D08;
    const register unsigned short int TIMER_RELOAD0 = 0;
    sbit  TIMER_RELOAD0_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B0;
    const register unsigned short int TIMER_RELOAD1 = 1;
    sbit  TIMER_RELOAD1_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B1;
    const register unsigned short int TIMER_RELOAD2 = 2;
    sbit  TIMER_RELOAD2_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B2;
    const register unsigned short int TIMER_RELOAD3 = 3;
    sbit  TIMER_RELOAD3_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B3;
    const register unsigned short int TIMER_RELOAD4 = 4;
    sbit  TIMER_RELOAD4_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B4;
    const register unsigned short int TIMER_RELOAD5 = 5;
    sbit  TIMER_RELOAD5_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B5;
    const register unsigned short int TIMER_RELOAD6 = 6;
    sbit  TIMER_RELOAD6_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B6;
    const register unsigned short int TIMER_RELOAD7 = 7;
    sbit  TIMER_RELOAD7_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B7;
    const register unsigned short int TIMER_RELOAD8 = 8;
    sbit  TIMER_RELOAD8_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B8;
    const register unsigned short int TIMER_RELOAD9 = 9;
    sbit  TIMER_RELOAD9_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B9;
    const register unsigned short int TIMER_RELOAD10 = 10;
    sbit  TIMER_RELOAD10_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B10;
    const register unsigned short int TIMER_RELOAD11 = 11;
    sbit  TIMER_RELOAD11_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B11;
    const register unsigned short int TIMER_RELOAD12 = 12;
    sbit  TIMER_RELOAD12_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B12;
    const register unsigned short int TIMER_RELOAD13 = 13;
    sbit  TIMER_RELOAD13_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B13;
    const register unsigned short int TIMER_RELOAD14 = 14;
    sbit  TIMER_RELOAD14_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B14;
    const register unsigned short int TIMER_RELOAD15 = 15;
    sbit  TIMER_RELOAD15_bit at COUNTER_TIMER0_INST_TIMERX_RELOAD.B15;

sfr far unsigned long   volatile COUNTER_TIMER0_INST_TIMERX_COUNT absolute 0x40000D0C;
    const register unsigned short int TIMER_COUNT0 = 0;
    sbit  TIMER_COUNT0_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B0;
    const register unsigned short int TIMER_COUNT1 = 1;
    sbit  TIMER_COUNT1_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B1;
    const register unsigned short int TIMER_COUNT2 = 2;
    sbit  TIMER_COUNT2_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B2;
    const register unsigned short int TIMER_COUNT3 = 3;
    sbit  TIMER_COUNT3_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B3;
    const register unsigned short int TIMER_COUNT4 = 4;
    sbit  TIMER_COUNT4_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B4;
    const register unsigned short int TIMER_COUNT5 = 5;
    sbit  TIMER_COUNT5_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B5;
    const register unsigned short int TIMER_COUNT6 = 6;
    sbit  TIMER_COUNT6_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B6;
    const register unsigned short int TIMER_COUNT7 = 7;
    sbit  TIMER_COUNT7_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B7;
    const register unsigned short int TIMER_COUNT8 = 8;
    sbit  TIMER_COUNT8_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B8;
    const register unsigned short int TIMER_COUNT9 = 9;
    sbit  TIMER_COUNT9_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B9;
    const register unsigned short int TIMER_COUNT10 = 10;
    sbit  TIMER_COUNT10_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B10;
    const register unsigned short int TIMER_COUNT11 = 11;
    sbit  TIMER_COUNT11_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B11;
    const register unsigned short int TIMER_COUNT12 = 12;
    sbit  TIMER_COUNT12_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B12;
    const register unsigned short int TIMER_COUNT13 = 13;
    sbit  TIMER_COUNT13_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B13;
    const register unsigned short int TIMER_COUNT14 = 14;
    sbit  TIMER_COUNT14_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B14;
    const register unsigned short int TIMER_COUNT15 = 15;
    sbit  TIMER_COUNT15_bit at COUNTER_TIMER0_INST_TIMERX_COUNT.B15;

sfr far unsigned long   volatile COUNTER_TIMER1_INST_TIMERX_CONTROL absolute 0x40000D20;
    sbit  ENABLE_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B0;
    sbit  RESET_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B1;
    sbit  MODE2_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B2;
    sbit  MODE3_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B3;
    sbit  INPOL_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B4;
    sbit  UPDN_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B5;
    sbit  TOUT_EN_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B6;
    sbit  RLOAD_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B7;
    sbit  FILTER_BYPASS_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B8;
    sbit  PD_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B9;
    sbit  TOUT_POLARITY_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B10;
    sbit  SLEEP_ENABLE_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B11;
    sbit  TIMERX_CLK_REQ_COUNTER_TIMER1_INST_TIMERX_CONTROL_bit at COUNTER_TIMER1_INST_TIMERX_CONTROL.B12;

sfr far unsigned long   volatile COUNTER_TIMER1_INST_PRELOAD absolute 0x40000D24;
    sbit  TCLK0_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B0;
    sbit  TCLK1_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B1;
    sbit  TCLK2_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B2;
    sbit  TCLK3_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B3;
    sbit  EDGE5_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B5;
    sbit  EDGE6_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B6;
    sbit  EVENT_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B7;
    sbit  FCLK8_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B8;
    sbit  FCLK9_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B9;
    sbit  FCLK10_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B10;
    sbit  FCLK11_COUNTER_TIMER1_INST_PRELOAD_bit at COUNTER_TIMER1_INST_PRELOAD.B11;

sfr far unsigned long   volatile COUNTER_TIMER1_INST_TIMERX_RELOAD absolute 0x40000D28;
    sbit  TIMER_RELOAD0_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B0;
    sbit  TIMER_RELOAD1_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B1;
    sbit  TIMER_RELOAD2_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B2;
    sbit  TIMER_RELOAD3_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B3;
    sbit  TIMER_RELOAD4_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B4;
    sbit  TIMER_RELOAD5_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B5;
    sbit  TIMER_RELOAD6_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B6;
    sbit  TIMER_RELOAD7_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B7;
    sbit  TIMER_RELOAD8_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B8;
    sbit  TIMER_RELOAD9_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B9;
    sbit  TIMER_RELOAD10_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B10;
    sbit  TIMER_RELOAD11_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B11;
    sbit  TIMER_RELOAD12_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B12;
    sbit  TIMER_RELOAD13_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B13;
    sbit  TIMER_RELOAD14_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B14;
    sbit  TIMER_RELOAD15_COUNTER_TIMER1_INST_TIMERX_RELOAD_bit at COUNTER_TIMER1_INST_TIMERX_RELOAD.B15;

sfr far unsigned long   volatile COUNTER_TIMER1_INST_TIMERX_COUNT absolute 0x40000D2C;
    sbit  TIMER_COUNT0_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B0;
    sbit  TIMER_COUNT1_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B1;
    sbit  TIMER_COUNT2_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B2;
    sbit  TIMER_COUNT3_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B3;
    sbit  TIMER_COUNT4_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B4;
    sbit  TIMER_COUNT5_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B5;
    sbit  TIMER_COUNT6_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B6;
    sbit  TIMER_COUNT7_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B7;
    sbit  TIMER_COUNT8_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B8;
    sbit  TIMER_COUNT9_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B9;
    sbit  TIMER_COUNT10_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B10;
    sbit  TIMER_COUNT11_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B11;
    sbit  TIMER_COUNT12_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B12;
    sbit  TIMER_COUNT13_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B13;
    sbit  TIMER_COUNT14_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B14;
    sbit  TIMER_COUNT15_COUNTER_TIMER1_INST_TIMERX_COUNT_bit at COUNTER_TIMER1_INST_TIMERX_COUNT.B15;

sfr far unsigned long   volatile COUNTER_TIMER2_INST_TIMERX_CONTROL absolute 0x40000D40;
    sbit  ENABLE_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B0;
    sbit  RESET_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B1;
    sbit  MODE2_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B2;
    sbit  MODE3_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B3;
    sbit  INPOL_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B4;
    sbit  UPDN_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B5;
    sbit  TOUT_EN_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B6;
    sbit  RLOAD_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B7;
    sbit  FILTER_BYPASS_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B8;
    sbit  PD_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B9;
    sbit  TOUT_POLARITY_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B10;
    sbit  SLEEP_ENABLE_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B11;
    sbit  TIMERX_CLK_REQ_COUNTER_TIMER2_INST_TIMERX_CONTROL_bit at COUNTER_TIMER2_INST_TIMERX_CONTROL.B12;

sfr far unsigned long   volatile COUNTER_TIMER2_INST_PRELOAD absolute 0x40000D44;
    sbit  TCLK0_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B0;
    sbit  TCLK1_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B1;
    sbit  TCLK2_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B2;
    sbit  TCLK3_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B3;
    sbit  EDGE5_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B5;
    sbit  EDGE6_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B6;
    sbit  EVENT_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B7;
    sbit  FCLK8_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B8;
    sbit  FCLK9_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B9;
    sbit  FCLK10_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B10;
    sbit  FCLK11_COUNTER_TIMER2_INST_PRELOAD_bit at COUNTER_TIMER2_INST_PRELOAD.B11;

sfr far unsigned long   volatile COUNTER_TIMER2_INST_TIMERX_RELOAD absolute 0x40000D48;
    sbit  TIMER_RELOAD0_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B0;
    sbit  TIMER_RELOAD1_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B1;
    sbit  TIMER_RELOAD2_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B2;
    sbit  TIMER_RELOAD3_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B3;
    sbit  TIMER_RELOAD4_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B4;
    sbit  TIMER_RELOAD5_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B5;
    sbit  TIMER_RELOAD6_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B6;
    sbit  TIMER_RELOAD7_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B7;
    sbit  TIMER_RELOAD8_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B8;
    sbit  TIMER_RELOAD9_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B9;
    sbit  TIMER_RELOAD10_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B10;
    sbit  TIMER_RELOAD11_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B11;
    sbit  TIMER_RELOAD12_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B12;
    sbit  TIMER_RELOAD13_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B13;
    sbit  TIMER_RELOAD14_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B14;
    sbit  TIMER_RELOAD15_COUNTER_TIMER2_INST_TIMERX_RELOAD_bit at COUNTER_TIMER2_INST_TIMERX_RELOAD.B15;

sfr far unsigned long   volatile COUNTER_TIMER2_INST_TIMERX_COUNT absolute 0x40000D4C;
    sbit  TIMER_COUNT0_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B0;
    sbit  TIMER_COUNT1_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B1;
    sbit  TIMER_COUNT2_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B2;
    sbit  TIMER_COUNT3_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B3;
    sbit  TIMER_COUNT4_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B4;
    sbit  TIMER_COUNT5_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B5;
    sbit  TIMER_COUNT6_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B6;
    sbit  TIMER_COUNT7_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B7;
    sbit  TIMER_COUNT8_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B8;
    sbit  TIMER_COUNT9_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B9;
    sbit  TIMER_COUNT10_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B10;
    sbit  TIMER_COUNT11_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B11;
    sbit  TIMER_COUNT12_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B12;
    sbit  TIMER_COUNT13_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B13;
    sbit  TIMER_COUNT14_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B14;
    sbit  TIMER_COUNT15_COUNTER_TIMER2_INST_TIMERX_COUNT_bit at COUNTER_TIMER2_INST_TIMERX_COUNT.B15;

sfr far unsigned long   volatile COUNTER_TIMER3_INST_TIMERX_CONTROL absolute 0x40000D60;
    sbit  ENABLE_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B0;
    sbit  RESET_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B1;
    sbit  MODE2_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B2;
    sbit  MODE3_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B3;
    sbit  INPOL_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B4;
    sbit  UPDN_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B5;
    sbit  TOUT_EN_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B6;
    sbit  RLOAD_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B7;
    sbit  FILTER_BYPASS_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B8;
    sbit  PD_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B9;
    sbit  TOUT_POLARITY_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B10;
    sbit  SLEEP_ENABLE_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B11;
    sbit  TIMERX_CLK_REQ_COUNTER_TIMER3_INST_TIMERX_CONTROL_bit at COUNTER_TIMER3_INST_TIMERX_CONTROL.B12;

sfr far unsigned long   volatile COUNTER_TIMER3_INST_PRELOAD absolute 0x40000D64;
    sbit  TCLK0_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B0;
    sbit  TCLK1_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B1;
    sbit  TCLK2_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B2;
    sbit  TCLK3_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B3;
    sbit  EDGE5_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B5;
    sbit  EDGE6_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B6;
    sbit  EVENT_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B7;
    sbit  FCLK8_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B8;
    sbit  FCLK9_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B9;
    sbit  FCLK10_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B10;
    sbit  FCLK11_COUNTER_TIMER3_INST_PRELOAD_bit at COUNTER_TIMER3_INST_PRELOAD.B11;

sfr far unsigned long   volatile COUNTER_TIMER3_INST_TIMERX_RELOAD absolute 0x40000D68;
    sbit  TIMER_RELOAD0_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B0;
    sbit  TIMER_RELOAD1_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B1;
    sbit  TIMER_RELOAD2_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B2;
    sbit  TIMER_RELOAD3_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B3;
    sbit  TIMER_RELOAD4_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B4;
    sbit  TIMER_RELOAD5_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B5;
    sbit  TIMER_RELOAD6_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B6;
    sbit  TIMER_RELOAD7_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B7;
    sbit  TIMER_RELOAD8_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B8;
    sbit  TIMER_RELOAD9_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B9;
    sbit  TIMER_RELOAD10_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B10;
    sbit  TIMER_RELOAD11_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B11;
    sbit  TIMER_RELOAD12_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B12;
    sbit  TIMER_RELOAD13_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B13;
    sbit  TIMER_RELOAD14_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B14;
    sbit  TIMER_RELOAD15_COUNTER_TIMER3_INST_TIMERX_RELOAD_bit at COUNTER_TIMER3_INST_TIMERX_RELOAD.B15;

sfr far unsigned long   volatile COUNTER_TIMER3_INST_TIMERX_COUNT absolute 0x40000D6C;
    sbit  TIMER_COUNT0_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B0;
    sbit  TIMER_COUNT1_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B1;
    sbit  TIMER_COUNT2_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B2;
    sbit  TIMER_COUNT3_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B3;
    sbit  TIMER_COUNT4_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B4;
    sbit  TIMER_COUNT5_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B5;
    sbit  TIMER_COUNT6_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B6;
    sbit  TIMER_COUNT7_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B7;
    sbit  TIMER_COUNT8_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B8;
    sbit  TIMER_COUNT9_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B9;
    sbit  TIMER_COUNT10_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B10;
    sbit  TIMER_COUNT11_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B11;
    sbit  TIMER_COUNT12_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B12;
    sbit  TIMER_COUNT13_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B13;
    sbit  TIMER_COUNT14_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B14;
    sbit  TIMER_COUNT15_COUNTER_TIMER3_INST_TIMERX_COUNT_bit at COUNTER_TIMER3_INST_TIMERX_COUNT.B15;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL absolute 0x40001000;
    sbit  ACTIVATE_CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B0;
    const register unsigned short int FREE_ENABLE = 1;
    sbit  FREE_ENABLE_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B1;
    const register unsigned short int FREE_RESET = 2;
    sbit  FREE_RESET_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B2;
    const register unsigned short int TCLK4 = 4;
    sbit  TCLK4_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B4;
    const register unsigned short int TCLK5 = 5;
    sbit  TCLK5_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B5;
    const register unsigned short int TCLK6 = 6;
    sbit  TCLK6_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B6;
    const register unsigned short int COMPARE_ENABLE0 = 8;
    sbit  COMPARE_ENABLE0_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B8;
    const register unsigned short int COMPARE_ENABLE1 = 9;
    sbit  COMPARE_ENABLE1_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B9;
    const register unsigned short int COMPARE_SET1 = 16;
    sbit  COMPARE_SET1_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B16;
    const register unsigned short int COMPARE_SET0 = 17;
    sbit  COMPARE_SET0_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B17;
    const register unsigned short int COMPARE_CLEAR1 = 24;
    sbit  COMPARE_CLEAR1_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B24;
    const register unsigned short int COMPARE_CLEAR0 = 25;
    sbit  COMPARE_CLEAR0_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROL.B25;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0 absolute 0x40001004;
    const register unsigned short int CAPTURE_EDGE00 = 0;
    sbit  CAPTURE_EDGE00_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B0;
    const register unsigned short int CAPTURE_EDGE01 = 1;
    sbit  CAPTURE_EDGE01_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B1;
    const register unsigned short int FILTER_BYP0 = 2;
    sbit  FILTER_BYP0_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B2;
    const register unsigned short int FCLK_SEL05 = 5;
    sbit  FCLK_SEL05_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B5;
    const register unsigned short int FCLK_SEL06 = 6;
    sbit  FCLK_SEL06_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B6;
    const register unsigned short int FCLK_SEL07 = 7;
    sbit  FCLK_SEL07_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B7;
    const register unsigned short int CAPTURE_EDGE18 = 8;
    sbit  CAPTURE_EDGE18_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B8;
    const register unsigned short int CAPTURE_EDGE19 = 9;
    sbit  CAPTURE_EDGE19_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B9;
    const register unsigned short int FILTER_BYP1 = 10;
    sbit  FILTER_BYP1_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B10;
    const register unsigned short int FCLK_SEL113 = 13;
    sbit  FCLK_SEL113_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B13;
    const register unsigned short int FCLK_SEL114 = 14;
    sbit  FCLK_SEL114_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B14;
    const register unsigned short int FCLK_SEL115 = 15;
    sbit  FCLK_SEL115_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B15;
    const register unsigned short int CAPTURE_EDGE216 = 16;
    sbit  CAPTURE_EDGE216_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B16;
    const register unsigned short int CAPTURE_EDGE217 = 17;
    sbit  CAPTURE_EDGE217_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B17;
    const register unsigned short int FILTER_BYP2 = 18;
    sbit  FILTER_BYP2_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B18;
    const register unsigned short int FCLK_SEL221 = 21;
    sbit  FCLK_SEL221_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B21;
    const register unsigned short int FCLK_SEL222 = 22;
    sbit  FCLK_SEL222_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B22;
    const register unsigned short int FCLK_SEL223 = 23;
    sbit  FCLK_SEL223_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B23;
    const register unsigned short int CAPTURE_EDGE324 = 24;
    sbit  CAPTURE_EDGE324_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B24;
    const register unsigned short int CAPTURE_EDGE325 = 25;
    sbit  CAPTURE_EDGE325_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B25;
    const register unsigned short int FILTER_BYP3 = 26;
    sbit  FILTER_BYP3_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B26;
    const register unsigned short int FCLK_SEL329 = 29;
    sbit  FCLK_SEL329_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B29;
    const register unsigned short int FCLK_SEL330 = 30;
    sbit  FCLK_SEL330_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B30;
    const register unsigned short int FCLK_SEL331 = 31;
    sbit  FCLK_SEL331_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1 absolute 0x40001008;
    const register unsigned short int CAPTURE_EDGE40 = 0;
    sbit  CAPTURE_EDGE40_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B0;
    const register unsigned short int CAPTURE_EDGE41 = 1;
    sbit  CAPTURE_EDGE41_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B1;
    const register unsigned short int FILTER_BYP4 = 2;
    sbit  FILTER_BYP4_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B2;
    const register unsigned short int FCLK_SEL45 = 5;
    sbit  FCLK_SEL45_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B5;
    const register unsigned short int FCLK_SEL46 = 6;
    sbit  FCLK_SEL46_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B6;
    const register unsigned short int FCLK_SEL47 = 7;
    sbit  FCLK_SEL47_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B7;
    const register unsigned short int CAPTURE_EDGE58 = 8;
    sbit  CAPTURE_EDGE58_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B8;
    const register unsigned short int CAPTURE_EDGE59 = 9;
    sbit  CAPTURE_EDGE59_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B9;
    const register unsigned short int FILTER_BYP5 = 10;
    sbit  FILTER_BYP5_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B10;
    const register unsigned short int FCLK_SEL513 = 13;
    sbit  FCLK_SEL513_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B13;
    const register unsigned short int FCLK_SEL514 = 14;
    sbit  FCLK_SEL514_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B14;
    const register unsigned short int FCLK_SEL515 = 15;
    sbit  FCLK_SEL515_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1.B15;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER absolute 0x4000100C;
    const register unsigned short int FREE_RUNNING_TIMER0 = 0;
    sbit  FREE_RUNNING_TIMER0_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B0;
    const register unsigned short int FREE_RUNNING_TIMER1 = 1;
    sbit  FREE_RUNNING_TIMER1_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B1;
    const register unsigned short int FREE_RUNNING_TIMER2 = 2;
    sbit  FREE_RUNNING_TIMER2_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B2;
    const register unsigned short int FREE_RUNNING_TIMER3 = 3;
    sbit  FREE_RUNNING_TIMER3_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B3;
    const register unsigned short int FREE_RUNNING_TIMER4 = 4;
    sbit  FREE_RUNNING_TIMER4_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B4;
    const register unsigned short int FREE_RUNNING_TIMER5 = 5;
    sbit  FREE_RUNNING_TIMER5_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B5;
    const register unsigned short int FREE_RUNNING_TIMER6 = 6;
    sbit  FREE_RUNNING_TIMER6_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B6;
    const register unsigned short int FREE_RUNNING_TIMER7 = 7;
    sbit  FREE_RUNNING_TIMER7_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B7;
    const register unsigned short int FREE_RUNNING_TIMER8 = 8;
    sbit  FREE_RUNNING_TIMER8_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B8;
    const register unsigned short int FREE_RUNNING_TIMER9 = 9;
    sbit  FREE_RUNNING_TIMER9_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B9;
    const register unsigned short int FREE_RUNNING_TIMER10 = 10;
    sbit  FREE_RUNNING_TIMER10_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B10;
    const register unsigned short int FREE_RUNNING_TIMER11 = 11;
    sbit  FREE_RUNNING_TIMER11_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B11;
    const register unsigned short int FREE_RUNNING_TIMER12 = 12;
    sbit  FREE_RUNNING_TIMER12_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B12;
    const register unsigned short int FREE_RUNNING_TIMER13 = 13;
    sbit  FREE_RUNNING_TIMER13_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B13;
    const register unsigned short int FREE_RUNNING_TIMER14 = 14;
    sbit  FREE_RUNNING_TIMER14_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B14;
    const register unsigned short int FREE_RUNNING_TIMER15 = 15;
    sbit  FREE_RUNNING_TIMER15_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B15;
    const register unsigned short int FREE_RUNNING_TIMER16 = 16;
    sbit  FREE_RUNNING_TIMER16_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B16;
    const register unsigned short int FREE_RUNNING_TIMER17 = 17;
    sbit  FREE_RUNNING_TIMER17_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B17;
    const register unsigned short int FREE_RUNNING_TIMER18 = 18;
    sbit  FREE_RUNNING_TIMER18_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B18;
    const register unsigned short int FREE_RUNNING_TIMER19 = 19;
    sbit  FREE_RUNNING_TIMER19_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B19;
    const register unsigned short int FREE_RUNNING_TIMER20 = 20;
    sbit  FREE_RUNNING_TIMER20_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B20;
    const register unsigned short int FREE_RUNNING_TIMER21 = 21;
    sbit  FREE_RUNNING_TIMER21_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B21;
    const register unsigned short int FREE_RUNNING_TIMER22 = 22;
    sbit  FREE_RUNNING_TIMER22_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B22;
    const register unsigned short int FREE_RUNNING_TIMER23 = 23;
    sbit  FREE_RUNNING_TIMER23_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B23;
    const register unsigned short int FREE_RUNNING_TIMER24 = 24;
    sbit  FREE_RUNNING_TIMER24_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B24;
    const register unsigned short int FREE_RUNNING_TIMER25 = 25;
    sbit  FREE_RUNNING_TIMER25_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B25;
    const register unsigned short int FREE_RUNNING_TIMER26 = 26;
    sbit  FREE_RUNNING_TIMER26_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B26;
    const register unsigned short int FREE_RUNNING_TIMER27 = 27;
    sbit  FREE_RUNNING_TIMER27_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B27;
    const register unsigned short int FREE_RUNNING_TIMER28 = 28;
    sbit  FREE_RUNNING_TIMER28_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B28;
    const register unsigned short int FREE_RUNNING_TIMER29 = 29;
    sbit  FREE_RUNNING_TIMER29_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B29;
    const register unsigned short int FREE_RUNNING_TIMER30 = 30;
    sbit  FREE_RUNNING_TIMER30_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B30;
    const register unsigned short int FREE_RUNNING_TIMER31 = 31;
    sbit  FREE_RUNNING_TIMER31_bit at CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMER.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_0 absolute 0x40001010;
    const register unsigned short int CAPTURE_00 = 0;
    sbit  CAPTURE_00_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B0;
    const register unsigned short int CAPTURE_01 = 1;
    sbit  CAPTURE_01_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B1;
    const register unsigned short int CAPTURE_02 = 2;
    sbit  CAPTURE_02_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B2;
    const register unsigned short int CAPTURE_03 = 3;
    sbit  CAPTURE_03_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B3;
    const register unsigned short int CAPTURE_04 = 4;
    sbit  CAPTURE_04_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B4;
    const register unsigned short int CAPTURE_05 = 5;
    sbit  CAPTURE_05_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B5;
    const register unsigned short int CAPTURE_06 = 6;
    sbit  CAPTURE_06_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B6;
    const register unsigned short int CAPTURE_07 = 7;
    sbit  CAPTURE_07_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B7;
    const register unsigned short int CAPTURE_08 = 8;
    sbit  CAPTURE_08_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B8;
    const register unsigned short int CAPTURE_09 = 9;
    sbit  CAPTURE_09_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B9;
    const register unsigned short int CAPTURE_010 = 10;
    sbit  CAPTURE_010_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B10;
    const register unsigned short int CAPTURE_011 = 11;
    sbit  CAPTURE_011_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B11;
    const register unsigned short int CAPTURE_012 = 12;
    sbit  CAPTURE_012_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B12;
    const register unsigned short int CAPTURE_013 = 13;
    sbit  CAPTURE_013_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B13;
    const register unsigned short int CAPTURE_014 = 14;
    sbit  CAPTURE_014_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B14;
    const register unsigned short int CAPTURE_015 = 15;
    sbit  CAPTURE_015_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B15;
    const register unsigned short int CAPTURE_016 = 16;
    sbit  CAPTURE_016_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B16;
    const register unsigned short int CAPTURE_017 = 17;
    sbit  CAPTURE_017_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B17;
    const register unsigned short int CAPTURE_018 = 18;
    sbit  CAPTURE_018_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B18;
    const register unsigned short int CAPTURE_019 = 19;
    sbit  CAPTURE_019_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B19;
    const register unsigned short int CAPTURE_020 = 20;
    sbit  CAPTURE_020_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B20;
    const register unsigned short int CAPTURE_021 = 21;
    sbit  CAPTURE_021_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B21;
    const register unsigned short int CAPTURE_022 = 22;
    sbit  CAPTURE_022_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B22;
    const register unsigned short int CAPTURE_023 = 23;
    sbit  CAPTURE_023_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B23;
    const register unsigned short int CAPTURE_024 = 24;
    sbit  CAPTURE_024_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B24;
    const register unsigned short int CAPTURE_025 = 25;
    sbit  CAPTURE_025_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B25;
    const register unsigned short int CAPTURE_026 = 26;
    sbit  CAPTURE_026_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B26;
    const register unsigned short int CAPTURE_027 = 27;
    sbit  CAPTURE_027_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B27;
    const register unsigned short int CAPTURE_028 = 28;
    sbit  CAPTURE_028_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B28;
    const register unsigned short int CAPTURE_029 = 29;
    sbit  CAPTURE_029_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B29;
    const register unsigned short int CAPTURE_030 = 30;
    sbit  CAPTURE_030_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B30;
    const register unsigned short int CAPTURE_031 = 31;
    sbit  CAPTURE_031_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_0.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_1 absolute 0x40001014;
    const register unsigned short int CAPTURE_10 = 0;
    sbit  CAPTURE_10_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B0;
    const register unsigned short int CAPTURE_11 = 1;
    sbit  CAPTURE_11_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B1;
    const register unsigned short int CAPTURE_12 = 2;
    sbit  CAPTURE_12_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B2;
    const register unsigned short int CAPTURE_13 = 3;
    sbit  CAPTURE_13_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B3;
    const register unsigned short int CAPTURE_14 = 4;
    sbit  CAPTURE_14_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B4;
    const register unsigned short int CAPTURE_15 = 5;
    sbit  CAPTURE_15_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B5;
    const register unsigned short int CAPTURE_16 = 6;
    sbit  CAPTURE_16_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B6;
    const register unsigned short int CAPTURE_17 = 7;
    sbit  CAPTURE_17_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B7;
    const register unsigned short int CAPTURE_18 = 8;
    sbit  CAPTURE_18_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B8;
    const register unsigned short int CAPTURE_19 = 9;
    sbit  CAPTURE_19_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B9;
    const register unsigned short int CAPTURE_110 = 10;
    sbit  CAPTURE_110_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B10;
    const register unsigned short int CAPTURE_111 = 11;
    sbit  CAPTURE_111_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B11;
    const register unsigned short int CAPTURE_112 = 12;
    sbit  CAPTURE_112_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B12;
    const register unsigned short int CAPTURE_113 = 13;
    sbit  CAPTURE_113_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B13;
    const register unsigned short int CAPTURE_114 = 14;
    sbit  CAPTURE_114_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B14;
    const register unsigned short int CAPTURE_115 = 15;
    sbit  CAPTURE_115_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B15;
    const register unsigned short int CAPTURE_116 = 16;
    sbit  CAPTURE_116_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B16;
    const register unsigned short int CAPTURE_117 = 17;
    sbit  CAPTURE_117_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B17;
    const register unsigned short int CAPTURE_118 = 18;
    sbit  CAPTURE_118_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B18;
    const register unsigned short int CAPTURE_119 = 19;
    sbit  CAPTURE_119_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B19;
    const register unsigned short int CAPTURE_120 = 20;
    sbit  CAPTURE_120_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B20;
    const register unsigned short int CAPTURE_121 = 21;
    sbit  CAPTURE_121_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B21;
    const register unsigned short int CAPTURE_122 = 22;
    sbit  CAPTURE_122_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B22;
    const register unsigned short int CAPTURE_123 = 23;
    sbit  CAPTURE_123_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B23;
    const register unsigned short int CAPTURE_124 = 24;
    sbit  CAPTURE_124_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B24;
    const register unsigned short int CAPTURE_125 = 25;
    sbit  CAPTURE_125_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B25;
    const register unsigned short int CAPTURE_126 = 26;
    sbit  CAPTURE_126_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B26;
    const register unsigned short int CAPTURE_127 = 27;
    sbit  CAPTURE_127_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B27;
    const register unsigned short int CAPTURE_128 = 28;
    sbit  CAPTURE_128_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B28;
    const register unsigned short int CAPTURE_129 = 29;
    sbit  CAPTURE_129_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B29;
    const register unsigned short int CAPTURE_130 = 30;
    sbit  CAPTURE_130_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B30;
    const register unsigned short int CAPTURE_131 = 31;
    sbit  CAPTURE_131_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_1.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_2 absolute 0x40001018;
    const register unsigned short int CAPTURE_20 = 0;
    sbit  CAPTURE_20_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B0;
    const register unsigned short int CAPTURE_21 = 1;
    sbit  CAPTURE_21_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B1;
    const register unsigned short int CAPTURE_22 = 2;
    sbit  CAPTURE_22_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B2;
    const register unsigned short int CAPTURE_23 = 3;
    sbit  CAPTURE_23_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B3;
    const register unsigned short int CAPTURE_24 = 4;
    sbit  CAPTURE_24_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B4;
    const register unsigned short int CAPTURE_25 = 5;
    sbit  CAPTURE_25_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B5;
    const register unsigned short int CAPTURE_26 = 6;
    sbit  CAPTURE_26_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B6;
    const register unsigned short int CAPTURE_27 = 7;
    sbit  CAPTURE_27_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B7;
    const register unsigned short int CAPTURE_28 = 8;
    sbit  CAPTURE_28_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B8;
    const register unsigned short int CAPTURE_29 = 9;
    sbit  CAPTURE_29_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B9;
    const register unsigned short int CAPTURE_210 = 10;
    sbit  CAPTURE_210_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B10;
    const register unsigned short int CAPTURE_211 = 11;
    sbit  CAPTURE_211_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B11;
    const register unsigned short int CAPTURE_212 = 12;
    sbit  CAPTURE_212_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B12;
    const register unsigned short int CAPTURE_213 = 13;
    sbit  CAPTURE_213_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B13;
    const register unsigned short int CAPTURE_214 = 14;
    sbit  CAPTURE_214_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B14;
    const register unsigned short int CAPTURE_215 = 15;
    sbit  CAPTURE_215_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B15;
    const register unsigned short int CAPTURE_216 = 16;
    sbit  CAPTURE_216_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B16;
    const register unsigned short int CAPTURE_217 = 17;
    sbit  CAPTURE_217_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B17;
    const register unsigned short int CAPTURE_218 = 18;
    sbit  CAPTURE_218_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B18;
    const register unsigned short int CAPTURE_219 = 19;
    sbit  CAPTURE_219_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B19;
    const register unsigned short int CAPTURE_220 = 20;
    sbit  CAPTURE_220_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B20;
    const register unsigned short int CAPTURE_221 = 21;
    sbit  CAPTURE_221_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B21;
    const register unsigned short int CAPTURE_222 = 22;
    sbit  CAPTURE_222_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B22;
    const register unsigned short int CAPTURE_223 = 23;
    sbit  CAPTURE_223_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B23;
    const register unsigned short int CAPTURE_224 = 24;
    sbit  CAPTURE_224_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B24;
    const register unsigned short int CAPTURE_225 = 25;
    sbit  CAPTURE_225_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B25;
    const register unsigned short int CAPTURE_226 = 26;
    sbit  CAPTURE_226_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B26;
    const register unsigned short int CAPTURE_227 = 27;
    sbit  CAPTURE_227_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B27;
    const register unsigned short int CAPTURE_228 = 28;
    sbit  CAPTURE_228_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B28;
    const register unsigned short int CAPTURE_229 = 29;
    sbit  CAPTURE_229_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B29;
    const register unsigned short int CAPTURE_230 = 30;
    sbit  CAPTURE_230_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B30;
    const register unsigned short int CAPTURE_231 = 31;
    sbit  CAPTURE_231_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_2.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_3 absolute 0x4000101C;
    const register unsigned short int CAPTURE_30 = 0;
    sbit  CAPTURE_30_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B0;
    const register unsigned short int CAPTURE_31 = 1;
    sbit  CAPTURE_31_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B1;
    const register unsigned short int CAPTURE_32 = 2;
    sbit  CAPTURE_32_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B2;
    const register unsigned short int CAPTURE_33 = 3;
    sbit  CAPTURE_33_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B3;
    const register unsigned short int CAPTURE_34 = 4;
    sbit  CAPTURE_34_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B4;
    const register unsigned short int CAPTURE_35 = 5;
    sbit  CAPTURE_35_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B5;
    const register unsigned short int CAPTURE_36 = 6;
    sbit  CAPTURE_36_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B6;
    const register unsigned short int CAPTURE_37 = 7;
    sbit  CAPTURE_37_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B7;
    const register unsigned short int CAPTURE_38 = 8;
    sbit  CAPTURE_38_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B8;
    const register unsigned short int CAPTURE_39 = 9;
    sbit  CAPTURE_39_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B9;
    const register unsigned short int CAPTURE_310 = 10;
    sbit  CAPTURE_310_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B10;
    const register unsigned short int CAPTURE_311 = 11;
    sbit  CAPTURE_311_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B11;
    const register unsigned short int CAPTURE_312 = 12;
    sbit  CAPTURE_312_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B12;
    const register unsigned short int CAPTURE_313 = 13;
    sbit  CAPTURE_313_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B13;
    const register unsigned short int CAPTURE_314 = 14;
    sbit  CAPTURE_314_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B14;
    const register unsigned short int CAPTURE_315 = 15;
    sbit  CAPTURE_315_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B15;
    const register unsigned short int CAPTURE_316 = 16;
    sbit  CAPTURE_316_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B16;
    const register unsigned short int CAPTURE_317 = 17;
    sbit  CAPTURE_317_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B17;
    const register unsigned short int CAPTURE_318 = 18;
    sbit  CAPTURE_318_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B18;
    const register unsigned short int CAPTURE_319 = 19;
    sbit  CAPTURE_319_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B19;
    const register unsigned short int CAPTURE_320 = 20;
    sbit  CAPTURE_320_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B20;
    const register unsigned short int CAPTURE_321 = 21;
    sbit  CAPTURE_321_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B21;
    const register unsigned short int CAPTURE_322 = 22;
    sbit  CAPTURE_322_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B22;
    const register unsigned short int CAPTURE_323 = 23;
    sbit  CAPTURE_323_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B23;
    const register unsigned short int CAPTURE_324 = 24;
    sbit  CAPTURE_324_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B24;
    const register unsigned short int CAPTURE_325 = 25;
    sbit  CAPTURE_325_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B25;
    const register unsigned short int CAPTURE_326 = 26;
    sbit  CAPTURE_326_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B26;
    const register unsigned short int CAPTURE_327 = 27;
    sbit  CAPTURE_327_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B27;
    const register unsigned short int CAPTURE_328 = 28;
    sbit  CAPTURE_328_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B28;
    const register unsigned short int CAPTURE_329 = 29;
    sbit  CAPTURE_329_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B29;
    const register unsigned short int CAPTURE_330 = 30;
    sbit  CAPTURE_330_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B30;
    const register unsigned short int CAPTURE_331 = 31;
    sbit  CAPTURE_331_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_3.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_4 absolute 0x40001020;
    const register unsigned short int CAPTURE_40 = 0;
    sbit  CAPTURE_40_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B0;
    const register unsigned short int CAPTURE_41 = 1;
    sbit  CAPTURE_41_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B1;
    const register unsigned short int CAPTURE_42 = 2;
    sbit  CAPTURE_42_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B2;
    const register unsigned short int CAPTURE_43 = 3;
    sbit  CAPTURE_43_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B3;
    const register unsigned short int CAPTURE_44 = 4;
    sbit  CAPTURE_44_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B4;
    const register unsigned short int CAPTURE_45 = 5;
    sbit  CAPTURE_45_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B5;
    const register unsigned short int CAPTURE_46 = 6;
    sbit  CAPTURE_46_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B6;
    const register unsigned short int CAPTURE_47 = 7;
    sbit  CAPTURE_47_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B7;
    const register unsigned short int CAPTURE_48 = 8;
    sbit  CAPTURE_48_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B8;
    const register unsigned short int CAPTURE_49 = 9;
    sbit  CAPTURE_49_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B9;
    const register unsigned short int CAPTURE_410 = 10;
    sbit  CAPTURE_410_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B10;
    const register unsigned short int CAPTURE_411 = 11;
    sbit  CAPTURE_411_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B11;
    const register unsigned short int CAPTURE_412 = 12;
    sbit  CAPTURE_412_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B12;
    const register unsigned short int CAPTURE_413 = 13;
    sbit  CAPTURE_413_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B13;
    const register unsigned short int CAPTURE_414 = 14;
    sbit  CAPTURE_414_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B14;
    const register unsigned short int CAPTURE_415 = 15;
    sbit  CAPTURE_415_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B15;
    const register unsigned short int CAPTURE_416 = 16;
    sbit  CAPTURE_416_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B16;
    const register unsigned short int CAPTURE_417 = 17;
    sbit  CAPTURE_417_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B17;
    const register unsigned short int CAPTURE_418 = 18;
    sbit  CAPTURE_418_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B18;
    const register unsigned short int CAPTURE_419 = 19;
    sbit  CAPTURE_419_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B19;
    const register unsigned short int CAPTURE_420 = 20;
    sbit  CAPTURE_420_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B20;
    const register unsigned short int CAPTURE_421 = 21;
    sbit  CAPTURE_421_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B21;
    const register unsigned short int CAPTURE_422 = 22;
    sbit  CAPTURE_422_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B22;
    const register unsigned short int CAPTURE_423 = 23;
    sbit  CAPTURE_423_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B23;
    const register unsigned short int CAPTURE_424 = 24;
    sbit  CAPTURE_424_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B24;
    const register unsigned short int CAPTURE_425 = 25;
    sbit  CAPTURE_425_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B25;
    const register unsigned short int CAPTURE_426 = 26;
    sbit  CAPTURE_426_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B26;
    const register unsigned short int CAPTURE_427 = 27;
    sbit  CAPTURE_427_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B27;
    const register unsigned short int CAPTURE_428 = 28;
    sbit  CAPTURE_428_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B28;
    const register unsigned short int CAPTURE_429 = 29;
    sbit  CAPTURE_429_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B29;
    const register unsigned short int CAPTURE_430 = 30;
    sbit  CAPTURE_430_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B30;
    const register unsigned short int CAPTURE_431 = 31;
    sbit  CAPTURE_431_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_4.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_CAPTURE_5 absolute 0x40001024;
    const register unsigned short int CAPTURE_50 = 0;
    sbit  CAPTURE_50_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B0;
    const register unsigned short int CAPTURE_51 = 1;
    sbit  CAPTURE_51_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B1;
    const register unsigned short int CAPTURE_52 = 2;
    sbit  CAPTURE_52_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B2;
    const register unsigned short int CAPTURE_53 = 3;
    sbit  CAPTURE_53_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B3;
    const register unsigned short int CAPTURE_54 = 4;
    sbit  CAPTURE_54_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B4;
    const register unsigned short int CAPTURE_55 = 5;
    sbit  CAPTURE_55_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B5;
    const register unsigned short int CAPTURE_56 = 6;
    sbit  CAPTURE_56_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B6;
    const register unsigned short int CAPTURE_57 = 7;
    sbit  CAPTURE_57_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B7;
    const register unsigned short int CAPTURE_58 = 8;
    sbit  CAPTURE_58_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B8;
    const register unsigned short int CAPTURE_59 = 9;
    sbit  CAPTURE_59_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B9;
    const register unsigned short int CAPTURE_510 = 10;
    sbit  CAPTURE_510_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B10;
    const register unsigned short int CAPTURE_511 = 11;
    sbit  CAPTURE_511_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B11;
    const register unsigned short int CAPTURE_512 = 12;
    sbit  CAPTURE_512_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B12;
    const register unsigned short int CAPTURE_513 = 13;
    sbit  CAPTURE_513_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B13;
    const register unsigned short int CAPTURE_514 = 14;
    sbit  CAPTURE_514_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B14;
    const register unsigned short int CAPTURE_515 = 15;
    sbit  CAPTURE_515_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B15;
    const register unsigned short int CAPTURE_516 = 16;
    sbit  CAPTURE_516_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B16;
    const register unsigned short int CAPTURE_517 = 17;
    sbit  CAPTURE_517_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B17;
    const register unsigned short int CAPTURE_518 = 18;
    sbit  CAPTURE_518_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B18;
    const register unsigned short int CAPTURE_519 = 19;
    sbit  CAPTURE_519_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B19;
    const register unsigned short int CAPTURE_520 = 20;
    sbit  CAPTURE_520_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B20;
    const register unsigned short int CAPTURE_521 = 21;
    sbit  CAPTURE_521_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B21;
    const register unsigned short int CAPTURE_522 = 22;
    sbit  CAPTURE_522_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B22;
    const register unsigned short int CAPTURE_523 = 23;
    sbit  CAPTURE_523_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B23;
    const register unsigned short int CAPTURE_524 = 24;
    sbit  CAPTURE_524_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B24;
    const register unsigned short int CAPTURE_525 = 25;
    sbit  CAPTURE_525_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B25;
    const register unsigned short int CAPTURE_526 = 26;
    sbit  CAPTURE_526_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B26;
    const register unsigned short int CAPTURE_527 = 27;
    sbit  CAPTURE_527_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B27;
    const register unsigned short int CAPTURE_528 = 28;
    sbit  CAPTURE_528_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B28;
    const register unsigned short int CAPTURE_529 = 29;
    sbit  CAPTURE_529_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B29;
    const register unsigned short int CAPTURE_530 = 30;
    sbit  CAPTURE_530_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B30;
    const register unsigned short int CAPTURE_531 = 31;
    sbit  CAPTURE_531_bit at CAPTURE_COMPARE_TIMER_INST_CAPTURE_5.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_COMPARE_0 absolute 0x40001028;
    const register unsigned short int COMPARE_00 = 0;
    sbit  COMPARE_00_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B0;
    const register unsigned short int COMPARE_01 = 1;
    sbit  COMPARE_01_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B1;
    const register unsigned short int COMPARE_02 = 2;
    sbit  COMPARE_02_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B2;
    const register unsigned short int COMPARE_03 = 3;
    sbit  COMPARE_03_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B3;
    const register unsigned short int COMPARE_04 = 4;
    sbit  COMPARE_04_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B4;
    const register unsigned short int COMPARE_05 = 5;
    sbit  COMPARE_05_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B5;
    const register unsigned short int COMPARE_06 = 6;
    sbit  COMPARE_06_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B6;
    const register unsigned short int COMPARE_07 = 7;
    sbit  COMPARE_07_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B7;
    const register unsigned short int COMPARE_08 = 8;
    sbit  COMPARE_08_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B8;
    const register unsigned short int COMPARE_09 = 9;
    sbit  COMPARE_09_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B9;
    const register unsigned short int COMPARE_010 = 10;
    sbit  COMPARE_010_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B10;
    const register unsigned short int COMPARE_011 = 11;
    sbit  COMPARE_011_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B11;
    const register unsigned short int COMPARE_012 = 12;
    sbit  COMPARE_012_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B12;
    const register unsigned short int COMPARE_013 = 13;
    sbit  COMPARE_013_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B13;
    const register unsigned short int COMPARE_014 = 14;
    sbit  COMPARE_014_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B14;
    const register unsigned short int COMPARE_015 = 15;
    sbit  COMPARE_015_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B15;
    const register unsigned short int COMPARE_016 = 16;
    sbit  COMPARE_016_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B16;
    const register unsigned short int COMPARE_017 = 17;
    sbit  COMPARE_017_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B17;
    const register unsigned short int COMPARE_018 = 18;
    sbit  COMPARE_018_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B18;
    const register unsigned short int COMPARE_019 = 19;
    sbit  COMPARE_019_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B19;
    const register unsigned short int COMPARE_020 = 20;
    sbit  COMPARE_020_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B20;
    const register unsigned short int COMPARE_021 = 21;
    sbit  COMPARE_021_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B21;
    const register unsigned short int COMPARE_022 = 22;
    sbit  COMPARE_022_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B22;
    const register unsigned short int COMPARE_023 = 23;
    sbit  COMPARE_023_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B23;
    const register unsigned short int COMPARE_024 = 24;
    sbit  COMPARE_024_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B24;
    const register unsigned short int COMPARE_025 = 25;
    sbit  COMPARE_025_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B25;
    const register unsigned short int COMPARE_026 = 26;
    sbit  COMPARE_026_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B26;
    const register unsigned short int COMPARE_027 = 27;
    sbit  COMPARE_027_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B27;
    const register unsigned short int COMPARE_028 = 28;
    sbit  COMPARE_028_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B28;
    const register unsigned short int COMPARE_029 = 29;
    sbit  COMPARE_029_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B29;
    const register unsigned short int COMPARE_030 = 30;
    sbit  COMPARE_030_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B30;
    const register unsigned short int COMPARE_031 = 31;
    sbit  COMPARE_031_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_0.B31;

sfr far unsigned long   volatile CAPTURE_COMPARE_TIMER_INST_COMPARE_1 absolute 0x4000102C;
    const register unsigned short int COMPARE_10 = 0;
    sbit  COMPARE_10_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B0;
    const register unsigned short int COMPARE_11 = 1;
    sbit  COMPARE_11_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B1;
    const register unsigned short int COMPARE_12 = 2;
    sbit  COMPARE_12_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B2;
    const register unsigned short int COMPARE_13 = 3;
    sbit  COMPARE_13_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B3;
    const register unsigned short int COMPARE_14 = 4;
    sbit  COMPARE_14_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B4;
    const register unsigned short int COMPARE_15 = 5;
    sbit  COMPARE_15_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B5;
    const register unsigned short int COMPARE_16 = 6;
    sbit  COMPARE_16_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B6;
    const register unsigned short int COMPARE_17 = 7;
    sbit  COMPARE_17_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B7;
    const register unsigned short int COMPARE_18 = 8;
    sbit  COMPARE_18_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B8;
    const register unsigned short int COMPARE_19 = 9;
    sbit  COMPARE_19_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B9;
    const register unsigned short int COMPARE_110 = 10;
    sbit  COMPARE_110_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B10;
    const register unsigned short int COMPARE_111 = 11;
    sbit  COMPARE_111_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B11;
    const register unsigned short int COMPARE_112 = 12;
    sbit  COMPARE_112_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B12;
    const register unsigned short int COMPARE_113 = 13;
    sbit  COMPARE_113_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B13;
    const register unsigned short int COMPARE_114 = 14;
    sbit  COMPARE_114_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B14;
    const register unsigned short int COMPARE_115 = 15;
    sbit  COMPARE_115_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B15;
    const register unsigned short int COMPARE_116 = 16;
    sbit  COMPARE_116_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B16;
    const register unsigned short int COMPARE_117 = 17;
    sbit  COMPARE_117_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B17;
    const register unsigned short int COMPARE_118 = 18;
    sbit  COMPARE_118_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B18;
    const register unsigned short int COMPARE_119 = 19;
    sbit  COMPARE_119_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B19;
    const register unsigned short int COMPARE_120 = 20;
    sbit  COMPARE_120_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B20;
    const register unsigned short int COMPARE_121 = 21;
    sbit  COMPARE_121_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B21;
    const register unsigned short int COMPARE_122 = 22;
    sbit  COMPARE_122_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B22;
    const register unsigned short int COMPARE_123 = 23;
    sbit  COMPARE_123_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B23;
    const register unsigned short int COMPARE_124 = 24;
    sbit  COMPARE_124_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B24;
    const register unsigned short int COMPARE_125 = 25;
    sbit  COMPARE_125_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B25;
    const register unsigned short int COMPARE_126 = 26;
    sbit  COMPARE_126_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B26;
    const register unsigned short int COMPARE_127 = 27;
    sbit  COMPARE_127_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B27;
    const register unsigned short int COMPARE_128 = 28;
    sbit  COMPARE_128_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B28;
    const register unsigned short int COMPARE_129 = 29;
    sbit  COMPARE_129_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B29;
    const register unsigned short int COMPARE_130 = 30;
    sbit  COMPARE_130_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B30;
    const register unsigned short int COMPARE_131 = 31;
    sbit  COMPARE_131_bit at CAPTURE_COMPARE_TIMER_INST_COMPARE_1.B31;

sfr far unsigned int   volatile HTM0_INST_HT_PRELOAD absolute 0x40009800;
sfr far unsigned int   volatile HTM0_INST_HT_CONTROL absolute 0x40009804;
    const register unsigned short int CTRL = 0;
    sbit  CTRL_bit at HTM0_INST_HT_CONTROL.B0;

sfr far unsigned int   volatile HTM0_INST_COUNT      absolute 0x40009808;
sfr far unsigned int   volatile HTM1_INST_HT_PRELOAD absolute 0x40009820;
sfr far unsigned int   volatile HTM1_INST_HT_CONTROL absolute 0x40009824;
    sbit  CTRL_HTM1_INST_HT_CONTROL_bit at HTM1_INST_HT_CONTROL.B0;

sfr far unsigned int   volatile HTM1_INST_COUNT      absolute 0x40009828;
sfr far unsigned long   volatile RTOS_INST_RTOS_TIMER_COUNT absolute 0x40007400;
    const register unsigned short int COUNTER0 = 0;
    sbit  COUNTER0_bit at RTOS_INST_RTOS_TIMER_COUNT.B0;
    const register unsigned short int COUNTER1 = 1;
    sbit  COUNTER1_bit at RTOS_INST_RTOS_TIMER_COUNT.B1;
    const register unsigned short int COUNTER2 = 2;
    sbit  COUNTER2_bit at RTOS_INST_RTOS_TIMER_COUNT.B2;
    const register unsigned short int COUNTER3 = 3;
    sbit  COUNTER3_bit at RTOS_INST_RTOS_TIMER_COUNT.B3;
    const register unsigned short int COUNTER4 = 4;
    sbit  COUNTER4_bit at RTOS_INST_RTOS_TIMER_COUNT.B4;
    const register unsigned short int COUNTER5 = 5;
    sbit  COUNTER5_bit at RTOS_INST_RTOS_TIMER_COUNT.B5;
    const register unsigned short int COUNTER6 = 6;
    sbit  COUNTER6_bit at RTOS_INST_RTOS_TIMER_COUNT.B6;
    const register unsigned short int COUNTER7 = 7;
    sbit  COUNTER7_bit at RTOS_INST_RTOS_TIMER_COUNT.B7;
    const register unsigned short int COUNTER8 = 8;
    sbit  COUNTER8_bit at RTOS_INST_RTOS_TIMER_COUNT.B8;
    const register unsigned short int COUNTER9 = 9;
    sbit  COUNTER9_bit at RTOS_INST_RTOS_TIMER_COUNT.B9;
    const register unsigned short int COUNTER10 = 10;
    sbit  COUNTER10_bit at RTOS_INST_RTOS_TIMER_COUNT.B10;
    const register unsigned short int COUNTER11 = 11;
    sbit  COUNTER11_bit at RTOS_INST_RTOS_TIMER_COUNT.B11;
    const register unsigned short int COUNTER12 = 12;
    sbit  COUNTER12_bit at RTOS_INST_RTOS_TIMER_COUNT.B12;
    const register unsigned short int COUNTER13 = 13;
    sbit  COUNTER13_bit at RTOS_INST_RTOS_TIMER_COUNT.B13;
    const register unsigned short int COUNTER14 = 14;
    sbit  COUNTER14_bit at RTOS_INST_RTOS_TIMER_COUNT.B14;
    const register unsigned short int COUNTER15 = 15;
    sbit  COUNTER15_bit at RTOS_INST_RTOS_TIMER_COUNT.B15;
    const register unsigned short int COUNTER16 = 16;
    sbit  COUNTER16_bit at RTOS_INST_RTOS_TIMER_COUNT.B16;
    const register unsigned short int COUNTER17 = 17;
    sbit  COUNTER17_bit at RTOS_INST_RTOS_TIMER_COUNT.B17;
    const register unsigned short int COUNTER18 = 18;
    sbit  COUNTER18_bit at RTOS_INST_RTOS_TIMER_COUNT.B18;
    const register unsigned short int COUNTER19 = 19;
    sbit  COUNTER19_bit at RTOS_INST_RTOS_TIMER_COUNT.B19;
    const register unsigned short int COUNTER20 = 20;
    sbit  COUNTER20_bit at RTOS_INST_RTOS_TIMER_COUNT.B20;
    const register unsigned short int COUNTER21 = 21;
    sbit  COUNTER21_bit at RTOS_INST_RTOS_TIMER_COUNT.B21;
    const register unsigned short int COUNTER22 = 22;
    sbit  COUNTER22_bit at RTOS_INST_RTOS_TIMER_COUNT.B22;
    const register unsigned short int COUNTER23 = 23;
    sbit  COUNTER23_bit at RTOS_INST_RTOS_TIMER_COUNT.B23;
    const register unsigned short int COUNTER24 = 24;
    sbit  COUNTER24_bit at RTOS_INST_RTOS_TIMER_COUNT.B24;
    const register unsigned short int COUNTER25 = 25;
    sbit  COUNTER25_bit at RTOS_INST_RTOS_TIMER_COUNT.B25;
    const register unsigned short int COUNTER26 = 26;
    sbit  COUNTER26_bit at RTOS_INST_RTOS_TIMER_COUNT.B26;
    const register unsigned short int COUNTER27 = 27;
    sbit  COUNTER27_bit at RTOS_INST_RTOS_TIMER_COUNT.B27;
    const register unsigned short int COUNTER28 = 28;
    sbit  COUNTER28_bit at RTOS_INST_RTOS_TIMER_COUNT.B28;
    const register unsigned short int COUNTER29 = 29;
    sbit  COUNTER29_bit at RTOS_INST_RTOS_TIMER_COUNT.B29;
    const register unsigned short int COUNTER30 = 30;
    sbit  COUNTER30_bit at RTOS_INST_RTOS_TIMER_COUNT.B30;
    const register unsigned short int COUNTER31 = 31;
    sbit  COUNTER31_bit at RTOS_INST_RTOS_TIMER_COUNT.B31;

sfr far unsigned long   volatile RTOS_INST_RTOS_TIMER_PRELOAD absolute 0x40007404;
    const register unsigned short int PRE_LOAD0 = 0;
    sbit  PRE_LOAD0_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B0;
    const register unsigned short int PRE_LOAD1 = 1;
    sbit  PRE_LOAD1_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B1;
    const register unsigned short int PRE_LOAD2 = 2;
    sbit  PRE_LOAD2_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B2;
    const register unsigned short int PRE_LOAD3 = 3;
    sbit  PRE_LOAD3_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B3;
    const register unsigned short int PRE_LOAD4 = 4;
    sbit  PRE_LOAD4_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B4;
    const register unsigned short int PRE_LOAD5 = 5;
    sbit  PRE_LOAD5_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B5;
    const register unsigned short int PRE_LOAD6 = 6;
    sbit  PRE_LOAD6_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B6;
    const register unsigned short int PRE_LOAD7 = 7;
    sbit  PRE_LOAD7_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B7;
    const register unsigned short int PRE_LOAD8 = 8;
    sbit  PRE_LOAD8_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B8;
    const register unsigned short int PRE_LOAD9 = 9;
    sbit  PRE_LOAD9_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B9;
    const register unsigned short int PRE_LOAD10 = 10;
    sbit  PRE_LOAD10_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B10;
    const register unsigned short int PRE_LOAD11 = 11;
    sbit  PRE_LOAD11_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B11;
    const register unsigned short int PRE_LOAD12 = 12;
    sbit  PRE_LOAD12_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B12;
    const register unsigned short int PRE_LOAD13 = 13;
    sbit  PRE_LOAD13_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B13;
    const register unsigned short int PRE_LOAD14 = 14;
    sbit  PRE_LOAD14_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B14;
    const register unsigned short int PRE_LOAD15 = 15;
    sbit  PRE_LOAD15_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B15;
    const register unsigned short int PRE_LOAD16 = 16;
    sbit  PRE_LOAD16_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B16;
    const register unsigned short int PRE_LOAD17 = 17;
    sbit  PRE_LOAD17_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B17;
    const register unsigned short int PRE_LOAD18 = 18;
    sbit  PRE_LOAD18_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B18;
    const register unsigned short int PRE_LOAD19 = 19;
    sbit  PRE_LOAD19_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B19;
    const register unsigned short int PRE_LOAD20 = 20;
    sbit  PRE_LOAD20_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B20;
    const register unsigned short int PRE_LOAD21 = 21;
    sbit  PRE_LOAD21_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B21;
    const register unsigned short int PRE_LOAD22 = 22;
    sbit  PRE_LOAD22_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B22;
    const register unsigned short int PRE_LOAD23 = 23;
    sbit  PRE_LOAD23_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B23;
    const register unsigned short int PRE_LOAD24 = 24;
    sbit  PRE_LOAD24_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B24;
    const register unsigned short int PRE_LOAD25 = 25;
    sbit  PRE_LOAD25_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B25;
    const register unsigned short int PRE_LOAD26 = 26;
    sbit  PRE_LOAD26_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B26;
    const register unsigned short int PRE_LOAD27 = 27;
    sbit  PRE_LOAD27_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B27;
    const register unsigned short int PRE_LOAD28 = 28;
    sbit  PRE_LOAD28_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B28;
    const register unsigned short int PRE_LOAD29 = 29;
    sbit  PRE_LOAD29_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B29;
    const register unsigned short int PRE_LOAD30 = 30;
    sbit  PRE_LOAD30_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B30;
    const register unsigned short int PRE_LOAD31 = 31;
    sbit  PRE_LOAD31_bit at RTOS_INST_RTOS_TIMER_PRELOAD.B31;

sfr far unsigned long   volatile RTOS_INST_RTOS_TIMER_CONTROL absolute 0x40007408;
    const register unsigned short int BLOCK_ENABLE = 0;
    sbit  BLOCK_ENABLE_bit at RTOS_INST_RTOS_TIMER_CONTROL.B0;
    const register unsigned short int AUTO_RELOAD = 1;
    sbit  AUTO_RELOAD_bit at RTOS_INST_RTOS_TIMER_CONTROL.B1;
    const register unsigned short int TIMER_START = 2;
    sbit  TIMER_START_bit at RTOS_INST_RTOS_TIMER_CONTROL.B2;
    const register unsigned short int EXT_HARDWARE_HALT_EN = 3;
    sbit  EXT_HARDWARE_HALT_EN_bit at RTOS_INST_RTOS_TIMER_CONTROL.B3;
    const register unsigned short int FIRMWARE_TIMER_HALT = 4;
    sbit  FIRMWARE_TIMER_HALT_bit at RTOS_INST_RTOS_TIMER_CONTROL.B4;

sfr far unsigned long   volatile RTOS_INST_SOFT_INTERRUPT absolute 0x4000740C;
    const register unsigned short int SWI_0 = 0;
    sbit  SWI_0_bit at RTOS_INST_SOFT_INTERRUPT.B0;
    const register unsigned short int SWI_1 = 1;
    sbit  SWI_1_bit at RTOS_INST_SOFT_INTERRUPT.B1;
    const register unsigned short int SWI_2 = 2;
    sbit  SWI_2_bit at RTOS_INST_SOFT_INTERRUPT.B2;
    const register unsigned short int SWI_3 = 3;
    sbit  SWI_3_bit at RTOS_INST_SOFT_INTERRUPT.B3;

sfr far unsigned short   volatile RTC_INST_SEC         absolute 0x400F5000;
sfr far unsigned short   volatile RTC_INST_SEC_ALARM   absolute 0x400F5001;
sfr far unsigned short   volatile RTC_INST_MIN         absolute 0x400F5002;
sfr far unsigned short   volatile RTC_INST_MIN_ALARM   absolute 0x400F5003;
sfr far unsigned short   volatile RTC_INST_HR          absolute 0x400F5004;
sfr far unsigned short   volatile RTC_INST_HR_ALARM    absolute 0x400F5005;
sfr far unsigned short   volatile RTC_INST_DAY_WEEK    absolute 0x400F5006;
sfr far unsigned short   volatile RTC_INST_DAY_MONTH   absolute 0x400F5007;
sfr far unsigned short   volatile RTC_INST_MONTH       absolute 0x400F5008;
sfr far unsigned short   volatile RTC_INST_YEAR        absolute 0x400F5009;
sfr far unsigned short   volatile RTC_INST_REG_A       absolute 0x400F500A;
sfr far unsigned short   volatile RTC_INST_REG_B       absolute 0x400F500B;
sfr far unsigned short   volatile RTC_INST_REG_C       absolute 0x400F500C;
sfr far unsigned short   volatile RTC_INST_REG_D       absolute 0x400F500D;
sfr far unsigned long   volatile RTC_INST_CONTROL     absolute 0x400F5010;
    sbit  BLOCK_ENABLE_RTC_INST_CONTROL_bit at RTC_INST_CONTROL.B0;
    sbit  SOFT_RESET_RTC_INST_CONTROL_bit at RTC_INST_CONTROL.B1;
    sbit  TEST_RTC_INST_CONTROL_bit at RTC_INST_CONTROL.B2;
    const register unsigned short int ALARM_ENABLE = 3;
    sbit  ALARM_ENABLE_bit at RTC_INST_CONTROL.B3;

sfr far unsigned long   volatile RTC_INST_WEEK_ALARM  absolute 0x400F5014;
sfr far unsigned long   volatile RTC_INST_DAYLIGHT_SAVINGS_FORWARD absolute 0x400F5018;
    const register unsigned short int DST_MONTH0 = 0;
    sbit  DST_MONTH0_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B0;
    const register unsigned short int DST_MONTH1 = 1;
    sbit  DST_MONTH1_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B1;
    const register unsigned short int DST_MONTH2 = 2;
    sbit  DST_MONTH2_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B2;
    const register unsigned short int DST_MONTH3 = 3;
    sbit  DST_MONTH3_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B3;
    const register unsigned short int DST_MONTH4 = 4;
    sbit  DST_MONTH4_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B4;
    const register unsigned short int DST_MONTH5 = 5;
    sbit  DST_MONTH5_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B5;
    const register unsigned short int DST_MONTH6 = 6;
    sbit  DST_MONTH6_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B6;
    const register unsigned short int DST_MONTH7 = 7;
    sbit  DST_MONTH7_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B7;
    const register unsigned short int DST_DAY_OF_WEEK8 = 8;
    sbit  DST_DAY_OF_WEEK8_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B8;
    const register unsigned short int DST_DAY_OF_WEEK9 = 9;
    sbit  DST_DAY_OF_WEEK9_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B9;
    const register unsigned short int DST_DAY_OF_WEEK10 = 10;
    sbit  DST_DAY_OF_WEEK10_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B10;
    const register unsigned short int DST_WEEK16 = 16;
    sbit  DST_WEEK16_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B16;
    const register unsigned short int DST_WEEK17 = 17;
    sbit  DST_WEEK17_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B17;
    const register unsigned short int DST_WEEK18 = 18;
    sbit  DST_WEEK18_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B18;
    const register unsigned short int DST_HOUR24 = 24;
    sbit  DST_HOUR24_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B24;
    const register unsigned short int DST_HOUR25 = 25;
    sbit  DST_HOUR25_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B25;
    const register unsigned short int DST_HOUR26 = 26;
    sbit  DST_HOUR26_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B26;
    const register unsigned short int DST_HOUR27 = 27;
    sbit  DST_HOUR27_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B27;
    const register unsigned short int DST_HOUR28 = 28;
    sbit  DST_HOUR28_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B28;
    const register unsigned short int DST_HOUR29 = 29;
    sbit  DST_HOUR29_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B29;
    const register unsigned short int DST_HOUR30 = 30;
    sbit  DST_HOUR30_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B30;
    const register unsigned short int DST_AM_PM = 31;
    sbit  DST_AM_PM_bit at RTC_INST_DAYLIGHT_SAVINGS_FORWARD.B31;

sfr far unsigned long   volatile RTC_INST_DAYLIGHT_SAVINGS_BACKWARD absolute 0x400F501C;
sfr far unsigned long   volatile WEEK_INST_CONTROL_REGISTER absolute 0x4000AC80;
    const register unsigned short int WT_ENABLE = 0;
    sbit  WT_ENABLE_bit at WEEK_INST_CONTROL_REGISTER.B0;
    const register unsigned short int POWERUP_EN = 6;
    sbit  POWERUP_EN_bit at WEEK_INST_CONTROL_REGISTER.B6;

sfr far unsigned long   volatile WEEK_INST_WEEK_ALARM_COUNTER absolute 0x4000AC84;
    const register unsigned short int WEEK_COUNTER0 = 0;
    sbit  WEEK_COUNTER0_bit at WEEK_INST_WEEK_ALARM_COUNTER.B0;
    const register unsigned short int WEEK_COUNTER1 = 1;
    sbit  WEEK_COUNTER1_bit at WEEK_INST_WEEK_ALARM_COUNTER.B1;
    const register unsigned short int WEEK_COUNTER2 = 2;
    sbit  WEEK_COUNTER2_bit at WEEK_INST_WEEK_ALARM_COUNTER.B2;
    const register unsigned short int WEEK_COUNTER3 = 3;
    sbit  WEEK_COUNTER3_bit at WEEK_INST_WEEK_ALARM_COUNTER.B3;
    const register unsigned short int WEEK_COUNTER4 = 4;
    sbit  WEEK_COUNTER4_bit at WEEK_INST_WEEK_ALARM_COUNTER.B4;
    const register unsigned short int WEEK_COUNTER5 = 5;
    sbit  WEEK_COUNTER5_bit at WEEK_INST_WEEK_ALARM_COUNTER.B5;
    const register unsigned short int WEEK_COUNTER6 = 6;
    sbit  WEEK_COUNTER6_bit at WEEK_INST_WEEK_ALARM_COUNTER.B6;
    const register unsigned short int WEEK_COUNTER7 = 7;
    sbit  WEEK_COUNTER7_bit at WEEK_INST_WEEK_ALARM_COUNTER.B7;
    const register unsigned short int WEEK_COUNTER8 = 8;
    sbit  WEEK_COUNTER8_bit at WEEK_INST_WEEK_ALARM_COUNTER.B8;
    const register unsigned short int WEEK_COUNTER9 = 9;
    sbit  WEEK_COUNTER9_bit at WEEK_INST_WEEK_ALARM_COUNTER.B9;
    const register unsigned short int WEEK_COUNTER10 = 10;
    sbit  WEEK_COUNTER10_bit at WEEK_INST_WEEK_ALARM_COUNTER.B10;
    const register unsigned short int WEEK_COUNTER11 = 11;
    sbit  WEEK_COUNTER11_bit at WEEK_INST_WEEK_ALARM_COUNTER.B11;
    const register unsigned short int WEEK_COUNTER12 = 12;
    sbit  WEEK_COUNTER12_bit at WEEK_INST_WEEK_ALARM_COUNTER.B12;
    const register unsigned short int WEEK_COUNTER13 = 13;
    sbit  WEEK_COUNTER13_bit at WEEK_INST_WEEK_ALARM_COUNTER.B13;
    const register unsigned short int WEEK_COUNTER14 = 14;
    sbit  WEEK_COUNTER14_bit at WEEK_INST_WEEK_ALARM_COUNTER.B14;
    const register unsigned short int WEEK_COUNTER15 = 15;
    sbit  WEEK_COUNTER15_bit at WEEK_INST_WEEK_ALARM_COUNTER.B15;
    const register unsigned short int WEEK_COUNTER16 = 16;
    sbit  WEEK_COUNTER16_bit at WEEK_INST_WEEK_ALARM_COUNTER.B16;
    const register unsigned short int WEEK_COUNTER17 = 17;
    sbit  WEEK_COUNTER17_bit at WEEK_INST_WEEK_ALARM_COUNTER.B17;
    const register unsigned short int WEEK_COUNTER18 = 18;
    sbit  WEEK_COUNTER18_bit at WEEK_INST_WEEK_ALARM_COUNTER.B18;
    const register unsigned short int WEEK_COUNTER19 = 19;
    sbit  WEEK_COUNTER19_bit at WEEK_INST_WEEK_ALARM_COUNTER.B19;
    const register unsigned short int WEEK_COUNTER20 = 20;
    sbit  WEEK_COUNTER20_bit at WEEK_INST_WEEK_ALARM_COUNTER.B20;
    const register unsigned short int WEEK_COUNTER21 = 21;
    sbit  WEEK_COUNTER21_bit at WEEK_INST_WEEK_ALARM_COUNTER.B21;
    const register unsigned short int WEEK_COUNTER22 = 22;
    sbit  WEEK_COUNTER22_bit at WEEK_INST_WEEK_ALARM_COUNTER.B22;
    const register unsigned short int WEEK_COUNTER23 = 23;
    sbit  WEEK_COUNTER23_bit at WEEK_INST_WEEK_ALARM_COUNTER.B23;
    const register unsigned short int WEEK_COUNTER24 = 24;
    sbit  WEEK_COUNTER24_bit at WEEK_INST_WEEK_ALARM_COUNTER.B24;
    const register unsigned short int WEEK_COUNTER25 = 25;
    sbit  WEEK_COUNTER25_bit at WEEK_INST_WEEK_ALARM_COUNTER.B25;
    const register unsigned short int WEEK_COUNTER26 = 26;
    sbit  WEEK_COUNTER26_bit at WEEK_INST_WEEK_ALARM_COUNTER.B26;
    const register unsigned short int WEEK_COUNTER27 = 27;
    sbit  WEEK_COUNTER27_bit at WEEK_INST_WEEK_ALARM_COUNTER.B27;

sfr far unsigned long   volatile WEEK_INST_WEEK_TIMER_COMPARE absolute 0x4000AC88;
    const register unsigned short int WEEK_COMPARE0 = 0;
    sbit  WEEK_COMPARE0_bit at WEEK_INST_WEEK_TIMER_COMPARE.B0;
    const register unsigned short int WEEK_COMPARE1 = 1;
    sbit  WEEK_COMPARE1_bit at WEEK_INST_WEEK_TIMER_COMPARE.B1;
    const register unsigned short int WEEK_COMPARE2 = 2;
    sbit  WEEK_COMPARE2_bit at WEEK_INST_WEEK_TIMER_COMPARE.B2;
    const register unsigned short int WEEK_COMPARE3 = 3;
    sbit  WEEK_COMPARE3_bit at WEEK_INST_WEEK_TIMER_COMPARE.B3;
    const register unsigned short int WEEK_COMPARE4 = 4;
    sbit  WEEK_COMPARE4_bit at WEEK_INST_WEEK_TIMER_COMPARE.B4;
    const register unsigned short int WEEK_COMPARE5 = 5;
    sbit  WEEK_COMPARE5_bit at WEEK_INST_WEEK_TIMER_COMPARE.B5;
    const register unsigned short int WEEK_COMPARE6 = 6;
    sbit  WEEK_COMPARE6_bit at WEEK_INST_WEEK_TIMER_COMPARE.B6;
    const register unsigned short int WEEK_COMPARE7 = 7;
    sbit  WEEK_COMPARE7_bit at WEEK_INST_WEEK_TIMER_COMPARE.B7;
    const register unsigned short int WEEK_COMPARE8 = 8;
    sbit  WEEK_COMPARE8_bit at WEEK_INST_WEEK_TIMER_COMPARE.B8;
    const register unsigned short int WEEK_COMPARE9 = 9;
    sbit  WEEK_COMPARE9_bit at WEEK_INST_WEEK_TIMER_COMPARE.B9;
    const register unsigned short int WEEK_COMPARE10 = 10;
    sbit  WEEK_COMPARE10_bit at WEEK_INST_WEEK_TIMER_COMPARE.B10;
    const register unsigned short int WEEK_COMPARE11 = 11;
    sbit  WEEK_COMPARE11_bit at WEEK_INST_WEEK_TIMER_COMPARE.B11;
    const register unsigned short int WEEK_COMPARE12 = 12;
    sbit  WEEK_COMPARE12_bit at WEEK_INST_WEEK_TIMER_COMPARE.B12;
    const register unsigned short int WEEK_COMPARE13 = 13;
    sbit  WEEK_COMPARE13_bit at WEEK_INST_WEEK_TIMER_COMPARE.B13;
    const register unsigned short int WEEK_COMPARE14 = 14;
    sbit  WEEK_COMPARE14_bit at WEEK_INST_WEEK_TIMER_COMPARE.B14;
    const register unsigned short int WEEK_COMPARE15 = 15;
    sbit  WEEK_COMPARE15_bit at WEEK_INST_WEEK_TIMER_COMPARE.B15;
    const register unsigned short int WEEK_COMPARE16 = 16;
    sbit  WEEK_COMPARE16_bit at WEEK_INST_WEEK_TIMER_COMPARE.B16;
    const register unsigned short int WEEK_COMPARE17 = 17;
    sbit  WEEK_COMPARE17_bit at WEEK_INST_WEEK_TIMER_COMPARE.B17;
    const register unsigned short int WEEK_COMPARE18 = 18;
    sbit  WEEK_COMPARE18_bit at WEEK_INST_WEEK_TIMER_COMPARE.B18;
    const register unsigned short int WEEK_COMPARE19 = 19;
    sbit  WEEK_COMPARE19_bit at WEEK_INST_WEEK_TIMER_COMPARE.B19;
    const register unsigned short int WEEK_COMPARE20 = 20;
    sbit  WEEK_COMPARE20_bit at WEEK_INST_WEEK_TIMER_COMPARE.B20;
    const register unsigned short int WEEK_COMPARE21 = 21;
    sbit  WEEK_COMPARE21_bit at WEEK_INST_WEEK_TIMER_COMPARE.B21;
    const register unsigned short int WEEK_COMPARE22 = 22;
    sbit  WEEK_COMPARE22_bit at WEEK_INST_WEEK_TIMER_COMPARE.B22;
    const register unsigned short int WEEK_COMPARE23 = 23;
    sbit  WEEK_COMPARE23_bit at WEEK_INST_WEEK_TIMER_COMPARE.B23;
    const register unsigned short int WEEK_COMPARE24 = 24;
    sbit  WEEK_COMPARE24_bit at WEEK_INST_WEEK_TIMER_COMPARE.B24;
    const register unsigned short int WEEK_COMPARE25 = 25;
    sbit  WEEK_COMPARE25_bit at WEEK_INST_WEEK_TIMER_COMPARE.B25;
    const register unsigned short int WEEK_COMPARE26 = 26;
    sbit  WEEK_COMPARE26_bit at WEEK_INST_WEEK_TIMER_COMPARE.B26;
    const register unsigned short int WEEK_COMPARE27 = 27;
    sbit  WEEK_COMPARE27_bit at WEEK_INST_WEEK_TIMER_COMPARE.B27;

sfr far unsigned long   volatile WEEK_INST_CLOCK_DIVIDER absolute 0x4000AC8C;
    const register unsigned short int CLOCK_DIVIDER0 = 0;
    sbit  CLOCK_DIVIDER0_bit at WEEK_INST_CLOCK_DIVIDER.B0;
    const register unsigned short int CLOCK_DIVIDER1 = 1;
    sbit  CLOCK_DIVIDER1_bit at WEEK_INST_CLOCK_DIVIDER.B1;
    const register unsigned short int CLOCK_DIVIDER2 = 2;
    sbit  CLOCK_DIVIDER2_bit at WEEK_INST_CLOCK_DIVIDER.B2;
    const register unsigned short int CLOCK_DIVIDER3 = 3;
    sbit  CLOCK_DIVIDER3_bit at WEEK_INST_CLOCK_DIVIDER.B3;
    const register unsigned short int CLOCK_DIVIDER4 = 4;
    sbit  CLOCK_DIVIDER4_bit at WEEK_INST_CLOCK_DIVIDER.B4;
    const register unsigned short int CLOCK_DIVIDER5 = 5;
    sbit  CLOCK_DIVIDER5_bit at WEEK_INST_CLOCK_DIVIDER.B5;
    const register unsigned short int CLOCK_DIVIDER6 = 6;
    sbit  CLOCK_DIVIDER6_bit at WEEK_INST_CLOCK_DIVIDER.B6;
    const register unsigned short int CLOCK_DIVIDER7 = 7;
    sbit  CLOCK_DIVIDER7_bit at WEEK_INST_CLOCK_DIVIDER.B7;
    const register unsigned short int CLOCK_DIVIDER8 = 8;
    sbit  CLOCK_DIVIDER8_bit at WEEK_INST_CLOCK_DIVIDER.B8;
    const register unsigned short int CLOCK_DIVIDER9 = 9;
    sbit  CLOCK_DIVIDER9_bit at WEEK_INST_CLOCK_DIVIDER.B9;
    const register unsigned short int CLOCK_DIVIDER10 = 10;
    sbit  CLOCK_DIVIDER10_bit at WEEK_INST_CLOCK_DIVIDER.B10;
    const register unsigned short int CLOCK_DIVIDER11 = 11;
    sbit  CLOCK_DIVIDER11_bit at WEEK_INST_CLOCK_DIVIDER.B11;
    const register unsigned short int CLOCK_DIVIDER12 = 12;
    sbit  CLOCK_DIVIDER12_bit at WEEK_INST_CLOCK_DIVIDER.B12;
    const register unsigned short int CLOCK_DIVIDER13 = 13;
    sbit  CLOCK_DIVIDER13_bit at WEEK_INST_CLOCK_DIVIDER.B13;
    const register unsigned short int CLOCK_DIVIDER14 = 14;
    sbit  CLOCK_DIVIDER14_bit at WEEK_INST_CLOCK_DIVIDER.B14;

sfr far unsigned long   volatile WEEK_INST_SUB_SECOND_INT_SELECT absolute 0x4000AC90;
    const register unsigned short int SPISR0 = 0;
    sbit  SPISR0_bit at WEEK_INST_SUB_SECOND_INT_SELECT.B0;
    const register unsigned short int SPISR1 = 1;
    sbit  SPISR1_bit at WEEK_INST_SUB_SECOND_INT_SELECT.B1;
    const register unsigned short int SPISR2 = 2;
    sbit  SPISR2_bit at WEEK_INST_SUB_SECOND_INT_SELECT.B2;
    const register unsigned short int SPISR3 = 3;
    sbit  SPISR3_bit at WEEK_INST_SUB_SECOND_INT_SELECT.B3;

sfr far unsigned long   volatile WEEK_INST_SUB_WEEK_CONTROL absolute 0x4000AC94;
    const register unsigned short int SUBWEEK_TIMER_POWERUP_EVENT_STATUS = 0;
    sbit  SUBWEEK_TIMER_POWERUP_EVENT_STATUS_bit at WEEK_INST_SUB_WEEK_CONTROL.B0;
    const register unsigned short int WEEK_TIMER_POWERUP_EVENT_STATUS = 1;
    sbit  WEEK_TIMER_POWERUP_EVENT_STATUS_bit at WEEK_INST_SUB_WEEK_CONTROL.B1;
    sbit  TEST_WEEK_INST_SUB_WEEK_CONTROL_bit at WEEK_INST_SUB_WEEK_CONTROL.B4;
    sbit  TEST0_WEEK_INST_SUB_WEEK_CONTROL_bit at WEEK_INST_SUB_WEEK_CONTROL.B5;
    sbit  AUTO_RELOAD_WEEK_INST_SUB_WEEK_CONTROL_bit at WEEK_INST_SUB_WEEK_CONTROL.B6;
    const register unsigned short int SUBWEEK_TICK7 = 7;
    sbit  SUBWEEK_TICK7_bit at WEEK_INST_SUB_WEEK_CONTROL.B7;
    const register unsigned short int SUBWEEK_TICK8 = 8;
    sbit  SUBWEEK_TICK8_bit at WEEK_INST_SUB_WEEK_CONTROL.B8;
    const register unsigned short int SUBWEEK_TICK9 = 9;
    sbit  SUBWEEK_TICK9_bit at WEEK_INST_SUB_WEEK_CONTROL.B9;

sfr far unsigned long   volatile WEEK_INST_SUB_WEEK_ALARM_COUNTER absolute 0x4000AC98;
    const register unsigned short int SUBWEEK_COUNTER_LOAD0 = 0;
    sbit  SUBWEEK_COUNTER_LOAD0_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B0;
    const register unsigned short int SUBWEEK_COUNTER_LOAD1 = 1;
    sbit  SUBWEEK_COUNTER_LOAD1_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B1;
    const register unsigned short int SUBWEEK_COUNTER_LOAD2 = 2;
    sbit  SUBWEEK_COUNTER_LOAD2_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B2;
    const register unsigned short int SUBWEEK_COUNTER_LOAD3 = 3;
    sbit  SUBWEEK_COUNTER_LOAD3_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B3;
    const register unsigned short int SUBWEEK_COUNTER_LOAD4 = 4;
    sbit  SUBWEEK_COUNTER_LOAD4_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B4;
    const register unsigned short int SUBWEEK_COUNTER_LOAD5 = 5;
    sbit  SUBWEEK_COUNTER_LOAD5_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B5;
    const register unsigned short int SUBWEEK_COUNTER_LOAD6 = 6;
    sbit  SUBWEEK_COUNTER_LOAD6_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B6;
    const register unsigned short int SUBWEEK_COUNTER_LOAD7 = 7;
    sbit  SUBWEEK_COUNTER_LOAD7_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B7;
    const register unsigned short int SUBWEEK_COUNTER_LOAD8 = 8;
    sbit  SUBWEEK_COUNTER_LOAD8_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B8;
    const register unsigned short int SUBWEEK_COUNTER_STATUS16 = 16;
    sbit  SUBWEEK_COUNTER_STATUS16_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B16;
    const register unsigned short int SUBWEEK_COUNTER_STATUS17 = 17;
    sbit  SUBWEEK_COUNTER_STATUS17_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B17;
    const register unsigned short int SUBWEEK_COUNTER_STATUS18 = 18;
    sbit  SUBWEEK_COUNTER_STATUS18_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B18;
    const register unsigned short int SUBWEEK_COUNTER_STATUS19 = 19;
    sbit  SUBWEEK_COUNTER_STATUS19_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B19;
    const register unsigned short int SUBWEEK_COUNTER_STATUS20 = 20;
    sbit  SUBWEEK_COUNTER_STATUS20_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B20;
    const register unsigned short int SUBWEEK_COUNTER_STATUS21 = 21;
    sbit  SUBWEEK_COUNTER_STATUS21_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B21;
    const register unsigned short int SUBWEEK_COUNTER_STATUS22 = 22;
    sbit  SUBWEEK_COUNTER_STATUS22_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B22;
    const register unsigned short int SUBWEEK_COUNTER_STATUS23 = 23;
    sbit  SUBWEEK_COUNTER_STATUS23_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B23;
    const register unsigned short int SUBWEEK_COUNTER_STATUS24 = 24;
    sbit  SUBWEEK_COUNTER_STATUS24_bit at WEEK_INST_SUB_WEEK_ALARM_COUNTER.B24;

sfr far unsigned long   volatile WEEK_INST_BGPO_DATA  absolute 0x4000AC9C;
    const register unsigned short int BGPO0 = 0;
    sbit  BGPO0_bit at WEEK_INST_BGPO_DATA.B0;
    const register unsigned short int BGPO1 = 1;
    sbit  BGPO1_bit at WEEK_INST_BGPO_DATA.B1;
    const register unsigned short int BGPO2 = 2;
    sbit  BGPO2_bit at WEEK_INST_BGPO_DATA.B2;
    const register unsigned short int BGPO3 = 3;
    sbit  BGPO3_bit at WEEK_INST_BGPO_DATA.B3;
    const register unsigned short int BGPO4 = 4;
    sbit  BGPO4_bit at WEEK_INST_BGPO_DATA.B4;
    const register unsigned short int BGPO5 = 5;
    sbit  BGPO5_bit at WEEK_INST_BGPO_DATA.B5;
    const register unsigned short int BGPO6 = 6;
    sbit  BGPO6_bit at WEEK_INST_BGPO_DATA.B6;
    const register unsigned short int BGPO7 = 7;
    sbit  BGPO7_bit at WEEK_INST_BGPO_DATA.B7;
    const register unsigned short int BGPO8 = 8;
    sbit  BGPO8_bit at WEEK_INST_BGPO_DATA.B8;
    const register unsigned short int BGPO9 = 9;
    sbit  BGPO9_bit at WEEK_INST_BGPO_DATA.B9;

sfr far unsigned long   volatile WEEK_INST_BGPO_POWER absolute 0x4000ACA0;
    const register unsigned short int BGPO_POWER1 = 1;
    sbit  BGPO_POWER1_bit at WEEK_INST_BGPO_POWER.B1;
    const register unsigned short int BGPO_POWER2 = 2;
    sbit  BGPO_POWER2_bit at WEEK_INST_BGPO_POWER.B2;
    const register unsigned short int BGPO_POWER3 = 3;
    sbit  BGPO_POWER3_bit at WEEK_INST_BGPO_POWER.B3;
    const register unsigned short int BGPO_POWER4 = 4;
    sbit  BGPO_POWER4_bit at WEEK_INST_BGPO_POWER.B4;
    const register unsigned short int BGPO_POWER5 = 5;
    sbit  BGPO_POWER5_bit at WEEK_INST_BGPO_POWER.B5;

sfr far unsigned long   volatile WEEK_INST_BGPO_RESET absolute 0x4000ACA4;
    const register unsigned short int BGPO_RESET0 = 0;
    sbit  BGPO_RESET0_bit at WEEK_INST_BGPO_RESET.B0;
    const register unsigned short int BGPO_RESET1 = 1;
    sbit  BGPO_RESET1_bit at WEEK_INST_BGPO_RESET.B1;
    const register unsigned short int BGPO_RESET2 = 2;
    sbit  BGPO_RESET2_bit at WEEK_INST_BGPO_RESET.B2;
    const register unsigned short int BGPO_RESET3 = 3;
    sbit  BGPO_RESET3_bit at WEEK_INST_BGPO_RESET.B3;
    const register unsigned short int BGPO_RESET4 = 4;
    sbit  BGPO_RESET4_bit at WEEK_INST_BGPO_RESET.B4;
    const register unsigned short int BGPO_RESET5 = 5;
    sbit  BGPO_RESET5_bit at WEEK_INST_BGPO_RESET.B5;
    const register unsigned short int BGPO_RESET6 = 6;
    sbit  BGPO_RESET6_bit at WEEK_INST_BGPO_RESET.B6;
    const register unsigned short int BGPO_RESET7 = 7;
    sbit  BGPO_RESET7_bit at WEEK_INST_BGPO_RESET.B7;
    const register unsigned short int BGPO_RESET8 = 8;
    sbit  BGPO_RESET8_bit at WEEK_INST_BGPO_RESET.B8;
    const register unsigned short int BGPO_RESET9 = 9;
    sbit  BGPO_RESET9_bit at WEEK_INST_BGPO_RESET.B9;

sfr far unsigned long   volatile TACH0_INST_TACH_CONTROL absolute 0x40006000;
    const register unsigned short int TACH_OUT_OF_LIMIT_ENABLE = 0;
    sbit  TACH_OUT_OF_LIMIT_ENABLE_bit at TACH0_INST_TACH_CONTROL.B0;
    const register unsigned short int TACH_ENABLE = 1;
    sbit  TACH_ENABLE_bit at TACH0_INST_TACH_CONTROL.B1;
    const register unsigned short int FILTER_ENABLE = 8;
    sbit  FILTER_ENABLE_bit at TACH0_INST_TACH_CONTROL.B8;
    const register unsigned short int TACH_READING_MODE_SELECT = 10;
    sbit  TACH_READING_MODE_SELECT_bit at TACH0_INST_TACH_CONTROL.B10;
    const register unsigned short int TACH_EDGES11 = 11;
    sbit  TACH_EDGES11_bit at TACH0_INST_TACH_CONTROL.B11;
    const register unsigned short int TACH_EDGES12 = 12;
    sbit  TACH_EDGES12_bit at TACH0_INST_TACH_CONTROL.B12;
    const register unsigned short int COUNT_READY_INT_EN = 14;
    sbit  COUNT_READY_INT_EN_bit at TACH0_INST_TACH_CONTROL.B14;
    const register unsigned short int TACH_INPUT_INT_EN = 15;
    sbit  TACH_INPUT_INT_EN_bit at TACH0_INST_TACH_CONTROL.B15;
    const register unsigned short int TACHX_COUNTER16 = 16;
    sbit  TACHX_COUNTER16_bit at TACH0_INST_TACH_CONTROL.B16;
    const register unsigned short int TACHX_COUNTER17 = 17;
    sbit  TACHX_COUNTER17_bit at TACH0_INST_TACH_CONTROL.B17;
    const register unsigned short int TACHX_COUNTER18 = 18;
    sbit  TACHX_COUNTER18_bit at TACH0_INST_TACH_CONTROL.B18;
    const register unsigned short int TACHX_COUNTER19 = 19;
    sbit  TACHX_COUNTER19_bit at TACH0_INST_TACH_CONTROL.B19;
    const register unsigned short int TACHX_COUNTER20 = 20;
    sbit  TACHX_COUNTER20_bit at TACH0_INST_TACH_CONTROL.B20;
    const register unsigned short int TACHX_COUNTER21 = 21;
    sbit  TACHX_COUNTER21_bit at TACH0_INST_TACH_CONTROL.B21;
    const register unsigned short int TACHX_COUNTER22 = 22;
    sbit  TACHX_COUNTER22_bit at TACH0_INST_TACH_CONTROL.B22;
    const register unsigned short int TACHX_COUNTER23 = 23;
    sbit  TACHX_COUNTER23_bit at TACH0_INST_TACH_CONTROL.B23;
    const register unsigned short int TACHX_COUNTER24 = 24;
    sbit  TACHX_COUNTER24_bit at TACH0_INST_TACH_CONTROL.B24;
    const register unsigned short int TACHX_COUNTER25 = 25;
    sbit  TACHX_COUNTER25_bit at TACH0_INST_TACH_CONTROL.B25;
    const register unsigned short int TACHX_COUNTER26 = 26;
    sbit  TACHX_COUNTER26_bit at TACH0_INST_TACH_CONTROL.B26;
    const register unsigned short int TACHX_COUNTER27 = 27;
    sbit  TACHX_COUNTER27_bit at TACH0_INST_TACH_CONTROL.B27;
    const register unsigned short int TACHX_COUNTER28 = 28;
    sbit  TACHX_COUNTER28_bit at TACH0_INST_TACH_CONTROL.B28;
    const register unsigned short int TACHX_COUNTER29 = 29;
    sbit  TACHX_COUNTER29_bit at TACH0_INST_TACH_CONTROL.B29;
    const register unsigned short int TACHX_COUNTER30 = 30;
    sbit  TACHX_COUNTER30_bit at TACH0_INST_TACH_CONTROL.B30;
    const register unsigned short int TACHX_COUNTER31 = 31;
    sbit  TACHX_COUNTER31_bit at TACH0_INST_TACH_CONTROL.B31;

sfr far unsigned long   volatile TACH0_INST_TACHX_STATUS absolute 0x40006004;
    const register unsigned short int TACH_OUT_OF_LIMIT_STATUS = 0;
    sbit  TACH_OUT_OF_LIMIT_STATUS_bit at TACH0_INST_TACHX_STATUS.B0;
    const register unsigned short int TACH_PIN_STATUS = 1;
    sbit  TACH_PIN_STATUS_bit at TACH0_INST_TACHX_STATUS.B1;
    const register unsigned short int TOGGLE_STATUS = 2;
    sbit  TOGGLE_STATUS_bit at TACH0_INST_TACHX_STATUS.B2;
    const register unsigned short int COUNT_READY_STATUS = 3;
    sbit  COUNT_READY_STATUS_bit at TACH0_INST_TACHX_STATUS.B3;

sfr far unsigned long   volatile TACH0_INST_TACHX_HIGH_LIMIT absolute 0x40006008;
    const register unsigned short int TACH_HIGH_LIMIT0 = 0;
    sbit  TACH_HIGH_LIMIT0_bit at TACH0_INST_TACHX_HIGH_LIMIT.B0;
    const register unsigned short int TACH_HIGH_LIMIT1 = 1;
    sbit  TACH_HIGH_LIMIT1_bit at TACH0_INST_TACHX_HIGH_LIMIT.B1;
    const register unsigned short int TACH_HIGH_LIMIT2 = 2;
    sbit  TACH_HIGH_LIMIT2_bit at TACH0_INST_TACHX_HIGH_LIMIT.B2;
    const register unsigned short int TACH_HIGH_LIMIT3 = 3;
    sbit  TACH_HIGH_LIMIT3_bit at TACH0_INST_TACHX_HIGH_LIMIT.B3;
    const register unsigned short int TACH_HIGH_LIMIT4 = 4;
    sbit  TACH_HIGH_LIMIT4_bit at TACH0_INST_TACHX_HIGH_LIMIT.B4;
    const register unsigned short int TACH_HIGH_LIMIT5 = 5;
    sbit  TACH_HIGH_LIMIT5_bit at TACH0_INST_TACHX_HIGH_LIMIT.B5;
    const register unsigned short int TACH_HIGH_LIMIT6 = 6;
    sbit  TACH_HIGH_LIMIT6_bit at TACH0_INST_TACHX_HIGH_LIMIT.B6;
    const register unsigned short int TACH_HIGH_LIMIT7 = 7;
    sbit  TACH_HIGH_LIMIT7_bit at TACH0_INST_TACHX_HIGH_LIMIT.B7;
    const register unsigned short int TACH_HIGH_LIMIT8 = 8;
    sbit  TACH_HIGH_LIMIT8_bit at TACH0_INST_TACHX_HIGH_LIMIT.B8;
    const register unsigned short int TACH_HIGH_LIMIT9 = 9;
    sbit  TACH_HIGH_LIMIT9_bit at TACH0_INST_TACHX_HIGH_LIMIT.B9;
    const register unsigned short int TACH_HIGH_LIMIT10 = 10;
    sbit  TACH_HIGH_LIMIT10_bit at TACH0_INST_TACHX_HIGH_LIMIT.B10;
    const register unsigned short int TACH_HIGH_LIMIT11 = 11;
    sbit  TACH_HIGH_LIMIT11_bit at TACH0_INST_TACHX_HIGH_LIMIT.B11;
    const register unsigned short int TACH_HIGH_LIMIT12 = 12;
    sbit  TACH_HIGH_LIMIT12_bit at TACH0_INST_TACHX_HIGH_LIMIT.B12;
    const register unsigned short int TACH_HIGH_LIMIT13 = 13;
    sbit  TACH_HIGH_LIMIT13_bit at TACH0_INST_TACHX_HIGH_LIMIT.B13;
    const register unsigned short int TACH_HIGH_LIMIT14 = 14;
    sbit  TACH_HIGH_LIMIT14_bit at TACH0_INST_TACHX_HIGH_LIMIT.B14;
    const register unsigned short int TACH_HIGH_LIMIT15 = 15;
    sbit  TACH_HIGH_LIMIT15_bit at TACH0_INST_TACHX_HIGH_LIMIT.B15;

sfr far unsigned long   volatile TACH0_INST_TACHX_LOW_LIMIT absolute 0x4000600C;
    const register unsigned short int TACH_LOW_LIMIT0 = 0;
    sbit  TACH_LOW_LIMIT0_bit at TACH0_INST_TACHX_LOW_LIMIT.B0;
    const register unsigned short int TACH_LOW_LIMIT1 = 1;
    sbit  TACH_LOW_LIMIT1_bit at TACH0_INST_TACHX_LOW_LIMIT.B1;
    const register unsigned short int TACH_LOW_LIMIT2 = 2;
    sbit  TACH_LOW_LIMIT2_bit at TACH0_INST_TACHX_LOW_LIMIT.B2;
    const register unsigned short int TACH_LOW_LIMIT3 = 3;
    sbit  TACH_LOW_LIMIT3_bit at TACH0_INST_TACHX_LOW_LIMIT.B3;
    const register unsigned short int TACH_LOW_LIMIT4 = 4;
    sbit  TACH_LOW_LIMIT4_bit at TACH0_INST_TACHX_LOW_LIMIT.B4;
    const register unsigned short int TACH_LOW_LIMIT5 = 5;
    sbit  TACH_LOW_LIMIT5_bit at TACH0_INST_TACHX_LOW_LIMIT.B5;
    const register unsigned short int TACH_LOW_LIMIT6 = 6;
    sbit  TACH_LOW_LIMIT6_bit at TACH0_INST_TACHX_LOW_LIMIT.B6;
    const register unsigned short int TACH_LOW_LIMIT7 = 7;
    sbit  TACH_LOW_LIMIT7_bit at TACH0_INST_TACHX_LOW_LIMIT.B7;
    const register unsigned short int TACH_LOW_LIMIT8 = 8;
    sbit  TACH_LOW_LIMIT8_bit at TACH0_INST_TACHX_LOW_LIMIT.B8;
    const register unsigned short int TACH_LOW_LIMIT9 = 9;
    sbit  TACH_LOW_LIMIT9_bit at TACH0_INST_TACHX_LOW_LIMIT.B9;
    const register unsigned short int TACH_LOW_LIMIT10 = 10;
    sbit  TACH_LOW_LIMIT10_bit at TACH0_INST_TACHX_LOW_LIMIT.B10;
    const register unsigned short int TACH_LOW_LIMIT11 = 11;
    sbit  TACH_LOW_LIMIT11_bit at TACH0_INST_TACHX_LOW_LIMIT.B11;
    const register unsigned short int TACH_LOW_LIMIT12 = 12;
    sbit  TACH_LOW_LIMIT12_bit at TACH0_INST_TACHX_LOW_LIMIT.B12;
    const register unsigned short int TACH_LOW_LIMIT13 = 13;
    sbit  TACH_LOW_LIMIT13_bit at TACH0_INST_TACHX_LOW_LIMIT.B13;
    const register unsigned short int TACH_LOW_LIMIT14 = 14;
    sbit  TACH_LOW_LIMIT14_bit at TACH0_INST_TACHX_LOW_LIMIT.B14;
    const register unsigned short int TACH_LOW_LIMIT15 = 15;
    sbit  TACH_LOW_LIMIT15_bit at TACH0_INST_TACHX_LOW_LIMIT.B15;

sfr far unsigned long   volatile TACH1_INST_TACH_CONTROL absolute 0x40006010;
    sbit  TACH_OUT_OF_LIMIT_ENABLE_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B0;
    sbit  TACH_ENABLE_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B1;
    sbit  FILTER_ENABLE_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B8;
    sbit  TACH_READING_MODE_SELECT_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B10;
    sbit  TACH_EDGES11_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B11;
    sbit  TACH_EDGES12_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B12;
    sbit  COUNT_READY_INT_EN_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B14;
    sbit  TACH_INPUT_INT_EN_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B15;
    sbit  TACHX_COUNTER16_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B16;
    sbit  TACHX_COUNTER17_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B17;
    sbit  TACHX_COUNTER18_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B18;
    sbit  TACHX_COUNTER19_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B19;
    sbit  TACHX_COUNTER20_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B20;
    sbit  TACHX_COUNTER21_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B21;
    sbit  TACHX_COUNTER22_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B22;
    sbit  TACHX_COUNTER23_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B23;
    sbit  TACHX_COUNTER24_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B24;
    sbit  TACHX_COUNTER25_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B25;
    sbit  TACHX_COUNTER26_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B26;
    sbit  TACHX_COUNTER27_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B27;
    sbit  TACHX_COUNTER28_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B28;
    sbit  TACHX_COUNTER29_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B29;
    sbit  TACHX_COUNTER30_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B30;
    sbit  TACHX_COUNTER31_TACH1_INST_TACH_CONTROL_bit at TACH1_INST_TACH_CONTROL.B31;

sfr far unsigned long   volatile TACH1_INST_TACHX_STATUS absolute 0x40006014;
    sbit  TACH_OUT_OF_LIMIT_STATUS_TACH1_INST_TACHX_STATUS_bit at TACH1_INST_TACHX_STATUS.B0;
    sbit  TACH_PIN_STATUS_TACH1_INST_TACHX_STATUS_bit at TACH1_INST_TACHX_STATUS.B1;
    sbit  TOGGLE_STATUS_TACH1_INST_TACHX_STATUS_bit at TACH1_INST_TACHX_STATUS.B2;
    sbit  COUNT_READY_STATUS_TACH1_INST_TACHX_STATUS_bit at TACH1_INST_TACHX_STATUS.B3;

sfr far unsigned long   volatile TACH1_INST_TACHX_HIGH_LIMIT absolute 0x40006018;
    sbit  TACH_HIGH_LIMIT0_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B0;
    sbit  TACH_HIGH_LIMIT1_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B1;
    sbit  TACH_HIGH_LIMIT2_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B2;
    sbit  TACH_HIGH_LIMIT3_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B3;
    sbit  TACH_HIGH_LIMIT4_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B4;
    sbit  TACH_HIGH_LIMIT5_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B5;
    sbit  TACH_HIGH_LIMIT6_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B6;
    sbit  TACH_HIGH_LIMIT7_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B7;
    sbit  TACH_HIGH_LIMIT8_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B8;
    sbit  TACH_HIGH_LIMIT9_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B9;
    sbit  TACH_HIGH_LIMIT10_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B10;
    sbit  TACH_HIGH_LIMIT11_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B11;
    sbit  TACH_HIGH_LIMIT12_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B12;
    sbit  TACH_HIGH_LIMIT13_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B13;
    sbit  TACH_HIGH_LIMIT14_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B14;
    sbit  TACH_HIGH_LIMIT15_TACH1_INST_TACHX_HIGH_LIMIT_bit at TACH1_INST_TACHX_HIGH_LIMIT.B15;

sfr far unsigned long   volatile TACH1_INST_TACHX_LOW_LIMIT absolute 0x4000601C;
    sbit  TACH_LOW_LIMIT0_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B0;
    sbit  TACH_LOW_LIMIT1_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B1;
    sbit  TACH_LOW_LIMIT2_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B2;
    sbit  TACH_LOW_LIMIT3_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B3;
    sbit  TACH_LOW_LIMIT4_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B4;
    sbit  TACH_LOW_LIMIT5_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B5;
    sbit  TACH_LOW_LIMIT6_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B6;
    sbit  TACH_LOW_LIMIT7_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B7;
    sbit  TACH_LOW_LIMIT8_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B8;
    sbit  TACH_LOW_LIMIT9_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B9;
    sbit  TACH_LOW_LIMIT10_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B10;
    sbit  TACH_LOW_LIMIT11_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B11;
    sbit  TACH_LOW_LIMIT12_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B12;
    sbit  TACH_LOW_LIMIT13_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B13;
    sbit  TACH_LOW_LIMIT14_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B14;
    sbit  TACH_LOW_LIMIT15_TACH1_INST_TACHX_LOW_LIMIT_bit at TACH1_INST_TACHX_LOW_LIMIT.B15;

sfr far unsigned long   volatile TACH2_INST_TACH_CONTROL absolute 0x40006020;
    sbit  TACH_OUT_OF_LIMIT_ENABLE_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B0;
    sbit  TACH_ENABLE_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B1;
    sbit  FILTER_ENABLE_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B8;
    sbit  TACH_READING_MODE_SELECT_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B10;
    sbit  TACH_EDGES11_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B11;
    sbit  TACH_EDGES12_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B12;
    sbit  COUNT_READY_INT_EN_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B14;
    sbit  TACH_INPUT_INT_EN_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B15;
    sbit  TACHX_COUNTER16_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B16;
    sbit  TACHX_COUNTER17_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B17;
    sbit  TACHX_COUNTER18_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B18;
    sbit  TACHX_COUNTER19_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B19;
    sbit  TACHX_COUNTER20_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B20;
    sbit  TACHX_COUNTER21_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B21;
    sbit  TACHX_COUNTER22_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B22;
    sbit  TACHX_COUNTER23_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B23;
    sbit  TACHX_COUNTER24_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B24;
    sbit  TACHX_COUNTER25_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B25;
    sbit  TACHX_COUNTER26_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B26;
    sbit  TACHX_COUNTER27_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B27;
    sbit  TACHX_COUNTER28_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B28;
    sbit  TACHX_COUNTER29_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B29;
    sbit  TACHX_COUNTER30_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B30;
    sbit  TACHX_COUNTER31_TACH2_INST_TACH_CONTROL_bit at TACH2_INST_TACH_CONTROL.B31;

sfr far unsigned long   volatile TACH2_INST_TACHX_STATUS absolute 0x40006024;
    sbit  TACH_OUT_OF_LIMIT_STATUS_TACH2_INST_TACHX_STATUS_bit at TACH2_INST_TACHX_STATUS.B0;
    sbit  TACH_PIN_STATUS_TACH2_INST_TACHX_STATUS_bit at TACH2_INST_TACHX_STATUS.B1;
    sbit  TOGGLE_STATUS_TACH2_INST_TACHX_STATUS_bit at TACH2_INST_TACHX_STATUS.B2;
    sbit  COUNT_READY_STATUS_TACH2_INST_TACHX_STATUS_bit at TACH2_INST_TACHX_STATUS.B3;

sfr far unsigned long   volatile TACH2_INST_TACHX_HIGH_LIMIT absolute 0x40006028;
    sbit  TACH_HIGH_LIMIT0_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B0;
    sbit  TACH_HIGH_LIMIT1_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B1;
    sbit  TACH_HIGH_LIMIT2_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B2;
    sbit  TACH_HIGH_LIMIT3_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B3;
    sbit  TACH_HIGH_LIMIT4_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B4;
    sbit  TACH_HIGH_LIMIT5_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B5;
    sbit  TACH_HIGH_LIMIT6_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B6;
    sbit  TACH_HIGH_LIMIT7_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B7;
    sbit  TACH_HIGH_LIMIT8_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B8;
    sbit  TACH_HIGH_LIMIT9_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B9;
    sbit  TACH_HIGH_LIMIT10_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B10;
    sbit  TACH_HIGH_LIMIT11_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B11;
    sbit  TACH_HIGH_LIMIT12_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B12;
    sbit  TACH_HIGH_LIMIT13_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B13;
    sbit  TACH_HIGH_LIMIT14_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B14;
    sbit  TACH_HIGH_LIMIT15_TACH2_INST_TACHX_HIGH_LIMIT_bit at TACH2_INST_TACHX_HIGH_LIMIT.B15;

sfr far unsigned long   volatile TACH2_INST_TACHX_LOW_LIMIT absolute 0x4000602C;
    sbit  TACH_LOW_LIMIT0_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B0;
    sbit  TACH_LOW_LIMIT1_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B1;
    sbit  TACH_LOW_LIMIT2_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B2;
    sbit  TACH_LOW_LIMIT3_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B3;
    sbit  TACH_LOW_LIMIT4_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B4;
    sbit  TACH_LOW_LIMIT5_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B5;
    sbit  TACH_LOW_LIMIT6_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B6;
    sbit  TACH_LOW_LIMIT7_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B7;
    sbit  TACH_LOW_LIMIT8_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B8;
    sbit  TACH_LOW_LIMIT9_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B9;
    sbit  TACH_LOW_LIMIT10_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B10;
    sbit  TACH_LOW_LIMIT11_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B11;
    sbit  TACH_LOW_LIMIT12_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B12;
    sbit  TACH_LOW_LIMIT13_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B13;
    sbit  TACH_LOW_LIMIT14_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B14;
    sbit  TACH_LOW_LIMIT15_TACH2_INST_TACHX_LOW_LIMIT_bit at TACH2_INST_TACHX_LOW_LIMIT.B15;

sfr far unsigned long   volatile PWM0_INST_COUNTER_ON_TIME absolute 0x40005800;
sfr far unsigned long   volatile PWM0_INST_COUNTER_OFF_TIME absolute 0x40005804;
sfr far unsigned long   volatile PWM0_INST_CONFIG     absolute 0x40005808;
    const register unsigned short int PWM_ENABLE = 0;
    sbit  PWM_ENABLE_bit at PWM0_INST_CONFIG.B0;
    const register unsigned short int CLK_SELECT = 1;
    sbit  CLK_SELECT_bit at PWM0_INST_CONFIG.B1;
    const register unsigned short int INVERT = 2;
    sbit  INVERT_bit at PWM0_INST_CONFIG.B2;
    const register unsigned short int CLK_PRE_DIVIDER3 = 3;
    sbit  CLK_PRE_DIVIDER3_bit at PWM0_INST_CONFIG.B3;
    const register unsigned short int CLK_PRE_DIVIDER4 = 4;
    sbit  CLK_PRE_DIVIDER4_bit at PWM0_INST_CONFIG.B4;
    const register unsigned short int CLK_PRE_DIVIDER5 = 5;
    sbit  CLK_PRE_DIVIDER5_bit at PWM0_INST_CONFIG.B5;
    const register unsigned short int CLK_PRE_DIVIDER6 = 6;
    sbit  CLK_PRE_DIVIDER6_bit at PWM0_INST_CONFIG.B6;

sfr far unsigned long   volatile PWM1_INST_COUNTER_ON_TIME absolute 0x40005810;
sfr far unsigned long   volatile PWM1_INST_COUNTER_OFF_TIME absolute 0x40005814;
sfr far unsigned long   volatile PWM1_INST_CONFIG     absolute 0x40005818;
    sbit  PWM_ENABLE_PWM1_INST_CONFIG_bit at PWM1_INST_CONFIG.B0;
    sbit  CLK_SELECT_PWM1_INST_CONFIG_bit at PWM1_INST_CONFIG.B1;
    sbit  INVERT_PWM1_INST_CONFIG_bit at PWM1_INST_CONFIG.B2;
    sbit  CLK_PRE_DIVIDER3_PWM1_INST_CONFIG_bit at PWM1_INST_CONFIG.B3;
    sbit  CLK_PRE_DIVIDER4_PWM1_INST_CONFIG_bit at PWM1_INST_CONFIG.B4;
    sbit  CLK_PRE_DIVIDER5_PWM1_INST_CONFIG_bit at PWM1_INST_CONFIG.B5;
    sbit  CLK_PRE_DIVIDER6_PWM1_INST_CONFIG_bit at PWM1_INST_CONFIG.B6;

sfr far unsigned long   volatile PWM2_INST_COUNTER_ON_TIME absolute 0x40005820;
sfr far unsigned long   volatile PWM2_INST_COUNTER_OFF_TIME absolute 0x40005824;
sfr far unsigned long   volatile PWM2_INST_CONFIG     absolute 0x40005828;
    sbit  PWM_ENABLE_PWM2_INST_CONFIG_bit at PWM2_INST_CONFIG.B0;
    sbit  CLK_SELECT_PWM2_INST_CONFIG_bit at PWM2_INST_CONFIG.B1;
    sbit  INVERT_PWM2_INST_CONFIG_bit at PWM2_INST_CONFIG.B2;
    sbit  CLK_PRE_DIVIDER3_PWM2_INST_CONFIG_bit at PWM2_INST_CONFIG.B3;
    sbit  CLK_PRE_DIVIDER4_PWM2_INST_CONFIG_bit at PWM2_INST_CONFIG.B4;
    sbit  CLK_PRE_DIVIDER5_PWM2_INST_CONFIG_bit at PWM2_INST_CONFIG.B5;
    sbit  CLK_PRE_DIVIDER6_PWM2_INST_CONFIG_bit at PWM2_INST_CONFIG.B6;

sfr far unsigned long   volatile PWM3_INST_COUNTER_ON_TIME absolute 0x40005830;
sfr far unsigned long   volatile PWM3_INST_COUNTER_OFF_TIME absolute 0x40005834;
sfr far unsigned long   volatile PWM3_INST_CONFIG     absolute 0x40005838;
    sbit  PWM_ENABLE_PWM3_INST_CONFIG_bit at PWM3_INST_CONFIG.B0;
    sbit  CLK_SELECT_PWM3_INST_CONFIG_bit at PWM3_INST_CONFIG.B1;
    sbit  INVERT_PWM3_INST_CONFIG_bit at PWM3_INST_CONFIG.B2;
    sbit  CLK_PRE_DIVIDER3_PWM3_INST_CONFIG_bit at PWM3_INST_CONFIG.B3;
    sbit  CLK_PRE_DIVIDER4_PWM3_INST_CONFIG_bit at PWM3_INST_CONFIG.B4;
    sbit  CLK_PRE_DIVIDER5_PWM3_INST_CONFIG_bit at PWM3_INST_CONFIG.B5;
    sbit  CLK_PRE_DIVIDER6_PWM3_INST_CONFIG_bit at PWM3_INST_CONFIG.B6;

sfr far unsigned long   volatile PWM4_INST_COUNTER_ON_TIME absolute 0x40005840;
sfr far unsigned long   volatile PWM4_INST_COUNTER_OFF_TIME absolute 0x40005844;
sfr far unsigned long   volatile PWM4_INST_CONFIG     absolute 0x40005848;
    sbit  PWM_ENABLE_PWM4_INST_CONFIG_bit at PWM4_INST_CONFIG.B0;
    sbit  CLK_SELECT_PWM4_INST_CONFIG_bit at PWM4_INST_CONFIG.B1;
    sbit  INVERT_PWM4_INST_CONFIG_bit at PWM4_INST_CONFIG.B2;
    sbit  CLK_PRE_DIVIDER3_PWM4_INST_CONFIG_bit at PWM4_INST_CONFIG.B3;
    sbit  CLK_PRE_DIVIDER4_PWM4_INST_CONFIG_bit at PWM4_INST_CONFIG.B4;
    sbit  CLK_PRE_DIVIDER5_PWM4_INST_CONFIG_bit at PWM4_INST_CONFIG.B5;
    sbit  CLK_PRE_DIVIDER6_PWM4_INST_CONFIG_bit at PWM4_INST_CONFIG.B6;

sfr far unsigned long   volatile PWM5_INST_COUNTER_ON_TIME absolute 0x40005850;
sfr far unsigned long   volatile PWM5_INST_COUNTER_OFF_TIME absolute 0x40005854;
sfr far unsigned long   volatile PWM5_INST_CONFIG     absolute 0x40005858;
    sbit  PWM_ENABLE_PWM5_INST_CONFIG_bit at PWM5_INST_CONFIG.B0;
    sbit  CLK_SELECT_PWM5_INST_CONFIG_bit at PWM5_INST_CONFIG.B1;
    sbit  INVERT_PWM5_INST_CONFIG_bit at PWM5_INST_CONFIG.B2;
    sbit  CLK_PRE_DIVIDER3_PWM5_INST_CONFIG_bit at PWM5_INST_CONFIG.B3;
    sbit  CLK_PRE_DIVIDER4_PWM5_INST_CONFIG_bit at PWM5_INST_CONFIG.B4;
    sbit  CLK_PRE_DIVIDER5_PWM5_INST_CONFIG_bit at PWM5_INST_CONFIG.B5;
    sbit  CLK_PRE_DIVIDER6_PWM5_INST_CONFIG_bit at PWM5_INST_CONFIG.B6;

sfr far unsigned long   volatile PWM10_INST_COUNTER_ON_TIME absolute 0x400058A0;
sfr far unsigned long   volatile PWM10_INST_COUNTER_OFF_TIME absolute 0x400058A4;
sfr far unsigned long   volatile PWM10_INST_CONFIG    absolute 0x400058A8;
    sbit  PWM_ENABLE_PWM10_INST_CONFIG_bit at PWM10_INST_CONFIG.B0;
    sbit  CLK_SELECT_PWM10_INST_CONFIG_bit at PWM10_INST_CONFIG.B1;
    sbit  INVERT_PWM10_INST_CONFIG_bit at PWM10_INST_CONFIG.B2;
    sbit  CLK_PRE_DIVIDER3_PWM10_INST_CONFIG_bit at PWM10_INST_CONFIG.B3;
    sbit  CLK_PRE_DIVIDER4_PWM10_INST_CONFIG_bit at PWM10_INST_CONFIG.B4;
    sbit  CLK_PRE_DIVIDER5_PWM10_INST_CONFIG_bit at PWM10_INST_CONFIG.B5;
    sbit  CLK_PRE_DIVIDER6_PWM10_INST_CONFIG_bit at PWM10_INST_CONFIG.B6;

sfr far unsigned long   volatile ADC_INST_CONTROL     absolute 0x40007C00;
    sbit  ACTIVATE_ADC_INST_CONTROL_bit at ADC_INST_CONTROL.B0;
    const register unsigned short int START_SINGLE = 1;
    sbit  START_SINGLE_bit at ADC_INST_CONTROL.B1;
    const register unsigned short int START_REPEAT = 2;
    sbit  START_REPEAT_bit at ADC_INST_CONTROL.B2;
    const register unsigned short int POWER_SAVER_DIS = 3;
    sbit  POWER_SAVER_DIS_bit at ADC_INST_CONTROL.B3;
    sbit  SOFT_RESET_ADC_INST_CONTROL_bit at ADC_INST_CONTROL.B4;
    const register unsigned short int REPEAT_DONE_STAT = 6;
    sbit  REPEAT_DONE_STAT_bit at ADC_INST_CONTROL.B6;
    const register unsigned short int SINGLE_DONE_STAT = 7;
    sbit  SINGLE_DONE_STAT_bit at ADC_INST_CONTROL.B7;

sfr far unsigned long   volatile ADC_INST_DELAY       absolute 0x40007C04;
    const register unsigned short int START_DELAY0 = 0;
    sbit  START_DELAY0_bit at ADC_INST_DELAY.B0;
    const register unsigned short int START_DELAY1 = 1;
    sbit  START_DELAY1_bit at ADC_INST_DELAY.B1;
    const register unsigned short int START_DELAY2 = 2;
    sbit  START_DELAY2_bit at ADC_INST_DELAY.B2;
    const register unsigned short int START_DELAY3 = 3;
    sbit  START_DELAY3_bit at ADC_INST_DELAY.B3;
    const register unsigned short int START_DELAY4 = 4;
    sbit  START_DELAY4_bit at ADC_INST_DELAY.B4;
    const register unsigned short int START_DELAY5 = 5;
    sbit  START_DELAY5_bit at ADC_INST_DELAY.B5;
    const register unsigned short int START_DELAY6 = 6;
    sbit  START_DELAY6_bit at ADC_INST_DELAY.B6;
    const register unsigned short int START_DELAY7 = 7;
    sbit  START_DELAY7_bit at ADC_INST_DELAY.B7;
    const register unsigned short int START_DELAY8 = 8;
    sbit  START_DELAY8_bit at ADC_INST_DELAY.B8;
    const register unsigned short int START_DELAY9 = 9;
    sbit  START_DELAY9_bit at ADC_INST_DELAY.B9;
    const register unsigned short int START_DELAY10 = 10;
    sbit  START_DELAY10_bit at ADC_INST_DELAY.B10;
    const register unsigned short int START_DELAY11 = 11;
    sbit  START_DELAY11_bit at ADC_INST_DELAY.B11;
    const register unsigned short int START_DELAY12 = 12;
    sbit  START_DELAY12_bit at ADC_INST_DELAY.B12;
    const register unsigned short int START_DELAY13 = 13;
    sbit  START_DELAY13_bit at ADC_INST_DELAY.B13;
    const register unsigned short int START_DELAY14 = 14;
    sbit  START_DELAY14_bit at ADC_INST_DELAY.B14;
    const register unsigned short int START_DELAY15 = 15;
    sbit  START_DELAY15_bit at ADC_INST_DELAY.B15;
    const register unsigned short int REPEAT_DELAY16 = 16;
    sbit  REPEAT_DELAY16_bit at ADC_INST_DELAY.B16;
    const register unsigned short int REPEAT_DELAY17 = 17;
    sbit  REPEAT_DELAY17_bit at ADC_INST_DELAY.B17;
    const register unsigned short int REPEAT_DELAY18 = 18;
    sbit  REPEAT_DELAY18_bit at ADC_INST_DELAY.B18;
    const register unsigned short int REPEAT_DELAY19 = 19;
    sbit  REPEAT_DELAY19_bit at ADC_INST_DELAY.B19;
    const register unsigned short int REPEAT_DELAY20 = 20;
    sbit  REPEAT_DELAY20_bit at ADC_INST_DELAY.B20;
    const register unsigned short int REPEAT_DELAY21 = 21;
    sbit  REPEAT_DELAY21_bit at ADC_INST_DELAY.B21;
    const register unsigned short int REPEAT_DELAY22 = 22;
    sbit  REPEAT_DELAY22_bit at ADC_INST_DELAY.B22;
    const register unsigned short int REPEAT_DELAY23 = 23;
    sbit  REPEAT_DELAY23_bit at ADC_INST_DELAY.B23;
    const register unsigned short int REPEAT_DELAY24 = 24;
    sbit  REPEAT_DELAY24_bit at ADC_INST_DELAY.B24;
    const register unsigned short int REPEAT_DELAY25 = 25;
    sbit  REPEAT_DELAY25_bit at ADC_INST_DELAY.B25;
    const register unsigned short int REPEAT_DELAY26 = 26;
    sbit  REPEAT_DELAY26_bit at ADC_INST_DELAY.B26;
    const register unsigned short int REPEAT_DELAY27 = 27;
    sbit  REPEAT_DELAY27_bit at ADC_INST_DELAY.B27;
    const register unsigned short int REPEAT_DELAY28 = 28;
    sbit  REPEAT_DELAY28_bit at ADC_INST_DELAY.B28;
    const register unsigned short int REPEAT_DELAY29 = 29;
    sbit  REPEAT_DELAY29_bit at ADC_INST_DELAY.B29;
    const register unsigned short int REPEAT_DELAY30 = 30;
    sbit  REPEAT_DELAY30_bit at ADC_INST_DELAY.B30;
    const register unsigned short int REPEAT_DELAY31 = 31;
    sbit  REPEAT_DELAY31_bit at ADC_INST_DELAY.B31;

sfr far unsigned long   volatile ADC_INST_STATUS      absolute 0x40007C08;
    const register unsigned short int ADC_CH_STATUS0 = 0;
    sbit  ADC_CH_STATUS0_bit at ADC_INST_STATUS.B0;
    const register unsigned short int ADC_CH_STATUS1 = 1;
    sbit  ADC_CH_STATUS1_bit at ADC_INST_STATUS.B1;
    const register unsigned short int ADC_CH_STATUS2 = 2;
    sbit  ADC_CH_STATUS2_bit at ADC_INST_STATUS.B2;
    const register unsigned short int ADC_CH_STATUS3 = 3;
    sbit  ADC_CH_STATUS3_bit at ADC_INST_STATUS.B3;
    const register unsigned short int ADC_CH_STATUS4 = 4;
    sbit  ADC_CH_STATUS4_bit at ADC_INST_STATUS.B4;
    const register unsigned short int ADC_CH_STATUS5 = 5;
    sbit  ADC_CH_STATUS5_bit at ADC_INST_STATUS.B5;
    const register unsigned short int ADC_CH_STATUS6 = 6;
    sbit  ADC_CH_STATUS6_bit at ADC_INST_STATUS.B6;
    const register unsigned short int ADC_CH_STATUS7 = 7;
    sbit  ADC_CH_STATUS7_bit at ADC_INST_STATUS.B7;
    const register unsigned short int ADC_CH_STATUS8 = 8;
    sbit  ADC_CH_STATUS8_bit at ADC_INST_STATUS.B8;
    const register unsigned short int ADC_CH_STATUS9 = 9;
    sbit  ADC_CH_STATUS9_bit at ADC_INST_STATUS.B9;
    const register unsigned short int ADC_CH_STATUS10 = 10;
    sbit  ADC_CH_STATUS10_bit at ADC_INST_STATUS.B10;
    const register unsigned short int ADC_CH_STATUS11 = 11;
    sbit  ADC_CH_STATUS11_bit at ADC_INST_STATUS.B11;
    const register unsigned short int ADC_CH_STATUS12 = 12;
    sbit  ADC_CH_STATUS12_bit at ADC_INST_STATUS.B12;
    const register unsigned short int ADC_CH_STATUS13 = 13;
    sbit  ADC_CH_STATUS13_bit at ADC_INST_STATUS.B13;
    const register unsigned short int ADC_CH_STATUS14 = 14;
    sbit  ADC_CH_STATUS14_bit at ADC_INST_STATUS.B14;
    const register unsigned short int ADC_CH_STATUS15 = 15;
    sbit  ADC_CH_STATUS15_bit at ADC_INST_STATUS.B15;

sfr far unsigned long   volatile ADC_INST_SINGLE_EN   absolute 0x40007C0C;
    const register unsigned short int SINGLE_EN0 = 0;
    sbit  SINGLE_EN0_bit at ADC_INST_SINGLE_EN.B0;
    const register unsigned short int SINGLE_EN1 = 1;
    sbit  SINGLE_EN1_bit at ADC_INST_SINGLE_EN.B1;
    const register unsigned short int SINGLE_EN2 = 2;
    sbit  SINGLE_EN2_bit at ADC_INST_SINGLE_EN.B2;
    const register unsigned short int SINGLE_EN3 = 3;
    sbit  SINGLE_EN3_bit at ADC_INST_SINGLE_EN.B3;
    const register unsigned short int SINGLE_EN4 = 4;
    sbit  SINGLE_EN4_bit at ADC_INST_SINGLE_EN.B4;
    const register unsigned short int SINGLE_EN5 = 5;
    sbit  SINGLE_EN5_bit at ADC_INST_SINGLE_EN.B5;
    const register unsigned short int SINGLE_EN6 = 6;
    sbit  SINGLE_EN6_bit at ADC_INST_SINGLE_EN.B6;
    const register unsigned short int SINGLE_EN7 = 7;
    sbit  SINGLE_EN7_bit at ADC_INST_SINGLE_EN.B7;
    const register unsigned short int SINGLE_EN8 = 8;
    sbit  SINGLE_EN8_bit at ADC_INST_SINGLE_EN.B8;
    const register unsigned short int SINGLE_EN9 = 9;
    sbit  SINGLE_EN9_bit at ADC_INST_SINGLE_EN.B9;
    const register unsigned short int SINGLE_EN10 = 10;
    sbit  SINGLE_EN10_bit at ADC_INST_SINGLE_EN.B10;
    const register unsigned short int SINGLE_EN11 = 11;
    sbit  SINGLE_EN11_bit at ADC_INST_SINGLE_EN.B11;
    const register unsigned short int SINGLE_EN12 = 12;
    sbit  SINGLE_EN12_bit at ADC_INST_SINGLE_EN.B12;
    const register unsigned short int SINGLE_EN13 = 13;
    sbit  SINGLE_EN13_bit at ADC_INST_SINGLE_EN.B13;
    const register unsigned short int SINGLE_EN14 = 14;
    sbit  SINGLE_EN14_bit at ADC_INST_SINGLE_EN.B14;
    const register unsigned short int SINGLE_EN15 = 15;
    sbit  SINGLE_EN15_bit at ADC_INST_SINGLE_EN.B15;

sfr far unsigned long   volatile ADC_INST_REPEAT      absolute 0x40007C10;
    const register unsigned short int RPT_EN0 = 0;
    sbit  RPT_EN0_bit at ADC_INST_REPEAT.B0;
    const register unsigned short int RPT_EN1 = 1;
    sbit  RPT_EN1_bit at ADC_INST_REPEAT.B1;
    const register unsigned short int RPT_EN2 = 2;
    sbit  RPT_EN2_bit at ADC_INST_REPEAT.B2;
    const register unsigned short int RPT_EN3 = 3;
    sbit  RPT_EN3_bit at ADC_INST_REPEAT.B3;
    const register unsigned short int RPT_EN4 = 4;
    sbit  RPT_EN4_bit at ADC_INST_REPEAT.B4;
    const register unsigned short int RPT_EN5 = 5;
    sbit  RPT_EN5_bit at ADC_INST_REPEAT.B5;
    const register unsigned short int RPT_EN6 = 6;
    sbit  RPT_EN6_bit at ADC_INST_REPEAT.B6;
    const register unsigned short int RPT_EN7 = 7;
    sbit  RPT_EN7_bit at ADC_INST_REPEAT.B7;
    const register unsigned short int RPT_EN8 = 8;
    sbit  RPT_EN8_bit at ADC_INST_REPEAT.B8;
    const register unsigned short int RPT_EN9 = 9;
    sbit  RPT_EN9_bit at ADC_INST_REPEAT.B9;
    const register unsigned short int RPT_EN10 = 10;
    sbit  RPT_EN10_bit at ADC_INST_REPEAT.B10;
    const register unsigned short int RPT_EN11 = 11;
    sbit  RPT_EN11_bit at ADC_INST_REPEAT.B11;
    const register unsigned short int RPT_EN12 = 12;
    sbit  RPT_EN12_bit at ADC_INST_REPEAT.B12;
    const register unsigned short int RPT_EN13 = 13;
    sbit  RPT_EN13_bit at ADC_INST_REPEAT.B13;
    const register unsigned short int RPT_EN14 = 14;
    sbit  RPT_EN14_bit at ADC_INST_REPEAT.B14;
    const register unsigned short int RPT_EN15 = 15;
    sbit  RPT_EN15_bit at ADC_INST_REPEAT.B15;

sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING0 absolute 0x40007C14;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING1 absolute 0x40007C18;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING2 absolute 0x40007C1C;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING3 absolute 0x40007C20;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING4 absolute 0x40007C24;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING5 absolute 0x40007C28;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING6 absolute 0x40007C2C;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING7 absolute 0x40007C30;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING8 absolute 0x40007C34;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING9 absolute 0x40007C38;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING10 absolute 0x40007C3C;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING11 absolute 0x40007C40;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING12 absolute 0x40007C44;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING13 absolute 0x40007C48;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING14 absolute 0x40007C4C;
sfr far unsigned long   volatile ADC_INST_ADC_CHANNEL_READING15 absolute 0x40007C50;
sfr far unsigned int   volatile FAN0_INST_FAN_SETTING absolute 0x4000A000;
    const register unsigned short int FAN_SETTING6 = 6;
    sbit  FAN_SETTING6_bit at FAN0_INST_FAN_SETTING.B6;
    const register unsigned short int FAN_SETTING7 = 7;
    sbit  FAN_SETTING7_bit at FAN0_INST_FAN_SETTING.B7;
    const register unsigned short int FAN_SETTING8 = 8;
    sbit  FAN_SETTING8_bit at FAN0_INST_FAN_SETTING.B8;
    const register unsigned short int FAN_SETTING9 = 9;
    sbit  FAN_SETTING9_bit at FAN0_INST_FAN_SETTING.B9;
    const register unsigned short int FAN_SETTING10 = 10;
    sbit  FAN_SETTING10_bit at FAN0_INST_FAN_SETTING.B10;
    const register unsigned short int FAN_SETTING11 = 11;
    sbit  FAN_SETTING11_bit at FAN0_INST_FAN_SETTING.B11;
    const register unsigned short int FAN_SETTING12 = 12;
    sbit  FAN_SETTING12_bit at FAN0_INST_FAN_SETTING.B12;
    const register unsigned short int FAN_SETTING13 = 13;
    sbit  FAN_SETTING13_bit at FAN0_INST_FAN_SETTING.B13;
    const register unsigned short int FAN_SETTING14 = 14;
    sbit  FAN_SETTING14_bit at FAN0_INST_FAN_SETTING.B14;
    const register unsigned short int FAN_SETTING15 = 15;
    sbit  FAN_SETTING15_bit at FAN0_INST_FAN_SETTING.B15;

sfr far unsigned int   volatile FAN0_INST_CONFIGURATION absolute 0x4000A002;
    const register unsigned short int UPDATE0 = 0;
    sbit  UPDATE0_bit at FAN0_INST_CONFIGURATION.B0;
    const register unsigned short int UPDATE1 = 1;
    sbit  UPDATE1_bit at FAN0_INST_CONFIGURATION.B1;
    const register unsigned short int UPDATE2 = 2;
    sbit  UPDATE2_bit at FAN0_INST_CONFIGURATION.B2;
    const register unsigned short int EDGES3 = 3;
    sbit  EDGES3_bit at FAN0_INST_CONFIGURATION.B3;
    const register unsigned short int EDGES4 = 4;
    sbit  EDGES4_bit at FAN0_INST_CONFIGURATION.B4;
    const register unsigned short int RANGE5 = 5;
    sbit  RANGE5_bit at FAN0_INST_CONFIGURATION.B5;
    const register unsigned short int RANGE6 = 6;
    sbit  RANGE6_bit at FAN0_INST_CONFIGURATION.B6;
    const register unsigned short int EN_ALGO = 7;
    sbit  EN_ALGO_bit at FAN0_INST_CONFIGURATION.B7;
    sbit  POLARITY_FAN0_INST_CONFIGURATION_bit at FAN0_INST_CONFIGURATION.B9;
    const register unsigned short int ERR_RNG10 = 10;
    sbit  ERR_RNG10_bit at FAN0_INST_CONFIGURATION.B10;
    const register unsigned short int ERR_RNG11 = 11;
    sbit  ERR_RNG11_bit at FAN0_INST_CONFIGURATION.B11;
    const register unsigned short int DER_OPT12 = 12;
    sbit  DER_OPT12_bit at FAN0_INST_CONFIGURATION.B12;
    const register unsigned short int DER_OPT13 = 13;
    sbit  DER_OPT13_bit at FAN0_INST_CONFIGURATION.B13;
    const register unsigned short int DIS_GLITCH = 14;
    sbit  DIS_GLITCH_bit at FAN0_INST_CONFIGURATION.B14;
    const register unsigned short int EN_RRC = 15;
    sbit  EN_RRC_bit at FAN0_INST_CONFIGURATION.B15;

sfr far unsigned short   volatile FAN0_INST_PWM_DIVIDE absolute 0x4000A004;
    const register unsigned short int PWM_DIVIDE0 = 0;
    sbit  PWM_DIVIDE0_bit at FAN0_INST_PWM_DIVIDE.B0;
    const register unsigned short int PWM_DIVIDE1 = 1;
    sbit  PWM_DIVIDE1_bit at FAN0_INST_PWM_DIVIDE.B1;
    const register unsigned short int PWM_DIVIDE2 = 2;
    sbit  PWM_DIVIDE2_bit at FAN0_INST_PWM_DIVIDE.B2;
    const register unsigned short int PWM_DIVIDE3 = 3;
    sbit  PWM_DIVIDE3_bit at FAN0_INST_PWM_DIVIDE.B3;
    const register unsigned short int PWM_DIVIDE4 = 4;
    sbit  PWM_DIVIDE4_bit at FAN0_INST_PWM_DIVIDE.B4;
    const register unsigned short int PWM_DIVIDE5 = 5;
    sbit  PWM_DIVIDE5_bit at FAN0_INST_PWM_DIVIDE.B5;
    const register unsigned short int PWM_DIVIDE6 = 6;
    sbit  PWM_DIVIDE6_bit at FAN0_INST_PWM_DIVIDE.B6;
    const register unsigned short int PWM_DIVIDE7 = 7;
    sbit  PWM_DIVIDE7_bit at FAN0_INST_PWM_DIVIDE.B7;

sfr far unsigned short   volatile FAN0_INST_GAIN       absolute 0x4000A005;
    const register unsigned short int GAINP0 = 0;
    sbit  GAINP0_bit at FAN0_INST_GAIN.B0;
    const register unsigned short int GAINP1 = 1;
    sbit  GAINP1_bit at FAN0_INST_GAIN.B1;
    const register unsigned short int GAINI2 = 2;
    sbit  GAINI2_bit at FAN0_INST_GAIN.B2;
    const register unsigned short int GAINI3 = 3;
    sbit  GAINI3_bit at FAN0_INST_GAIN.B3;
    const register unsigned short int GAIND4 = 4;
    sbit  GAIND4_bit at FAN0_INST_GAIN.B4;
    const register unsigned short int GAIND5 = 5;
    sbit  GAIND5_bit at FAN0_INST_GAIN.B5;

sfr far unsigned short   volatile FAN0_INST_SPIN_UP_CONFIGURATION absolute 0x4000A006;
    const register unsigned short int SPINUP_TIME0 = 0;
    sbit  SPINUP_TIME0_bit at FAN0_INST_SPIN_UP_CONFIGURATION.B0;
    const register unsigned short int SPINUP_TIME1 = 1;
    sbit  SPINUP_TIME1_bit at FAN0_INST_SPIN_UP_CONFIGURATION.B1;
    const register unsigned short int SPIN_LVL2 = 2;
    sbit  SPIN_LVL2_bit at FAN0_INST_SPIN_UP_CONFIGURATION.B2;
    const register unsigned short int SPIN_LVL3 = 3;
    sbit  SPIN_LVL3_bit at FAN0_INST_SPIN_UP_CONFIGURATION.B3;
    const register unsigned short int SPIN_LVL4 = 4;
    sbit  SPIN_LVL4_bit at FAN0_INST_SPIN_UP_CONFIGURATION.B4;
    const register unsigned short int NOKICK = 5;
    sbit  NOKICK_bit at FAN0_INST_SPIN_UP_CONFIGURATION.B5;
    const register unsigned short int DRIVE_FAIL_CNT6 = 6;
    sbit  DRIVE_FAIL_CNT6_bit at FAN0_INST_SPIN_UP_CONFIGURATION.B6;
    const register unsigned short int DRIVE_FAIL_CNT7 = 7;
    sbit  DRIVE_FAIL_CNT7_bit at FAN0_INST_SPIN_UP_CONFIGURATION.B7;

sfr far unsigned short   volatile FAN0_INST_FAN_STEP   absolute 0x4000A007;
    const register unsigned short int FAN_STEP0 = 0;
    sbit  FAN_STEP0_bit at FAN0_INST_FAN_STEP.B0;
    const register unsigned short int FAN_STEP1 = 1;
    sbit  FAN_STEP1_bit at FAN0_INST_FAN_STEP.B1;
    const register unsigned short int FAN_STEP2 = 2;
    sbit  FAN_STEP2_bit at FAN0_INST_FAN_STEP.B2;
    const register unsigned short int FAN_STEP3 = 3;
    sbit  FAN_STEP3_bit at FAN0_INST_FAN_STEP.B3;
    const register unsigned short int FAN_STEP4 = 4;
    sbit  FAN_STEP4_bit at FAN0_INST_FAN_STEP.B4;
    const register unsigned short int FAN_STEP5 = 5;
    sbit  FAN_STEP5_bit at FAN0_INST_FAN_STEP.B5;
    const register unsigned short int FAN_STEP6 = 6;
    sbit  FAN_STEP6_bit at FAN0_INST_FAN_STEP.B6;
    const register unsigned short int FAN_STEP7 = 7;
    sbit  FAN_STEP7_bit at FAN0_INST_FAN_STEP.B7;

sfr far unsigned short   volatile FAN0_INST_MINIMUM_DRIVE absolute 0x4000A008;
    const register unsigned short int MIN_DRIVE0 = 0;
    sbit  MIN_DRIVE0_bit at FAN0_INST_MINIMUM_DRIVE.B0;
    const register unsigned short int MIN_DRIVE1 = 1;
    sbit  MIN_DRIVE1_bit at FAN0_INST_MINIMUM_DRIVE.B1;
    const register unsigned short int MIN_DRIVE2 = 2;
    sbit  MIN_DRIVE2_bit at FAN0_INST_MINIMUM_DRIVE.B2;
    const register unsigned short int MIN_DRIVE3 = 3;
    sbit  MIN_DRIVE3_bit at FAN0_INST_MINIMUM_DRIVE.B3;
    const register unsigned short int MIN_DRIVE4 = 4;
    sbit  MIN_DRIVE4_bit at FAN0_INST_MINIMUM_DRIVE.B4;
    const register unsigned short int MIN_DRIVE5 = 5;
    sbit  MIN_DRIVE5_bit at FAN0_INST_MINIMUM_DRIVE.B5;
    const register unsigned short int MIN_DRIVE6 = 6;
    sbit  MIN_DRIVE6_bit at FAN0_INST_MINIMUM_DRIVE.B6;
    const register unsigned short int MIN_DRIVE7 = 7;
    sbit  MIN_DRIVE7_bit at FAN0_INST_MINIMUM_DRIVE.B7;

sfr far unsigned short   volatile FAN0_INST_VALID_TACH_COUNT absolute 0x4000A009;
    const register unsigned short int VALID_TACH_CNT0 = 0;
    sbit  VALID_TACH_CNT0_bit at FAN0_INST_VALID_TACH_COUNT.B0;
    const register unsigned short int VALID_TACH_CNT1 = 1;
    sbit  VALID_TACH_CNT1_bit at FAN0_INST_VALID_TACH_COUNT.B1;
    const register unsigned short int VALID_TACH_CNT2 = 2;
    sbit  VALID_TACH_CNT2_bit at FAN0_INST_VALID_TACH_COUNT.B2;
    const register unsigned short int VALID_TACH_CNT3 = 3;
    sbit  VALID_TACH_CNT3_bit at FAN0_INST_VALID_TACH_COUNT.B3;
    const register unsigned short int VALID_TACH_CNT4 = 4;
    sbit  VALID_TACH_CNT4_bit at FAN0_INST_VALID_TACH_COUNT.B4;
    const register unsigned short int VALID_TACH_CNT5 = 5;
    sbit  VALID_TACH_CNT5_bit at FAN0_INST_VALID_TACH_COUNT.B5;
    const register unsigned short int VALID_TACH_CNT6 = 6;
    sbit  VALID_TACH_CNT6_bit at FAN0_INST_VALID_TACH_COUNT.B6;
    const register unsigned short int VALID_TACH_CNT7 = 7;
    sbit  VALID_TACH_CNT7_bit at FAN0_INST_VALID_TACH_COUNT.B7;

sfr far unsigned int   volatile FAN0_INST_FAN_DRIVE_FAIL_BAND absolute 0x4000A00A;
    const register unsigned short int FAN_DRIVE_FAIL_BAND3 = 3;
    sbit  FAN_DRIVE_FAIL_BAND3_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B3;
    const register unsigned short int FAN_DRIVE_FAIL_BAND4 = 4;
    sbit  FAN_DRIVE_FAIL_BAND4_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B4;
    const register unsigned short int FAN_DRIVE_FAIL_BAND5 = 5;
    sbit  FAN_DRIVE_FAIL_BAND5_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B5;
    const register unsigned short int FAN_DRIVE_FAIL_BAND6 = 6;
    sbit  FAN_DRIVE_FAIL_BAND6_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B6;
    const register unsigned short int FAN_DRIVE_FAIL_BAND7 = 7;
    sbit  FAN_DRIVE_FAIL_BAND7_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B7;
    const register unsigned short int FAN_DRIVE_FAIL_BAND8 = 8;
    sbit  FAN_DRIVE_FAIL_BAND8_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B8;
    const register unsigned short int FAN_DRIVE_FAIL_BAND9 = 9;
    sbit  FAN_DRIVE_FAIL_BAND9_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B9;
    const register unsigned short int FAN_DRIVE_FAIL_BAND10 = 10;
    sbit  FAN_DRIVE_FAIL_BAND10_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B10;
    const register unsigned short int FAN_DRIVE_FAIL_BAND11 = 11;
    sbit  FAN_DRIVE_FAIL_BAND11_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B11;
    const register unsigned short int FAN_DRIVE_FAIL_BAND12 = 12;
    sbit  FAN_DRIVE_FAIL_BAND12_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B12;
    const register unsigned short int FAN_DRIVE_FAIL_BAND13 = 13;
    sbit  FAN_DRIVE_FAIL_BAND13_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B13;
    const register unsigned short int FAN_DRIVE_FAIL_BAND14 = 14;
    sbit  FAN_DRIVE_FAIL_BAND14_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B14;
    const register unsigned short int FAN_DRIVE_FAIL_BAND15 = 15;
    sbit  FAN_DRIVE_FAIL_BAND15_bit at FAN0_INST_FAN_DRIVE_FAIL_BAND.B15;

sfr far unsigned int   volatile FAN0_INST_TACH_TARGET absolute 0x4000A00C;
    const register unsigned short int TACH_TARGET3 = 3;
    sbit  TACH_TARGET3_bit at FAN0_INST_TACH_TARGET.B3;
    const register unsigned short int TACH_TARGET4 = 4;
    sbit  TACH_TARGET4_bit at FAN0_INST_TACH_TARGET.B4;
    const register unsigned short int TACH_TARGET5 = 5;
    sbit  TACH_TARGET5_bit at FAN0_INST_TACH_TARGET.B5;
    const register unsigned short int TACH_TARGET6 = 6;
    sbit  TACH_TARGET6_bit at FAN0_INST_TACH_TARGET.B6;
    const register unsigned short int TACH_TARGET7 = 7;
    sbit  TACH_TARGET7_bit at FAN0_INST_TACH_TARGET.B7;
    const register unsigned short int TACH_TARGET8 = 8;
    sbit  TACH_TARGET8_bit at FAN0_INST_TACH_TARGET.B8;
    const register unsigned short int TACH_TARGET9 = 9;
    sbit  TACH_TARGET9_bit at FAN0_INST_TACH_TARGET.B9;
    const register unsigned short int TACH_TARGET10 = 10;
    sbit  TACH_TARGET10_bit at FAN0_INST_TACH_TARGET.B10;
    const register unsigned short int TACH_TARGET11 = 11;
    sbit  TACH_TARGET11_bit at FAN0_INST_TACH_TARGET.B11;
    const register unsigned short int TACH_TARGET12 = 12;
    sbit  TACH_TARGET12_bit at FAN0_INST_TACH_TARGET.B12;
    const register unsigned short int TACH_TARGET13 = 13;
    sbit  TACH_TARGET13_bit at FAN0_INST_TACH_TARGET.B13;
    const register unsigned short int TACH_TARGET14 = 14;
    sbit  TACH_TARGET14_bit at FAN0_INST_TACH_TARGET.B14;
    const register unsigned short int TACH_TARGET15 = 15;
    sbit  TACH_TARGET15_bit at FAN0_INST_TACH_TARGET.B15;

sfr far unsigned int   volatile FAN0_INST_TACH_READING absolute 0x4000A00E;
    const register unsigned short int TACH_READING3 = 3;
    sbit  TACH_READING3_bit at FAN0_INST_TACH_READING.B3;
    const register unsigned short int TACH_READING4 = 4;
    sbit  TACH_READING4_bit at FAN0_INST_TACH_READING.B4;
    const register unsigned short int TACH_READING5 = 5;
    sbit  TACH_READING5_bit at FAN0_INST_TACH_READING.B5;
    const register unsigned short int TACH_READING6 = 6;
    sbit  TACH_READING6_bit at FAN0_INST_TACH_READING.B6;
    const register unsigned short int TACH_READING7 = 7;
    sbit  TACH_READING7_bit at FAN0_INST_TACH_READING.B7;
    const register unsigned short int TACH_READING8 = 8;
    sbit  TACH_READING8_bit at FAN0_INST_TACH_READING.B8;
    const register unsigned short int TACH_READING9 = 9;
    sbit  TACH_READING9_bit at FAN0_INST_TACH_READING.B9;
    const register unsigned short int TACH_READING10 = 10;
    sbit  TACH_READING10_bit at FAN0_INST_TACH_READING.B10;
    const register unsigned short int TACH_READING11 = 11;
    sbit  TACH_READING11_bit at FAN0_INST_TACH_READING.B11;
    const register unsigned short int TACH_READING12 = 12;
    sbit  TACH_READING12_bit at FAN0_INST_TACH_READING.B12;
    const register unsigned short int TACH_READING13 = 13;
    sbit  TACH_READING13_bit at FAN0_INST_TACH_READING.B13;
    const register unsigned short int TACH_READING14 = 14;
    sbit  TACH_READING14_bit at FAN0_INST_TACH_READING.B14;
    const register unsigned short int TACH_READING15 = 15;
    sbit  TACH_READING15_bit at FAN0_INST_TACH_READING.B15;

sfr far unsigned short   volatile FAN0_INST_DRIVER_BASE_FREQUENCY absolute 0x4000A010;
    const register unsigned short int PWM_BASE0 = 0;
    sbit  PWM_BASE0_bit at FAN0_INST_DRIVER_BASE_FREQUENCY.B0;
    const register unsigned short int PWM_BASE1 = 1;
    sbit  PWM_BASE1_bit at FAN0_INST_DRIVER_BASE_FREQUENCY.B1;

sfr far unsigned short   volatile FAN0_INST_STATUS     absolute 0x4000A011;
    const register unsigned short int FAN_STALL = 0;
    sbit  FAN_STALL_bit at FAN0_INST_STATUS.B0;
    const register unsigned short int FAN_SPIN = 1;
    sbit  FAN_SPIN_bit at FAN0_INST_STATUS.B1;
    const register unsigned short int DRIVE_FAIL = 5;
    sbit  DRIVE_FAIL_bit at FAN0_INST_STATUS.B5;

sfr far unsigned int   volatile FAN1_INST_FAN_SETTING absolute 0x4000A080;
    sbit  FAN_SETTING6_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B6;
    sbit  FAN_SETTING7_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B7;
    sbit  FAN_SETTING8_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B8;
    sbit  FAN_SETTING9_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B9;
    sbit  FAN_SETTING10_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B10;
    sbit  FAN_SETTING11_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B11;
    sbit  FAN_SETTING12_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B12;
    sbit  FAN_SETTING13_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B13;
    sbit  FAN_SETTING14_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B14;
    sbit  FAN_SETTING15_FAN1_INST_FAN_SETTING_bit at FAN1_INST_FAN_SETTING.B15;

sfr far unsigned int   volatile FAN1_INST_CONFIGURATION absolute 0x4000A082;
    sbit  UPDATE0_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B0;
    sbit  UPDATE1_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B1;
    sbit  UPDATE2_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B2;
    sbit  EDGES3_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B3;
    sbit  EDGES4_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B4;
    sbit  RANGE5_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B5;
    sbit  RANGE6_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B6;
    sbit  EN_ALGO_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B7;
    sbit  POLARITY_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B9;
    sbit  ERR_RNG10_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B10;
    sbit  ERR_RNG11_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B11;
    sbit  DER_OPT12_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B12;
    sbit  DER_OPT13_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B13;
    sbit  DIS_GLITCH_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B14;
    sbit  EN_RRC_FAN1_INST_CONFIGURATION_bit at FAN1_INST_CONFIGURATION.B15;

sfr far unsigned short   volatile FAN1_INST_PWM_DIVIDE absolute 0x4000A084;
    sbit  PWM_DIVIDE0_FAN1_INST_PWM_DIVIDE_bit at FAN1_INST_PWM_DIVIDE.B0;
    sbit  PWM_DIVIDE1_FAN1_INST_PWM_DIVIDE_bit at FAN1_INST_PWM_DIVIDE.B1;
    sbit  PWM_DIVIDE2_FAN1_INST_PWM_DIVIDE_bit at FAN1_INST_PWM_DIVIDE.B2;
    sbit  PWM_DIVIDE3_FAN1_INST_PWM_DIVIDE_bit at FAN1_INST_PWM_DIVIDE.B3;
    sbit  PWM_DIVIDE4_FAN1_INST_PWM_DIVIDE_bit at FAN1_INST_PWM_DIVIDE.B4;
    sbit  PWM_DIVIDE5_FAN1_INST_PWM_DIVIDE_bit at FAN1_INST_PWM_DIVIDE.B5;
    sbit  PWM_DIVIDE6_FAN1_INST_PWM_DIVIDE_bit at FAN1_INST_PWM_DIVIDE.B6;
    sbit  PWM_DIVIDE7_FAN1_INST_PWM_DIVIDE_bit at FAN1_INST_PWM_DIVIDE.B7;

sfr far unsigned short   volatile FAN1_INST_GAIN       absolute 0x4000A085;
    sbit  GAINP0_FAN1_INST_GAIN_bit at FAN1_INST_GAIN.B0;
    sbit  GAINP1_FAN1_INST_GAIN_bit at FAN1_INST_GAIN.B1;
    sbit  GAINI2_FAN1_INST_GAIN_bit at FAN1_INST_GAIN.B2;
    sbit  GAINI3_FAN1_INST_GAIN_bit at FAN1_INST_GAIN.B3;
    sbit  GAIND4_FAN1_INST_GAIN_bit at FAN1_INST_GAIN.B4;
    sbit  GAIND5_FAN1_INST_GAIN_bit at FAN1_INST_GAIN.B5;

sfr far unsigned short   volatile FAN1_INST_SPIN_UP_CONFIGURATION absolute 0x4000A086;
    sbit  SPINUP_TIME0_FAN1_INST_SPIN_UP_CONFIGURATION_bit at FAN1_INST_SPIN_UP_CONFIGURATION.B0;
    sbit  SPINUP_TIME1_FAN1_INST_SPIN_UP_CONFIGURATION_bit at FAN1_INST_SPIN_UP_CONFIGURATION.B1;
    sbit  SPIN_LVL2_FAN1_INST_SPIN_UP_CONFIGURATION_bit at FAN1_INST_SPIN_UP_CONFIGURATION.B2;
    sbit  SPIN_LVL3_FAN1_INST_SPIN_UP_CONFIGURATION_bit at FAN1_INST_SPIN_UP_CONFIGURATION.B3;
    sbit  SPIN_LVL4_FAN1_INST_SPIN_UP_CONFIGURATION_bit at FAN1_INST_SPIN_UP_CONFIGURATION.B4;
    sbit  NOKICK_FAN1_INST_SPIN_UP_CONFIGURATION_bit at FAN1_INST_SPIN_UP_CONFIGURATION.B5;
    sbit  DRIVE_FAIL_CNT6_FAN1_INST_SPIN_UP_CONFIGURATION_bit at FAN1_INST_SPIN_UP_CONFIGURATION.B6;
    sbit  DRIVE_FAIL_CNT7_FAN1_INST_SPIN_UP_CONFIGURATION_bit at FAN1_INST_SPIN_UP_CONFIGURATION.B7;

sfr far unsigned short   volatile FAN1_INST_FAN_STEP   absolute 0x4000A087;
    sbit  FAN_STEP0_FAN1_INST_FAN_STEP_bit at FAN1_INST_FAN_STEP.B0;
    sbit  FAN_STEP1_FAN1_INST_FAN_STEP_bit at FAN1_INST_FAN_STEP.B1;
    sbit  FAN_STEP2_FAN1_INST_FAN_STEP_bit at FAN1_INST_FAN_STEP.B2;
    sbit  FAN_STEP3_FAN1_INST_FAN_STEP_bit at FAN1_INST_FAN_STEP.B3;
    sbit  FAN_STEP4_FAN1_INST_FAN_STEP_bit at FAN1_INST_FAN_STEP.B4;
    sbit  FAN_STEP5_FAN1_INST_FAN_STEP_bit at FAN1_INST_FAN_STEP.B5;
    sbit  FAN_STEP6_FAN1_INST_FAN_STEP_bit at FAN1_INST_FAN_STEP.B6;
    sbit  FAN_STEP7_FAN1_INST_FAN_STEP_bit at FAN1_INST_FAN_STEP.B7;

sfr far unsigned short   volatile FAN1_INST_MINIMUM_DRIVE absolute 0x4000A088;
    sbit  MIN_DRIVE0_FAN1_INST_MINIMUM_DRIVE_bit at FAN1_INST_MINIMUM_DRIVE.B0;
    sbit  MIN_DRIVE1_FAN1_INST_MINIMUM_DRIVE_bit at FAN1_INST_MINIMUM_DRIVE.B1;
    sbit  MIN_DRIVE2_FAN1_INST_MINIMUM_DRIVE_bit at FAN1_INST_MINIMUM_DRIVE.B2;
    sbit  MIN_DRIVE3_FAN1_INST_MINIMUM_DRIVE_bit at FAN1_INST_MINIMUM_DRIVE.B3;
    sbit  MIN_DRIVE4_FAN1_INST_MINIMUM_DRIVE_bit at FAN1_INST_MINIMUM_DRIVE.B4;
    sbit  MIN_DRIVE5_FAN1_INST_MINIMUM_DRIVE_bit at FAN1_INST_MINIMUM_DRIVE.B5;
    sbit  MIN_DRIVE6_FAN1_INST_MINIMUM_DRIVE_bit at FAN1_INST_MINIMUM_DRIVE.B6;
    sbit  MIN_DRIVE7_FAN1_INST_MINIMUM_DRIVE_bit at FAN1_INST_MINIMUM_DRIVE.B7;

sfr far unsigned short   volatile FAN1_INST_VALID_TACH_COUNT absolute 0x4000A089;
    sbit  VALID_TACH_CNT0_FAN1_INST_VALID_TACH_COUNT_bit at FAN1_INST_VALID_TACH_COUNT.B0;
    sbit  VALID_TACH_CNT1_FAN1_INST_VALID_TACH_COUNT_bit at FAN1_INST_VALID_TACH_COUNT.B1;
    sbit  VALID_TACH_CNT2_FAN1_INST_VALID_TACH_COUNT_bit at FAN1_INST_VALID_TACH_COUNT.B2;
    sbit  VALID_TACH_CNT3_FAN1_INST_VALID_TACH_COUNT_bit at FAN1_INST_VALID_TACH_COUNT.B3;
    sbit  VALID_TACH_CNT4_FAN1_INST_VALID_TACH_COUNT_bit at FAN1_INST_VALID_TACH_COUNT.B4;
    sbit  VALID_TACH_CNT5_FAN1_INST_VALID_TACH_COUNT_bit at FAN1_INST_VALID_TACH_COUNT.B5;
    sbit  VALID_TACH_CNT6_FAN1_INST_VALID_TACH_COUNT_bit at FAN1_INST_VALID_TACH_COUNT.B6;
    sbit  VALID_TACH_CNT7_FAN1_INST_VALID_TACH_COUNT_bit at FAN1_INST_VALID_TACH_COUNT.B7;

sfr far unsigned int   volatile FAN1_INST_FAN_DRIVE_FAIL_BAND absolute 0x4000A08A;
    sbit  FAN_DRIVE_FAIL_BAND3_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B3;
    sbit  FAN_DRIVE_FAIL_BAND4_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B4;
    sbit  FAN_DRIVE_FAIL_BAND5_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B5;
    sbit  FAN_DRIVE_FAIL_BAND6_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B6;
    sbit  FAN_DRIVE_FAIL_BAND7_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B7;
    sbit  FAN_DRIVE_FAIL_BAND8_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B8;
    sbit  FAN_DRIVE_FAIL_BAND9_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B9;
    sbit  FAN_DRIVE_FAIL_BAND10_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B10;
    sbit  FAN_DRIVE_FAIL_BAND11_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B11;
    sbit  FAN_DRIVE_FAIL_BAND12_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B12;
    sbit  FAN_DRIVE_FAIL_BAND13_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B13;
    sbit  FAN_DRIVE_FAIL_BAND14_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B14;
    sbit  FAN_DRIVE_FAIL_BAND15_FAN1_INST_FAN_DRIVE_FAIL_BAND_bit at FAN1_INST_FAN_DRIVE_FAIL_BAND.B15;

sfr far unsigned int   volatile FAN1_INST_TACH_TARGET absolute 0x4000A08C;
    sbit  TACH_TARGET3_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B3;
    sbit  TACH_TARGET4_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B4;
    sbit  TACH_TARGET5_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B5;
    sbit  TACH_TARGET6_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B6;
    sbit  TACH_TARGET7_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B7;
    sbit  TACH_TARGET8_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B8;
    sbit  TACH_TARGET9_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B9;
    sbit  TACH_TARGET10_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B10;
    sbit  TACH_TARGET11_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B11;
    sbit  TACH_TARGET12_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B12;
    sbit  TACH_TARGET13_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B13;
    sbit  TACH_TARGET14_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B14;
    sbit  TACH_TARGET15_FAN1_INST_TACH_TARGET_bit at FAN1_INST_TACH_TARGET.B15;

sfr far unsigned int   volatile FAN1_INST_TACH_READING absolute 0x4000A08E;
    sbit  TACH_READING3_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B3;
    sbit  TACH_READING4_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B4;
    sbit  TACH_READING5_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B5;
    sbit  TACH_READING6_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B6;
    sbit  TACH_READING7_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B7;
    sbit  TACH_READING8_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B8;
    sbit  TACH_READING9_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B9;
    sbit  TACH_READING10_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B10;
    sbit  TACH_READING11_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B11;
    sbit  TACH_READING12_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B12;
    sbit  TACH_READING13_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B13;
    sbit  TACH_READING14_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B14;
    sbit  TACH_READING15_FAN1_INST_TACH_READING_bit at FAN1_INST_TACH_READING.B15;

sfr far unsigned short   volatile FAN1_INST_DRIVER_BASE_FREQUENCY absolute 0x4000A090;
    sbit  PWM_BASE0_FAN1_INST_DRIVER_BASE_FREQUENCY_bit at FAN1_INST_DRIVER_BASE_FREQUENCY.B0;
    sbit  PWM_BASE1_FAN1_INST_DRIVER_BASE_FREQUENCY_bit at FAN1_INST_DRIVER_BASE_FREQUENCY.B1;

sfr far unsigned short   volatile FAN1_INST_STATUS     absolute 0x4000A091;
    sbit  FAN_STALL_FAN1_INST_STATUS_bit at FAN1_INST_STATUS.B0;
    sbit  FAN_SPIN_FAN1_INST_STATUS_bit at FAN1_INST_STATUS.B1;
    sbit  DRIVE_FAIL_FAN1_INST_STATUS_bit at FAN1_INST_STATUS.B5;

sfr far unsigned long   volatile LED0_INST_CONFIG     absolute 0x4000B800;
    const register unsigned short int CONTROL0 = 0;
    sbit  CONTROL0_bit at LED0_INST_CONFIG.B0;
    const register unsigned short int CONTROL1 = 1;
    sbit  CONTROL1_bit at LED0_INST_CONFIG.B1;
    const register unsigned short int CLOCK_SOURCE = 2;
    sbit  CLOCK_SOURCE_bit at LED0_INST_CONFIG.B2;
    const register unsigned short int SYNCHRONIZE = 3;
    sbit  SYNCHRONIZE_bit at LED0_INST_CONFIG.B3;
    const register unsigned short int PWM_SIZE4 = 4;
    sbit  PWM_SIZE4_bit at LED0_INST_CONFIG.B4;
    const register unsigned short int PWM_SIZE5 = 5;
    sbit  PWM_SIZE5_bit at LED0_INST_CONFIG.B5;
    const register unsigned short int ENABLE_UPDATE = 6;
    sbit  ENABLE_UPDATE_bit at LED0_INST_CONFIG.B6;
    sbit  RESET_LED0_INST_CONFIG_bit at LED0_INST_CONFIG.B7;
    const register unsigned short int WDT_RELOAD8 = 8;
    sbit  WDT_RELOAD8_bit at LED0_INST_CONFIG.B8;
    const register unsigned short int WDT_RELOAD9 = 9;
    sbit  WDT_RELOAD9_bit at LED0_INST_CONFIG.B9;
    const register unsigned short int WDT_RELOAD10 = 10;
    sbit  WDT_RELOAD10_bit at LED0_INST_CONFIG.B10;
    const register unsigned short int WDT_RELOAD11 = 11;
    sbit  WDT_RELOAD11_bit at LED0_INST_CONFIG.B11;
    const register unsigned short int WDT_RELOAD12 = 12;
    sbit  WDT_RELOAD12_bit at LED0_INST_CONFIG.B12;
    const register unsigned short int WDT_RELOAD13 = 13;
    sbit  WDT_RELOAD13_bit at LED0_INST_CONFIG.B13;
    const register unsigned short int WDT_RELOAD14 = 14;
    sbit  WDT_RELOAD14_bit at LED0_INST_CONFIG.B14;
    const register unsigned short int WDT_RELOAD15 = 15;
    sbit  WDT_RELOAD15_bit at LED0_INST_CONFIG.B15;
    const register unsigned short int SYMMETRY = 16;
    sbit  SYMMETRY_bit at LED0_INST_CONFIG.B16;

sfr far unsigned long   volatile LED0_INST_LIMITS     absolute 0x4000B804;
    const register unsigned short int MINIMUM0 = 0;
    sbit  MINIMUM0_bit at LED0_INST_LIMITS.B0;
    const register unsigned short int MINIMUM1 = 1;
    sbit  MINIMUM1_bit at LED0_INST_LIMITS.B1;
    const register unsigned short int MINIMUM2 = 2;
    sbit  MINIMUM2_bit at LED0_INST_LIMITS.B2;
    const register unsigned short int MINIMUM3 = 3;
    sbit  MINIMUM3_bit at LED0_INST_LIMITS.B3;
    const register unsigned short int MINIMUM4 = 4;
    sbit  MINIMUM4_bit at LED0_INST_LIMITS.B4;
    const register unsigned short int MINIMUM5 = 5;
    sbit  MINIMUM5_bit at LED0_INST_LIMITS.B5;
    const register unsigned short int MINIMUM6 = 6;
    sbit  MINIMUM6_bit at LED0_INST_LIMITS.B6;
    const register unsigned short int MINIMUM7 = 7;
    sbit  MINIMUM7_bit at LED0_INST_LIMITS.B7;
    const register unsigned short int MAXIMUM8 = 8;
    sbit  MAXIMUM8_bit at LED0_INST_LIMITS.B8;
    const register unsigned short int MAXIMUM9 = 9;
    sbit  MAXIMUM9_bit at LED0_INST_LIMITS.B9;
    const register unsigned short int MAXIMUM10 = 10;
    sbit  MAXIMUM10_bit at LED0_INST_LIMITS.B10;
    const register unsigned short int MAXIMUM11 = 11;
    sbit  MAXIMUM11_bit at LED0_INST_LIMITS.B11;
    const register unsigned short int MAXIMUM12 = 12;
    sbit  MAXIMUM12_bit at LED0_INST_LIMITS.B12;
    const register unsigned short int MAXIMUM13 = 13;
    sbit  MAXIMUM13_bit at LED0_INST_LIMITS.B13;
    const register unsigned short int MAXIMUM14 = 14;
    sbit  MAXIMUM14_bit at LED0_INST_LIMITS.B14;
    const register unsigned short int MAXIMUM15 = 15;
    sbit  MAXIMUM15_bit at LED0_INST_LIMITS.B15;

sfr far unsigned long   volatile LED0_INST_DELAY      absolute 0x4000B808;
    const register unsigned short int LOW_PULSE0 = 0;
    sbit  LOW_PULSE0_bit at LED0_INST_DELAY.B0;
    const register unsigned short int LOW_PULSE1 = 1;
    sbit  LOW_PULSE1_bit at LED0_INST_DELAY.B1;
    const register unsigned short int LOW_PULSE2 = 2;
    sbit  LOW_PULSE2_bit at LED0_INST_DELAY.B2;
    const register unsigned short int LOW_PULSE3 = 3;
    sbit  LOW_PULSE3_bit at LED0_INST_DELAY.B3;
    const register unsigned short int LOW_PULSE4 = 4;
    sbit  LOW_PULSE4_bit at LED0_INST_DELAY.B4;
    const register unsigned short int LOW_PULSE5 = 5;
    sbit  LOW_PULSE5_bit at LED0_INST_DELAY.B5;
    const register unsigned short int LOW_PULSE6 = 6;
    sbit  LOW_PULSE6_bit at LED0_INST_DELAY.B6;
    const register unsigned short int LOW_PULSE7 = 7;
    sbit  LOW_PULSE7_bit at LED0_INST_DELAY.B7;
    const register unsigned short int LOW_PULSE8 = 8;
    sbit  LOW_PULSE8_bit at LED0_INST_DELAY.B8;
    const register unsigned short int LOW_PULSE9 = 9;
    sbit  LOW_PULSE9_bit at LED0_INST_DELAY.B9;
    const register unsigned short int LOW_PULSE10 = 10;
    sbit  LOW_PULSE10_bit at LED0_INST_DELAY.B10;
    const register unsigned short int LOW_PULSE11 = 11;
    sbit  LOW_PULSE11_bit at LED0_INST_DELAY.B11;
    const register unsigned short int HIGH_PULSE12 = 12;
    sbit  HIGH_PULSE12_bit at LED0_INST_DELAY.B12;
    const register unsigned short int HIGH_PULSE13 = 13;
    sbit  HIGH_PULSE13_bit at LED0_INST_DELAY.B13;
    const register unsigned short int HIGH_PULSE14 = 14;
    sbit  HIGH_PULSE14_bit at LED0_INST_DELAY.B14;
    const register unsigned short int HIGH_PULSE15 = 15;
    sbit  HIGH_PULSE15_bit at LED0_INST_DELAY.B15;
    const register unsigned short int HIGH_PULSE16 = 16;
    sbit  HIGH_PULSE16_bit at LED0_INST_DELAY.B16;
    const register unsigned short int HIGH_PULSE17 = 17;
    sbit  HIGH_PULSE17_bit at LED0_INST_DELAY.B17;
    const register unsigned short int HIGH_PULSE18 = 18;
    sbit  HIGH_PULSE18_bit at LED0_INST_DELAY.B18;
    const register unsigned short int HIGH_PULSE19 = 19;
    sbit  HIGH_PULSE19_bit at LED0_INST_DELAY.B19;
    const register unsigned short int HIGH_PULSE20 = 20;
    sbit  HIGH_PULSE20_bit at LED0_INST_DELAY.B20;
    const register unsigned short int HIGH_PULSE21 = 21;
    sbit  HIGH_PULSE21_bit at LED0_INST_DELAY.B21;
    const register unsigned short int HIGH_PULSE22 = 22;
    sbit  HIGH_PULSE22_bit at LED0_INST_DELAY.B22;
    const register unsigned short int HIGH_PULSE23 = 23;
    sbit  HIGH_PULSE23_bit at LED0_INST_DELAY.B23;

sfr far unsigned long   volatile LED0_INST_UPDATE_STEPSIZE absolute 0x4000B80C;
    const register unsigned short int STEP00 = 0;
    sbit  STEP00_bit at LED0_INST_UPDATE_STEPSIZE.B0;
    const register unsigned short int STEP01 = 1;
    sbit  STEP01_bit at LED0_INST_UPDATE_STEPSIZE.B1;
    const register unsigned short int STEP02 = 2;
    sbit  STEP02_bit at LED0_INST_UPDATE_STEPSIZE.B2;
    const register unsigned short int STEP03 = 3;
    sbit  STEP03_bit at LED0_INST_UPDATE_STEPSIZE.B3;
    const register unsigned short int STEP14 = 4;
    sbit  STEP14_bit at LED0_INST_UPDATE_STEPSIZE.B4;
    const register unsigned short int STEP15 = 5;
    sbit  STEP15_bit at LED0_INST_UPDATE_STEPSIZE.B5;
    const register unsigned short int STEP16 = 6;
    sbit  STEP16_bit at LED0_INST_UPDATE_STEPSIZE.B6;
    const register unsigned short int STEP17 = 7;
    sbit  STEP17_bit at LED0_INST_UPDATE_STEPSIZE.B7;
    const register unsigned short int STEP28 = 8;
    sbit  STEP28_bit at LED0_INST_UPDATE_STEPSIZE.B8;
    const register unsigned short int STEP29 = 9;
    sbit  STEP29_bit at LED0_INST_UPDATE_STEPSIZE.B9;
    const register unsigned short int STEP210 = 10;
    sbit  STEP210_bit at LED0_INST_UPDATE_STEPSIZE.B10;
    const register unsigned short int STEP211 = 11;
    sbit  STEP211_bit at LED0_INST_UPDATE_STEPSIZE.B11;
    const register unsigned short int STEP312 = 12;
    sbit  STEP312_bit at LED0_INST_UPDATE_STEPSIZE.B12;
    const register unsigned short int STEP313 = 13;
    sbit  STEP313_bit at LED0_INST_UPDATE_STEPSIZE.B13;
    const register unsigned short int STEP314 = 14;
    sbit  STEP314_bit at LED0_INST_UPDATE_STEPSIZE.B14;
    const register unsigned short int STEP315 = 15;
    sbit  STEP315_bit at LED0_INST_UPDATE_STEPSIZE.B15;
    const register unsigned short int STEP416 = 16;
    sbit  STEP416_bit at LED0_INST_UPDATE_STEPSIZE.B16;
    const register unsigned short int STEP417 = 17;
    sbit  STEP417_bit at LED0_INST_UPDATE_STEPSIZE.B17;
    const register unsigned short int STEP418 = 18;
    sbit  STEP418_bit at LED0_INST_UPDATE_STEPSIZE.B18;
    const register unsigned short int STEP419 = 19;
    sbit  STEP419_bit at LED0_INST_UPDATE_STEPSIZE.B19;
    const register unsigned short int STEP520 = 20;
    sbit  STEP520_bit at LED0_INST_UPDATE_STEPSIZE.B20;
    const register unsigned short int STEP521 = 21;
    sbit  STEP521_bit at LED0_INST_UPDATE_STEPSIZE.B21;
    const register unsigned short int STEP522 = 22;
    sbit  STEP522_bit at LED0_INST_UPDATE_STEPSIZE.B22;
    const register unsigned short int STEP523 = 23;
    sbit  STEP523_bit at LED0_INST_UPDATE_STEPSIZE.B23;
    const register unsigned short int STEP624 = 24;
    sbit  STEP624_bit at LED0_INST_UPDATE_STEPSIZE.B24;
    const register unsigned short int STEP625 = 25;
    sbit  STEP625_bit at LED0_INST_UPDATE_STEPSIZE.B25;
    const register unsigned short int STEP626 = 26;
    sbit  STEP626_bit at LED0_INST_UPDATE_STEPSIZE.B26;
    const register unsigned short int STEP627 = 27;
    sbit  STEP627_bit at LED0_INST_UPDATE_STEPSIZE.B27;
    const register unsigned short int STEP728 = 28;
    sbit  STEP728_bit at LED0_INST_UPDATE_STEPSIZE.B28;
    const register unsigned short int STEP729 = 29;
    sbit  STEP729_bit at LED0_INST_UPDATE_STEPSIZE.B29;
    const register unsigned short int STEP730 = 30;
    sbit  STEP730_bit at LED0_INST_UPDATE_STEPSIZE.B30;
    const register unsigned short int STEP731 = 31;
    sbit  STEP731_bit at LED0_INST_UPDATE_STEPSIZE.B31;

sfr far unsigned long   volatile LED0_INST_UPDATE_INTERVAL absolute 0x4000B810;
    const register unsigned short int INTERVAL00 = 0;
    sbit  INTERVAL00_bit at LED0_INST_UPDATE_INTERVAL.B0;
    const register unsigned short int INTERVAL01 = 1;
    sbit  INTERVAL01_bit at LED0_INST_UPDATE_INTERVAL.B1;
    const register unsigned short int INTERVAL02 = 2;
    sbit  INTERVAL02_bit at LED0_INST_UPDATE_INTERVAL.B2;
    const register unsigned short int INTERVAL03 = 3;
    sbit  INTERVAL03_bit at LED0_INST_UPDATE_INTERVAL.B3;
    const register unsigned short int INTERVAL14 = 4;
    sbit  INTERVAL14_bit at LED0_INST_UPDATE_INTERVAL.B4;
    const register unsigned short int INTERVAL15 = 5;
    sbit  INTERVAL15_bit at LED0_INST_UPDATE_INTERVAL.B5;
    const register unsigned short int INTERVAL16 = 6;
    sbit  INTERVAL16_bit at LED0_INST_UPDATE_INTERVAL.B6;
    const register unsigned short int INTERVAL17 = 7;
    sbit  INTERVAL17_bit at LED0_INST_UPDATE_INTERVAL.B7;
    const register unsigned short int INTERVAL28 = 8;
    sbit  INTERVAL28_bit at LED0_INST_UPDATE_INTERVAL.B8;
    const register unsigned short int INTERVAL29 = 9;
    sbit  INTERVAL29_bit at LED0_INST_UPDATE_INTERVAL.B9;
    const register unsigned short int INTERVAL210 = 10;
    sbit  INTERVAL210_bit at LED0_INST_UPDATE_INTERVAL.B10;
    const register unsigned short int INTERVAL211 = 11;
    sbit  INTERVAL211_bit at LED0_INST_UPDATE_INTERVAL.B11;
    const register unsigned short int INTERVAL312 = 12;
    sbit  INTERVAL312_bit at LED0_INST_UPDATE_INTERVAL.B12;
    const register unsigned short int INTERVAL313 = 13;
    sbit  INTERVAL313_bit at LED0_INST_UPDATE_INTERVAL.B13;
    const register unsigned short int INTERVAL314 = 14;
    sbit  INTERVAL314_bit at LED0_INST_UPDATE_INTERVAL.B14;
    const register unsigned short int INTERVAL315 = 15;
    sbit  INTERVAL315_bit at LED0_INST_UPDATE_INTERVAL.B15;
    const register unsigned short int INTERVAL416 = 16;
    sbit  INTERVAL416_bit at LED0_INST_UPDATE_INTERVAL.B16;
    const register unsigned short int INTERVAL417 = 17;
    sbit  INTERVAL417_bit at LED0_INST_UPDATE_INTERVAL.B17;
    const register unsigned short int INTERVAL418 = 18;
    sbit  INTERVAL418_bit at LED0_INST_UPDATE_INTERVAL.B18;
    const register unsigned short int INTERVAL419 = 19;
    sbit  INTERVAL419_bit at LED0_INST_UPDATE_INTERVAL.B19;
    const register unsigned short int INTERVAL520 = 20;
    sbit  INTERVAL520_bit at LED0_INST_UPDATE_INTERVAL.B20;
    const register unsigned short int INTERVAL521 = 21;
    sbit  INTERVAL521_bit at LED0_INST_UPDATE_INTERVAL.B21;
    const register unsigned short int INTERVAL522 = 22;
    sbit  INTERVAL522_bit at LED0_INST_UPDATE_INTERVAL.B22;
    const register unsigned short int INTERVAL523 = 23;
    sbit  INTERVAL523_bit at LED0_INST_UPDATE_INTERVAL.B23;
    const register unsigned short int INTERVAL624 = 24;
    sbit  INTERVAL624_bit at LED0_INST_UPDATE_INTERVAL.B24;
    const register unsigned short int INTERVAL625 = 25;
    sbit  INTERVAL625_bit at LED0_INST_UPDATE_INTERVAL.B25;
    const register unsigned short int INTERVAL626 = 26;
    sbit  INTERVAL626_bit at LED0_INST_UPDATE_INTERVAL.B26;
    const register unsigned short int INTERVAL627 = 27;
    sbit  INTERVAL627_bit at LED0_INST_UPDATE_INTERVAL.B27;
    const register unsigned short int INTERVAL728 = 28;
    sbit  INTERVAL728_bit at LED0_INST_UPDATE_INTERVAL.B28;
    const register unsigned short int INTERVAL729 = 29;
    sbit  INTERVAL729_bit at LED0_INST_UPDATE_INTERVAL.B29;
    const register unsigned short int INTERVAL730 = 30;
    sbit  INTERVAL730_bit at LED0_INST_UPDATE_INTERVAL.B30;
    const register unsigned short int INTERVAL731 = 31;
    sbit  INTERVAL731_bit at LED0_INST_UPDATE_INTERVAL.B31;

sfr far unsigned long   volatile LED0_INST_LED_OUTPUT_DELAY absolute 0x4000B814;
    const register unsigned short int OUTPUT_DELAY0 = 0;
    sbit  OUTPUT_DELAY0_bit at LED0_INST_LED_OUTPUT_DELAY.B0;
    const register unsigned short int OUTPUT_DELAY1 = 1;
    sbit  OUTPUT_DELAY1_bit at LED0_INST_LED_OUTPUT_DELAY.B1;
    const register unsigned short int OUTPUT_DELAY2 = 2;
    sbit  OUTPUT_DELAY2_bit at LED0_INST_LED_OUTPUT_DELAY.B2;
    const register unsigned short int OUTPUT_DELAY3 = 3;
    sbit  OUTPUT_DELAY3_bit at LED0_INST_LED_OUTPUT_DELAY.B3;
    const register unsigned short int OUTPUT_DELAY4 = 4;
    sbit  OUTPUT_DELAY4_bit at LED0_INST_LED_OUTPUT_DELAY.B4;
    const register unsigned short int OUTPUT_DELAY5 = 5;
    sbit  OUTPUT_DELAY5_bit at LED0_INST_LED_OUTPUT_DELAY.B5;
    const register unsigned short int OUTPUT_DELAY6 = 6;
    sbit  OUTPUT_DELAY6_bit at LED0_INST_LED_OUTPUT_DELAY.B6;
    const register unsigned short int OUTPUT_DELAY7 = 7;
    sbit  OUTPUT_DELAY7_bit at LED0_INST_LED_OUTPUT_DELAY.B7;

sfr far unsigned long   volatile LED1_INST_CONFIG     absolute 0x4000B900;
    sbit  CONTROL0_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B0;
    sbit  CONTROL1_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B1;
    sbit  CLOCK_SOURCE_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B2;
    sbit  SYNCHRONIZE_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B3;
    sbit  PWM_SIZE4_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B4;
    sbit  PWM_SIZE5_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B5;
    sbit  ENABLE_UPDATE_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B6;
    sbit  RESET_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B7;
    sbit  WDT_RELOAD8_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B8;
    sbit  WDT_RELOAD9_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B9;
    sbit  WDT_RELOAD10_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B10;
    sbit  WDT_RELOAD11_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B11;
    sbit  WDT_RELOAD12_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B12;
    sbit  WDT_RELOAD13_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B13;
    sbit  WDT_RELOAD14_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B14;
    sbit  WDT_RELOAD15_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B15;
    sbit  SYMMETRY_LED1_INST_CONFIG_bit at LED1_INST_CONFIG.B16;

sfr far unsigned long   volatile LED1_INST_LIMITS     absolute 0x4000B904;
    sbit  MINIMUM0_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B0;
    sbit  MINIMUM1_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B1;
    sbit  MINIMUM2_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B2;
    sbit  MINIMUM3_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B3;
    sbit  MINIMUM4_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B4;
    sbit  MINIMUM5_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B5;
    sbit  MINIMUM6_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B6;
    sbit  MINIMUM7_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B7;
    sbit  MAXIMUM8_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B8;
    sbit  MAXIMUM9_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B9;
    sbit  MAXIMUM10_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B10;
    sbit  MAXIMUM11_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B11;
    sbit  MAXIMUM12_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B12;
    sbit  MAXIMUM13_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B13;
    sbit  MAXIMUM14_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B14;
    sbit  MAXIMUM15_LED1_INST_LIMITS_bit at LED1_INST_LIMITS.B15;

sfr far unsigned long   volatile LED1_INST_DELAY      absolute 0x4000B908;
    sbit  LOW_PULSE0_LED1_INST_DELAY_bit at LED1_INST_DELAY.B0;
    sbit  LOW_PULSE1_LED1_INST_DELAY_bit at LED1_INST_DELAY.B1;
    sbit  LOW_PULSE2_LED1_INST_DELAY_bit at LED1_INST_DELAY.B2;
    sbit  LOW_PULSE3_LED1_INST_DELAY_bit at LED1_INST_DELAY.B3;
    sbit  LOW_PULSE4_LED1_INST_DELAY_bit at LED1_INST_DELAY.B4;
    sbit  LOW_PULSE5_LED1_INST_DELAY_bit at LED1_INST_DELAY.B5;
    sbit  LOW_PULSE6_LED1_INST_DELAY_bit at LED1_INST_DELAY.B6;
    sbit  LOW_PULSE7_LED1_INST_DELAY_bit at LED1_INST_DELAY.B7;
    sbit  LOW_PULSE8_LED1_INST_DELAY_bit at LED1_INST_DELAY.B8;
    sbit  LOW_PULSE9_LED1_INST_DELAY_bit at LED1_INST_DELAY.B9;
    sbit  LOW_PULSE10_LED1_INST_DELAY_bit at LED1_INST_DELAY.B10;
    sbit  LOW_PULSE11_LED1_INST_DELAY_bit at LED1_INST_DELAY.B11;
    sbit  HIGH_PULSE12_LED1_INST_DELAY_bit at LED1_INST_DELAY.B12;
    sbit  HIGH_PULSE13_LED1_INST_DELAY_bit at LED1_INST_DELAY.B13;
    sbit  HIGH_PULSE14_LED1_INST_DELAY_bit at LED1_INST_DELAY.B14;
    sbit  HIGH_PULSE15_LED1_INST_DELAY_bit at LED1_INST_DELAY.B15;
    sbit  HIGH_PULSE16_LED1_INST_DELAY_bit at LED1_INST_DELAY.B16;
    sbit  HIGH_PULSE17_LED1_INST_DELAY_bit at LED1_INST_DELAY.B17;
    sbit  HIGH_PULSE18_LED1_INST_DELAY_bit at LED1_INST_DELAY.B18;
    sbit  HIGH_PULSE19_LED1_INST_DELAY_bit at LED1_INST_DELAY.B19;
    sbit  HIGH_PULSE20_LED1_INST_DELAY_bit at LED1_INST_DELAY.B20;
    sbit  HIGH_PULSE21_LED1_INST_DELAY_bit at LED1_INST_DELAY.B21;
    sbit  HIGH_PULSE22_LED1_INST_DELAY_bit at LED1_INST_DELAY.B22;
    sbit  HIGH_PULSE23_LED1_INST_DELAY_bit at LED1_INST_DELAY.B23;

sfr far unsigned long   volatile LED1_INST_UPDATE_STEPSIZE absolute 0x4000B90C;
    sbit  STEP00_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B0;
    sbit  STEP01_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B1;
    sbit  STEP02_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B2;
    sbit  STEP03_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B3;
    sbit  STEP14_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B4;
    sbit  STEP15_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B5;
    sbit  STEP16_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B6;
    sbit  STEP17_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B7;
    sbit  STEP28_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B8;
    sbit  STEP29_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B9;
    sbit  STEP210_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B10;
    sbit  STEP211_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B11;
    sbit  STEP312_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B12;
    sbit  STEP313_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B13;
    sbit  STEP314_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B14;
    sbit  STEP315_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B15;
    sbit  STEP416_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B16;
    sbit  STEP417_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B17;
    sbit  STEP418_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B18;
    sbit  STEP419_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B19;
    sbit  STEP520_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B20;
    sbit  STEP521_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B21;
    sbit  STEP522_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B22;
    sbit  STEP523_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B23;
    sbit  STEP624_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B24;
    sbit  STEP625_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B25;
    sbit  STEP626_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B26;
    sbit  STEP627_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B27;
    sbit  STEP728_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B28;
    sbit  STEP729_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B29;
    sbit  STEP730_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B30;
    sbit  STEP731_LED1_INST_UPDATE_STEPSIZE_bit at LED1_INST_UPDATE_STEPSIZE.B31;

sfr far unsigned long   volatile LED1_INST_UPDATE_INTERVAL absolute 0x4000B910;
    sbit  INTERVAL00_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B0;
    sbit  INTERVAL01_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B1;
    sbit  INTERVAL02_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B2;
    sbit  INTERVAL03_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B3;
    sbit  INTERVAL14_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B4;
    sbit  INTERVAL15_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B5;
    sbit  INTERVAL16_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B6;
    sbit  INTERVAL17_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B7;
    sbit  INTERVAL28_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B8;
    sbit  INTERVAL29_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B9;
    sbit  INTERVAL210_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B10;
    sbit  INTERVAL211_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B11;
    sbit  INTERVAL312_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B12;
    sbit  INTERVAL313_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B13;
    sbit  INTERVAL314_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B14;
    sbit  INTERVAL315_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B15;
    sbit  INTERVAL416_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B16;
    sbit  INTERVAL417_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B17;
    sbit  INTERVAL418_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B18;
    sbit  INTERVAL419_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B19;
    sbit  INTERVAL520_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B20;
    sbit  INTERVAL521_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B21;
    sbit  INTERVAL522_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B22;
    sbit  INTERVAL523_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B23;
    sbit  INTERVAL624_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B24;
    sbit  INTERVAL625_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B25;
    sbit  INTERVAL626_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B26;
    sbit  INTERVAL627_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B27;
    sbit  INTERVAL728_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B28;
    sbit  INTERVAL729_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B29;
    sbit  INTERVAL730_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B30;
    sbit  INTERVAL731_LED1_INST_UPDATE_INTERVAL_bit at LED1_INST_UPDATE_INTERVAL.B31;

sfr far unsigned long   volatile LED1_INST_LED_OUTPUT_DELAY absolute 0x4000B914;
    sbit  OUTPUT_DELAY0_LED1_INST_LED_OUTPUT_DELAY_bit at LED1_INST_LED_OUTPUT_DELAY.B0;
    sbit  OUTPUT_DELAY1_LED1_INST_LED_OUTPUT_DELAY_bit at LED1_INST_LED_OUTPUT_DELAY.B1;
    sbit  OUTPUT_DELAY2_LED1_INST_LED_OUTPUT_DELAY_bit at LED1_INST_LED_OUTPUT_DELAY.B2;
    sbit  OUTPUT_DELAY3_LED1_INST_LED_OUTPUT_DELAY_bit at LED1_INST_LED_OUTPUT_DELAY.B3;
    sbit  OUTPUT_DELAY4_LED1_INST_LED_OUTPUT_DELAY_bit at LED1_INST_LED_OUTPUT_DELAY.B4;
    sbit  OUTPUT_DELAY5_LED1_INST_LED_OUTPUT_DELAY_bit at LED1_INST_LED_OUTPUT_DELAY.B5;
    sbit  OUTPUT_DELAY6_LED1_INST_LED_OUTPUT_DELAY_bit at LED1_INST_LED_OUTPUT_DELAY.B6;
    sbit  OUTPUT_DELAY7_LED1_INST_LED_OUTPUT_DELAY_bit at LED1_INST_LED_OUTPUT_DELAY.B7;

sfr far unsigned long   volatile LED2_INST_CONFIG     absolute 0x4000BA00;
    sbit  CONTROL0_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B0;
    sbit  CONTROL1_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B1;
    sbit  CLOCK_SOURCE_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B2;
    sbit  SYNCHRONIZE_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B3;
    sbit  PWM_SIZE4_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B4;
    sbit  PWM_SIZE5_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B5;
    sbit  ENABLE_UPDATE_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B6;
    sbit  RESET_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B7;
    sbit  WDT_RELOAD8_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B8;
    sbit  WDT_RELOAD9_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B9;
    sbit  WDT_RELOAD10_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B10;
    sbit  WDT_RELOAD11_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B11;
    sbit  WDT_RELOAD12_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B12;
    sbit  WDT_RELOAD13_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B13;
    sbit  WDT_RELOAD14_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B14;
    sbit  WDT_RELOAD15_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B15;
    sbit  SYMMETRY_LED2_INST_CONFIG_bit at LED2_INST_CONFIG.B16;

sfr far unsigned long   volatile LED2_INST_LIMITS     absolute 0x4000BA04;
    sbit  MINIMUM0_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B0;
    sbit  MINIMUM1_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B1;
    sbit  MINIMUM2_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B2;
    sbit  MINIMUM3_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B3;
    sbit  MINIMUM4_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B4;
    sbit  MINIMUM5_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B5;
    sbit  MINIMUM6_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B6;
    sbit  MINIMUM7_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B7;
    sbit  MAXIMUM8_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B8;
    sbit  MAXIMUM9_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B9;
    sbit  MAXIMUM10_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B10;
    sbit  MAXIMUM11_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B11;
    sbit  MAXIMUM12_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B12;
    sbit  MAXIMUM13_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B13;
    sbit  MAXIMUM14_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B14;
    sbit  MAXIMUM15_LED2_INST_LIMITS_bit at LED2_INST_LIMITS.B15;

sfr far unsigned long   volatile LED2_INST_DELAY      absolute 0x4000BA08;
    sbit  LOW_PULSE0_LED2_INST_DELAY_bit at LED2_INST_DELAY.B0;
    sbit  LOW_PULSE1_LED2_INST_DELAY_bit at LED2_INST_DELAY.B1;
    sbit  LOW_PULSE2_LED2_INST_DELAY_bit at LED2_INST_DELAY.B2;
    sbit  LOW_PULSE3_LED2_INST_DELAY_bit at LED2_INST_DELAY.B3;
    sbit  LOW_PULSE4_LED2_INST_DELAY_bit at LED2_INST_DELAY.B4;
    sbit  LOW_PULSE5_LED2_INST_DELAY_bit at LED2_INST_DELAY.B5;
    sbit  LOW_PULSE6_LED2_INST_DELAY_bit at LED2_INST_DELAY.B6;
    sbit  LOW_PULSE7_LED2_INST_DELAY_bit at LED2_INST_DELAY.B7;
    sbit  LOW_PULSE8_LED2_INST_DELAY_bit at LED2_INST_DELAY.B8;
    sbit  LOW_PULSE9_LED2_INST_DELAY_bit at LED2_INST_DELAY.B9;
    sbit  LOW_PULSE10_LED2_INST_DELAY_bit at LED2_INST_DELAY.B10;
    sbit  LOW_PULSE11_LED2_INST_DELAY_bit at LED2_INST_DELAY.B11;
    sbit  HIGH_PULSE12_LED2_INST_DELAY_bit at LED2_INST_DELAY.B12;
    sbit  HIGH_PULSE13_LED2_INST_DELAY_bit at LED2_INST_DELAY.B13;
    sbit  HIGH_PULSE14_LED2_INST_DELAY_bit at LED2_INST_DELAY.B14;
    sbit  HIGH_PULSE15_LED2_INST_DELAY_bit at LED2_INST_DELAY.B15;
    sbit  HIGH_PULSE16_LED2_INST_DELAY_bit at LED2_INST_DELAY.B16;
    sbit  HIGH_PULSE17_LED2_INST_DELAY_bit at LED2_INST_DELAY.B17;
    sbit  HIGH_PULSE18_LED2_INST_DELAY_bit at LED2_INST_DELAY.B18;
    sbit  HIGH_PULSE19_LED2_INST_DELAY_bit at LED2_INST_DELAY.B19;
    sbit  HIGH_PULSE20_LED2_INST_DELAY_bit at LED2_INST_DELAY.B20;
    sbit  HIGH_PULSE21_LED2_INST_DELAY_bit at LED2_INST_DELAY.B21;
    sbit  HIGH_PULSE22_LED2_INST_DELAY_bit at LED2_INST_DELAY.B22;
    sbit  HIGH_PULSE23_LED2_INST_DELAY_bit at LED2_INST_DELAY.B23;

sfr far unsigned long   volatile LED2_INST_UPDATE_STEPSIZE absolute 0x4000BA0C;
    sbit  STEP00_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B0;
    sbit  STEP01_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B1;
    sbit  STEP02_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B2;
    sbit  STEP03_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B3;
    sbit  STEP14_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B4;
    sbit  STEP15_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B5;
    sbit  STEP16_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B6;
    sbit  STEP17_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B7;
    sbit  STEP28_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B8;
    sbit  STEP29_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B9;
    sbit  STEP210_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B10;
    sbit  STEP211_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B11;
    sbit  STEP312_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B12;
    sbit  STEP313_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B13;
    sbit  STEP314_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B14;
    sbit  STEP315_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B15;
    sbit  STEP416_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B16;
    sbit  STEP417_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B17;
    sbit  STEP418_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B18;
    sbit  STEP419_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B19;
    sbit  STEP520_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B20;
    sbit  STEP521_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B21;
    sbit  STEP522_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B22;
    sbit  STEP523_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B23;
    sbit  STEP624_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B24;
    sbit  STEP625_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B25;
    sbit  STEP626_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B26;
    sbit  STEP627_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B27;
    sbit  STEP728_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B28;
    sbit  STEP729_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B29;
    sbit  STEP730_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B30;
    sbit  STEP731_LED2_INST_UPDATE_STEPSIZE_bit at LED2_INST_UPDATE_STEPSIZE.B31;

sfr far unsigned long   volatile LED2_INST_UPDATE_INTERVAL absolute 0x4000BA10;
    sbit  INTERVAL00_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B0;
    sbit  INTERVAL01_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B1;
    sbit  INTERVAL02_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B2;
    sbit  INTERVAL03_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B3;
    sbit  INTERVAL14_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B4;
    sbit  INTERVAL15_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B5;
    sbit  INTERVAL16_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B6;
    sbit  INTERVAL17_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B7;
    sbit  INTERVAL28_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B8;
    sbit  INTERVAL29_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B9;
    sbit  INTERVAL210_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B10;
    sbit  INTERVAL211_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B11;
    sbit  INTERVAL312_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B12;
    sbit  INTERVAL313_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B13;
    sbit  INTERVAL314_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B14;
    sbit  INTERVAL315_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B15;
    sbit  INTERVAL416_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B16;
    sbit  INTERVAL417_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B17;
    sbit  INTERVAL418_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B18;
    sbit  INTERVAL419_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B19;
    sbit  INTERVAL520_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B20;
    sbit  INTERVAL521_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B21;
    sbit  INTERVAL522_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B22;
    sbit  INTERVAL523_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B23;
    sbit  INTERVAL624_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B24;
    sbit  INTERVAL625_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B25;
    sbit  INTERVAL626_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B26;
    sbit  INTERVAL627_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B27;
    sbit  INTERVAL728_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B28;
    sbit  INTERVAL729_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B29;
    sbit  INTERVAL730_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B30;
    sbit  INTERVAL731_LED2_INST_UPDATE_INTERVAL_bit at LED2_INST_UPDATE_INTERVAL.B31;

sfr far unsigned long   volatile LED2_INST_LED_OUTPUT_DELAY absolute 0x4000BA14;
    sbit  OUTPUT_DELAY0_LED2_INST_LED_OUTPUT_DELAY_bit at LED2_INST_LED_OUTPUT_DELAY.B0;
    sbit  OUTPUT_DELAY1_LED2_INST_LED_OUTPUT_DELAY_bit at LED2_INST_LED_OUTPUT_DELAY.B1;
    sbit  OUTPUT_DELAY2_LED2_INST_LED_OUTPUT_DELAY_bit at LED2_INST_LED_OUTPUT_DELAY.B2;
    sbit  OUTPUT_DELAY3_LED2_INST_LED_OUTPUT_DELAY_bit at LED2_INST_LED_OUTPUT_DELAY.B3;
    sbit  OUTPUT_DELAY4_LED2_INST_LED_OUTPUT_DELAY_bit at LED2_INST_LED_OUTPUT_DELAY.B4;
    sbit  OUTPUT_DELAY5_LED2_INST_LED_OUTPUT_DELAY_bit at LED2_INST_LED_OUTPUT_DELAY.B5;
    sbit  OUTPUT_DELAY6_LED2_INST_LED_OUTPUT_DELAY_bit at LED2_INST_LED_OUTPUT_DELAY.B6;
    sbit  OUTPUT_DELAY7_LED2_INST_LED_OUTPUT_DELAY_bit at LED2_INST_LED_OUTPUT_DELAY.B7;

sfr far unsigned long   volatile LED3_INST_CONFIG     absolute 0x4000BB00;
    sbit  CONTROL0_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B0;
    sbit  CONTROL1_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B1;
    sbit  CLOCK_SOURCE_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B2;
    sbit  SYNCHRONIZE_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B3;
    sbit  PWM_SIZE4_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B4;
    sbit  PWM_SIZE5_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B5;
    sbit  ENABLE_UPDATE_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B6;
    sbit  RESET_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B7;
    sbit  WDT_RELOAD8_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B8;
    sbit  WDT_RELOAD9_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B9;
    sbit  WDT_RELOAD10_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B10;
    sbit  WDT_RELOAD11_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B11;
    sbit  WDT_RELOAD12_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B12;
    sbit  WDT_RELOAD13_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B13;
    sbit  WDT_RELOAD14_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B14;
    sbit  WDT_RELOAD15_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B15;
    sbit  SYMMETRY_LED3_INST_CONFIG_bit at LED3_INST_CONFIG.B16;

sfr far unsigned long   volatile LED3_INST_LIMITS     absolute 0x4000BB04;
    sbit  MINIMUM0_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B0;
    sbit  MINIMUM1_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B1;
    sbit  MINIMUM2_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B2;
    sbit  MINIMUM3_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B3;
    sbit  MINIMUM4_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B4;
    sbit  MINIMUM5_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B5;
    sbit  MINIMUM6_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B6;
    sbit  MINIMUM7_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B7;
    sbit  MAXIMUM8_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B8;
    sbit  MAXIMUM9_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B9;
    sbit  MAXIMUM10_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B10;
    sbit  MAXIMUM11_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B11;
    sbit  MAXIMUM12_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B12;
    sbit  MAXIMUM13_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B13;
    sbit  MAXIMUM14_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B14;
    sbit  MAXIMUM15_LED3_INST_LIMITS_bit at LED3_INST_LIMITS.B15;

sfr far unsigned long   volatile LED3_INST_DELAY      absolute 0x4000BB08;
    sbit  LOW_PULSE0_LED3_INST_DELAY_bit at LED3_INST_DELAY.B0;
    sbit  LOW_PULSE1_LED3_INST_DELAY_bit at LED3_INST_DELAY.B1;
    sbit  LOW_PULSE2_LED3_INST_DELAY_bit at LED3_INST_DELAY.B2;
    sbit  LOW_PULSE3_LED3_INST_DELAY_bit at LED3_INST_DELAY.B3;
    sbit  LOW_PULSE4_LED3_INST_DELAY_bit at LED3_INST_DELAY.B4;
    sbit  LOW_PULSE5_LED3_INST_DELAY_bit at LED3_INST_DELAY.B5;
    sbit  LOW_PULSE6_LED3_INST_DELAY_bit at LED3_INST_DELAY.B6;
    sbit  LOW_PULSE7_LED3_INST_DELAY_bit at LED3_INST_DELAY.B7;
    sbit  LOW_PULSE8_LED3_INST_DELAY_bit at LED3_INST_DELAY.B8;
    sbit  LOW_PULSE9_LED3_INST_DELAY_bit at LED3_INST_DELAY.B9;
    sbit  LOW_PULSE10_LED3_INST_DELAY_bit at LED3_INST_DELAY.B10;
    sbit  LOW_PULSE11_LED3_INST_DELAY_bit at LED3_INST_DELAY.B11;
    sbit  HIGH_PULSE12_LED3_INST_DELAY_bit at LED3_INST_DELAY.B12;
    sbit  HIGH_PULSE13_LED3_INST_DELAY_bit at LED3_INST_DELAY.B13;
    sbit  HIGH_PULSE14_LED3_INST_DELAY_bit at LED3_INST_DELAY.B14;
    sbit  HIGH_PULSE15_LED3_INST_DELAY_bit at LED3_INST_DELAY.B15;
    sbit  HIGH_PULSE16_LED3_INST_DELAY_bit at LED3_INST_DELAY.B16;
    sbit  HIGH_PULSE17_LED3_INST_DELAY_bit at LED3_INST_DELAY.B17;
    sbit  HIGH_PULSE18_LED3_INST_DELAY_bit at LED3_INST_DELAY.B18;
    sbit  HIGH_PULSE19_LED3_INST_DELAY_bit at LED3_INST_DELAY.B19;
    sbit  HIGH_PULSE20_LED3_INST_DELAY_bit at LED3_INST_DELAY.B20;
    sbit  HIGH_PULSE21_LED3_INST_DELAY_bit at LED3_INST_DELAY.B21;
    sbit  HIGH_PULSE22_LED3_INST_DELAY_bit at LED3_INST_DELAY.B22;
    sbit  HIGH_PULSE23_LED3_INST_DELAY_bit at LED3_INST_DELAY.B23;

sfr far unsigned long   volatile LED3_INST_UPDATE_STEPSIZE absolute 0x4000BB0C;
    sbit  STEP00_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B0;
    sbit  STEP01_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B1;
    sbit  STEP02_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B2;
    sbit  STEP03_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B3;
    sbit  STEP14_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B4;
    sbit  STEP15_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B5;
    sbit  STEP16_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B6;
    sbit  STEP17_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B7;
    sbit  STEP28_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B8;
    sbit  STEP29_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B9;
    sbit  STEP210_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B10;
    sbit  STEP211_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B11;
    sbit  STEP312_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B12;
    sbit  STEP313_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B13;
    sbit  STEP314_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B14;
    sbit  STEP315_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B15;
    sbit  STEP416_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B16;
    sbit  STEP417_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B17;
    sbit  STEP418_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B18;
    sbit  STEP419_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B19;
    sbit  STEP520_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B20;
    sbit  STEP521_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B21;
    sbit  STEP522_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B22;
    sbit  STEP523_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B23;
    sbit  STEP624_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B24;
    sbit  STEP625_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B25;
    sbit  STEP626_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B26;
    sbit  STEP627_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B27;
    sbit  STEP728_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B28;
    sbit  STEP729_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B29;
    sbit  STEP730_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B30;
    sbit  STEP731_LED3_INST_UPDATE_STEPSIZE_bit at LED3_INST_UPDATE_STEPSIZE.B31;

sfr far unsigned long   volatile LED3_INST_UPDATE_INTERVAL absolute 0x4000BB10;
    sbit  INTERVAL00_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B0;
    sbit  INTERVAL01_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B1;
    sbit  INTERVAL02_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B2;
    sbit  INTERVAL03_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B3;
    sbit  INTERVAL14_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B4;
    sbit  INTERVAL15_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B5;
    sbit  INTERVAL16_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B6;
    sbit  INTERVAL17_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B7;
    sbit  INTERVAL28_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B8;
    sbit  INTERVAL29_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B9;
    sbit  INTERVAL210_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B10;
    sbit  INTERVAL211_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B11;
    sbit  INTERVAL312_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B12;
    sbit  INTERVAL313_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B13;
    sbit  INTERVAL314_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B14;
    sbit  INTERVAL315_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B15;
    sbit  INTERVAL416_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B16;
    sbit  INTERVAL417_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B17;
    sbit  INTERVAL418_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B18;
    sbit  INTERVAL419_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B19;
    sbit  INTERVAL520_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B20;
    sbit  INTERVAL521_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B21;
    sbit  INTERVAL522_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B22;
    sbit  INTERVAL523_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B23;
    sbit  INTERVAL624_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B24;
    sbit  INTERVAL625_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B25;
    sbit  INTERVAL626_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B26;
    sbit  INTERVAL627_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B27;
    sbit  INTERVAL728_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B28;
    sbit  INTERVAL729_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B29;
    sbit  INTERVAL730_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B30;
    sbit  INTERVAL731_LED3_INST_UPDATE_INTERVAL_bit at LED3_INST_UPDATE_INTERVAL.B31;

sfr far unsigned long   volatile LED3_INST_LED_OUTPUT_DELAY absolute 0x4000BB14;
    sbit  OUTPUT_DELAY0_LED3_INST_LED_OUTPUT_DELAY_bit at LED3_INST_LED_OUTPUT_DELAY.B0;
    sbit  OUTPUT_DELAY1_LED3_INST_LED_OUTPUT_DELAY_bit at LED3_INST_LED_OUTPUT_DELAY.B1;
    sbit  OUTPUT_DELAY2_LED3_INST_LED_OUTPUT_DELAY_bit at LED3_INST_LED_OUTPUT_DELAY.B2;
    sbit  OUTPUT_DELAY3_LED3_INST_LED_OUTPUT_DELAY_bit at LED3_INST_LED_OUTPUT_DELAY.B3;
    sbit  OUTPUT_DELAY4_LED3_INST_LED_OUTPUT_DELAY_bit at LED3_INST_LED_OUTPUT_DELAY.B4;
    sbit  OUTPUT_DELAY5_LED3_INST_LED_OUTPUT_DELAY_bit at LED3_INST_LED_OUTPUT_DELAY.B5;
    sbit  OUTPUT_DELAY6_LED3_INST_LED_OUTPUT_DELAY_bit at LED3_INST_LED_OUTPUT_DELAY.B6;
    sbit  OUTPUT_DELAY7_LED3_INST_LED_OUTPUT_DELAY_bit at LED3_INST_LED_OUTPUT_DELAY.B7;

sfr far unsigned long   volatile RC_ID0_INST_RC_ID_CONTROL absolute 0x40001400;
    sbit  DONE_RC_ID0_INST_RC_ID_CONTROL_bit at RC_ID0_INST_RC_ID_CONTROL.B0;
    const register unsigned short int TC = 1;
    sbit  TC_bit at RC_ID0_INST_RC_ID_CONTROL.B1;
    const register unsigned short int CY_ER = 2;
    sbit  CY_ER_bit at RC_ID0_INST_RC_ID_CONTROL.B2;
    sbit  START_RC_ID0_INST_RC_ID_CONTROL_bit at RC_ID0_INST_RC_ID_CONTROL.B6;
    sbit  ENABLE_RC_ID0_INST_RC_ID_CONTROL_bit at RC_ID0_INST_RC_ID_CONTROL.B7;
    const register unsigned short int CLOCK_SET8 = 8;
    sbit  CLOCK_SET8_bit at RC_ID0_INST_RC_ID_CONTROL.B8;
    const register unsigned short int CLOCK_SET9 = 9;
    sbit  CLOCK_SET9_bit at RC_ID0_INST_RC_ID_CONTROL.B9;

sfr far unsigned long   volatile RC_ID0_INST_RC_ID_DATA absolute 0x40001404;
    const register unsigned short int RCID_DATA0 = 0;
    sbit  RCID_DATA0_bit at RC_ID0_INST_RC_ID_DATA.B0;
    const register unsigned short int RCID_DATA1 = 1;
    sbit  RCID_DATA1_bit at RC_ID0_INST_RC_ID_DATA.B1;
    const register unsigned short int RCID_DATA2 = 2;
    sbit  RCID_DATA2_bit at RC_ID0_INST_RC_ID_DATA.B2;
    const register unsigned short int RCID_DATA3 = 3;
    sbit  RCID_DATA3_bit at RC_ID0_INST_RC_ID_DATA.B3;
    const register unsigned short int RCID_DATA4 = 4;
    sbit  RCID_DATA4_bit at RC_ID0_INST_RC_ID_DATA.B4;
    const register unsigned short int RCID_DATA5 = 5;
    sbit  RCID_DATA5_bit at RC_ID0_INST_RC_ID_DATA.B5;
    const register unsigned short int RCID_DATA6 = 6;
    sbit  RCID_DATA6_bit at RC_ID0_INST_RC_ID_DATA.B6;
    const register unsigned short int RCID_DATA7 = 7;
    sbit  RCID_DATA7_bit at RC_ID0_INST_RC_ID_DATA.B7;
    const register unsigned short int RCID_DATA8 = 8;
    sbit  RCID_DATA8_bit at RC_ID0_INST_RC_ID_DATA.B8;
    const register unsigned short int RCID_DATA9 = 9;
    sbit  RCID_DATA9_bit at RC_ID0_INST_RC_ID_DATA.B9;
    const register unsigned short int RCID_DATA10 = 10;
    sbit  RCID_DATA10_bit at RC_ID0_INST_RC_ID_DATA.B10;
    const register unsigned short int RCID_DATA11 = 11;
    sbit  RCID_DATA11_bit at RC_ID0_INST_RC_ID_DATA.B11;
    const register unsigned short int RCID_DATA12 = 12;
    sbit  RCID_DATA12_bit at RC_ID0_INST_RC_ID_DATA.B12;
    const register unsigned short int RCID_DATA13 = 13;
    sbit  RCID_DATA13_bit at RC_ID0_INST_RC_ID_DATA.B13;
    const register unsigned short int RCID_DATA14 = 14;
    sbit  RCID_DATA14_bit at RC_ID0_INST_RC_ID_DATA.B14;
    const register unsigned short int RCID_DATA15 = 15;
    sbit  RCID_DATA15_bit at RC_ID0_INST_RC_ID_DATA.B15;

sfr far unsigned long   volatile RC_ID1_INST_RC_ID_CONTROL absolute 0x40001480;
    sbit  DONE_RC_ID1_INST_RC_ID_CONTROL_bit at RC_ID1_INST_RC_ID_CONTROL.B0;
    sbit  TC_RC_ID1_INST_RC_ID_CONTROL_bit at RC_ID1_INST_RC_ID_CONTROL.B1;
    sbit  CY_ER_RC_ID1_INST_RC_ID_CONTROL_bit at RC_ID1_INST_RC_ID_CONTROL.B2;
    sbit  START_RC_ID1_INST_RC_ID_CONTROL_bit at RC_ID1_INST_RC_ID_CONTROL.B6;
    sbit  ENABLE_RC_ID1_INST_RC_ID_CONTROL_bit at RC_ID1_INST_RC_ID_CONTROL.B7;
    sbit  CLOCK_SET8_RC_ID1_INST_RC_ID_CONTROL_bit at RC_ID1_INST_RC_ID_CONTROL.B8;
    sbit  CLOCK_SET9_RC_ID1_INST_RC_ID_CONTROL_bit at RC_ID1_INST_RC_ID_CONTROL.B9;

sfr far unsigned long   volatile RC_ID1_INST_RC_ID_DATA absolute 0x40001484;
    sbit  RCID_DATA0_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B0;
    sbit  RCID_DATA1_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B1;
    sbit  RCID_DATA2_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B2;
    sbit  RCID_DATA3_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B3;
    sbit  RCID_DATA4_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B4;
    sbit  RCID_DATA5_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B5;
    sbit  RCID_DATA6_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B6;
    sbit  RCID_DATA7_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B7;
    sbit  RCID_DATA8_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B8;
    sbit  RCID_DATA9_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B9;
    sbit  RCID_DATA10_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B10;
    sbit  RCID_DATA11_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B11;
    sbit  RCID_DATA12_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B12;
    sbit  RCID_DATA13_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B13;
    sbit  RCID_DATA14_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B14;
    sbit  RCID_DATA15_RC_ID1_INST_RC_ID_DATA_bit at RC_ID1_INST_RC_ID_DATA.B15;

sfr far unsigned long   volatile RC_ID2_INST_RC_ID_CONTROL absolute 0x40001500;
    sbit  DONE_RC_ID2_INST_RC_ID_CONTROL_bit at RC_ID2_INST_RC_ID_CONTROL.B0;
    sbit  TC_RC_ID2_INST_RC_ID_CONTROL_bit at RC_ID2_INST_RC_ID_CONTROL.B1;
    sbit  CY_ER_RC_ID2_INST_RC_ID_CONTROL_bit at RC_ID2_INST_RC_ID_CONTROL.B2;
    sbit  START_RC_ID2_INST_RC_ID_CONTROL_bit at RC_ID2_INST_RC_ID_CONTROL.B6;
    sbit  ENABLE_RC_ID2_INST_RC_ID_CONTROL_bit at RC_ID2_INST_RC_ID_CONTROL.B7;
    sbit  CLOCK_SET8_RC_ID2_INST_RC_ID_CONTROL_bit at RC_ID2_INST_RC_ID_CONTROL.B8;
    sbit  CLOCK_SET9_RC_ID2_INST_RC_ID_CONTROL_bit at RC_ID2_INST_RC_ID_CONTROL.B9;

sfr far unsigned long   volatile RC_ID2_INST_RC_ID_DATA absolute 0x40001504;
    sbit  RCID_DATA0_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B0;
    sbit  RCID_DATA1_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B1;
    sbit  RCID_DATA2_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B2;
    sbit  RCID_DATA3_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B3;
    sbit  RCID_DATA4_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B4;
    sbit  RCID_DATA5_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B5;
    sbit  RCID_DATA6_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B6;
    sbit  RCID_DATA7_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B7;
    sbit  RCID_DATA8_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B8;
    sbit  RCID_DATA9_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B9;
    sbit  RCID_DATA10_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B10;
    sbit  RCID_DATA11_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B11;
    sbit  RCID_DATA12_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B12;
    sbit  RCID_DATA13_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B13;
    sbit  RCID_DATA14_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B14;
    sbit  RCID_DATA15_RC_ID2_INST_RC_ID_DATA_bit at RC_ID2_INST_RC_ID_DATA.B15;

sfr far unsigned long   volatile KMS_INST_KSO_CONTROL absolute 0x40009C04;
    const register unsigned short int SELECT0 = 0;
    sbit  SELECT0_bit at KMS_INST_KSO_CONTROL.B0;
    const register unsigned short int SELECT1 = 1;
    sbit  SELECT1_bit at KMS_INST_KSO_CONTROL.B1;
    const register unsigned short int SELECT2 = 2;
    sbit  SELECT2_bit at KMS_INST_KSO_CONTROL.B2;
    const register unsigned short int SELECT3 = 3;
    sbit  SELECT3_bit at KMS_INST_KSO_CONTROL.B3;
    const register unsigned short int SELECT4 = 4;
    sbit  SELECT4_bit at KMS_INST_KSO_CONTROL.B4;
    const register unsigned short int ALL = 5;
    sbit  ALL_bit at KMS_INST_KSO_CONTROL.B5;
    const register unsigned short int KSEN = 6;
    sbit  KSEN_bit at KMS_INST_KSO_CONTROL.B6;
    sbit  INVERT_KMS_INST_KSO_CONTROL_bit at KMS_INST_KSO_CONTROL.B7;

sfr far unsigned long   volatile KMS_INST_KSI         absolute 0x40009C08;
sfr far unsigned long   volatile KMS_INST_KSI_STATUS  absolute 0x40009C0C;
sfr far unsigned long   volatile KMS_INST_KSI_INT_EN  absolute 0x40009C10;
sfr far unsigned long   volatile KMS_INST_EXTENDED_CONTROL absolute 0x40009C14;
sfr far unsigned long   volatile SMB0_INST_CONTROL    absolute 0x40004000;
    const register unsigned short int ACK = 0;
    sbit  ACK_bit at SMB0_INST_CONTROL.B0;
    const register unsigned short int STO = 1;
    sbit  STO_bit at SMB0_INST_CONTROL.B1;
    const register unsigned short int STA = 2;
    sbit  STA_bit at SMB0_INST_CONTROL.B2;
    const register unsigned short int ENI = 3;
    sbit  ENI_bit at SMB0_INST_CONTROL.B3;
    const register unsigned short int ESO = 6;
    sbit  ESO_bit at SMB0_INST_CONTROL.B6;
    const register unsigned short int PIN = 7;
    sbit  PIN_bit at SMB0_INST_CONTROL.B7;

sfr far unsigned long   volatile SMB0_INST_STATUS     absolute 0x40004000;
    const register unsigned short int NBB = 0;
    sbit  NBB_bit at SMB0_INST_STATUS.B0;
    const register unsigned short int LAB = 1;
    sbit  LAB_bit at SMB0_INST_STATUS.B1;
    const register unsigned short int AAS = 2;
    sbit  AAS_bit at SMB0_INST_STATUS.B2;
    const register unsigned short int LRB_AD0 = 3;
    sbit  LRB_AD0_bit at SMB0_INST_STATUS.B3;
    const register unsigned short int BER = 4;
    sbit  BER_bit at SMB0_INST_STATUS.B4;
    const register unsigned short int STS = 5;
    sbit  STS_bit at SMB0_INST_STATUS.B5;
    const register unsigned short int SAD = 6;
    sbit  SAD_bit at SMB0_INST_STATUS.B6;
    sbit  PIN_SMB0_INST_STATUS_bit at SMB0_INST_STATUS.B7;

sfr far unsigned long   volatile SMB0_INST_OWN        absolute 0x40004004;
    const register unsigned short int OWN_ADDRESS_10 = 0;
    sbit  OWN_ADDRESS_10_bit at SMB0_INST_OWN.B0;
    const register unsigned short int OWN_ADDRESS_11 = 1;
    sbit  OWN_ADDRESS_11_bit at SMB0_INST_OWN.B1;
    const register unsigned short int OWN_ADDRESS_12 = 2;
    sbit  OWN_ADDRESS_12_bit at SMB0_INST_OWN.B2;
    const register unsigned short int OWN_ADDRESS_13 = 3;
    sbit  OWN_ADDRESS_13_bit at SMB0_INST_OWN.B3;
    const register unsigned short int OWN_ADDRESS_14 = 4;
    sbit  OWN_ADDRESS_14_bit at SMB0_INST_OWN.B4;
    const register unsigned short int OWN_ADDRESS_15 = 5;
    sbit  OWN_ADDRESS_15_bit at SMB0_INST_OWN.B5;
    const register unsigned short int OWN_ADDRESS_16 = 6;
    sbit  OWN_ADDRESS_16_bit at SMB0_INST_OWN.B6;
    const register unsigned short int OWN_ADDRESS_28 = 8;
    sbit  OWN_ADDRESS_28_bit at SMB0_INST_OWN.B8;
    const register unsigned short int OWN_ADDRESS_29 = 9;
    sbit  OWN_ADDRESS_29_bit at SMB0_INST_OWN.B9;
    const register unsigned short int OWN_ADDRESS_210 = 10;
    sbit  OWN_ADDRESS_210_bit at SMB0_INST_OWN.B10;
    const register unsigned short int OWN_ADDRESS_211 = 11;
    sbit  OWN_ADDRESS_211_bit at SMB0_INST_OWN.B11;
    const register unsigned short int OWN_ADDRESS_212 = 12;
    sbit  OWN_ADDRESS_212_bit at SMB0_INST_OWN.B12;
    const register unsigned short int OWN_ADDRESS_213 = 13;
    sbit  OWN_ADDRESS_213_bit at SMB0_INST_OWN.B13;
    const register unsigned short int OWN_ADDRESS_214 = 14;
    sbit  OWN_ADDRESS_214_bit at SMB0_INST_OWN.B14;

sfr far unsigned short   volatile SMB0_INST_DATA_REG   absolute 0x40004008;
sfr far unsigned long   volatile SMB0_INST_MASTER_COMMAND absolute 0x4000400C;
    const register unsigned short int MRUN = 0;
    sbit  MRUN_bit at SMB0_INST_MASTER_COMMAND.B0;
    const register unsigned short int MPROCEED = 1;
    sbit  MPROCEED_bit at SMB0_INST_MASTER_COMMAND.B1;
    const register unsigned short int START0 = 8;
    sbit  START0_bit at SMB0_INST_MASTER_COMMAND.B8;
    const register unsigned short int STARTN = 9;
    sbit  STARTN_bit at SMB0_INST_MASTER_COMMAND.B9;
    const register unsigned short int STOP_ = 10;
    sbit  STOP_bit at SMB0_INST_MASTER_COMMAND.B10;
    const register unsigned short int PEC_TERM = 11;
    sbit  PEC_TERM_bit at SMB0_INST_MASTER_COMMAND.B11;
    const register unsigned short int READM = 12;
    sbit  READM_bit at SMB0_INST_MASTER_COMMAND.B12;
    const register unsigned short int READ_PEC = 13;
    sbit  READ_PEC_bit at SMB0_INST_MASTER_COMMAND.B13;
    const register unsigned short int WRITE_COUNT16 = 16;
    sbit  WRITE_COUNT16_bit at SMB0_INST_MASTER_COMMAND.B16;
    const register unsigned short int WRITE_COUNT17 = 17;
    sbit  WRITE_COUNT17_bit at SMB0_INST_MASTER_COMMAND.B17;
    const register unsigned short int WRITE_COUNT18 = 18;
    sbit  WRITE_COUNT18_bit at SMB0_INST_MASTER_COMMAND.B18;
    const register unsigned short int WRITE_COUNT19 = 19;
    sbit  WRITE_COUNT19_bit at SMB0_INST_MASTER_COMMAND.B19;
    const register unsigned short int WRITE_COUNT20 = 20;
    sbit  WRITE_COUNT20_bit at SMB0_INST_MASTER_COMMAND.B20;
    const register unsigned short int WRITE_COUNT21 = 21;
    sbit  WRITE_COUNT21_bit at SMB0_INST_MASTER_COMMAND.B21;
    const register unsigned short int WRITE_COUNT22 = 22;
    sbit  WRITE_COUNT22_bit at SMB0_INST_MASTER_COMMAND.B22;
    const register unsigned short int WRITE_COUNT23 = 23;
    sbit  WRITE_COUNT23_bit at SMB0_INST_MASTER_COMMAND.B23;
    const register unsigned short int READ_COUNT24 = 24;
    sbit  READ_COUNT24_bit at SMB0_INST_MASTER_COMMAND.B24;
    const register unsigned short int READ_COUNT25 = 25;
    sbit  READ_COUNT25_bit at SMB0_INST_MASTER_COMMAND.B25;
    const register unsigned short int READ_COUNT26 = 26;
    sbit  READ_COUNT26_bit at SMB0_INST_MASTER_COMMAND.B26;
    const register unsigned short int READ_COUNT27 = 27;
    sbit  READ_COUNT27_bit at SMB0_INST_MASTER_COMMAND.B27;
    const register unsigned short int READ_COUNT28 = 28;
    sbit  READ_COUNT28_bit at SMB0_INST_MASTER_COMMAND.B28;
    const register unsigned short int READ_COUNT29 = 29;
    sbit  READ_COUNT29_bit at SMB0_INST_MASTER_COMMAND.B29;
    const register unsigned short int READ_COUNT30 = 30;
    sbit  READ_COUNT30_bit at SMB0_INST_MASTER_COMMAND.B30;
    const register unsigned short int READ_COUNT31 = 31;
    sbit  READ_COUNT31_bit at SMB0_INST_MASTER_COMMAND.B31;

sfr far unsigned long   volatile SMB0_INST_SLAVE_COMMAND absolute 0x40004010;
    const register unsigned short int SRUN = 0;
    sbit  SRUN_bit at SMB0_INST_SLAVE_COMMAND.B0;
    const register unsigned short int SPROCEED = 1;
    sbit  SPROCEED_bit at SMB0_INST_SLAVE_COMMAND.B1;
    const register unsigned short int SLAVE_PEC = 2;
    sbit  SLAVE_PEC_bit at SMB0_INST_SLAVE_COMMAND.B2;
    const register unsigned short int SLAVE_WRITECOUNT8 = 8;
    sbit  SLAVE_WRITECOUNT8_bit at SMB0_INST_SLAVE_COMMAND.B8;
    const register unsigned short int SLAVE_WRITECOUNT9 = 9;
    sbit  SLAVE_WRITECOUNT9_bit at SMB0_INST_SLAVE_COMMAND.B9;
    const register unsigned short int SLAVE_WRITECOUNT10 = 10;
    sbit  SLAVE_WRITECOUNT10_bit at SMB0_INST_SLAVE_COMMAND.B10;
    const register unsigned short int SLAVE_WRITECOUNT11 = 11;
    sbit  SLAVE_WRITECOUNT11_bit at SMB0_INST_SLAVE_COMMAND.B11;
    const register unsigned short int SLAVE_WRITECOUNT12 = 12;
    sbit  SLAVE_WRITECOUNT12_bit at SMB0_INST_SLAVE_COMMAND.B12;
    const register unsigned short int SLAVE_WRITECOUNT13 = 13;
    sbit  SLAVE_WRITECOUNT13_bit at SMB0_INST_SLAVE_COMMAND.B13;
    const register unsigned short int SLAVE_WRITECOUNT14 = 14;
    sbit  SLAVE_WRITECOUNT14_bit at SMB0_INST_SLAVE_COMMAND.B14;
    const register unsigned short int SLAVE_WRITECOUNT15 = 15;
    sbit  SLAVE_WRITECOUNT15_bit at SMB0_INST_SLAVE_COMMAND.B15;
    const register unsigned short int SLAVE_READCOUNT16 = 16;
    sbit  SLAVE_READCOUNT16_bit at SMB0_INST_SLAVE_COMMAND.B16;
    const register unsigned short int SLAVE_READCOUNT17 = 17;
    sbit  SLAVE_READCOUNT17_bit at SMB0_INST_SLAVE_COMMAND.B17;
    const register unsigned short int SLAVE_READCOUNT18 = 18;
    sbit  SLAVE_READCOUNT18_bit at SMB0_INST_SLAVE_COMMAND.B18;
    const register unsigned short int SLAVE_READCOUNT19 = 19;
    sbit  SLAVE_READCOUNT19_bit at SMB0_INST_SLAVE_COMMAND.B19;
    const register unsigned short int SLAVE_READCOUNT20 = 20;
    sbit  SLAVE_READCOUNT20_bit at SMB0_INST_SLAVE_COMMAND.B20;
    const register unsigned short int SLAVE_READCOUNT21 = 21;
    sbit  SLAVE_READCOUNT21_bit at SMB0_INST_SLAVE_COMMAND.B21;
    const register unsigned short int SLAVE_READCOUNT22 = 22;
    sbit  SLAVE_READCOUNT22_bit at SMB0_INST_SLAVE_COMMAND.B22;
    const register unsigned short int SLAVE_READCOUNT23 = 23;
    sbit  SLAVE_READCOUNT23_bit at SMB0_INST_SLAVE_COMMAND.B23;

sfr far unsigned long   volatile SMB0_INST_PEC        absolute 0x40004014;
    const register unsigned short int PEC0 = 0;
    sbit  PEC0_bit at SMB0_INST_PEC.B0;
    const register unsigned short int PEC1 = 1;
    sbit  PEC1_bit at SMB0_INST_PEC.B1;
    const register unsigned short int PEC2 = 2;
    sbit  PEC2_bit at SMB0_INST_PEC.B2;
    const register unsigned short int PEC3 = 3;
    sbit  PEC3_bit at SMB0_INST_PEC.B3;
    const register unsigned short int PEC4 = 4;
    sbit  PEC4_bit at SMB0_INST_PEC.B4;
    const register unsigned short int PEC5 = 5;
    sbit  PEC5_bit at SMB0_INST_PEC.B5;
    const register unsigned short int PEC6 = 6;
    sbit  PEC6_bit at SMB0_INST_PEC.B6;
    const register unsigned short int PEC7 = 7;
    sbit  PEC7_bit at SMB0_INST_PEC.B7;

sfr far unsigned long   volatile SMB0_INST_REPEATED_START_HOLD_TIME absolute 0x40004018;
    const register unsigned short int RPT_START_HOLD_TIME0 = 0;
    sbit  RPT_START_HOLD_TIME0_bit at SMB0_INST_REPEATED_START_HOLD_TIME.B0;
    const register unsigned short int RPT_START_HOLD_TIME1 = 1;
    sbit  RPT_START_HOLD_TIME1_bit at SMB0_INST_REPEATED_START_HOLD_TIME.B1;
    const register unsigned short int RPT_START_HOLD_TIME2 = 2;
    sbit  RPT_START_HOLD_TIME2_bit at SMB0_INST_REPEATED_START_HOLD_TIME.B2;
    const register unsigned short int RPT_START_HOLD_TIME3 = 3;
    sbit  RPT_START_HOLD_TIME3_bit at SMB0_INST_REPEATED_START_HOLD_TIME.B3;
    const register unsigned short int RPT_START_HOLD_TIME4 = 4;
    sbit  RPT_START_HOLD_TIME4_bit at SMB0_INST_REPEATED_START_HOLD_TIME.B4;
    const register unsigned short int RPT_START_HOLD_TIME5 = 5;
    sbit  RPT_START_HOLD_TIME5_bit at SMB0_INST_REPEATED_START_HOLD_TIME.B5;
    const register unsigned short int RPT_START_HOLD_TIME6 = 6;
    sbit  RPT_START_HOLD_TIME6_bit at SMB0_INST_REPEATED_START_HOLD_TIME.B6;
    const register unsigned short int RPT_START_HOLD_TIME7 = 7;
    sbit  RPT_START_HOLD_TIME7_bit at SMB0_INST_REPEATED_START_HOLD_TIME.B7;

sfr far unsigned long   volatile SMB0_INST_COMPLETION absolute 0x40004020;
    const register unsigned short int DTEN = 2;
    sbit  DTEN_bit at SMB0_INST_COMPLETION.B2;
    const register unsigned short int MCEN = 3;
    sbit  MCEN_bit at SMB0_INST_COMPLETION.B3;
    const register unsigned short int SCEN = 4;
    sbit  SCEN_bit at SMB0_INST_COMPLETION.B4;
    const register unsigned short int BIDEN = 5;
    sbit  BIDEN_bit at SMB0_INST_COMPLETION.B5;
    const register unsigned short int TIMERR = 6;
    sbit  TIMERR_bit at SMB0_INST_COMPLETION.B6;
    const register unsigned short int DTO = 8;
    sbit  DTO_bit at SMB0_INST_COMPLETION.B8;
    const register unsigned short int MCTO = 9;
    sbit  MCTO_bit at SMB0_INST_COMPLETION.B9;
    const register unsigned short int SCTO = 10;
    sbit  SCTO_bit at SMB0_INST_COMPLETION.B10;
    const register unsigned short int CHDL = 11;
    sbit  CHDL_bit at SMB0_INST_COMPLETION.B11;
    const register unsigned short int CHDH = 12;
    sbit  CHDH_bit at SMB0_INST_COMPLETION.B12;
    sbit  BER_SMB0_INST_COMPLETION_bit at SMB0_INST_COMPLETION.B13;
    sbit  LAB_SMB0_INST_COMPLETION_bit at SMB0_INST_COMPLETION.B14;
    const register unsigned short int SNAKR = 16;
    sbit  SNAKR_bit at SMB0_INST_COMPLETION.B16;
    const register unsigned short int STR_ = 17;
    sbit  STR_bit at SMB0_INST_COMPLETION.B17;
    const register unsigned short int SPROT = 19;
    sbit  SPROT_bit at SMB0_INST_COMPLETION.B19;
    const register unsigned short int REPEAT_READ = 20;
    sbit  REPEAT_READ_bit at SMB0_INST_COMPLETION.B20;
    const register unsigned short int REPEAT_WRITE = 21;
    sbit  REPEAT_WRITE_bit at SMB0_INST_COMPLETION.B21;
    const register unsigned short int MNAKX = 24;
    sbit  MNAKX_bit at SMB0_INST_COMPLETION.B24;
    const register unsigned short int MTR = 25;
    sbit  MTR_bit at SMB0_INST_COMPLETION.B25;
    const register unsigned short int IDLE = 29;
    sbit  IDLE_bit at SMB0_INST_COMPLETION.B29;
    const register unsigned short int MDONE = 30;
    sbit  MDONE_bit at SMB0_INST_COMPLETION.B30;
    const register unsigned short int SDONE = 31;
    sbit  SDONE_bit at SMB0_INST_COMPLETION.B31;

sfr far unsigned long   volatile SMB0_INST_IDLE_SCALING absolute 0x40004024;
    const register unsigned short int FAIR_BUS_IDLE_MIN0 = 0;
    sbit  FAIR_BUS_IDLE_MIN0_bit at SMB0_INST_IDLE_SCALING.B0;
    const register unsigned short int FAIR_BUS_IDLE_MIN1 = 1;
    sbit  FAIR_BUS_IDLE_MIN1_bit at SMB0_INST_IDLE_SCALING.B1;
    const register unsigned short int FAIR_BUS_IDLE_MIN2 = 2;
    sbit  FAIR_BUS_IDLE_MIN2_bit at SMB0_INST_IDLE_SCALING.B2;
    const register unsigned short int FAIR_BUS_IDLE_MIN3 = 3;
    sbit  FAIR_BUS_IDLE_MIN3_bit at SMB0_INST_IDLE_SCALING.B3;
    const register unsigned short int FAIR_BUS_IDLE_MIN4 = 4;
    sbit  FAIR_BUS_IDLE_MIN4_bit at SMB0_INST_IDLE_SCALING.B4;
    const register unsigned short int FAIR_BUS_IDLE_MIN5 = 5;
    sbit  FAIR_BUS_IDLE_MIN5_bit at SMB0_INST_IDLE_SCALING.B5;
    const register unsigned short int FAIR_BUS_IDLE_MIN6 = 6;
    sbit  FAIR_BUS_IDLE_MIN6_bit at SMB0_INST_IDLE_SCALING.B6;
    const register unsigned short int FAIR_BUS_IDLE_MIN7 = 7;
    sbit  FAIR_BUS_IDLE_MIN7_bit at SMB0_INST_IDLE_SCALING.B7;
    const register unsigned short int FAIR_BUS_IDLE_MIN8 = 8;
    sbit  FAIR_BUS_IDLE_MIN8_bit at SMB0_INST_IDLE_SCALING.B8;
    const register unsigned short int FAIR_BUS_IDLE_MIN9 = 9;
    sbit  FAIR_BUS_IDLE_MIN9_bit at SMB0_INST_IDLE_SCALING.B9;
    const register unsigned short int FAIR_BUS_IDLE_MIN10 = 10;
    sbit  FAIR_BUS_IDLE_MIN10_bit at SMB0_INST_IDLE_SCALING.B10;
    const register unsigned short int FAIR_BUS_IDLE_MIN11 = 11;
    sbit  FAIR_BUS_IDLE_MIN11_bit at SMB0_INST_IDLE_SCALING.B11;
    const register unsigned short int FAIR_IDLE_DELAY16 = 16;
    sbit  FAIR_IDLE_DELAY16_bit at SMB0_INST_IDLE_SCALING.B16;
    const register unsigned short int FAIR_IDLE_DELAY17 = 17;
    sbit  FAIR_IDLE_DELAY17_bit at SMB0_INST_IDLE_SCALING.B17;
    const register unsigned short int FAIR_IDLE_DELAY18 = 18;
    sbit  FAIR_IDLE_DELAY18_bit at SMB0_INST_IDLE_SCALING.B18;
    const register unsigned short int FAIR_IDLE_DELAY19 = 19;
    sbit  FAIR_IDLE_DELAY19_bit at SMB0_INST_IDLE_SCALING.B19;
    const register unsigned short int FAIR_IDLE_DELAY20 = 20;
    sbit  FAIR_IDLE_DELAY20_bit at SMB0_INST_IDLE_SCALING.B20;
    const register unsigned short int FAIR_IDLE_DELAY21 = 21;
    sbit  FAIR_IDLE_DELAY21_bit at SMB0_INST_IDLE_SCALING.B21;
    const register unsigned short int FAIR_IDLE_DELAY22 = 22;
    sbit  FAIR_IDLE_DELAY22_bit at SMB0_INST_IDLE_SCALING.B22;
    const register unsigned short int FAIR_IDLE_DELAY23 = 23;
    sbit  FAIR_IDLE_DELAY23_bit at SMB0_INST_IDLE_SCALING.B23;
    const register unsigned short int FAIR_IDLE_DELAY24 = 24;
    sbit  FAIR_IDLE_DELAY24_bit at SMB0_INST_IDLE_SCALING.B24;
    const register unsigned short int FAIR_IDLE_DELAY25 = 25;
    sbit  FAIR_IDLE_DELAY25_bit at SMB0_INST_IDLE_SCALING.B25;
    const register unsigned short int FAIR_IDLE_DELAY26 = 26;
    sbit  FAIR_IDLE_DELAY26_bit at SMB0_INST_IDLE_SCALING.B26;
    const register unsigned short int FAIR_IDLE_DELAY27 = 27;
    sbit  FAIR_IDLE_DELAY27_bit at SMB0_INST_IDLE_SCALING.B27;

sfr far unsigned long   volatile SMB0_INST_CONFIGURATION absolute 0x40004028;
    const register unsigned short int PORT_SEL0 = 0;
    sbit  PORT_SEL0_bit at SMB0_INST_CONFIGURATION.B0;
    const register unsigned short int PORT_SEL1 = 1;
    sbit  PORT_SEL1_bit at SMB0_INST_CONFIGURATION.B1;
    const register unsigned short int PORT_SEL2 = 2;
    sbit  PORT_SEL2_bit at SMB0_INST_CONFIGURATION.B2;
    const register unsigned short int PORT_SEL3 = 3;
    sbit  PORT_SEL3_bit at SMB0_INST_CONFIGURATION.B3;
    const register unsigned short int TCEN = 4;
    sbit  TCEN_bit at SMB0_INST_CONFIGURATION.B4;
    const register unsigned short int SLOW_CLOCK = 5;
    sbit  SLOW_CLOCK_bit at SMB0_INST_CONFIGURATION.B5;
    sbit  TEST_SMB0_INST_CONFIGURATION_bit at SMB0_INST_CONFIGURATION.B6;
    const register unsigned short int PECEN = 7;
    sbit  PECEN_bit at SMB0_INST_CONFIGURATION.B7;
    const register unsigned short int FEN = 8;
    sbit  FEN_bit at SMB0_INST_CONFIGURATION.B8;
    sbit  RESET_SMB0_INST_CONFIGURATION_bit at SMB0_INST_CONFIGURATION.B9;
    const register unsigned short int ENAB = 10;
    sbit  ENAB_bit at SMB0_INST_CONFIGURATION.B10;
    const register unsigned short int DSA = 11;
    sbit  DSA_bit at SMB0_INST_CONFIGURATION.B11;
    const register unsigned short int FAIR = 12;
    sbit  FAIR_bit at SMB0_INST_CONFIGURATION.B12;
    sbit  TEST0_SMB0_INST_CONFIGURATION_bit at SMB0_INST_CONFIGURATION.B13;
    const register unsigned short int GC_DIS = 14;
    sbit  GC_DIS_bit at SMB0_INST_CONFIGURATION.B14;
    const register unsigned short int FLUSH_SXBUF = 16;
    sbit  FLUSH_SXBUF_bit at SMB0_INST_CONFIGURATION.B16;
    const register unsigned short int FLUSH_SRBUF = 17;
    sbit  FLUSH_SRBUF_bit at SMB0_INST_CONFIGURATION.B17;
    const register unsigned short int FLUSH_MXBUF = 18;
    sbit  FLUSH_MXBUF_bit at SMB0_INST_CONFIGURATION.B18;
    const register unsigned short int FLUSH_MRBUF = 19;
    sbit  FLUSH_MRBUF_bit at SMB0_INST_CONFIGURATION.B19;
    const register unsigned short int EN_AAS = 28;
    sbit  EN_AAS_bit at SMB0_INST_CONFIGURATION.B28;
    const register unsigned short int ENIDI = 29;
    sbit  ENIDI_bit at SMB0_INST_CONFIGURATION.B29;
    const register unsigned short int ENMI = 30;
    sbit  ENMI_bit at SMB0_INST_CONFIGURATION.B30;
    const register unsigned short int ENSI = 31;
    sbit  ENSI_bit at SMB0_INST_CONFIGURATION.B31;

sfr far unsigned long   volatile SMB0_INST_BUS_CLOCK  absolute 0x4000402C;
    const register unsigned short int LOW_PERIOD0 = 0;
    sbit  LOW_PERIOD0_bit at SMB0_INST_BUS_CLOCK.B0;
    const register unsigned short int LOW_PERIOD1 = 1;
    sbit  LOW_PERIOD1_bit at SMB0_INST_BUS_CLOCK.B1;
    const register unsigned short int LOW_PERIOD2 = 2;
    sbit  LOW_PERIOD2_bit at SMB0_INST_BUS_CLOCK.B2;
    const register unsigned short int LOW_PERIOD3 = 3;
    sbit  LOW_PERIOD3_bit at SMB0_INST_BUS_CLOCK.B3;
    const register unsigned short int LOW_PERIOD4 = 4;
    sbit  LOW_PERIOD4_bit at SMB0_INST_BUS_CLOCK.B4;
    const register unsigned short int LOW_PERIOD5 = 5;
    sbit  LOW_PERIOD5_bit at SMB0_INST_BUS_CLOCK.B5;
    const register unsigned short int LOW_PERIOD6 = 6;
    sbit  LOW_PERIOD6_bit at SMB0_INST_BUS_CLOCK.B6;
    const register unsigned short int LOW_PERIOD7 = 7;
    sbit  LOW_PERIOD7_bit at SMB0_INST_BUS_CLOCK.B7;
    const register unsigned short int HIGH_PERIOD8 = 8;
    sbit  HIGH_PERIOD8_bit at SMB0_INST_BUS_CLOCK.B8;
    const register unsigned short int HIGH_PERIOD9 = 9;
    sbit  HIGH_PERIOD9_bit at SMB0_INST_BUS_CLOCK.B9;
    const register unsigned short int HIGH_PERIOD10 = 10;
    sbit  HIGH_PERIOD10_bit at SMB0_INST_BUS_CLOCK.B10;
    const register unsigned short int HIGH_PERIOD11 = 11;
    sbit  HIGH_PERIOD11_bit at SMB0_INST_BUS_CLOCK.B11;
    const register unsigned short int HIGH_PERIOD12 = 12;
    sbit  HIGH_PERIOD12_bit at SMB0_INST_BUS_CLOCK.B12;
    const register unsigned short int HIGH_PERIOD13 = 13;
    sbit  HIGH_PERIOD13_bit at SMB0_INST_BUS_CLOCK.B13;
    const register unsigned short int HIGH_PERIOD14 = 14;
    sbit  HIGH_PERIOD14_bit at SMB0_INST_BUS_CLOCK.B14;
    const register unsigned short int HIGH_PERIOD15 = 15;
    sbit  HIGH_PERIOD15_bit at SMB0_INST_BUS_CLOCK.B15;

sfr far unsigned short   volatile SMB0_INST_BLOCK_ID   absolute 0x40004030;
    const register unsigned short int ID0 = 0;
    sbit  ID0_bit at SMB0_INST_BLOCK_ID.B0;
    const register unsigned short int ID1 = 1;
    sbit  ID1_bit at SMB0_INST_BLOCK_ID.B1;
    const register unsigned short int ID2 = 2;
    sbit  ID2_bit at SMB0_INST_BLOCK_ID.B2;
    const register unsigned short int ID3 = 3;
    sbit  ID3_bit at SMB0_INST_BLOCK_ID.B3;
    const register unsigned short int ID4 = 4;
    sbit  ID4_bit at SMB0_INST_BLOCK_ID.B4;
    const register unsigned short int ID5 = 5;
    sbit  ID5_bit at SMB0_INST_BLOCK_ID.B5;
    const register unsigned short int ID6 = 6;
    sbit  ID6_bit at SMB0_INST_BLOCK_ID.B6;
    const register unsigned short int ID7 = 7;
    sbit  ID7_bit at SMB0_INST_BLOCK_ID.B7;

sfr far unsigned short   volatile SMB0_INST_REVISION   absolute 0x40004034;
    const register unsigned short int REVISION0 = 0;
    sbit  REVISION0_bit at SMB0_INST_REVISION.B0;
    const register unsigned short int REVISION1 = 1;
    sbit  REVISION1_bit at SMB0_INST_REVISION.B1;
    const register unsigned short int REVISION2 = 2;
    sbit  REVISION2_bit at SMB0_INST_REVISION.B2;
    const register unsigned short int REVISION3 = 3;
    sbit  REVISION3_bit at SMB0_INST_REVISION.B3;
    const register unsigned short int REVISION4 = 4;
    sbit  REVISION4_bit at SMB0_INST_REVISION.B4;
    const register unsigned short int REVISION5 = 5;
    sbit  REVISION5_bit at SMB0_INST_REVISION.B5;
    const register unsigned short int REVISION6 = 6;
    sbit  REVISION6_bit at SMB0_INST_REVISION.B6;
    const register unsigned short int REVISION7 = 7;
    sbit  REVISION7_bit at SMB0_INST_REVISION.B7;

sfr far unsigned long   volatile SMB0_INST_BIT_BANG_CONTROL absolute 0x40004038;
    const register unsigned short int BBEN = 0;
    sbit  BBEN_bit at SMB0_INST_BIT_BANG_CONTROL.B0;
    const register unsigned short int CLDIR = 1;
    sbit  CLDIR_bit at SMB0_INST_BIT_BANG_CONTROL.B1;
    const register unsigned short int DADIR = 2;
    sbit  DADIR_bit at SMB0_INST_BIT_BANG_CONTROL.B2;
    const register unsigned short int BBCLK = 3;
    sbit  BBCLK_bit at SMB0_INST_BIT_BANG_CONTROL.B3;
    const register unsigned short int BBDAT = 4;
    sbit  BBDAT_bit at SMB0_INST_BIT_BANG_CONTROL.B4;
    const register unsigned short int BBCLKI = 5;
    sbit  BBCLKI_bit at SMB0_INST_BIT_BANG_CONTROL.B5;
    const register unsigned short int BBDATI = 6;
    sbit  BBDATI_bit at SMB0_INST_BIT_BANG_CONTROL.B6;

sfr far unsigned short   volatile SMB0_INST_TEST       absolute 0x4000403C;
    sbit  TEST0_SMB0_INST_TEST_bit at SMB0_INST_TEST.B0;
    sbit  TEST1_SMB0_INST_TEST_bit at SMB0_INST_TEST.B1;
    sbit  TEST2_SMB0_INST_TEST_bit at SMB0_INST_TEST.B2;
    sbit  TEST3_SMB0_INST_TEST_bit at SMB0_INST_TEST.B3;
    sbit  TEST4_SMB0_INST_TEST_bit at SMB0_INST_TEST.B4;
    sbit  TEST5_SMB0_INST_TEST_bit at SMB0_INST_TEST.B5;
    sbit  TEST6_SMB0_INST_TEST_bit at SMB0_INST_TEST.B6;
    sbit  TEST7_SMB0_INST_TEST_bit at SMB0_INST_TEST.B7;

sfr far unsigned long   volatile SMB0_INST_DATA_TIMING absolute 0x40004040;
    const register unsigned short int DATA_HOLD0 = 0;
    sbit  DATA_HOLD0_bit at SMB0_INST_DATA_TIMING.B0;
    const register unsigned short int DATA_HOLD1 = 1;
    sbit  DATA_HOLD1_bit at SMB0_INST_DATA_TIMING.B1;
    const register unsigned short int DATA_HOLD2 = 2;
    sbit  DATA_HOLD2_bit at SMB0_INST_DATA_TIMING.B2;
    const register unsigned short int DATA_HOLD3 = 3;
    sbit  DATA_HOLD3_bit at SMB0_INST_DATA_TIMING.B3;
    const register unsigned short int DATA_HOLD4 = 4;
    sbit  DATA_HOLD4_bit at SMB0_INST_DATA_TIMING.B4;
    const register unsigned short int DATA_HOLD5 = 5;
    sbit  DATA_HOLD5_bit at SMB0_INST_DATA_TIMING.B5;
    const register unsigned short int DATA_HOLD6 = 6;
    sbit  DATA_HOLD6_bit at SMB0_INST_DATA_TIMING.B6;
    const register unsigned short int DATA_HOLD7 = 7;
    sbit  DATA_HOLD7_bit at SMB0_INST_DATA_TIMING.B7;
    const register unsigned short int RESTART_SETUP8 = 8;
    sbit  RESTART_SETUP8_bit at SMB0_INST_DATA_TIMING.B8;
    const register unsigned short int RESTART_SETUP9 = 9;
    sbit  RESTART_SETUP9_bit at SMB0_INST_DATA_TIMING.B9;
    const register unsigned short int RESTART_SETUP10 = 10;
    sbit  RESTART_SETUP10_bit at SMB0_INST_DATA_TIMING.B10;
    const register unsigned short int RESTART_SETUP11 = 11;
    sbit  RESTART_SETUP11_bit at SMB0_INST_DATA_TIMING.B11;
    const register unsigned short int RESTART_SETUP12 = 12;
    sbit  RESTART_SETUP12_bit at SMB0_INST_DATA_TIMING.B12;
    const register unsigned short int RESTART_SETUP13 = 13;
    sbit  RESTART_SETUP13_bit at SMB0_INST_DATA_TIMING.B13;
    const register unsigned short int RESTART_SETUP14 = 14;
    sbit  RESTART_SETUP14_bit at SMB0_INST_DATA_TIMING.B14;
    const register unsigned short int RESTART_SETUP15 = 15;
    sbit  RESTART_SETUP15_bit at SMB0_INST_DATA_TIMING.B15;
    const register unsigned short int STOP_SETUP16 = 16;
    sbit  STOP_SETUP16_bit at SMB0_INST_DATA_TIMING.B16;
    const register unsigned short int STOP_SETUP17 = 17;
    sbit  STOP_SETUP17_bit at SMB0_INST_DATA_TIMING.B17;
    const register unsigned short int STOP_SETUP18 = 18;
    sbit  STOP_SETUP18_bit at SMB0_INST_DATA_TIMING.B18;
    const register unsigned short int STOP_SETUP19 = 19;
    sbit  STOP_SETUP19_bit at SMB0_INST_DATA_TIMING.B19;
    const register unsigned short int STOP_SETUP20 = 20;
    sbit  STOP_SETUP20_bit at SMB0_INST_DATA_TIMING.B20;
    const register unsigned short int STOP_SETUP21 = 21;
    sbit  STOP_SETUP21_bit at SMB0_INST_DATA_TIMING.B21;
    const register unsigned short int STOP_SETUP22 = 22;
    sbit  STOP_SETUP22_bit at SMB0_INST_DATA_TIMING.B22;
    const register unsigned short int STOP_SETUP23 = 23;
    sbit  STOP_SETUP23_bit at SMB0_INST_DATA_TIMING.B23;
    const register unsigned short int FIRST_START_HOLD24 = 24;
    sbit  FIRST_START_HOLD24_bit at SMB0_INST_DATA_TIMING.B24;
    const register unsigned short int FIRST_START_HOLD25 = 25;
    sbit  FIRST_START_HOLD25_bit at SMB0_INST_DATA_TIMING.B25;
    const register unsigned short int FIRST_START_HOLD26 = 26;
    sbit  FIRST_START_HOLD26_bit at SMB0_INST_DATA_TIMING.B26;
    const register unsigned short int FIRST_START_HOLD27 = 27;
    sbit  FIRST_START_HOLD27_bit at SMB0_INST_DATA_TIMING.B27;
    const register unsigned short int FIRST_START_HOLD28 = 28;
    sbit  FIRST_START_HOLD28_bit at SMB0_INST_DATA_TIMING.B28;
    const register unsigned short int FIRST_START_HOLD29 = 29;
    sbit  FIRST_START_HOLD29_bit at SMB0_INST_DATA_TIMING.B29;
    const register unsigned short int FIRST_START_HOLD30 = 30;
    sbit  FIRST_START_HOLD30_bit at SMB0_INST_DATA_TIMING.B30;
    const register unsigned short int FIRST_START_HOLD31 = 31;
    sbit  FIRST_START_HOLD31_bit at SMB0_INST_DATA_TIMING.B31;

sfr far unsigned long   volatile SMB0_INST_TIME_OUT_SCALING absolute 0x40004044;
    const register unsigned short int CLOCK_HIGH_TIME_OUT0 = 0;
    sbit  CLOCK_HIGH_TIME_OUT0_bit at SMB0_INST_TIME_OUT_SCALING.B0;
    const register unsigned short int CLOCK_HIGH_TIME_OUT1 = 1;
    sbit  CLOCK_HIGH_TIME_OUT1_bit at SMB0_INST_TIME_OUT_SCALING.B1;
    const register unsigned short int CLOCK_HIGH_TIME_OUT2 = 2;
    sbit  CLOCK_HIGH_TIME_OUT2_bit at SMB0_INST_TIME_OUT_SCALING.B2;
    const register unsigned short int CLOCK_HIGH_TIME_OUT3 = 3;
    sbit  CLOCK_HIGH_TIME_OUT3_bit at SMB0_INST_TIME_OUT_SCALING.B3;
    const register unsigned short int CLOCK_HIGH_TIME_OUT4 = 4;
    sbit  CLOCK_HIGH_TIME_OUT4_bit at SMB0_INST_TIME_OUT_SCALING.B4;
    const register unsigned short int CLOCK_HIGH_TIME_OUT5 = 5;
    sbit  CLOCK_HIGH_TIME_OUT5_bit at SMB0_INST_TIME_OUT_SCALING.B5;
    const register unsigned short int CLOCK_HIGH_TIME_OUT6 = 6;
    sbit  CLOCK_HIGH_TIME_OUT6_bit at SMB0_INST_TIME_OUT_SCALING.B6;
    const register unsigned short int CLOCK_HIGH_TIME_OUT7 = 7;
    sbit  CLOCK_HIGH_TIME_OUT7_bit at SMB0_INST_TIME_OUT_SCALING.B7;
    const register unsigned short int SLAVE_CUM_TIME_OUT8 = 8;
    sbit  SLAVE_CUM_TIME_OUT8_bit at SMB0_INST_TIME_OUT_SCALING.B8;
    const register unsigned short int SLAVE_CUM_TIME_OUT9 = 9;
    sbit  SLAVE_CUM_TIME_OUT9_bit at SMB0_INST_TIME_OUT_SCALING.B9;
    const register unsigned short int SLAVE_CUM_TIME_OUT10 = 10;
    sbit  SLAVE_CUM_TIME_OUT10_bit at SMB0_INST_TIME_OUT_SCALING.B10;
    const register unsigned short int SLAVE_CUM_TIME_OUT11 = 11;
    sbit  SLAVE_CUM_TIME_OUT11_bit at SMB0_INST_TIME_OUT_SCALING.B11;
    const register unsigned short int SLAVE_CUM_TIME_OUT12 = 12;
    sbit  SLAVE_CUM_TIME_OUT12_bit at SMB0_INST_TIME_OUT_SCALING.B12;
    const register unsigned short int SLAVE_CUM_TIME_OUT13 = 13;
    sbit  SLAVE_CUM_TIME_OUT13_bit at SMB0_INST_TIME_OUT_SCALING.B13;
    const register unsigned short int SLAVE_CUM_TIME_OUT14 = 14;
    sbit  SLAVE_CUM_TIME_OUT14_bit at SMB0_INST_TIME_OUT_SCALING.B14;
    const register unsigned short int SLAVE_CUM_TIME_OUT15 = 15;
    sbit  SLAVE_CUM_TIME_OUT15_bit at SMB0_INST_TIME_OUT_SCALING.B15;
    const register unsigned short int MASTER_CUM_TIME_OUT16 = 16;
    sbit  MASTER_CUM_TIME_OUT16_bit at SMB0_INST_TIME_OUT_SCALING.B16;
    const register unsigned short int MASTER_CUM_TIME_OUT17 = 17;
    sbit  MASTER_CUM_TIME_OUT17_bit at SMB0_INST_TIME_OUT_SCALING.B17;
    const register unsigned short int MASTER_CUM_TIME_OUT18 = 18;
    sbit  MASTER_CUM_TIME_OUT18_bit at SMB0_INST_TIME_OUT_SCALING.B18;
    const register unsigned short int MASTER_CUM_TIME_OUT19 = 19;
    sbit  MASTER_CUM_TIME_OUT19_bit at SMB0_INST_TIME_OUT_SCALING.B19;
    const register unsigned short int MASTER_CUM_TIME_OUT20 = 20;
    sbit  MASTER_CUM_TIME_OUT20_bit at SMB0_INST_TIME_OUT_SCALING.B20;
    const register unsigned short int MASTER_CUM_TIME_OUT21 = 21;
    sbit  MASTER_CUM_TIME_OUT21_bit at SMB0_INST_TIME_OUT_SCALING.B21;
    const register unsigned short int MASTER_CUM_TIME_OUT22 = 22;
    sbit  MASTER_CUM_TIME_OUT22_bit at SMB0_INST_TIME_OUT_SCALING.B22;
    const register unsigned short int MASTER_CUM_TIME_OUT23 = 23;
    sbit  MASTER_CUM_TIME_OUT23_bit at SMB0_INST_TIME_OUT_SCALING.B23;
    const register unsigned short int BUS_IDLE_MIN24 = 24;
    sbit  BUS_IDLE_MIN24_bit at SMB0_INST_TIME_OUT_SCALING.B24;
    const register unsigned short int BUS_IDLE_MIN25 = 25;
    sbit  BUS_IDLE_MIN25_bit at SMB0_INST_TIME_OUT_SCALING.B25;
    const register unsigned short int BUS_IDLE_MIN26 = 26;
    sbit  BUS_IDLE_MIN26_bit at SMB0_INST_TIME_OUT_SCALING.B26;
    const register unsigned short int BUS_IDLE_MIN27 = 27;
    sbit  BUS_IDLE_MIN27_bit at SMB0_INST_TIME_OUT_SCALING.B27;
    const register unsigned short int BUS_IDLE_MIN28 = 28;
    sbit  BUS_IDLE_MIN28_bit at SMB0_INST_TIME_OUT_SCALING.B28;
    const register unsigned short int BUS_IDLE_MIN29 = 29;
    sbit  BUS_IDLE_MIN29_bit at SMB0_INST_TIME_OUT_SCALING.B29;
    const register unsigned short int BUS_IDLE_MIN30 = 30;
    sbit  BUS_IDLE_MIN30_bit at SMB0_INST_TIME_OUT_SCALING.B30;
    const register unsigned short int BUS_IDLE_MIN31 = 31;
    sbit  BUS_IDLE_MIN31_bit at SMB0_INST_TIME_OUT_SCALING.B31;

sfr far unsigned long   volatile SMB0_INST_SLAVE_TRANSMIT_BUFFER absolute 0x40004048;
    const register unsigned short int SLAVE_TRANSMIT_BUFFER0 = 0;
    sbit  SLAVE_TRANSMIT_BUFFER0_bit at SMB0_INST_SLAVE_TRANSMIT_BUFFER.B0;
    const register unsigned short int SLAVE_TRANSMIT_BUFFER1 = 1;
    sbit  SLAVE_TRANSMIT_BUFFER1_bit at SMB0_INST_SLAVE_TRANSMIT_BUFFER.B1;
    const register unsigned short int SLAVE_TRANSMIT_BUFFER2 = 2;
    sbit  SLAVE_TRANSMIT_BUFFER2_bit at SMB0_INST_SLAVE_TRANSMIT_BUFFER.B2;
    const register unsigned short int SLAVE_TRANSMIT_BUFFER3 = 3;
    sbit  SLAVE_TRANSMIT_BUFFER3_bit at SMB0_INST_SLAVE_TRANSMIT_BUFFER.B3;
    const register unsigned short int SLAVE_TRANSMIT_BUFFER4 = 4;
    sbit  SLAVE_TRANSMIT_BUFFER4_bit at SMB0_INST_SLAVE_TRANSMIT_BUFFER.B4;
    const register unsigned short int SLAVE_TRANSMIT_BUFFER5 = 5;
    sbit  SLAVE_TRANSMIT_BUFFER5_bit at SMB0_INST_SLAVE_TRANSMIT_BUFFER.B5;
    const register unsigned short int SLAVE_TRANSMIT_BUFFER6 = 6;
    sbit  SLAVE_TRANSMIT_BUFFER6_bit at SMB0_INST_SLAVE_TRANSMIT_BUFFER.B6;
    const register unsigned short int SLAVE_TRANSMIT_BUFFER7 = 7;
    sbit  SLAVE_TRANSMIT_BUFFER7_bit at SMB0_INST_SLAVE_TRANSMIT_BUFFER.B7;

sfr far unsigned long   volatile SMB0_INST_SLAVE_RECEIVE_BUFFER absolute 0x4000404C;
    const register unsigned short int SLAVE_RECEIVE_BUFFER0 = 0;
    sbit  SLAVE_RECEIVE_BUFFER0_bit at SMB0_INST_SLAVE_RECEIVE_BUFFER.B0;
    const register unsigned short int SLAVE_RECEIVE_BUFFER1 = 1;
    sbit  SLAVE_RECEIVE_BUFFER1_bit at SMB0_INST_SLAVE_RECEIVE_BUFFER.B1;
    const register unsigned short int SLAVE_RECEIVE_BUFFER2 = 2;
    sbit  SLAVE_RECEIVE_BUFFER2_bit at SMB0_INST_SLAVE_RECEIVE_BUFFER.B2;
    const register unsigned short int SLAVE_RECEIVE_BUFFER3 = 3;
    sbit  SLAVE_RECEIVE_BUFFER3_bit at SMB0_INST_SLAVE_RECEIVE_BUFFER.B3;
    const register unsigned short int SLAVE_RECEIVE_BUFFER4 = 4;
    sbit  SLAVE_RECEIVE_BUFFER4_bit at SMB0_INST_SLAVE_RECEIVE_BUFFER.B4;
    const register unsigned short int SLAVE_RECEIVE_BUFFER5 = 5;
    sbit  SLAVE_RECEIVE_BUFFER5_bit at SMB0_INST_SLAVE_RECEIVE_BUFFER.B5;
    const register unsigned short int SLAVE_RECEIVE_BUFFER6 = 6;
    sbit  SLAVE_RECEIVE_BUFFER6_bit at SMB0_INST_SLAVE_RECEIVE_BUFFER.B6;
    const register unsigned short int SLAVE_RECEIVE_BUFFER7 = 7;
    sbit  SLAVE_RECEIVE_BUFFER7_bit at SMB0_INST_SLAVE_RECEIVE_BUFFER.B7;

sfr far unsigned long   volatile SMB0_INST_MASTER_TRANSMIT_BUFER absolute 0x40004050;
    const register unsigned short int MASTER_TRANSMIT_BUFFER0 = 0;
    sbit  MASTER_TRANSMIT_BUFFER0_bit at SMB0_INST_MASTER_TRANSMIT_BUFER.B0;
    const register unsigned short int MASTER_TRANSMIT_BUFFER1 = 1;
    sbit  MASTER_TRANSMIT_BUFFER1_bit at SMB0_INST_MASTER_TRANSMIT_BUFER.B1;
    const register unsigned short int MASTER_TRANSMIT_BUFFER2 = 2;
    sbit  MASTER_TRANSMIT_BUFFER2_bit at SMB0_INST_MASTER_TRANSMIT_BUFER.B2;
    const register unsigned short int MASTER_TRANSMIT_BUFFER3 = 3;
    sbit  MASTER_TRANSMIT_BUFFER3_bit at SMB0_INST_MASTER_TRANSMIT_BUFER.B3;
    const register unsigned short int MASTER_TRANSMIT_BUFFER4 = 4;
    sbit  MASTER_TRANSMIT_BUFFER4_bit at SMB0_INST_MASTER_TRANSMIT_BUFER.B4;
    const register unsigned short int MASTER_TRANSMIT_BUFFER5 = 5;
    sbit  MASTER_TRANSMIT_BUFFER5_bit at SMB0_INST_MASTER_TRANSMIT_BUFER.B5;
    const register unsigned short int MASTER_TRANSMIT_BUFFER6 = 6;
    sbit  MASTER_TRANSMIT_BUFFER6_bit at SMB0_INST_MASTER_TRANSMIT_BUFER.B6;
    const register unsigned short int MASTER_TRANSMIT_BUFFER7 = 7;
    sbit  MASTER_TRANSMIT_BUFFER7_bit at SMB0_INST_MASTER_TRANSMIT_BUFER.B7;

sfr far unsigned long   volatile SMB0_INST_MASTER_RECEIVE_BUFFER absolute 0x40004054;
    const register unsigned short int MASTER_RECEIVE_BUFFER0 = 0;
    sbit  MASTER_RECEIVE_BUFFER0_bit at SMB0_INST_MASTER_RECEIVE_BUFFER.B0;
    const register unsigned short int MASTER_RECEIVE_BUFFER1 = 1;
    sbit  MASTER_RECEIVE_BUFFER1_bit at SMB0_INST_MASTER_RECEIVE_BUFFER.B1;
    const register unsigned short int MASTER_RECEIVE_BUFFER2 = 2;
    sbit  MASTER_RECEIVE_BUFFER2_bit at SMB0_INST_MASTER_RECEIVE_BUFFER.B2;
    const register unsigned short int MASTER_RECEIVE_BUFFER3 = 3;
    sbit  MASTER_RECEIVE_BUFFER3_bit at SMB0_INST_MASTER_RECEIVE_BUFFER.B3;
    const register unsigned short int MASTER_RECEIVE_BUFFER4 = 4;
    sbit  MASTER_RECEIVE_BUFFER4_bit at SMB0_INST_MASTER_RECEIVE_BUFFER.B4;
    const register unsigned short int MASTER_RECEIVE_BUFFER5 = 5;
    sbit  MASTER_RECEIVE_BUFFER5_bit at SMB0_INST_MASTER_RECEIVE_BUFFER.B5;
    const register unsigned short int MASTER_RECEIVE_BUFFER6 = 6;
    sbit  MASTER_RECEIVE_BUFFER6_bit at SMB0_INST_MASTER_RECEIVE_BUFFER.B6;
    const register unsigned short int MASTER_RECEIVE_BUFFER7 = 7;
    sbit  MASTER_RECEIVE_BUFFER7_bit at SMB0_INST_MASTER_RECEIVE_BUFFER.B7;

sfr far unsigned long   volatile SMB0_INST_WAKE_STATUS absolute 0x40004060;
    const register unsigned short int START_BIT_DETECTION = 0;
    sbit  START_BIT_DETECTION_bit at SMB0_INST_WAKE_STATUS.B0;

sfr far unsigned long   volatile SMB0_INST_WAKE_ENABLE absolute 0x40004064;
    const register unsigned short int START_DETECT_INT_EN = 0;
    sbit  START_DETECT_INT_EN_bit at SMB0_INST_WAKE_ENABLE.B0;

sfr far unsigned long   volatile SMB1_INST_CONTROL    absolute 0x40004400;
    sbit  ACK_SMB1_INST_CONTROL_bit at SMB1_INST_CONTROL.B0;
    sbit  STO_SMB1_INST_CONTROL_bit at SMB1_INST_CONTROL.B1;
    sbit  STA_SMB1_INST_CONTROL_bit at SMB1_INST_CONTROL.B2;
    sbit  ENI_SMB1_INST_CONTROL_bit at SMB1_INST_CONTROL.B3;
    sbit  ESO_SMB1_INST_CONTROL_bit at SMB1_INST_CONTROL.B6;
    sbit  PIN_SMB1_INST_CONTROL_bit at SMB1_INST_CONTROL.B7;

sfr far unsigned long   volatile SMB1_INST_STATUS     absolute 0x40004400;
    sbit  NBB_SMB1_INST_STATUS_bit at SMB1_INST_STATUS.B0;
    sbit  LAB_SMB1_INST_STATUS_bit at SMB1_INST_STATUS.B1;
    sbit  AAS_SMB1_INST_STATUS_bit at SMB1_INST_STATUS.B2;
    sbit  LRB_AD0_SMB1_INST_STATUS_bit at SMB1_INST_STATUS.B3;
    sbit  BER_SMB1_INST_STATUS_bit at SMB1_INST_STATUS.B4;
    sbit  STS_SMB1_INST_STATUS_bit at SMB1_INST_STATUS.B5;
    sbit  SAD_SMB1_INST_STATUS_bit at SMB1_INST_STATUS.B6;
    sbit  PIN_SMB1_INST_STATUS_bit at SMB1_INST_STATUS.B7;

sfr far unsigned long   volatile SMB1_INST_OWN        absolute 0x40004404;
    sbit  OWN_ADDRESS_10_SMB1_INST_OWN_bit at SMB1_INST_OWN.B0;
    sbit  OWN_ADDRESS_11_SMB1_INST_OWN_bit at SMB1_INST_OWN.B1;
    sbit  OWN_ADDRESS_12_SMB1_INST_OWN_bit at SMB1_INST_OWN.B2;
    sbit  OWN_ADDRESS_13_SMB1_INST_OWN_bit at SMB1_INST_OWN.B3;
    sbit  OWN_ADDRESS_14_SMB1_INST_OWN_bit at SMB1_INST_OWN.B4;
    sbit  OWN_ADDRESS_15_SMB1_INST_OWN_bit at SMB1_INST_OWN.B5;
    sbit  OWN_ADDRESS_16_SMB1_INST_OWN_bit at SMB1_INST_OWN.B6;
    sbit  OWN_ADDRESS_28_SMB1_INST_OWN_bit at SMB1_INST_OWN.B8;
    sbit  OWN_ADDRESS_29_SMB1_INST_OWN_bit at SMB1_INST_OWN.B9;
    sbit  OWN_ADDRESS_210_SMB1_INST_OWN_bit at SMB1_INST_OWN.B10;
    sbit  OWN_ADDRESS_211_SMB1_INST_OWN_bit at SMB1_INST_OWN.B11;
    sbit  OWN_ADDRESS_212_SMB1_INST_OWN_bit at SMB1_INST_OWN.B12;
    sbit  OWN_ADDRESS_213_SMB1_INST_OWN_bit at SMB1_INST_OWN.B13;
    sbit  OWN_ADDRESS_214_SMB1_INST_OWN_bit at SMB1_INST_OWN.B14;

sfr far unsigned short   volatile SMB1_INST_DATA_REG   absolute 0x40004408;
sfr far unsigned long   volatile SMB1_INST_MASTER_COMMAND absolute 0x4000440C;
    sbit  MRUN_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B0;
    sbit  MPROCEED_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B1;
    sbit  START0_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B8;
    sbit  STARTN_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B9;
    sbit  STOP_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B10;
    sbit  PEC_TERM_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B11;
    sbit  READM_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B12;
    sbit  READ_PEC_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B13;
    sbit  WRITE_COUNT16_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B16;
    sbit  WRITE_COUNT17_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B17;
    sbit  WRITE_COUNT18_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B18;
    sbit  WRITE_COUNT19_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B19;
    sbit  WRITE_COUNT20_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B20;
    sbit  WRITE_COUNT21_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B21;
    sbit  WRITE_COUNT22_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B22;
    sbit  WRITE_COUNT23_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B23;
    sbit  READ_COUNT24_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B24;
    sbit  READ_COUNT25_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B25;
    sbit  READ_COUNT26_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B26;
    sbit  READ_COUNT27_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B27;
    sbit  READ_COUNT28_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B28;
    sbit  READ_COUNT29_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B29;
    sbit  READ_COUNT30_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B30;
    sbit  READ_COUNT31_SMB1_INST_MASTER_COMMAND_bit at SMB1_INST_MASTER_COMMAND.B31;

sfr far unsigned long   volatile SMB1_INST_SLAVE_COMMAND absolute 0x40004410;
    sbit  SRUN_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B0;
    sbit  SPROCEED_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B1;
    sbit  SLAVE_PEC_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B2;
    sbit  SLAVE_WRITECOUNT8_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B8;
    sbit  SLAVE_WRITECOUNT9_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B9;
    sbit  SLAVE_WRITECOUNT10_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B10;
    sbit  SLAVE_WRITECOUNT11_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B11;
    sbit  SLAVE_WRITECOUNT12_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B12;
    sbit  SLAVE_WRITECOUNT13_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B13;
    sbit  SLAVE_WRITECOUNT14_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B14;
    sbit  SLAVE_WRITECOUNT15_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B15;
    sbit  SLAVE_READCOUNT16_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B16;
    sbit  SLAVE_READCOUNT17_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B17;
    sbit  SLAVE_READCOUNT18_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B18;
    sbit  SLAVE_READCOUNT19_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B19;
    sbit  SLAVE_READCOUNT20_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B20;
    sbit  SLAVE_READCOUNT21_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B21;
    sbit  SLAVE_READCOUNT22_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B22;
    sbit  SLAVE_READCOUNT23_SMB1_INST_SLAVE_COMMAND_bit at SMB1_INST_SLAVE_COMMAND.B23;

sfr far unsigned long   volatile SMB1_INST_PEC        absolute 0x40004414;
    sbit  PEC0_SMB1_INST_PEC_bit at SMB1_INST_PEC.B0;
    sbit  PEC1_SMB1_INST_PEC_bit at SMB1_INST_PEC.B1;
    sbit  PEC2_SMB1_INST_PEC_bit at SMB1_INST_PEC.B2;
    sbit  PEC3_SMB1_INST_PEC_bit at SMB1_INST_PEC.B3;
    sbit  PEC4_SMB1_INST_PEC_bit at SMB1_INST_PEC.B4;
    sbit  PEC5_SMB1_INST_PEC_bit at SMB1_INST_PEC.B5;
    sbit  PEC6_SMB1_INST_PEC_bit at SMB1_INST_PEC.B6;
    sbit  PEC7_SMB1_INST_PEC_bit at SMB1_INST_PEC.B7;

sfr far unsigned long   volatile SMB1_INST_REPEATED_START_HOLD_TIME absolute 0x40004418;
    sbit  RPT_START_HOLD_TIME0_SMB1_INST_REPEATED_START_HOLD_TIME_bit at SMB1_INST_REPEATED_START_HOLD_TIME.B0;
    sbit  RPT_START_HOLD_TIME1_SMB1_INST_REPEATED_START_HOLD_TIME_bit at SMB1_INST_REPEATED_START_HOLD_TIME.B1;
    sbit  RPT_START_HOLD_TIME2_SMB1_INST_REPEATED_START_HOLD_TIME_bit at SMB1_INST_REPEATED_START_HOLD_TIME.B2;
    sbit  RPT_START_HOLD_TIME3_SMB1_INST_REPEATED_START_HOLD_TIME_bit at SMB1_INST_REPEATED_START_HOLD_TIME.B3;
    sbit  RPT_START_HOLD_TIME4_SMB1_INST_REPEATED_START_HOLD_TIME_bit at SMB1_INST_REPEATED_START_HOLD_TIME.B4;
    sbit  RPT_START_HOLD_TIME5_SMB1_INST_REPEATED_START_HOLD_TIME_bit at SMB1_INST_REPEATED_START_HOLD_TIME.B5;
    sbit  RPT_START_HOLD_TIME6_SMB1_INST_REPEATED_START_HOLD_TIME_bit at SMB1_INST_REPEATED_START_HOLD_TIME.B6;
    sbit  RPT_START_HOLD_TIME7_SMB1_INST_REPEATED_START_HOLD_TIME_bit at SMB1_INST_REPEATED_START_HOLD_TIME.B7;

sfr far unsigned long   volatile SMB1_INST_COMPLETION absolute 0x40004420;
    sbit  DTEN_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B2;
    sbit  MCEN_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B3;
    sbit  SCEN_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B4;
    sbit  BIDEN_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B5;
    sbit  TIMERR_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B6;
    sbit  DTO_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B8;
    sbit  MCTO_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B9;
    sbit  SCTO_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B10;
    sbit  CHDL_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B11;
    sbit  CHDH_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B12;
    sbit  BER_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B13;
    sbit  LAB_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B14;
    sbit  SNAKR_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B16;
    sbit  STR_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B17;
    sbit  SPROT_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B19;
    sbit  REPEAT_READ_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B20;
    sbit  REPEAT_WRITE_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B21;
    sbit  MNAKX_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B24;
    sbit  MTR_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B25;
    sbit  IDLE_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B29;
    sbit  MDONE_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B30;
    sbit  SDONE_SMB1_INST_COMPLETION_bit at SMB1_INST_COMPLETION.B31;

sfr far unsigned long   volatile SMB1_INST_IDLE_SCALING absolute 0x40004424;
    sbit  FAIR_BUS_IDLE_MIN0_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B0;
    sbit  FAIR_BUS_IDLE_MIN1_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B1;
    sbit  FAIR_BUS_IDLE_MIN2_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B2;
    sbit  FAIR_BUS_IDLE_MIN3_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B3;
    sbit  FAIR_BUS_IDLE_MIN4_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B4;
    sbit  FAIR_BUS_IDLE_MIN5_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B5;
    sbit  FAIR_BUS_IDLE_MIN6_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B6;
    sbit  FAIR_BUS_IDLE_MIN7_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B7;
    sbit  FAIR_BUS_IDLE_MIN8_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B8;
    sbit  FAIR_BUS_IDLE_MIN9_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B9;
    sbit  FAIR_BUS_IDLE_MIN10_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B10;
    sbit  FAIR_BUS_IDLE_MIN11_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B11;
    sbit  FAIR_IDLE_DELAY16_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B16;
    sbit  FAIR_IDLE_DELAY17_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B17;
    sbit  FAIR_IDLE_DELAY18_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B18;
    sbit  FAIR_IDLE_DELAY19_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B19;
    sbit  FAIR_IDLE_DELAY20_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B20;
    sbit  FAIR_IDLE_DELAY21_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B21;
    sbit  FAIR_IDLE_DELAY22_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B22;
    sbit  FAIR_IDLE_DELAY23_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B23;
    sbit  FAIR_IDLE_DELAY24_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B24;
    sbit  FAIR_IDLE_DELAY25_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B25;
    sbit  FAIR_IDLE_DELAY26_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B26;
    sbit  FAIR_IDLE_DELAY27_SMB1_INST_IDLE_SCALING_bit at SMB1_INST_IDLE_SCALING.B27;

sfr far unsigned long   volatile SMB1_INST_CONFIGURATION absolute 0x40004428;
    sbit  PORT_SEL0_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B0;
    sbit  PORT_SEL1_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B1;
    sbit  PORT_SEL2_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B2;
    sbit  PORT_SEL3_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B3;
    sbit  TCEN_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B4;
    sbit  SLOW_CLOCK_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B5;
    sbit  TEST_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B6;
    sbit  PECEN_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B7;
    sbit  FEN_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B8;
    sbit  RESET_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B9;
    sbit  ENAB_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B10;
    sbit  DSA_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B11;
    sbit  FAIR_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B12;
    sbit  TEST0_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B13;
    sbit  GC_DIS_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B14;
    sbit  FLUSH_SXBUF_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B16;
    sbit  FLUSH_SRBUF_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B17;
    sbit  FLUSH_MXBUF_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B18;
    sbit  FLUSH_MRBUF_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B19;
    sbit  EN_AAS_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B28;
    sbit  ENIDI_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B29;
    sbit  ENMI_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B30;
    sbit  ENSI_SMB1_INST_CONFIGURATION_bit at SMB1_INST_CONFIGURATION.B31;

sfr far unsigned long   volatile SMB1_INST_BUS_CLOCK  absolute 0x4000442C;
    sbit  LOW_PERIOD0_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B0;
    sbit  LOW_PERIOD1_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B1;
    sbit  LOW_PERIOD2_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B2;
    sbit  LOW_PERIOD3_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B3;
    sbit  LOW_PERIOD4_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B4;
    sbit  LOW_PERIOD5_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B5;
    sbit  LOW_PERIOD6_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B6;
    sbit  LOW_PERIOD7_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B7;
    sbit  HIGH_PERIOD8_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B8;
    sbit  HIGH_PERIOD9_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B9;
    sbit  HIGH_PERIOD10_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B10;
    sbit  HIGH_PERIOD11_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B11;
    sbit  HIGH_PERIOD12_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B12;
    sbit  HIGH_PERIOD13_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B13;
    sbit  HIGH_PERIOD14_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B14;
    sbit  HIGH_PERIOD15_SMB1_INST_BUS_CLOCK_bit at SMB1_INST_BUS_CLOCK.B15;

sfr far unsigned short   volatile SMB1_INST_BLOCK_ID   absolute 0x40004430;
    sbit  ID0_SMB1_INST_BLOCK_ID_bit at SMB1_INST_BLOCK_ID.B0;
    sbit  ID1_SMB1_INST_BLOCK_ID_bit at SMB1_INST_BLOCK_ID.B1;
    sbit  ID2_SMB1_INST_BLOCK_ID_bit at SMB1_INST_BLOCK_ID.B2;
    sbit  ID3_SMB1_INST_BLOCK_ID_bit at SMB1_INST_BLOCK_ID.B3;
    sbit  ID4_SMB1_INST_BLOCK_ID_bit at SMB1_INST_BLOCK_ID.B4;
    sbit  ID5_SMB1_INST_BLOCK_ID_bit at SMB1_INST_BLOCK_ID.B5;
    sbit  ID6_SMB1_INST_BLOCK_ID_bit at SMB1_INST_BLOCK_ID.B6;
    sbit  ID7_SMB1_INST_BLOCK_ID_bit at SMB1_INST_BLOCK_ID.B7;

sfr far unsigned short   volatile SMB1_INST_REVISION   absolute 0x40004434;
    sbit  REVISION0_SMB1_INST_REVISION_bit at SMB1_INST_REVISION.B0;
    sbit  REVISION1_SMB1_INST_REVISION_bit at SMB1_INST_REVISION.B1;
    sbit  REVISION2_SMB1_INST_REVISION_bit at SMB1_INST_REVISION.B2;
    sbit  REVISION3_SMB1_INST_REVISION_bit at SMB1_INST_REVISION.B3;
    sbit  REVISION4_SMB1_INST_REVISION_bit at SMB1_INST_REVISION.B4;
    sbit  REVISION5_SMB1_INST_REVISION_bit at SMB1_INST_REVISION.B5;
    sbit  REVISION6_SMB1_INST_REVISION_bit at SMB1_INST_REVISION.B6;
    sbit  REVISION7_SMB1_INST_REVISION_bit at SMB1_INST_REVISION.B7;

sfr far unsigned long   volatile SMB1_INST_BIT_BANG_CONTROL absolute 0x40004438;
    sbit  BBEN_SMB1_INST_BIT_BANG_CONTROL_bit at SMB1_INST_BIT_BANG_CONTROL.B0;
    sbit  CLDIR_SMB1_INST_BIT_BANG_CONTROL_bit at SMB1_INST_BIT_BANG_CONTROL.B1;
    sbit  DADIR_SMB1_INST_BIT_BANG_CONTROL_bit at SMB1_INST_BIT_BANG_CONTROL.B2;
    sbit  BBCLK_SMB1_INST_BIT_BANG_CONTROL_bit at SMB1_INST_BIT_BANG_CONTROL.B3;
    sbit  BBDAT_SMB1_INST_BIT_BANG_CONTROL_bit at SMB1_INST_BIT_BANG_CONTROL.B4;
    sbit  BBCLKI_SMB1_INST_BIT_BANG_CONTROL_bit at SMB1_INST_BIT_BANG_CONTROL.B5;
    sbit  BBDATI_SMB1_INST_BIT_BANG_CONTROL_bit at SMB1_INST_BIT_BANG_CONTROL.B6;

sfr far unsigned short   volatile SMB1_INST_TEST       absolute 0x4000443C;
    sbit  TEST0_SMB1_INST_TEST_bit at SMB1_INST_TEST.B0;
    sbit  TEST1_SMB1_INST_TEST_bit at SMB1_INST_TEST.B1;
    sbit  TEST2_SMB1_INST_TEST_bit at SMB1_INST_TEST.B2;
    sbit  TEST3_SMB1_INST_TEST_bit at SMB1_INST_TEST.B3;
    sbit  TEST4_SMB1_INST_TEST_bit at SMB1_INST_TEST.B4;
    sbit  TEST5_SMB1_INST_TEST_bit at SMB1_INST_TEST.B5;
    sbit  TEST6_SMB1_INST_TEST_bit at SMB1_INST_TEST.B6;
    sbit  TEST7_SMB1_INST_TEST_bit at SMB1_INST_TEST.B7;

sfr far unsigned long   volatile SMB1_INST_DATA_TIMING absolute 0x40004440;
    sbit  DATA_HOLD0_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B0;
    sbit  DATA_HOLD1_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B1;
    sbit  DATA_HOLD2_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B2;
    sbit  DATA_HOLD3_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B3;
    sbit  DATA_HOLD4_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B4;
    sbit  DATA_HOLD5_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B5;
    sbit  DATA_HOLD6_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B6;
    sbit  DATA_HOLD7_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B7;
    sbit  RESTART_SETUP8_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B8;
    sbit  RESTART_SETUP9_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B9;
    sbit  RESTART_SETUP10_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B10;
    sbit  RESTART_SETUP11_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B11;
    sbit  RESTART_SETUP12_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B12;
    sbit  RESTART_SETUP13_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B13;
    sbit  RESTART_SETUP14_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B14;
    sbit  RESTART_SETUP15_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B15;
    sbit  STOP_SETUP16_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B16;
    sbit  STOP_SETUP17_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B17;
    sbit  STOP_SETUP18_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B18;
    sbit  STOP_SETUP19_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B19;
    sbit  STOP_SETUP20_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B20;
    sbit  STOP_SETUP21_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B21;
    sbit  STOP_SETUP22_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B22;
    sbit  STOP_SETUP23_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B23;
    sbit  FIRST_START_HOLD24_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B24;
    sbit  FIRST_START_HOLD25_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B25;
    sbit  FIRST_START_HOLD26_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B26;
    sbit  FIRST_START_HOLD27_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B27;
    sbit  FIRST_START_HOLD28_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B28;
    sbit  FIRST_START_HOLD29_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B29;
    sbit  FIRST_START_HOLD30_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B30;
    sbit  FIRST_START_HOLD31_SMB1_INST_DATA_TIMING_bit at SMB1_INST_DATA_TIMING.B31;

sfr far unsigned long   volatile SMB1_INST_TIME_OUT_SCALING absolute 0x40004444;
    sbit  CLOCK_HIGH_TIME_OUT0_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B0;
    sbit  CLOCK_HIGH_TIME_OUT1_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B1;
    sbit  CLOCK_HIGH_TIME_OUT2_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B2;
    sbit  CLOCK_HIGH_TIME_OUT3_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B3;
    sbit  CLOCK_HIGH_TIME_OUT4_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B4;
    sbit  CLOCK_HIGH_TIME_OUT5_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B5;
    sbit  CLOCK_HIGH_TIME_OUT6_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B6;
    sbit  CLOCK_HIGH_TIME_OUT7_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B7;
    sbit  SLAVE_CUM_TIME_OUT8_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B8;
    sbit  SLAVE_CUM_TIME_OUT9_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B9;
    sbit  SLAVE_CUM_TIME_OUT10_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B10;
    sbit  SLAVE_CUM_TIME_OUT11_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B11;
    sbit  SLAVE_CUM_TIME_OUT12_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B12;
    sbit  SLAVE_CUM_TIME_OUT13_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B13;
    sbit  SLAVE_CUM_TIME_OUT14_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B14;
    sbit  SLAVE_CUM_TIME_OUT15_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B15;
    sbit  MASTER_CUM_TIME_OUT16_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B16;
    sbit  MASTER_CUM_TIME_OUT17_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B17;
    sbit  MASTER_CUM_TIME_OUT18_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B18;
    sbit  MASTER_CUM_TIME_OUT19_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B19;
    sbit  MASTER_CUM_TIME_OUT20_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B20;
    sbit  MASTER_CUM_TIME_OUT21_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B21;
    sbit  MASTER_CUM_TIME_OUT22_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B22;
    sbit  MASTER_CUM_TIME_OUT23_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B23;
    sbit  BUS_IDLE_MIN24_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B24;
    sbit  BUS_IDLE_MIN25_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B25;
    sbit  BUS_IDLE_MIN26_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B26;
    sbit  BUS_IDLE_MIN27_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B27;
    sbit  BUS_IDLE_MIN28_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B28;
    sbit  BUS_IDLE_MIN29_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B29;
    sbit  BUS_IDLE_MIN30_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B30;
    sbit  BUS_IDLE_MIN31_SMB1_INST_TIME_OUT_SCALING_bit at SMB1_INST_TIME_OUT_SCALING.B31;

sfr far unsigned long   volatile SMB1_INST_SLAVE_TRANSMIT_BUFFER absolute 0x40004448;
    sbit  SLAVE_TRANSMIT_BUFFER0_SMB1_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB1_INST_SLAVE_TRANSMIT_BUFFER.B0;
    sbit  SLAVE_TRANSMIT_BUFFER1_SMB1_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB1_INST_SLAVE_TRANSMIT_BUFFER.B1;
    sbit  SLAVE_TRANSMIT_BUFFER2_SMB1_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB1_INST_SLAVE_TRANSMIT_BUFFER.B2;
    sbit  SLAVE_TRANSMIT_BUFFER3_SMB1_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB1_INST_SLAVE_TRANSMIT_BUFFER.B3;
    sbit  SLAVE_TRANSMIT_BUFFER4_SMB1_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB1_INST_SLAVE_TRANSMIT_BUFFER.B4;
    sbit  SLAVE_TRANSMIT_BUFFER5_SMB1_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB1_INST_SLAVE_TRANSMIT_BUFFER.B5;
    sbit  SLAVE_TRANSMIT_BUFFER6_SMB1_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB1_INST_SLAVE_TRANSMIT_BUFFER.B6;
    sbit  SLAVE_TRANSMIT_BUFFER7_SMB1_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB1_INST_SLAVE_TRANSMIT_BUFFER.B7;

sfr far unsigned long   volatile SMB1_INST_SLAVE_RECEIVE_BUFFER absolute 0x4000444C;
    sbit  SLAVE_RECEIVE_BUFFER0_SMB1_INST_SLAVE_RECEIVE_BUFFER_bit at SMB1_INST_SLAVE_RECEIVE_BUFFER.B0;
    sbit  SLAVE_RECEIVE_BUFFER1_SMB1_INST_SLAVE_RECEIVE_BUFFER_bit at SMB1_INST_SLAVE_RECEIVE_BUFFER.B1;
    sbit  SLAVE_RECEIVE_BUFFER2_SMB1_INST_SLAVE_RECEIVE_BUFFER_bit at SMB1_INST_SLAVE_RECEIVE_BUFFER.B2;
    sbit  SLAVE_RECEIVE_BUFFER3_SMB1_INST_SLAVE_RECEIVE_BUFFER_bit at SMB1_INST_SLAVE_RECEIVE_BUFFER.B3;
    sbit  SLAVE_RECEIVE_BUFFER4_SMB1_INST_SLAVE_RECEIVE_BUFFER_bit at SMB1_INST_SLAVE_RECEIVE_BUFFER.B4;
    sbit  SLAVE_RECEIVE_BUFFER5_SMB1_INST_SLAVE_RECEIVE_BUFFER_bit at SMB1_INST_SLAVE_RECEIVE_BUFFER.B5;
    sbit  SLAVE_RECEIVE_BUFFER6_SMB1_INST_SLAVE_RECEIVE_BUFFER_bit at SMB1_INST_SLAVE_RECEIVE_BUFFER.B6;
    sbit  SLAVE_RECEIVE_BUFFER7_SMB1_INST_SLAVE_RECEIVE_BUFFER_bit at SMB1_INST_SLAVE_RECEIVE_BUFFER.B7;

sfr far unsigned long   volatile SMB1_INST_MASTER_TRANSMIT_BUFER absolute 0x40004450;
    sbit  MASTER_TRANSMIT_BUFFER0_SMB1_INST_MASTER_TRANSMIT_BUFER_bit at SMB1_INST_MASTER_TRANSMIT_BUFER.B0;
    sbit  MASTER_TRANSMIT_BUFFER1_SMB1_INST_MASTER_TRANSMIT_BUFER_bit at SMB1_INST_MASTER_TRANSMIT_BUFER.B1;
    sbit  MASTER_TRANSMIT_BUFFER2_SMB1_INST_MASTER_TRANSMIT_BUFER_bit at SMB1_INST_MASTER_TRANSMIT_BUFER.B2;
    sbit  MASTER_TRANSMIT_BUFFER3_SMB1_INST_MASTER_TRANSMIT_BUFER_bit at SMB1_INST_MASTER_TRANSMIT_BUFER.B3;
    sbit  MASTER_TRANSMIT_BUFFER4_SMB1_INST_MASTER_TRANSMIT_BUFER_bit at SMB1_INST_MASTER_TRANSMIT_BUFER.B4;
    sbit  MASTER_TRANSMIT_BUFFER5_SMB1_INST_MASTER_TRANSMIT_BUFER_bit at SMB1_INST_MASTER_TRANSMIT_BUFER.B5;
    sbit  MASTER_TRANSMIT_BUFFER6_SMB1_INST_MASTER_TRANSMIT_BUFER_bit at SMB1_INST_MASTER_TRANSMIT_BUFER.B6;
    sbit  MASTER_TRANSMIT_BUFFER7_SMB1_INST_MASTER_TRANSMIT_BUFER_bit at SMB1_INST_MASTER_TRANSMIT_BUFER.B7;

sfr far unsigned long   volatile SMB1_INST_MASTER_RECEIVE_BUFFER absolute 0x40004454;
    sbit  MASTER_RECEIVE_BUFFER0_SMB1_INST_MASTER_RECEIVE_BUFFER_bit at SMB1_INST_MASTER_RECEIVE_BUFFER.B0;
    sbit  MASTER_RECEIVE_BUFFER1_SMB1_INST_MASTER_RECEIVE_BUFFER_bit at SMB1_INST_MASTER_RECEIVE_BUFFER.B1;
    sbit  MASTER_RECEIVE_BUFFER2_SMB1_INST_MASTER_RECEIVE_BUFFER_bit at SMB1_INST_MASTER_RECEIVE_BUFFER.B2;
    sbit  MASTER_RECEIVE_BUFFER3_SMB1_INST_MASTER_RECEIVE_BUFFER_bit at SMB1_INST_MASTER_RECEIVE_BUFFER.B3;
    sbit  MASTER_RECEIVE_BUFFER4_SMB1_INST_MASTER_RECEIVE_BUFFER_bit at SMB1_INST_MASTER_RECEIVE_BUFFER.B4;
    sbit  MASTER_RECEIVE_BUFFER5_SMB1_INST_MASTER_RECEIVE_BUFFER_bit at SMB1_INST_MASTER_RECEIVE_BUFFER.B5;
    sbit  MASTER_RECEIVE_BUFFER6_SMB1_INST_MASTER_RECEIVE_BUFFER_bit at SMB1_INST_MASTER_RECEIVE_BUFFER.B6;
    sbit  MASTER_RECEIVE_BUFFER7_SMB1_INST_MASTER_RECEIVE_BUFFER_bit at SMB1_INST_MASTER_RECEIVE_BUFFER.B7;

sfr far unsigned long   volatile SMB1_INST_WAKE_STATUS absolute 0x40004460;
    sbit  START_BIT_DETECTION_SMB1_INST_WAKE_STATUS_bit at SMB1_INST_WAKE_STATUS.B0;

sfr far unsigned long   volatile SMB1_INST_WAKE_ENABLE absolute 0x40004464;
    sbit  START_DETECT_INT_EN_SMB1_INST_WAKE_ENABLE_bit at SMB1_INST_WAKE_ENABLE.B0;

sfr far unsigned long   volatile SMB2_INST_CONTROL    absolute 0x40004800;
    sbit  ACK_SMB2_INST_CONTROL_bit at SMB2_INST_CONTROL.B0;
    sbit  STO_SMB2_INST_CONTROL_bit at SMB2_INST_CONTROL.B1;
    sbit  STA_SMB2_INST_CONTROL_bit at SMB2_INST_CONTROL.B2;
    sbit  ENI_SMB2_INST_CONTROL_bit at SMB2_INST_CONTROL.B3;
    sbit  ESO_SMB2_INST_CONTROL_bit at SMB2_INST_CONTROL.B6;
    sbit  PIN_SMB2_INST_CONTROL_bit at SMB2_INST_CONTROL.B7;

sfr far unsigned long   volatile SMB2_INST_STATUS     absolute 0x40004800;
    sbit  NBB_SMB2_INST_STATUS_bit at SMB2_INST_STATUS.B0;
    sbit  LAB_SMB2_INST_STATUS_bit at SMB2_INST_STATUS.B1;
    sbit  AAS_SMB2_INST_STATUS_bit at SMB2_INST_STATUS.B2;
    sbit  LRB_AD0_SMB2_INST_STATUS_bit at SMB2_INST_STATUS.B3;
    sbit  BER_SMB2_INST_STATUS_bit at SMB2_INST_STATUS.B4;
    sbit  STS_SMB2_INST_STATUS_bit at SMB2_INST_STATUS.B5;
    sbit  SAD_SMB2_INST_STATUS_bit at SMB2_INST_STATUS.B6;
    sbit  PIN_SMB2_INST_STATUS_bit at SMB2_INST_STATUS.B7;

sfr far unsigned long   volatile SMB2_INST_OWN        absolute 0x40004804;
    sbit  OWN_ADDRESS_10_SMB2_INST_OWN_bit at SMB2_INST_OWN.B0;
    sbit  OWN_ADDRESS_11_SMB2_INST_OWN_bit at SMB2_INST_OWN.B1;
    sbit  OWN_ADDRESS_12_SMB2_INST_OWN_bit at SMB2_INST_OWN.B2;
    sbit  OWN_ADDRESS_13_SMB2_INST_OWN_bit at SMB2_INST_OWN.B3;
    sbit  OWN_ADDRESS_14_SMB2_INST_OWN_bit at SMB2_INST_OWN.B4;
    sbit  OWN_ADDRESS_15_SMB2_INST_OWN_bit at SMB2_INST_OWN.B5;
    sbit  OWN_ADDRESS_16_SMB2_INST_OWN_bit at SMB2_INST_OWN.B6;
    sbit  OWN_ADDRESS_28_SMB2_INST_OWN_bit at SMB2_INST_OWN.B8;
    sbit  OWN_ADDRESS_29_SMB2_INST_OWN_bit at SMB2_INST_OWN.B9;
    sbit  OWN_ADDRESS_210_SMB2_INST_OWN_bit at SMB2_INST_OWN.B10;
    sbit  OWN_ADDRESS_211_SMB2_INST_OWN_bit at SMB2_INST_OWN.B11;
    sbit  OWN_ADDRESS_212_SMB2_INST_OWN_bit at SMB2_INST_OWN.B12;
    sbit  OWN_ADDRESS_213_SMB2_INST_OWN_bit at SMB2_INST_OWN.B13;
    sbit  OWN_ADDRESS_214_SMB2_INST_OWN_bit at SMB2_INST_OWN.B14;

sfr far unsigned short   volatile SMB2_INST_DATA_REG   absolute 0x40004808;
sfr far unsigned long   volatile SMB2_INST_MASTER_COMMAND absolute 0x4000480C;
    sbit  MRUN_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B0;
    sbit  MPROCEED_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B1;
    sbit  START0_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B8;
    sbit  STARTN_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B9;
    sbit  STOP_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B10;
    sbit  PEC_TERM_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B11;
    sbit  READM_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B12;
    sbit  READ_PEC_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B13;
    sbit  WRITE_COUNT16_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B16;
    sbit  WRITE_COUNT17_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B17;
    sbit  WRITE_COUNT18_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B18;
    sbit  WRITE_COUNT19_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B19;
    sbit  WRITE_COUNT20_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B20;
    sbit  WRITE_COUNT21_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B21;
    sbit  WRITE_COUNT22_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B22;
    sbit  WRITE_COUNT23_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B23;
    sbit  READ_COUNT24_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B24;
    sbit  READ_COUNT25_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B25;
    sbit  READ_COUNT26_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B26;
    sbit  READ_COUNT27_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B27;
    sbit  READ_COUNT28_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B28;
    sbit  READ_COUNT29_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B29;
    sbit  READ_COUNT30_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B30;
    sbit  READ_COUNT31_SMB2_INST_MASTER_COMMAND_bit at SMB2_INST_MASTER_COMMAND.B31;

sfr far unsigned long   volatile SMB2_INST_SLAVE_COMMAND absolute 0x40004810;
    sbit  SRUN_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B0;
    sbit  SPROCEED_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B1;
    sbit  SLAVE_PEC_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B2;
    sbit  SLAVE_WRITECOUNT8_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B8;
    sbit  SLAVE_WRITECOUNT9_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B9;
    sbit  SLAVE_WRITECOUNT10_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B10;
    sbit  SLAVE_WRITECOUNT11_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B11;
    sbit  SLAVE_WRITECOUNT12_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B12;
    sbit  SLAVE_WRITECOUNT13_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B13;
    sbit  SLAVE_WRITECOUNT14_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B14;
    sbit  SLAVE_WRITECOUNT15_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B15;
    sbit  SLAVE_READCOUNT16_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B16;
    sbit  SLAVE_READCOUNT17_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B17;
    sbit  SLAVE_READCOUNT18_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B18;
    sbit  SLAVE_READCOUNT19_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B19;
    sbit  SLAVE_READCOUNT20_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B20;
    sbit  SLAVE_READCOUNT21_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B21;
    sbit  SLAVE_READCOUNT22_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B22;
    sbit  SLAVE_READCOUNT23_SMB2_INST_SLAVE_COMMAND_bit at SMB2_INST_SLAVE_COMMAND.B23;

sfr far unsigned long   volatile SMB2_INST_PEC        absolute 0x40004814;
    sbit  PEC0_SMB2_INST_PEC_bit at SMB2_INST_PEC.B0;
    sbit  PEC1_SMB2_INST_PEC_bit at SMB2_INST_PEC.B1;
    sbit  PEC2_SMB2_INST_PEC_bit at SMB2_INST_PEC.B2;
    sbit  PEC3_SMB2_INST_PEC_bit at SMB2_INST_PEC.B3;
    sbit  PEC4_SMB2_INST_PEC_bit at SMB2_INST_PEC.B4;
    sbit  PEC5_SMB2_INST_PEC_bit at SMB2_INST_PEC.B5;
    sbit  PEC6_SMB2_INST_PEC_bit at SMB2_INST_PEC.B6;
    sbit  PEC7_SMB2_INST_PEC_bit at SMB2_INST_PEC.B7;

sfr far unsigned long   volatile SMB2_INST_REPEATED_START_HOLD_TIME absolute 0x40004818;
    sbit  RPT_START_HOLD_TIME0_SMB2_INST_REPEATED_START_HOLD_TIME_bit at SMB2_INST_REPEATED_START_HOLD_TIME.B0;
    sbit  RPT_START_HOLD_TIME1_SMB2_INST_REPEATED_START_HOLD_TIME_bit at SMB2_INST_REPEATED_START_HOLD_TIME.B1;
    sbit  RPT_START_HOLD_TIME2_SMB2_INST_REPEATED_START_HOLD_TIME_bit at SMB2_INST_REPEATED_START_HOLD_TIME.B2;
    sbit  RPT_START_HOLD_TIME3_SMB2_INST_REPEATED_START_HOLD_TIME_bit at SMB2_INST_REPEATED_START_HOLD_TIME.B3;
    sbit  RPT_START_HOLD_TIME4_SMB2_INST_REPEATED_START_HOLD_TIME_bit at SMB2_INST_REPEATED_START_HOLD_TIME.B4;
    sbit  RPT_START_HOLD_TIME5_SMB2_INST_REPEATED_START_HOLD_TIME_bit at SMB2_INST_REPEATED_START_HOLD_TIME.B5;
    sbit  RPT_START_HOLD_TIME6_SMB2_INST_REPEATED_START_HOLD_TIME_bit at SMB2_INST_REPEATED_START_HOLD_TIME.B6;
    sbit  RPT_START_HOLD_TIME7_SMB2_INST_REPEATED_START_HOLD_TIME_bit at SMB2_INST_REPEATED_START_HOLD_TIME.B7;

sfr far unsigned long   volatile SMB2_INST_COMPLETION absolute 0x40004820;
    sbit  DTEN_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B2;
    sbit  MCEN_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B3;
    sbit  SCEN_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B4;
    sbit  BIDEN_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B5;
    sbit  TIMERR_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B6;
    sbit  DTO_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B8;
    sbit  MCTO_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B9;
    sbit  SCTO_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B10;
    sbit  CHDL_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B11;
    sbit  CHDH_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B12;
    sbit  BER_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B13;
    sbit  LAB_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B14;
    sbit  SNAKR_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B16;
    sbit  STR_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B17;
    sbit  SPROT_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B19;
    sbit  REPEAT_READ_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B20;
    sbit  REPEAT_WRITE_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B21;
    sbit  MNAKX_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B24;
    sbit  MTR_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B25;
    sbit  IDLE_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B29;
    sbit  MDONE_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B30;
    sbit  SDONE_SMB2_INST_COMPLETION_bit at SMB2_INST_COMPLETION.B31;

sfr far unsigned long   volatile SMB2_INST_IDLE_SCALING absolute 0x40004824;
    sbit  FAIR_BUS_IDLE_MIN0_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B0;
    sbit  FAIR_BUS_IDLE_MIN1_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B1;
    sbit  FAIR_BUS_IDLE_MIN2_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B2;
    sbit  FAIR_BUS_IDLE_MIN3_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B3;
    sbit  FAIR_BUS_IDLE_MIN4_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B4;
    sbit  FAIR_BUS_IDLE_MIN5_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B5;
    sbit  FAIR_BUS_IDLE_MIN6_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B6;
    sbit  FAIR_BUS_IDLE_MIN7_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B7;
    sbit  FAIR_BUS_IDLE_MIN8_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B8;
    sbit  FAIR_BUS_IDLE_MIN9_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B9;
    sbit  FAIR_BUS_IDLE_MIN10_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B10;
    sbit  FAIR_BUS_IDLE_MIN11_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B11;
    sbit  FAIR_IDLE_DELAY16_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B16;
    sbit  FAIR_IDLE_DELAY17_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B17;
    sbit  FAIR_IDLE_DELAY18_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B18;
    sbit  FAIR_IDLE_DELAY19_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B19;
    sbit  FAIR_IDLE_DELAY20_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B20;
    sbit  FAIR_IDLE_DELAY21_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B21;
    sbit  FAIR_IDLE_DELAY22_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B22;
    sbit  FAIR_IDLE_DELAY23_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B23;
    sbit  FAIR_IDLE_DELAY24_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B24;
    sbit  FAIR_IDLE_DELAY25_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B25;
    sbit  FAIR_IDLE_DELAY26_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B26;
    sbit  FAIR_IDLE_DELAY27_SMB2_INST_IDLE_SCALING_bit at SMB2_INST_IDLE_SCALING.B27;

sfr far unsigned long   volatile SMB2_INST_CONFIGURATION absolute 0x40004828;
    sbit  PORT_SEL0_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B0;
    sbit  PORT_SEL1_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B1;
    sbit  PORT_SEL2_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B2;
    sbit  PORT_SEL3_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B3;
    sbit  TCEN_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B4;
    sbit  SLOW_CLOCK_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B5;
    sbit  TEST_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B6;
    sbit  PECEN_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B7;
    sbit  FEN_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B8;
    sbit  RESET_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B9;
    sbit  ENAB_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B10;
    sbit  DSA_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B11;
    sbit  FAIR_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B12;
    sbit  TEST0_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B13;
    sbit  GC_DIS_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B14;
    sbit  FLUSH_SXBUF_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B16;
    sbit  FLUSH_SRBUF_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B17;
    sbit  FLUSH_MXBUF_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B18;
    sbit  FLUSH_MRBUF_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B19;
    sbit  EN_AAS_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B28;
    sbit  ENIDI_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B29;
    sbit  ENMI_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B30;
    sbit  ENSI_SMB2_INST_CONFIGURATION_bit at SMB2_INST_CONFIGURATION.B31;

sfr far unsigned long   volatile SMB2_INST_BUS_CLOCK  absolute 0x4000482C;
    sbit  LOW_PERIOD0_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B0;
    sbit  LOW_PERIOD1_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B1;
    sbit  LOW_PERIOD2_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B2;
    sbit  LOW_PERIOD3_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B3;
    sbit  LOW_PERIOD4_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B4;
    sbit  LOW_PERIOD5_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B5;
    sbit  LOW_PERIOD6_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B6;
    sbit  LOW_PERIOD7_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B7;
    sbit  HIGH_PERIOD8_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B8;
    sbit  HIGH_PERIOD9_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B9;
    sbit  HIGH_PERIOD10_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B10;
    sbit  HIGH_PERIOD11_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B11;
    sbit  HIGH_PERIOD12_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B12;
    sbit  HIGH_PERIOD13_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B13;
    sbit  HIGH_PERIOD14_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B14;
    sbit  HIGH_PERIOD15_SMB2_INST_BUS_CLOCK_bit at SMB2_INST_BUS_CLOCK.B15;

sfr far unsigned short   volatile SMB2_INST_BLOCK_ID   absolute 0x40004830;
    sbit  ID0_SMB2_INST_BLOCK_ID_bit at SMB2_INST_BLOCK_ID.B0;
    sbit  ID1_SMB2_INST_BLOCK_ID_bit at SMB2_INST_BLOCK_ID.B1;
    sbit  ID2_SMB2_INST_BLOCK_ID_bit at SMB2_INST_BLOCK_ID.B2;
    sbit  ID3_SMB2_INST_BLOCK_ID_bit at SMB2_INST_BLOCK_ID.B3;
    sbit  ID4_SMB2_INST_BLOCK_ID_bit at SMB2_INST_BLOCK_ID.B4;
    sbit  ID5_SMB2_INST_BLOCK_ID_bit at SMB2_INST_BLOCK_ID.B5;
    sbit  ID6_SMB2_INST_BLOCK_ID_bit at SMB2_INST_BLOCK_ID.B6;
    sbit  ID7_SMB2_INST_BLOCK_ID_bit at SMB2_INST_BLOCK_ID.B7;

sfr far unsigned short   volatile SMB2_INST_REVISION   absolute 0x40004834;
    sbit  REVISION0_SMB2_INST_REVISION_bit at SMB2_INST_REVISION.B0;
    sbit  REVISION1_SMB2_INST_REVISION_bit at SMB2_INST_REVISION.B1;
    sbit  REVISION2_SMB2_INST_REVISION_bit at SMB2_INST_REVISION.B2;
    sbit  REVISION3_SMB2_INST_REVISION_bit at SMB2_INST_REVISION.B3;
    sbit  REVISION4_SMB2_INST_REVISION_bit at SMB2_INST_REVISION.B4;
    sbit  REVISION5_SMB2_INST_REVISION_bit at SMB2_INST_REVISION.B5;
    sbit  REVISION6_SMB2_INST_REVISION_bit at SMB2_INST_REVISION.B6;
    sbit  REVISION7_SMB2_INST_REVISION_bit at SMB2_INST_REVISION.B7;

sfr far unsigned long   volatile SMB2_INST_BIT_BANG_CONTROL absolute 0x40004838;
    sbit  BBEN_SMB2_INST_BIT_BANG_CONTROL_bit at SMB2_INST_BIT_BANG_CONTROL.B0;
    sbit  CLDIR_SMB2_INST_BIT_BANG_CONTROL_bit at SMB2_INST_BIT_BANG_CONTROL.B1;
    sbit  DADIR_SMB2_INST_BIT_BANG_CONTROL_bit at SMB2_INST_BIT_BANG_CONTROL.B2;
    sbit  BBCLK_SMB2_INST_BIT_BANG_CONTROL_bit at SMB2_INST_BIT_BANG_CONTROL.B3;
    sbit  BBDAT_SMB2_INST_BIT_BANG_CONTROL_bit at SMB2_INST_BIT_BANG_CONTROL.B4;
    sbit  BBCLKI_SMB2_INST_BIT_BANG_CONTROL_bit at SMB2_INST_BIT_BANG_CONTROL.B5;
    sbit  BBDATI_SMB2_INST_BIT_BANG_CONTROL_bit at SMB2_INST_BIT_BANG_CONTROL.B6;

sfr far unsigned short   volatile SMB2_INST_TEST       absolute 0x4000483C;
    sbit  TEST0_SMB2_INST_TEST_bit at SMB2_INST_TEST.B0;
    sbit  TEST1_SMB2_INST_TEST_bit at SMB2_INST_TEST.B1;
    sbit  TEST2_SMB2_INST_TEST_bit at SMB2_INST_TEST.B2;
    sbit  TEST3_SMB2_INST_TEST_bit at SMB2_INST_TEST.B3;
    sbit  TEST4_SMB2_INST_TEST_bit at SMB2_INST_TEST.B4;
    sbit  TEST5_SMB2_INST_TEST_bit at SMB2_INST_TEST.B5;
    sbit  TEST6_SMB2_INST_TEST_bit at SMB2_INST_TEST.B6;
    sbit  TEST7_SMB2_INST_TEST_bit at SMB2_INST_TEST.B7;

sfr far unsigned long   volatile SMB2_INST_DATA_TIMING absolute 0x40004840;
    sbit  DATA_HOLD0_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B0;
    sbit  DATA_HOLD1_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B1;
    sbit  DATA_HOLD2_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B2;
    sbit  DATA_HOLD3_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B3;
    sbit  DATA_HOLD4_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B4;
    sbit  DATA_HOLD5_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B5;
    sbit  DATA_HOLD6_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B6;
    sbit  DATA_HOLD7_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B7;
    sbit  RESTART_SETUP8_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B8;
    sbit  RESTART_SETUP9_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B9;
    sbit  RESTART_SETUP10_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B10;
    sbit  RESTART_SETUP11_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B11;
    sbit  RESTART_SETUP12_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B12;
    sbit  RESTART_SETUP13_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B13;
    sbit  RESTART_SETUP14_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B14;
    sbit  RESTART_SETUP15_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B15;
    sbit  STOP_SETUP16_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B16;
    sbit  STOP_SETUP17_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B17;
    sbit  STOP_SETUP18_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B18;
    sbit  STOP_SETUP19_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B19;
    sbit  STOP_SETUP20_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B20;
    sbit  STOP_SETUP21_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B21;
    sbit  STOP_SETUP22_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B22;
    sbit  STOP_SETUP23_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B23;
    sbit  FIRST_START_HOLD24_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B24;
    sbit  FIRST_START_HOLD25_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B25;
    sbit  FIRST_START_HOLD26_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B26;
    sbit  FIRST_START_HOLD27_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B27;
    sbit  FIRST_START_HOLD28_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B28;
    sbit  FIRST_START_HOLD29_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B29;
    sbit  FIRST_START_HOLD30_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B30;
    sbit  FIRST_START_HOLD31_SMB2_INST_DATA_TIMING_bit at SMB2_INST_DATA_TIMING.B31;

sfr far unsigned long   volatile SMB2_INST_TIME_OUT_SCALING absolute 0x40004844;
    sbit  CLOCK_HIGH_TIME_OUT0_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B0;
    sbit  CLOCK_HIGH_TIME_OUT1_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B1;
    sbit  CLOCK_HIGH_TIME_OUT2_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B2;
    sbit  CLOCK_HIGH_TIME_OUT3_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B3;
    sbit  CLOCK_HIGH_TIME_OUT4_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B4;
    sbit  CLOCK_HIGH_TIME_OUT5_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B5;
    sbit  CLOCK_HIGH_TIME_OUT6_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B6;
    sbit  CLOCK_HIGH_TIME_OUT7_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B7;
    sbit  SLAVE_CUM_TIME_OUT8_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B8;
    sbit  SLAVE_CUM_TIME_OUT9_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B9;
    sbit  SLAVE_CUM_TIME_OUT10_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B10;
    sbit  SLAVE_CUM_TIME_OUT11_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B11;
    sbit  SLAVE_CUM_TIME_OUT12_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B12;
    sbit  SLAVE_CUM_TIME_OUT13_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B13;
    sbit  SLAVE_CUM_TIME_OUT14_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B14;
    sbit  SLAVE_CUM_TIME_OUT15_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B15;
    sbit  MASTER_CUM_TIME_OUT16_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B16;
    sbit  MASTER_CUM_TIME_OUT17_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B17;
    sbit  MASTER_CUM_TIME_OUT18_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B18;
    sbit  MASTER_CUM_TIME_OUT19_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B19;
    sbit  MASTER_CUM_TIME_OUT20_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B20;
    sbit  MASTER_CUM_TIME_OUT21_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B21;
    sbit  MASTER_CUM_TIME_OUT22_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B22;
    sbit  MASTER_CUM_TIME_OUT23_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B23;
    sbit  BUS_IDLE_MIN24_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B24;
    sbit  BUS_IDLE_MIN25_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B25;
    sbit  BUS_IDLE_MIN26_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B26;
    sbit  BUS_IDLE_MIN27_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B27;
    sbit  BUS_IDLE_MIN28_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B28;
    sbit  BUS_IDLE_MIN29_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B29;
    sbit  BUS_IDLE_MIN30_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B30;
    sbit  BUS_IDLE_MIN31_SMB2_INST_TIME_OUT_SCALING_bit at SMB2_INST_TIME_OUT_SCALING.B31;

sfr far unsigned long   volatile SMB2_INST_SLAVE_TRANSMIT_BUFFER absolute 0x40004848;
    sbit  SLAVE_TRANSMIT_BUFFER0_SMB2_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB2_INST_SLAVE_TRANSMIT_BUFFER.B0;
    sbit  SLAVE_TRANSMIT_BUFFER1_SMB2_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB2_INST_SLAVE_TRANSMIT_BUFFER.B1;
    sbit  SLAVE_TRANSMIT_BUFFER2_SMB2_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB2_INST_SLAVE_TRANSMIT_BUFFER.B2;
    sbit  SLAVE_TRANSMIT_BUFFER3_SMB2_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB2_INST_SLAVE_TRANSMIT_BUFFER.B3;
    sbit  SLAVE_TRANSMIT_BUFFER4_SMB2_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB2_INST_SLAVE_TRANSMIT_BUFFER.B4;
    sbit  SLAVE_TRANSMIT_BUFFER5_SMB2_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB2_INST_SLAVE_TRANSMIT_BUFFER.B5;
    sbit  SLAVE_TRANSMIT_BUFFER6_SMB2_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB2_INST_SLAVE_TRANSMIT_BUFFER.B6;
    sbit  SLAVE_TRANSMIT_BUFFER7_SMB2_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB2_INST_SLAVE_TRANSMIT_BUFFER.B7;

sfr far unsigned long   volatile SMB2_INST_SLAVE_RECEIVE_BUFFER absolute 0x4000484C;
    sbit  SLAVE_RECEIVE_BUFFER0_SMB2_INST_SLAVE_RECEIVE_BUFFER_bit at SMB2_INST_SLAVE_RECEIVE_BUFFER.B0;
    sbit  SLAVE_RECEIVE_BUFFER1_SMB2_INST_SLAVE_RECEIVE_BUFFER_bit at SMB2_INST_SLAVE_RECEIVE_BUFFER.B1;
    sbit  SLAVE_RECEIVE_BUFFER2_SMB2_INST_SLAVE_RECEIVE_BUFFER_bit at SMB2_INST_SLAVE_RECEIVE_BUFFER.B2;
    sbit  SLAVE_RECEIVE_BUFFER3_SMB2_INST_SLAVE_RECEIVE_BUFFER_bit at SMB2_INST_SLAVE_RECEIVE_BUFFER.B3;
    sbit  SLAVE_RECEIVE_BUFFER4_SMB2_INST_SLAVE_RECEIVE_BUFFER_bit at SMB2_INST_SLAVE_RECEIVE_BUFFER.B4;
    sbit  SLAVE_RECEIVE_BUFFER5_SMB2_INST_SLAVE_RECEIVE_BUFFER_bit at SMB2_INST_SLAVE_RECEIVE_BUFFER.B5;
    sbit  SLAVE_RECEIVE_BUFFER6_SMB2_INST_SLAVE_RECEIVE_BUFFER_bit at SMB2_INST_SLAVE_RECEIVE_BUFFER.B6;
    sbit  SLAVE_RECEIVE_BUFFER7_SMB2_INST_SLAVE_RECEIVE_BUFFER_bit at SMB2_INST_SLAVE_RECEIVE_BUFFER.B7;

sfr far unsigned long   volatile SMB2_INST_MASTER_TRANSMIT_BUFER absolute 0x40004850;
    sbit  MASTER_TRANSMIT_BUFFER0_SMB2_INST_MASTER_TRANSMIT_BUFER_bit at SMB2_INST_MASTER_TRANSMIT_BUFER.B0;
    sbit  MASTER_TRANSMIT_BUFFER1_SMB2_INST_MASTER_TRANSMIT_BUFER_bit at SMB2_INST_MASTER_TRANSMIT_BUFER.B1;
    sbit  MASTER_TRANSMIT_BUFFER2_SMB2_INST_MASTER_TRANSMIT_BUFER_bit at SMB2_INST_MASTER_TRANSMIT_BUFER.B2;
    sbit  MASTER_TRANSMIT_BUFFER3_SMB2_INST_MASTER_TRANSMIT_BUFER_bit at SMB2_INST_MASTER_TRANSMIT_BUFER.B3;
    sbit  MASTER_TRANSMIT_BUFFER4_SMB2_INST_MASTER_TRANSMIT_BUFER_bit at SMB2_INST_MASTER_TRANSMIT_BUFER.B4;
    sbit  MASTER_TRANSMIT_BUFFER5_SMB2_INST_MASTER_TRANSMIT_BUFER_bit at SMB2_INST_MASTER_TRANSMIT_BUFER.B5;
    sbit  MASTER_TRANSMIT_BUFFER6_SMB2_INST_MASTER_TRANSMIT_BUFER_bit at SMB2_INST_MASTER_TRANSMIT_BUFER.B6;
    sbit  MASTER_TRANSMIT_BUFFER7_SMB2_INST_MASTER_TRANSMIT_BUFER_bit at SMB2_INST_MASTER_TRANSMIT_BUFER.B7;

sfr far unsigned long   volatile SMB2_INST_MASTER_RECEIVE_BUFFER absolute 0x40004854;
    sbit  MASTER_RECEIVE_BUFFER0_SMB2_INST_MASTER_RECEIVE_BUFFER_bit at SMB2_INST_MASTER_RECEIVE_BUFFER.B0;
    sbit  MASTER_RECEIVE_BUFFER1_SMB2_INST_MASTER_RECEIVE_BUFFER_bit at SMB2_INST_MASTER_RECEIVE_BUFFER.B1;
    sbit  MASTER_RECEIVE_BUFFER2_SMB2_INST_MASTER_RECEIVE_BUFFER_bit at SMB2_INST_MASTER_RECEIVE_BUFFER.B2;
    sbit  MASTER_RECEIVE_BUFFER3_SMB2_INST_MASTER_RECEIVE_BUFFER_bit at SMB2_INST_MASTER_RECEIVE_BUFFER.B3;
    sbit  MASTER_RECEIVE_BUFFER4_SMB2_INST_MASTER_RECEIVE_BUFFER_bit at SMB2_INST_MASTER_RECEIVE_BUFFER.B4;
    sbit  MASTER_RECEIVE_BUFFER5_SMB2_INST_MASTER_RECEIVE_BUFFER_bit at SMB2_INST_MASTER_RECEIVE_BUFFER.B5;
    sbit  MASTER_RECEIVE_BUFFER6_SMB2_INST_MASTER_RECEIVE_BUFFER_bit at SMB2_INST_MASTER_RECEIVE_BUFFER.B6;
    sbit  MASTER_RECEIVE_BUFFER7_SMB2_INST_MASTER_RECEIVE_BUFFER_bit at SMB2_INST_MASTER_RECEIVE_BUFFER.B7;

sfr far unsigned long   volatile SMB2_INST_WAKE_STATUS absolute 0x40004860;
    sbit  START_BIT_DETECTION_SMB2_INST_WAKE_STATUS_bit at SMB2_INST_WAKE_STATUS.B0;

sfr far unsigned long   volatile SMB2_INST_WAKE_ENABLE absolute 0x40004864;
    sbit  START_DETECT_INT_EN_SMB2_INST_WAKE_ENABLE_bit at SMB2_INST_WAKE_ENABLE.B0;

sfr far unsigned long   volatile SMB3_INST_CONTROL    absolute 0x40004C00;
    sbit  ACK_SMB3_INST_CONTROL_bit at SMB3_INST_CONTROL.B0;
    sbit  STO_SMB3_INST_CONTROL_bit at SMB3_INST_CONTROL.B1;
    sbit  STA_SMB3_INST_CONTROL_bit at SMB3_INST_CONTROL.B2;
    sbit  ENI_SMB3_INST_CONTROL_bit at SMB3_INST_CONTROL.B3;
    sbit  ESO_SMB3_INST_CONTROL_bit at SMB3_INST_CONTROL.B6;
    sbit  PIN_SMB3_INST_CONTROL_bit at SMB3_INST_CONTROL.B7;

sfr far unsigned long   volatile SMB3_INST_STATUS     absolute 0x40004C00;
    sbit  NBB_SMB3_INST_STATUS_bit at SMB3_INST_STATUS.B0;
    sbit  LAB_SMB3_INST_STATUS_bit at SMB3_INST_STATUS.B1;
    sbit  AAS_SMB3_INST_STATUS_bit at SMB3_INST_STATUS.B2;
    sbit  LRB_AD0_SMB3_INST_STATUS_bit at SMB3_INST_STATUS.B3;
    sbit  BER_SMB3_INST_STATUS_bit at SMB3_INST_STATUS.B4;
    sbit  STS_SMB3_INST_STATUS_bit at SMB3_INST_STATUS.B5;
    sbit  SAD_SMB3_INST_STATUS_bit at SMB3_INST_STATUS.B6;
    sbit  PIN_SMB3_INST_STATUS_bit at SMB3_INST_STATUS.B7;

sfr far unsigned long   volatile SMB3_INST_OWN        absolute 0x40004C04;
    sbit  OWN_ADDRESS_10_SMB3_INST_OWN_bit at SMB3_INST_OWN.B0;
    sbit  OWN_ADDRESS_11_SMB3_INST_OWN_bit at SMB3_INST_OWN.B1;
    sbit  OWN_ADDRESS_12_SMB3_INST_OWN_bit at SMB3_INST_OWN.B2;
    sbit  OWN_ADDRESS_13_SMB3_INST_OWN_bit at SMB3_INST_OWN.B3;
    sbit  OWN_ADDRESS_14_SMB3_INST_OWN_bit at SMB3_INST_OWN.B4;
    sbit  OWN_ADDRESS_15_SMB3_INST_OWN_bit at SMB3_INST_OWN.B5;
    sbit  OWN_ADDRESS_16_SMB3_INST_OWN_bit at SMB3_INST_OWN.B6;
    sbit  OWN_ADDRESS_28_SMB3_INST_OWN_bit at SMB3_INST_OWN.B8;
    sbit  OWN_ADDRESS_29_SMB3_INST_OWN_bit at SMB3_INST_OWN.B9;
    sbit  OWN_ADDRESS_210_SMB3_INST_OWN_bit at SMB3_INST_OWN.B10;
    sbit  OWN_ADDRESS_211_SMB3_INST_OWN_bit at SMB3_INST_OWN.B11;
    sbit  OWN_ADDRESS_212_SMB3_INST_OWN_bit at SMB3_INST_OWN.B12;
    sbit  OWN_ADDRESS_213_SMB3_INST_OWN_bit at SMB3_INST_OWN.B13;
    sbit  OWN_ADDRESS_214_SMB3_INST_OWN_bit at SMB3_INST_OWN.B14;

sfr far unsigned short   volatile SMB3_INST_DATA_REG   absolute 0x40004C08;
sfr far unsigned long   volatile SMB3_INST_MASTER_COMMAND absolute 0x40004C0C;
    sbit  MRUN_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B0;
    sbit  MPROCEED_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B1;
    sbit  START0_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B8;
    sbit  STARTN_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B9;
    sbit  STOP_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B10;
    sbit  PEC_TERM_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B11;
    sbit  READM_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B12;
    sbit  READ_PEC_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B13;
    sbit  WRITE_COUNT16_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B16;
    sbit  WRITE_COUNT17_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B17;
    sbit  WRITE_COUNT18_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B18;
    sbit  WRITE_COUNT19_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B19;
    sbit  WRITE_COUNT20_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B20;
    sbit  WRITE_COUNT21_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B21;
    sbit  WRITE_COUNT22_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B22;
    sbit  WRITE_COUNT23_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B23;
    sbit  READ_COUNT24_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B24;
    sbit  READ_COUNT25_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B25;
    sbit  READ_COUNT26_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B26;
    sbit  READ_COUNT27_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B27;
    sbit  READ_COUNT28_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B28;
    sbit  READ_COUNT29_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B29;
    sbit  READ_COUNT30_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B30;
    sbit  READ_COUNT31_SMB3_INST_MASTER_COMMAND_bit at SMB3_INST_MASTER_COMMAND.B31;

sfr far unsigned long   volatile SMB3_INST_SLAVE_COMMAND absolute 0x40004C10;
    sbit  SRUN_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B0;
    sbit  SPROCEED_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B1;
    sbit  SLAVE_PEC_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B2;
    sbit  SLAVE_WRITECOUNT8_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B8;
    sbit  SLAVE_WRITECOUNT9_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B9;
    sbit  SLAVE_WRITECOUNT10_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B10;
    sbit  SLAVE_WRITECOUNT11_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B11;
    sbit  SLAVE_WRITECOUNT12_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B12;
    sbit  SLAVE_WRITECOUNT13_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B13;
    sbit  SLAVE_WRITECOUNT14_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B14;
    sbit  SLAVE_WRITECOUNT15_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B15;
    sbit  SLAVE_READCOUNT16_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B16;
    sbit  SLAVE_READCOUNT17_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B17;
    sbit  SLAVE_READCOUNT18_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B18;
    sbit  SLAVE_READCOUNT19_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B19;
    sbit  SLAVE_READCOUNT20_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B20;
    sbit  SLAVE_READCOUNT21_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B21;
    sbit  SLAVE_READCOUNT22_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B22;
    sbit  SLAVE_READCOUNT23_SMB3_INST_SLAVE_COMMAND_bit at SMB3_INST_SLAVE_COMMAND.B23;

sfr far unsigned long   volatile SMB3_INST_PEC        absolute 0x40004C14;
    sbit  PEC0_SMB3_INST_PEC_bit at SMB3_INST_PEC.B0;
    sbit  PEC1_SMB3_INST_PEC_bit at SMB3_INST_PEC.B1;
    sbit  PEC2_SMB3_INST_PEC_bit at SMB3_INST_PEC.B2;
    sbit  PEC3_SMB3_INST_PEC_bit at SMB3_INST_PEC.B3;
    sbit  PEC4_SMB3_INST_PEC_bit at SMB3_INST_PEC.B4;
    sbit  PEC5_SMB3_INST_PEC_bit at SMB3_INST_PEC.B5;
    sbit  PEC6_SMB3_INST_PEC_bit at SMB3_INST_PEC.B6;
    sbit  PEC7_SMB3_INST_PEC_bit at SMB3_INST_PEC.B7;

sfr far unsigned long   volatile SMB3_INST_REPEATED_START_HOLD_TIME absolute 0x40004C18;
    sbit  RPT_START_HOLD_TIME0_SMB3_INST_REPEATED_START_HOLD_TIME_bit at SMB3_INST_REPEATED_START_HOLD_TIME.B0;
    sbit  RPT_START_HOLD_TIME1_SMB3_INST_REPEATED_START_HOLD_TIME_bit at SMB3_INST_REPEATED_START_HOLD_TIME.B1;
    sbit  RPT_START_HOLD_TIME2_SMB3_INST_REPEATED_START_HOLD_TIME_bit at SMB3_INST_REPEATED_START_HOLD_TIME.B2;
    sbit  RPT_START_HOLD_TIME3_SMB3_INST_REPEATED_START_HOLD_TIME_bit at SMB3_INST_REPEATED_START_HOLD_TIME.B3;
    sbit  RPT_START_HOLD_TIME4_SMB3_INST_REPEATED_START_HOLD_TIME_bit at SMB3_INST_REPEATED_START_HOLD_TIME.B4;
    sbit  RPT_START_HOLD_TIME5_SMB3_INST_REPEATED_START_HOLD_TIME_bit at SMB3_INST_REPEATED_START_HOLD_TIME.B5;
    sbit  RPT_START_HOLD_TIME6_SMB3_INST_REPEATED_START_HOLD_TIME_bit at SMB3_INST_REPEATED_START_HOLD_TIME.B6;
    sbit  RPT_START_HOLD_TIME7_SMB3_INST_REPEATED_START_HOLD_TIME_bit at SMB3_INST_REPEATED_START_HOLD_TIME.B7;

sfr far unsigned long   volatile SMB3_INST_COMPLETION absolute 0x40004C20;
    sbit  DTEN_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B2;
    sbit  MCEN_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B3;
    sbit  SCEN_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B4;
    sbit  BIDEN_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B5;
    sbit  TIMERR_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B6;
    sbit  DTO_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B8;
    sbit  MCTO_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B9;
    sbit  SCTO_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B10;
    sbit  CHDL_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B11;
    sbit  CHDH_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B12;
    sbit  BER_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B13;
    sbit  LAB_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B14;
    sbit  SNAKR_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B16;
    sbit  STR_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B17;
    sbit  SPROT_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B19;
    sbit  REPEAT_READ_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B20;
    sbit  REPEAT_WRITE_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B21;
    sbit  MNAKX_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B24;
    sbit  MTR_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B25;
    sbit  IDLE_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B29;
    sbit  MDONE_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B30;
    sbit  SDONE_SMB3_INST_COMPLETION_bit at SMB3_INST_COMPLETION.B31;

sfr far unsigned long   volatile SMB3_INST_IDLE_SCALING absolute 0x40004C24;
    sbit  FAIR_BUS_IDLE_MIN0_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B0;
    sbit  FAIR_BUS_IDLE_MIN1_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B1;
    sbit  FAIR_BUS_IDLE_MIN2_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B2;
    sbit  FAIR_BUS_IDLE_MIN3_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B3;
    sbit  FAIR_BUS_IDLE_MIN4_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B4;
    sbit  FAIR_BUS_IDLE_MIN5_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B5;
    sbit  FAIR_BUS_IDLE_MIN6_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B6;
    sbit  FAIR_BUS_IDLE_MIN7_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B7;
    sbit  FAIR_BUS_IDLE_MIN8_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B8;
    sbit  FAIR_BUS_IDLE_MIN9_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B9;
    sbit  FAIR_BUS_IDLE_MIN10_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B10;
    sbit  FAIR_BUS_IDLE_MIN11_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B11;
    sbit  FAIR_IDLE_DELAY16_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B16;
    sbit  FAIR_IDLE_DELAY17_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B17;
    sbit  FAIR_IDLE_DELAY18_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B18;
    sbit  FAIR_IDLE_DELAY19_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B19;
    sbit  FAIR_IDLE_DELAY20_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B20;
    sbit  FAIR_IDLE_DELAY21_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B21;
    sbit  FAIR_IDLE_DELAY22_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B22;
    sbit  FAIR_IDLE_DELAY23_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B23;
    sbit  FAIR_IDLE_DELAY24_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B24;
    sbit  FAIR_IDLE_DELAY25_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B25;
    sbit  FAIR_IDLE_DELAY26_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B26;
    sbit  FAIR_IDLE_DELAY27_SMB3_INST_IDLE_SCALING_bit at SMB3_INST_IDLE_SCALING.B27;

sfr far unsigned long   volatile SMB3_INST_CONFIGURATION absolute 0x40004C28;
    sbit  PORT_SEL0_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B0;
    sbit  PORT_SEL1_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B1;
    sbit  PORT_SEL2_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B2;
    sbit  PORT_SEL3_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B3;
    sbit  TCEN_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B4;
    sbit  SLOW_CLOCK_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B5;
    sbit  TEST_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B6;
    sbit  PECEN_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B7;
    sbit  FEN_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B8;
    sbit  RESET_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B9;
    sbit  ENAB_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B10;
    sbit  DSA_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B11;
    sbit  FAIR_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B12;
    sbit  TEST0_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B13;
    sbit  GC_DIS_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B14;
    sbit  FLUSH_SXBUF_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B16;
    sbit  FLUSH_SRBUF_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B17;
    sbit  FLUSH_MXBUF_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B18;
    sbit  FLUSH_MRBUF_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B19;
    sbit  EN_AAS_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B28;
    sbit  ENIDI_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B29;
    sbit  ENMI_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B30;
    sbit  ENSI_SMB3_INST_CONFIGURATION_bit at SMB3_INST_CONFIGURATION.B31;

sfr far unsigned long   volatile SMB3_INST_BUS_CLOCK  absolute 0x40004C2C;
    sbit  LOW_PERIOD0_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B0;
    sbit  LOW_PERIOD1_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B1;
    sbit  LOW_PERIOD2_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B2;
    sbit  LOW_PERIOD3_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B3;
    sbit  LOW_PERIOD4_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B4;
    sbit  LOW_PERIOD5_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B5;
    sbit  LOW_PERIOD6_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B6;
    sbit  LOW_PERIOD7_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B7;
    sbit  HIGH_PERIOD8_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B8;
    sbit  HIGH_PERIOD9_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B9;
    sbit  HIGH_PERIOD10_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B10;
    sbit  HIGH_PERIOD11_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B11;
    sbit  HIGH_PERIOD12_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B12;
    sbit  HIGH_PERIOD13_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B13;
    sbit  HIGH_PERIOD14_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B14;
    sbit  HIGH_PERIOD15_SMB3_INST_BUS_CLOCK_bit at SMB3_INST_BUS_CLOCK.B15;

sfr far unsigned short   volatile SMB3_INST_BLOCK_ID   absolute 0x40004C30;
    sbit  ID0_SMB3_INST_BLOCK_ID_bit at SMB3_INST_BLOCK_ID.B0;
    sbit  ID1_SMB3_INST_BLOCK_ID_bit at SMB3_INST_BLOCK_ID.B1;
    sbit  ID2_SMB3_INST_BLOCK_ID_bit at SMB3_INST_BLOCK_ID.B2;
    sbit  ID3_SMB3_INST_BLOCK_ID_bit at SMB3_INST_BLOCK_ID.B3;
    sbit  ID4_SMB3_INST_BLOCK_ID_bit at SMB3_INST_BLOCK_ID.B4;
    sbit  ID5_SMB3_INST_BLOCK_ID_bit at SMB3_INST_BLOCK_ID.B5;
    sbit  ID6_SMB3_INST_BLOCK_ID_bit at SMB3_INST_BLOCK_ID.B6;
    sbit  ID7_SMB3_INST_BLOCK_ID_bit at SMB3_INST_BLOCK_ID.B7;

sfr far unsigned short   volatile SMB3_INST_REVISION   absolute 0x40004C34;
    sbit  REVISION0_SMB3_INST_REVISION_bit at SMB3_INST_REVISION.B0;
    sbit  REVISION1_SMB3_INST_REVISION_bit at SMB3_INST_REVISION.B1;
    sbit  REVISION2_SMB3_INST_REVISION_bit at SMB3_INST_REVISION.B2;
    sbit  REVISION3_SMB3_INST_REVISION_bit at SMB3_INST_REVISION.B3;
    sbit  REVISION4_SMB3_INST_REVISION_bit at SMB3_INST_REVISION.B4;
    sbit  REVISION5_SMB3_INST_REVISION_bit at SMB3_INST_REVISION.B5;
    sbit  REVISION6_SMB3_INST_REVISION_bit at SMB3_INST_REVISION.B6;
    sbit  REVISION7_SMB3_INST_REVISION_bit at SMB3_INST_REVISION.B7;

sfr far unsigned long   volatile SMB3_INST_BIT_BANG_CONTROL absolute 0x40004C38;
    sbit  BBEN_SMB3_INST_BIT_BANG_CONTROL_bit at SMB3_INST_BIT_BANG_CONTROL.B0;
    sbit  CLDIR_SMB3_INST_BIT_BANG_CONTROL_bit at SMB3_INST_BIT_BANG_CONTROL.B1;
    sbit  DADIR_SMB3_INST_BIT_BANG_CONTROL_bit at SMB3_INST_BIT_BANG_CONTROL.B2;
    sbit  BBCLK_SMB3_INST_BIT_BANG_CONTROL_bit at SMB3_INST_BIT_BANG_CONTROL.B3;
    sbit  BBDAT_SMB3_INST_BIT_BANG_CONTROL_bit at SMB3_INST_BIT_BANG_CONTROL.B4;
    sbit  BBCLKI_SMB3_INST_BIT_BANG_CONTROL_bit at SMB3_INST_BIT_BANG_CONTROL.B5;
    sbit  BBDATI_SMB3_INST_BIT_BANG_CONTROL_bit at SMB3_INST_BIT_BANG_CONTROL.B6;

sfr far unsigned short   volatile SMB3_INST_TEST       absolute 0x40004C3C;
    sbit  TEST0_SMB3_INST_TEST_bit at SMB3_INST_TEST.B0;
    sbit  TEST1_SMB3_INST_TEST_bit at SMB3_INST_TEST.B1;
    sbit  TEST2_SMB3_INST_TEST_bit at SMB3_INST_TEST.B2;
    sbit  TEST3_SMB3_INST_TEST_bit at SMB3_INST_TEST.B3;
    sbit  TEST4_SMB3_INST_TEST_bit at SMB3_INST_TEST.B4;
    sbit  TEST5_SMB3_INST_TEST_bit at SMB3_INST_TEST.B5;
    sbit  TEST6_SMB3_INST_TEST_bit at SMB3_INST_TEST.B6;
    sbit  TEST7_SMB3_INST_TEST_bit at SMB3_INST_TEST.B7;

sfr far unsigned long   volatile SMB3_INST_DATA_TIMING absolute 0x40004C40;
    sbit  DATA_HOLD0_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B0;
    sbit  DATA_HOLD1_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B1;
    sbit  DATA_HOLD2_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B2;
    sbit  DATA_HOLD3_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B3;
    sbit  DATA_HOLD4_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B4;
    sbit  DATA_HOLD5_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B5;
    sbit  DATA_HOLD6_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B6;
    sbit  DATA_HOLD7_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B7;
    sbit  RESTART_SETUP8_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B8;
    sbit  RESTART_SETUP9_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B9;
    sbit  RESTART_SETUP10_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B10;
    sbit  RESTART_SETUP11_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B11;
    sbit  RESTART_SETUP12_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B12;
    sbit  RESTART_SETUP13_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B13;
    sbit  RESTART_SETUP14_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B14;
    sbit  RESTART_SETUP15_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B15;
    sbit  STOP_SETUP16_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B16;
    sbit  STOP_SETUP17_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B17;
    sbit  STOP_SETUP18_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B18;
    sbit  STOP_SETUP19_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B19;
    sbit  STOP_SETUP20_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B20;
    sbit  STOP_SETUP21_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B21;
    sbit  STOP_SETUP22_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B22;
    sbit  STOP_SETUP23_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B23;
    sbit  FIRST_START_HOLD24_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B24;
    sbit  FIRST_START_HOLD25_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B25;
    sbit  FIRST_START_HOLD26_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B26;
    sbit  FIRST_START_HOLD27_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B27;
    sbit  FIRST_START_HOLD28_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B28;
    sbit  FIRST_START_HOLD29_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B29;
    sbit  FIRST_START_HOLD30_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B30;
    sbit  FIRST_START_HOLD31_SMB3_INST_DATA_TIMING_bit at SMB3_INST_DATA_TIMING.B31;

sfr far unsigned long   volatile SMB3_INST_TIME_OUT_SCALING absolute 0x40004C44;
    sbit  CLOCK_HIGH_TIME_OUT0_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B0;
    sbit  CLOCK_HIGH_TIME_OUT1_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B1;
    sbit  CLOCK_HIGH_TIME_OUT2_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B2;
    sbit  CLOCK_HIGH_TIME_OUT3_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B3;
    sbit  CLOCK_HIGH_TIME_OUT4_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B4;
    sbit  CLOCK_HIGH_TIME_OUT5_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B5;
    sbit  CLOCK_HIGH_TIME_OUT6_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B6;
    sbit  CLOCK_HIGH_TIME_OUT7_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B7;
    sbit  SLAVE_CUM_TIME_OUT8_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B8;
    sbit  SLAVE_CUM_TIME_OUT9_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B9;
    sbit  SLAVE_CUM_TIME_OUT10_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B10;
    sbit  SLAVE_CUM_TIME_OUT11_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B11;
    sbit  SLAVE_CUM_TIME_OUT12_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B12;
    sbit  SLAVE_CUM_TIME_OUT13_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B13;
    sbit  SLAVE_CUM_TIME_OUT14_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B14;
    sbit  SLAVE_CUM_TIME_OUT15_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B15;
    sbit  MASTER_CUM_TIME_OUT16_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B16;
    sbit  MASTER_CUM_TIME_OUT17_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B17;
    sbit  MASTER_CUM_TIME_OUT18_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B18;
    sbit  MASTER_CUM_TIME_OUT19_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B19;
    sbit  MASTER_CUM_TIME_OUT20_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B20;
    sbit  MASTER_CUM_TIME_OUT21_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B21;
    sbit  MASTER_CUM_TIME_OUT22_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B22;
    sbit  MASTER_CUM_TIME_OUT23_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B23;
    sbit  BUS_IDLE_MIN24_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B24;
    sbit  BUS_IDLE_MIN25_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B25;
    sbit  BUS_IDLE_MIN26_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B26;
    sbit  BUS_IDLE_MIN27_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B27;
    sbit  BUS_IDLE_MIN28_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B28;
    sbit  BUS_IDLE_MIN29_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B29;
    sbit  BUS_IDLE_MIN30_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B30;
    sbit  BUS_IDLE_MIN31_SMB3_INST_TIME_OUT_SCALING_bit at SMB3_INST_TIME_OUT_SCALING.B31;

sfr far unsigned long   volatile SMB3_INST_SLAVE_TRANSMIT_BUFFER absolute 0x40004C48;
    sbit  SLAVE_TRANSMIT_BUFFER0_SMB3_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB3_INST_SLAVE_TRANSMIT_BUFFER.B0;
    sbit  SLAVE_TRANSMIT_BUFFER1_SMB3_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB3_INST_SLAVE_TRANSMIT_BUFFER.B1;
    sbit  SLAVE_TRANSMIT_BUFFER2_SMB3_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB3_INST_SLAVE_TRANSMIT_BUFFER.B2;
    sbit  SLAVE_TRANSMIT_BUFFER3_SMB3_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB3_INST_SLAVE_TRANSMIT_BUFFER.B3;
    sbit  SLAVE_TRANSMIT_BUFFER4_SMB3_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB3_INST_SLAVE_TRANSMIT_BUFFER.B4;
    sbit  SLAVE_TRANSMIT_BUFFER5_SMB3_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB3_INST_SLAVE_TRANSMIT_BUFFER.B5;
    sbit  SLAVE_TRANSMIT_BUFFER6_SMB3_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB3_INST_SLAVE_TRANSMIT_BUFFER.B6;
    sbit  SLAVE_TRANSMIT_BUFFER7_SMB3_INST_SLAVE_TRANSMIT_BUFFER_bit at SMB3_INST_SLAVE_TRANSMIT_BUFFER.B7;

sfr far unsigned long   volatile SMB3_INST_SLAVE_RECEIVE_BUFFER absolute 0x40004C4C;
    sbit  SLAVE_RECEIVE_BUFFER0_SMB3_INST_SLAVE_RECEIVE_BUFFER_bit at SMB3_INST_SLAVE_RECEIVE_BUFFER.B0;
    sbit  SLAVE_RECEIVE_BUFFER1_SMB3_INST_SLAVE_RECEIVE_BUFFER_bit at SMB3_INST_SLAVE_RECEIVE_BUFFER.B1;
    sbit  SLAVE_RECEIVE_BUFFER2_SMB3_INST_SLAVE_RECEIVE_BUFFER_bit at SMB3_INST_SLAVE_RECEIVE_BUFFER.B2;
    sbit  SLAVE_RECEIVE_BUFFER3_SMB3_INST_SLAVE_RECEIVE_BUFFER_bit at SMB3_INST_SLAVE_RECEIVE_BUFFER.B3;
    sbit  SLAVE_RECEIVE_BUFFER4_SMB3_INST_SLAVE_RECEIVE_BUFFER_bit at SMB3_INST_SLAVE_RECEIVE_BUFFER.B4;
    sbit  SLAVE_RECEIVE_BUFFER5_SMB3_INST_SLAVE_RECEIVE_BUFFER_bit at SMB3_INST_SLAVE_RECEIVE_BUFFER.B5;
    sbit  SLAVE_RECEIVE_BUFFER6_SMB3_INST_SLAVE_RECEIVE_BUFFER_bit at SMB3_INST_SLAVE_RECEIVE_BUFFER.B6;
    sbit  SLAVE_RECEIVE_BUFFER7_SMB3_INST_SLAVE_RECEIVE_BUFFER_bit at SMB3_INST_SLAVE_RECEIVE_BUFFER.B7;

sfr far unsigned long   volatile SMB3_INST_MASTER_TRANSMIT_BUFER absolute 0x40004C50;
    sbit  MASTER_TRANSMIT_BUFFER0_SMB3_INST_MASTER_TRANSMIT_BUFER_bit at SMB3_INST_MASTER_TRANSMIT_BUFER.B0;
    sbit  MASTER_TRANSMIT_BUFFER1_SMB3_INST_MASTER_TRANSMIT_BUFER_bit at SMB3_INST_MASTER_TRANSMIT_BUFER.B1;
    sbit  MASTER_TRANSMIT_BUFFER2_SMB3_INST_MASTER_TRANSMIT_BUFER_bit at SMB3_INST_MASTER_TRANSMIT_BUFER.B2;
    sbit  MASTER_TRANSMIT_BUFFER3_SMB3_INST_MASTER_TRANSMIT_BUFER_bit at SMB3_INST_MASTER_TRANSMIT_BUFER.B3;
    sbit  MASTER_TRANSMIT_BUFFER4_SMB3_INST_MASTER_TRANSMIT_BUFER_bit at SMB3_INST_MASTER_TRANSMIT_BUFER.B4;
    sbit  MASTER_TRANSMIT_BUFFER5_SMB3_INST_MASTER_TRANSMIT_BUFER_bit at SMB3_INST_MASTER_TRANSMIT_BUFER.B5;
    sbit  MASTER_TRANSMIT_BUFFER6_SMB3_INST_MASTER_TRANSMIT_BUFER_bit at SMB3_INST_MASTER_TRANSMIT_BUFER.B6;
    sbit  MASTER_TRANSMIT_BUFFER7_SMB3_INST_MASTER_TRANSMIT_BUFER_bit at SMB3_INST_MASTER_TRANSMIT_BUFER.B7;

sfr far unsigned long   volatile SMB3_INST_MASTER_RECEIVE_BUFFER absolute 0x40004C54;
    sbit  MASTER_RECEIVE_BUFFER0_SMB3_INST_MASTER_RECEIVE_BUFFER_bit at SMB3_INST_MASTER_RECEIVE_BUFFER.B0;
    sbit  MASTER_RECEIVE_BUFFER1_SMB3_INST_MASTER_RECEIVE_BUFFER_bit at SMB3_INST_MASTER_RECEIVE_BUFFER.B1;
    sbit  MASTER_RECEIVE_BUFFER2_SMB3_INST_MASTER_RECEIVE_BUFFER_bit at SMB3_INST_MASTER_RECEIVE_BUFFER.B2;
    sbit  MASTER_RECEIVE_BUFFER3_SMB3_INST_MASTER_RECEIVE_BUFFER_bit at SMB3_INST_MASTER_RECEIVE_BUFFER.B3;
    sbit  MASTER_RECEIVE_BUFFER4_SMB3_INST_MASTER_RECEIVE_BUFFER_bit at SMB3_INST_MASTER_RECEIVE_BUFFER.B4;
    sbit  MASTER_RECEIVE_BUFFER5_SMB3_INST_MASTER_RECEIVE_BUFFER_bit at SMB3_INST_MASTER_RECEIVE_BUFFER.B5;
    sbit  MASTER_RECEIVE_BUFFER6_SMB3_INST_MASTER_RECEIVE_BUFFER_bit at SMB3_INST_MASTER_RECEIVE_BUFFER.B6;
    sbit  MASTER_RECEIVE_BUFFER7_SMB3_INST_MASTER_RECEIVE_BUFFER_bit at SMB3_INST_MASTER_RECEIVE_BUFFER.B7;

sfr far unsigned long   volatile SMB3_INST_WAKE_STATUS absolute 0x40004C60;
    sbit  START_BIT_DETECTION_SMB3_INST_WAKE_STATUS_bit at SMB3_INST_WAKE_STATUS.B0;

sfr far unsigned long   volatile SMB3_INST_WAKE_ENABLE absolute 0x40004C64;
    sbit  START_DETECT_INT_EN_SMB3_INST_WAKE_ENABLE_bit at SMB3_INST_WAKE_ENABLE.B0;

sfr far unsigned long   volatile GP_SPI0_INST_ENABLE  absolute 0x40009400;
sfr far unsigned long   volatile GP_SPI0_INST_CONTROL absolute 0x40009404;
    const register unsigned short int LSBF = 0;
    sbit  LSBF_bit at GP_SPI0_INST_CONTROL.B0;
    const register unsigned short int BIOEN = 1;
    sbit  BIOEN_bit at GP_SPI0_INST_CONTROL.B1;
    const register unsigned short int SPDIN_SELECT2 = 2;
    sbit  SPDIN_SELECT2_bit at GP_SPI0_INST_CONTROL.B2;
    const register unsigned short int SPDIN_SELECT3 = 3;
    sbit  SPDIN_SELECT3_bit at GP_SPI0_INST_CONTROL.B3;
    sbit  SOFT_RESET_GP_SPI0_INST_CONTROL_bit at GP_SPI0_INST_CONTROL.B4;
    const register unsigned short int AUTO_READ = 5;
    sbit  AUTO_READ_bit at GP_SPI0_INST_CONTROL.B5;
    const register unsigned short int CE = 6;
    sbit  CE_bit at GP_SPI0_INST_CONTROL.B6;

sfr far unsigned long   volatile GP_SPI0_INST_STATUS  absolute 0x40009408;
    const register unsigned short int TXBE = 0;
    sbit  TXBE_bit at GP_SPI0_INST_STATUS.B0;
    const register unsigned short int RXBF = 1;
    sbit  RXBF_bit at GP_SPI0_INST_STATUS.B1;
    const register unsigned short int ACTIVE = 2;
    sbit  ACTIVE_bit at GP_SPI0_INST_STATUS.B2;

sfr far unsigned long   volatile GP_SPI0_INST_TX_DATA absolute 0x4000940C;
sfr far unsigned long   volatile GP_SPI0_INST_RX_DATA absolute 0x40009410;
sfr far unsigned long   volatile GP_SPI0_INST_CLOCK_CONTROL absolute 0x40009414;
    const register unsigned short int TCLKPH = 0;
    sbit  TCLKPH_bit at GP_SPI0_INST_CLOCK_CONTROL.B0;
    const register unsigned short int RCLKPH = 1;
    sbit  RCLKPH_bit at GP_SPI0_INST_CLOCK_CONTROL.B1;
    const register unsigned short int CLKPOL = 2;
    sbit  CLKPOL_bit at GP_SPI0_INST_CLOCK_CONTROL.B2;
    const register unsigned short int CLKSRC = 4;
    sbit  CLKSRC_bit at GP_SPI0_INST_CLOCK_CONTROL.B4;

sfr far unsigned long   volatile GP_SPI0_INST_CLOCK_GENERATOR absolute 0x40009418;
sfr far unsigned long   volatile QMSPI_INST_QMSPI_MODE absolute 0x40005400;
    sbit  ACTIVATE_QMSPI_INST_QMSPI_MODE_bit at QMSPI_INST_QMSPI_MODE.B0;
    sbit  SOFT_RESET_QMSPI_INST_QMSPI_MODE_bit at QMSPI_INST_QMSPI_MODE.B1;
    const register unsigned short int CPOL = 8;
    sbit  CPOL_bit at QMSPI_INST_QMSPI_MODE.B8;
    const register unsigned short int CHPA_MOSI = 9;
    sbit  CHPA_MOSI_bit at QMSPI_INST_QMSPI_MODE.B9;
    const register unsigned short int CHPA_MISO = 10;
    sbit  CHPA_MISO_bit at QMSPI_INST_QMSPI_MODE.B10;
    const register unsigned short int CLOCK_DIVIDE16 = 16;
    sbit  CLOCK_DIVIDE16_bit at QMSPI_INST_QMSPI_MODE.B16;
    const register unsigned short int CLOCK_DIVIDE17 = 17;
    sbit  CLOCK_DIVIDE17_bit at QMSPI_INST_QMSPI_MODE.B17;
    const register unsigned short int CLOCK_DIVIDE18 = 18;
    sbit  CLOCK_DIVIDE18_bit at QMSPI_INST_QMSPI_MODE.B18;
    const register unsigned short int CLOCK_DIVIDE19 = 19;
    sbit  CLOCK_DIVIDE19_bit at QMSPI_INST_QMSPI_MODE.B19;
    const register unsigned short int CLOCK_DIVIDE20 = 20;
    sbit  CLOCK_DIVIDE20_bit at QMSPI_INST_QMSPI_MODE.B20;
    const register unsigned short int CLOCK_DIVIDE21 = 21;
    sbit  CLOCK_DIVIDE21_bit at QMSPI_INST_QMSPI_MODE.B21;
    const register unsigned short int CLOCK_DIVIDE22 = 22;
    sbit  CLOCK_DIVIDE22_bit at QMSPI_INST_QMSPI_MODE.B22;
    const register unsigned short int CLOCK_DIVIDE23 = 23;
    sbit  CLOCK_DIVIDE23_bit at QMSPI_INST_QMSPI_MODE.B23;
    const register unsigned short int CLOCK_DIVIDE24 = 24;
    sbit  CLOCK_DIVIDE24_bit at QMSPI_INST_QMSPI_MODE.B24;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_CONTROL absolute 0x40005404;
    const register unsigned short int INTERFACE_MODE0 = 0;
    sbit  INTERFACE_MODE0_bit at QMSPI_INST_QMSPI_CONTROL.B0;
    const register unsigned short int INTERFACE_MODE1 = 1;
    sbit  INTERFACE_MODE1_bit at QMSPI_INST_QMSPI_CONTROL.B1;
    const register unsigned short int TX_TRANSFER_ENABLE2 = 2;
    sbit  TX_TRANSFER_ENABLE2_bit at QMSPI_INST_QMSPI_CONTROL.B2;
    const register unsigned short int TX_TRANSFER_ENABLE3 = 3;
    sbit  TX_TRANSFER_ENABLE3_bit at QMSPI_INST_QMSPI_CONTROL.B3;
    const register unsigned short int TX_DMA_ENABLE4 = 4;
    sbit  TX_DMA_ENABLE4_bit at QMSPI_INST_QMSPI_CONTROL.B4;
    const register unsigned short int TX_DMA_ENABLE5 = 5;
    sbit  TX_DMA_ENABLE5_bit at QMSPI_INST_QMSPI_CONTROL.B5;
    const register unsigned short int RX_TRANSFER_ENABLE = 6;
    sbit  RX_TRANSFER_ENABLE_bit at QMSPI_INST_QMSPI_CONTROL.B6;
    const register unsigned short int RX_DMA_ENABLE7 = 7;
    sbit  RX_DMA_ENABLE7_bit at QMSPI_INST_QMSPI_CONTROL.B7;
    const register unsigned short int RX_DMA_ENABLE8 = 8;
    sbit  RX_DMA_ENABLE8_bit at QMSPI_INST_QMSPI_CONTROL.B8;
    const register unsigned short int CLOSE_TRANSFER_ENABLE = 9;
    sbit  CLOSE_TRANSFER_ENABLE_bit at QMSPI_INST_QMSPI_CONTROL.B9;
    const register unsigned short int TRANSFER_UNITS10 = 10;
    sbit  TRANSFER_UNITS10_bit at QMSPI_INST_QMSPI_CONTROL.B10;
    const register unsigned short int TRANSFER_UNITS11 = 11;
    sbit  TRANSFER_UNITS11_bit at QMSPI_INST_QMSPI_CONTROL.B11;
    const register unsigned short int DESCRIPTION_BUFFER_POINTER12 = 12;
    sbit  DESCRIPTION_BUFFER_POINTER12_bit at QMSPI_INST_QMSPI_CONTROL.B12;
    const register unsigned short int DESCRIPTION_BUFFER_POINTER13 = 13;
    sbit  DESCRIPTION_BUFFER_POINTER13_bit at QMSPI_INST_QMSPI_CONTROL.B13;
    const register unsigned short int DESCRIPTION_BUFFER_POINTER14 = 14;
    sbit  DESCRIPTION_BUFFER_POINTER14_bit at QMSPI_INST_QMSPI_CONTROL.B14;
    const register unsigned short int DESCRIPTION_BUFFER_POINTER15 = 15;
    sbit  DESCRIPTION_BUFFER_POINTER15_bit at QMSPI_INST_QMSPI_CONTROL.B15;
    const register unsigned short int DESCRIPTION_BUFFER_ENABLE = 16;
    sbit  DESCRIPTION_BUFFER_ENABLE_bit at QMSPI_INST_QMSPI_CONTROL.B16;
    const register unsigned short int TRANSFER_LENGTH17 = 17;
    sbit  TRANSFER_LENGTH17_bit at QMSPI_INST_QMSPI_CONTROL.B17;
    const register unsigned short int TRANSFER_LENGTH18 = 18;
    sbit  TRANSFER_LENGTH18_bit at QMSPI_INST_QMSPI_CONTROL.B18;
    const register unsigned short int TRANSFER_LENGTH19 = 19;
    sbit  TRANSFER_LENGTH19_bit at QMSPI_INST_QMSPI_CONTROL.B19;
    const register unsigned short int TRANSFER_LENGTH20 = 20;
    sbit  TRANSFER_LENGTH20_bit at QMSPI_INST_QMSPI_CONTROL.B20;
    const register unsigned short int TRANSFER_LENGTH21 = 21;
    sbit  TRANSFER_LENGTH21_bit at QMSPI_INST_QMSPI_CONTROL.B21;
    const register unsigned short int TRANSFER_LENGTH22 = 22;
    sbit  TRANSFER_LENGTH22_bit at QMSPI_INST_QMSPI_CONTROL.B22;
    const register unsigned short int TRANSFER_LENGTH23 = 23;
    sbit  TRANSFER_LENGTH23_bit at QMSPI_INST_QMSPI_CONTROL.B23;
    const register unsigned short int TRANSFER_LENGTH24 = 24;
    sbit  TRANSFER_LENGTH24_bit at QMSPI_INST_QMSPI_CONTROL.B24;
    const register unsigned short int TRANSFER_LENGTH25 = 25;
    sbit  TRANSFER_LENGTH25_bit at QMSPI_INST_QMSPI_CONTROL.B25;
    const register unsigned short int TRANSFER_LENGTH26 = 26;
    sbit  TRANSFER_LENGTH26_bit at QMSPI_INST_QMSPI_CONTROL.B26;
    const register unsigned short int TRANSFER_LENGTH27 = 27;
    sbit  TRANSFER_LENGTH27_bit at QMSPI_INST_QMSPI_CONTROL.B27;
    const register unsigned short int TRANSFER_LENGTH28 = 28;
    sbit  TRANSFER_LENGTH28_bit at QMSPI_INST_QMSPI_CONTROL.B28;
    const register unsigned short int TRANSFER_LENGTH29 = 29;
    sbit  TRANSFER_LENGTH29_bit at QMSPI_INST_QMSPI_CONTROL.B29;
    const register unsigned short int TRANSFER_LENGTH30 = 30;
    sbit  TRANSFER_LENGTH30_bit at QMSPI_INST_QMSPI_CONTROL.B30;
    const register unsigned short int TRANSFER_LENGTH31 = 31;
    sbit  TRANSFER_LENGTH31_bit at QMSPI_INST_QMSPI_CONTROL.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_EXECUTE absolute 0x40005408;
    sbit  START_QMSPI_INST_QMSPI_EXECUTE_bit at QMSPI_INST_QMSPI_EXECUTE.B0;
    sbit  STOP_QMSPI_INST_QMSPI_EXECUTE_bit at QMSPI_INST_QMSPI_EXECUTE.B1;
    const register unsigned short int CLEAR_DATA_BUFFER = 2;
    sbit  CLEAR_DATA_BUFFER_bit at QMSPI_INST_QMSPI_EXECUTE.B2;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_INTERFACE_CONTROL absolute 0x4000540C;
    const register unsigned short int WRITE_PROTECT_OUT_VALUE = 0;
    sbit  WRITE_PROTECT_OUT_VALUE_bit at QMSPI_INST_QMSPI_INTERFACE_CONTROL.B0;
    const register unsigned short int WRITE_PROTECT_OUT_ENABLE = 1;
    sbit  WRITE_PROTECT_OUT_ENABLE_bit at QMSPI_INST_QMSPI_INTERFACE_CONTROL.B1;
    const register unsigned short int HOLD_OUT_VALUE = 2;
    sbit  HOLD_OUT_VALUE_bit at QMSPI_INST_QMSPI_INTERFACE_CONTROL.B2;
    const register unsigned short int HOLD_OUT_ENABLE = 3;
    sbit  HOLD_OUT_ENABLE_bit at QMSPI_INST_QMSPI_INTERFACE_CONTROL.B3;
    const register unsigned short int PULLDOWN_ON_NOT_SELECTED = 4;
    sbit  PULLDOWN_ON_NOT_SELECTED_bit at QMSPI_INST_QMSPI_INTERFACE_CONTROL.B4;
    const register unsigned short int PULLUP_ON_NOT_SELECTED = 5;
    sbit  PULLUP_ON_NOT_SELECTED_bit at QMSPI_INST_QMSPI_INTERFACE_CONTROL.B5;
    const register unsigned short int PULLDOWN_ON_NOT_DRIVEN = 6;
    sbit  PULLDOWN_ON_NOT_DRIVEN_bit at QMSPI_INST_QMSPI_INTERFACE_CONTROL.B6;
    const register unsigned short int PULLUP_ON_NOT_DRIVEN = 7;
    sbit  PULLUP_ON_NOT_DRIVEN_bit at QMSPI_INST_QMSPI_INTERFACE_CONTROL.B7;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_STATUS absolute 0x40005410;
    const register unsigned short int TRANSFER_COMPLETE = 0;
    sbit  TRANSFER_COMPLETE_bit at QMSPI_INST_QMSPI_STATUS.B0;
    const register unsigned short int DMA_COMPLETE = 1;
    sbit  DMA_COMPLETE_bit at QMSPI_INST_QMSPI_STATUS.B1;
    const register unsigned short int TRANSMIT_BUFFER_ERROR = 2;
    sbit  TRANSMIT_BUFFER_ERROR_bit at QMSPI_INST_QMSPI_STATUS.B2;
    const register unsigned short int RECEIVE_BUFFER_ERROR = 3;
    sbit  RECEIVE_BUFFER_ERROR_bit at QMSPI_INST_QMSPI_STATUS.B3;
    const register unsigned short int PROGRAMMING_ERROR = 4;
    sbit  PROGRAMMING_ERROR_bit at QMSPI_INST_QMSPI_STATUS.B4;
    const register unsigned short int TRANSMIT_BUFFER_FULL = 8;
    sbit  TRANSMIT_BUFFER_FULL_bit at QMSPI_INST_QMSPI_STATUS.B8;
    const register unsigned short int TRANSMIT_BUFFER_EMPTY = 9;
    sbit  TRANSMIT_BUFFER_EMPTY_bit at QMSPI_INST_QMSPI_STATUS.B9;
    const register unsigned short int TRANSMIT_BUFFER_REQUEST = 10;
    sbit  TRANSMIT_BUFFER_REQUEST_bit at QMSPI_INST_QMSPI_STATUS.B10;
    const register unsigned short int TRANSMIT_BUFFER_STALL = 11;
    sbit  TRANSMIT_BUFFER_STALL_bit at QMSPI_INST_QMSPI_STATUS.B11;
    const register unsigned short int RECEIVE_BUFFER_FULL = 12;
    sbit  RECEIVE_BUFFER_FULL_bit at QMSPI_INST_QMSPI_STATUS.B12;
    const register unsigned short int RECEIVE_BUFFER_EMPTY = 13;
    sbit  RECEIVE_BUFFER_EMPTY_bit at QMSPI_INST_QMSPI_STATUS.B13;
    const register unsigned short int RECEIVE_BUFFER_REQUEST = 14;
    sbit  RECEIVE_BUFFER_REQUEST_bit at QMSPI_INST_QMSPI_STATUS.B14;
    const register unsigned short int RECEIVE_BUFFER_STALL = 15;
    sbit  RECEIVE_BUFFER_STALL_bit at QMSPI_INST_QMSPI_STATUS.B15;
    const register unsigned short int TRANSFER_ACTIVE = 16;
    sbit  TRANSFER_ACTIVE_bit at QMSPI_INST_QMSPI_STATUS.B16;
    const register unsigned short int CURRENT_DESCRIPTION_BUFFER24 = 24;
    sbit  CURRENT_DESCRIPTION_BUFFER24_bit at QMSPI_INST_QMSPI_STATUS.B24;
    const register unsigned short int CURRENT_DESCRIPTION_BUFFER25 = 25;
    sbit  CURRENT_DESCRIPTION_BUFFER25_bit at QMSPI_INST_QMSPI_STATUS.B25;
    const register unsigned short int CURRENT_DESCRIPTION_BUFFER26 = 26;
    sbit  CURRENT_DESCRIPTION_BUFFER26_bit at QMSPI_INST_QMSPI_STATUS.B26;
    const register unsigned short int CURRENT_DESCRIPTION_BUFFER27 = 27;
    sbit  CURRENT_DESCRIPTION_BUFFER27_bit at QMSPI_INST_QMSPI_STATUS.B27;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS absolute 0x40005414;
    const register unsigned short int TRANSMIT_BUFFER_COUNT0 = 0;
    sbit  TRANSMIT_BUFFER_COUNT0_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B0;
    const register unsigned short int TRANSMIT_BUFFER_COUNT1 = 1;
    sbit  TRANSMIT_BUFFER_COUNT1_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B1;
    const register unsigned short int TRANSMIT_BUFFER_COUNT2 = 2;
    sbit  TRANSMIT_BUFFER_COUNT2_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B2;
    const register unsigned short int TRANSMIT_BUFFER_COUNT3 = 3;
    sbit  TRANSMIT_BUFFER_COUNT3_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B3;
    const register unsigned short int TRANSMIT_BUFFER_COUNT4 = 4;
    sbit  TRANSMIT_BUFFER_COUNT4_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B4;
    const register unsigned short int TRANSMIT_BUFFER_COUNT5 = 5;
    sbit  TRANSMIT_BUFFER_COUNT5_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B5;
    const register unsigned short int TRANSMIT_BUFFER_COUNT6 = 6;
    sbit  TRANSMIT_BUFFER_COUNT6_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B6;
    const register unsigned short int TRANSMIT_BUFFER_COUNT7 = 7;
    sbit  TRANSMIT_BUFFER_COUNT7_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B7;
    const register unsigned short int TRANSMIT_BUFFER_COUNT8 = 8;
    sbit  TRANSMIT_BUFFER_COUNT8_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B8;
    const register unsigned short int TRANSMIT_BUFFER_COUNT9 = 9;
    sbit  TRANSMIT_BUFFER_COUNT9_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B9;
    const register unsigned short int TRANSMIT_BUFFER_COUNT10 = 10;
    sbit  TRANSMIT_BUFFER_COUNT10_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B10;
    const register unsigned short int TRANSMIT_BUFFER_COUNT11 = 11;
    sbit  TRANSMIT_BUFFER_COUNT11_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B11;
    const register unsigned short int TRANSMIT_BUFFER_COUNT12 = 12;
    sbit  TRANSMIT_BUFFER_COUNT12_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B12;
    const register unsigned short int TRANSMIT_BUFFER_COUNT13 = 13;
    sbit  TRANSMIT_BUFFER_COUNT13_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B13;
    const register unsigned short int TRANSMIT_BUFFER_COUNT14 = 14;
    sbit  TRANSMIT_BUFFER_COUNT14_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B14;
    const register unsigned short int TRANSMIT_BUFFER_COUNT15 = 15;
    sbit  TRANSMIT_BUFFER_COUNT15_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B15;
    const register unsigned short int RECEIVE_BUFFER_COUNT16 = 16;
    sbit  RECEIVE_BUFFER_COUNT16_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B16;
    const register unsigned short int RECEIVE_BUFFER_COUNT17 = 17;
    sbit  RECEIVE_BUFFER_COUNT17_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B17;
    const register unsigned short int RECEIVE_BUFFER_COUNT18 = 18;
    sbit  RECEIVE_BUFFER_COUNT18_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B18;
    const register unsigned short int RECEIVE_BUFFER_COUNT19 = 19;
    sbit  RECEIVE_BUFFER_COUNT19_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B19;
    const register unsigned short int RECEIVE_BUFFER_COUNT20 = 20;
    sbit  RECEIVE_BUFFER_COUNT20_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B20;
    const register unsigned short int RECEIVE_BUFFER_COUNT21 = 21;
    sbit  RECEIVE_BUFFER_COUNT21_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B21;
    const register unsigned short int RECEIVE_BUFFER_COUNT22 = 22;
    sbit  RECEIVE_BUFFER_COUNT22_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B22;
    const register unsigned short int RECEIVE_BUFFER_COUNT23 = 23;
    sbit  RECEIVE_BUFFER_COUNT23_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B23;
    const register unsigned short int RECEIVE_BUFFER_COUNT24 = 24;
    sbit  RECEIVE_BUFFER_COUNT24_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B24;
    const register unsigned short int RECEIVE_BUFFER_COUNT25 = 25;
    sbit  RECEIVE_BUFFER_COUNT25_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B25;
    const register unsigned short int RECEIVE_BUFFER_COUNT26 = 26;
    sbit  RECEIVE_BUFFER_COUNT26_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B26;
    const register unsigned short int RECEIVE_BUFFER_COUNT27 = 27;
    sbit  RECEIVE_BUFFER_COUNT27_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B27;
    const register unsigned short int RECEIVE_BUFFER_COUNT28 = 28;
    sbit  RECEIVE_BUFFER_COUNT28_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B28;
    const register unsigned short int RECEIVE_BUFFER_COUNT29 = 29;
    sbit  RECEIVE_BUFFER_COUNT29_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B29;
    const register unsigned short int RECEIVE_BUFFER_COUNT30 = 30;
    sbit  RECEIVE_BUFFER_COUNT30_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B30;
    const register unsigned short int RECEIVE_BUFFER_COUNT31 = 31;
    sbit  RECEIVE_BUFFER_COUNT31_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_STATUS.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_INTERRUPT_ENABLE absolute 0x40005418;
    const register unsigned short int TRANSFER_COMPLETE_ENABLE = 0;
    sbit  TRANSFER_COMPLETE_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B0;
    const register unsigned short int DMA_COMPLETE_ENABLE = 1;
    sbit  DMA_COMPLETE_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B1;
    const register unsigned short int TRANSMIT_BUFFER_ERROR_ENABLE = 2;
    sbit  TRANSMIT_BUFFER_ERROR_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B2;
    const register unsigned short int RECEIVE_BUFFER_ERROR_ENABLE = 3;
    sbit  RECEIVE_BUFFER_ERROR_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B3;
    const register unsigned short int PROGRAMMING_ERROR_ENABLE = 4;
    sbit  PROGRAMMING_ERROR_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B4;
    const register unsigned short int TRANSMIT_BUFFER_FULL_ENABLE = 8;
    sbit  TRANSMIT_BUFFER_FULL_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B8;
    const register unsigned short int TRANSMIT_BUFFER_EMPTY_ENABLE = 9;
    sbit  TRANSMIT_BUFFER_EMPTY_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B9;
    const register unsigned short int TRANSMIT_BUFFER_REQUEST_ENABLE = 10;
    sbit  TRANSMIT_BUFFER_REQUEST_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B10;
    const register unsigned short int RECEIVE_BUFFER_FULL_ENABLE = 12;
    sbit  RECEIVE_BUFFER_FULL_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B12;
    const register unsigned short int RECEIVE_BUFFER_EMPTY_ENABLE = 13;
    sbit  RECEIVE_BUFFER_EMPTY_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B13;
    const register unsigned short int RECEIVE_BUFFER_REQUEST_ENABLE = 14;
    sbit  RECEIVE_BUFFER_REQUEST_ENABLE_bit at QMSPI_INST_QMSPI_INTERRUPT_ENABLE.B14;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER absolute 0x4000541C;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER0 = 0;
    sbit  TRANSMIT_BUFFER_TRIGGER0_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B0;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER1 = 1;
    sbit  TRANSMIT_BUFFER_TRIGGER1_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B1;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER2 = 2;
    sbit  TRANSMIT_BUFFER_TRIGGER2_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B2;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER3 = 3;
    sbit  TRANSMIT_BUFFER_TRIGGER3_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B3;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER4 = 4;
    sbit  TRANSMIT_BUFFER_TRIGGER4_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B4;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER5 = 5;
    sbit  TRANSMIT_BUFFER_TRIGGER5_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B5;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER6 = 6;
    sbit  TRANSMIT_BUFFER_TRIGGER6_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B6;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER7 = 7;
    sbit  TRANSMIT_BUFFER_TRIGGER7_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B7;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER8 = 8;
    sbit  TRANSMIT_BUFFER_TRIGGER8_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B8;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER9 = 9;
    sbit  TRANSMIT_BUFFER_TRIGGER9_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B9;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER10 = 10;
    sbit  TRANSMIT_BUFFER_TRIGGER10_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B10;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER11 = 11;
    sbit  TRANSMIT_BUFFER_TRIGGER11_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B11;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER12 = 12;
    sbit  TRANSMIT_BUFFER_TRIGGER12_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B12;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER13 = 13;
    sbit  TRANSMIT_BUFFER_TRIGGER13_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B13;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER14 = 14;
    sbit  TRANSMIT_BUFFER_TRIGGER14_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B14;
    const register unsigned short int TRANSMIT_BUFFER_TRIGGER15 = 15;
    sbit  TRANSMIT_BUFFER_TRIGGER15_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B15;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER16 = 16;
    sbit  RECEIVE_BUFFER_TRIGGER16_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B16;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER17 = 17;
    sbit  RECEIVE_BUFFER_TRIGGER17_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B17;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER18 = 18;
    sbit  RECEIVE_BUFFER_TRIGGER18_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B18;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER19 = 19;
    sbit  RECEIVE_BUFFER_TRIGGER19_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B19;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER20 = 20;
    sbit  RECEIVE_BUFFER_TRIGGER20_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B20;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER21 = 21;
    sbit  RECEIVE_BUFFER_TRIGGER21_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B21;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER22 = 22;
    sbit  RECEIVE_BUFFER_TRIGGER22_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B22;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER23 = 23;
    sbit  RECEIVE_BUFFER_TRIGGER23_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B23;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER24 = 24;
    sbit  RECEIVE_BUFFER_TRIGGER24_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B24;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER25 = 25;
    sbit  RECEIVE_BUFFER_TRIGGER25_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B25;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER26 = 26;
    sbit  RECEIVE_BUFFER_TRIGGER26_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B26;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER27 = 27;
    sbit  RECEIVE_BUFFER_TRIGGER27_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B27;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER28 = 28;
    sbit  RECEIVE_BUFFER_TRIGGER28_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B28;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER29 = 29;
    sbit  RECEIVE_BUFFER_TRIGGER29_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B29;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER30 = 30;
    sbit  RECEIVE_BUFFER_TRIGGER30_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B30;
    const register unsigned short int RECEIVE_BUFFER_TRIGGER31 = 31;
    sbit  RECEIVE_BUFFER_TRIGGER31_bit at QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGER.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_TRAMSMIT_BUFFER absolute 0x40005420;
    const register unsigned short int TRANSMIT_BUFFER0 = 0;
    sbit  TRANSMIT_BUFFER0_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B0;
    const register unsigned short int TRANSMIT_BUFFER1 = 1;
    sbit  TRANSMIT_BUFFER1_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B1;
    const register unsigned short int TRANSMIT_BUFFER2 = 2;
    sbit  TRANSMIT_BUFFER2_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B2;
    const register unsigned short int TRANSMIT_BUFFER3 = 3;
    sbit  TRANSMIT_BUFFER3_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B3;
    const register unsigned short int TRANSMIT_BUFFER4 = 4;
    sbit  TRANSMIT_BUFFER4_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B4;
    const register unsigned short int TRANSMIT_BUFFER5 = 5;
    sbit  TRANSMIT_BUFFER5_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B5;
    const register unsigned short int TRANSMIT_BUFFER6 = 6;
    sbit  TRANSMIT_BUFFER6_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B6;
    const register unsigned short int TRANSMIT_BUFFER7 = 7;
    sbit  TRANSMIT_BUFFER7_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B7;
    const register unsigned short int TRANSMIT_BUFFER8 = 8;
    sbit  TRANSMIT_BUFFER8_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B8;
    const register unsigned short int TRANSMIT_BUFFER9 = 9;
    sbit  TRANSMIT_BUFFER9_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B9;
    const register unsigned short int TRANSMIT_BUFFER10 = 10;
    sbit  TRANSMIT_BUFFER10_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B10;
    const register unsigned short int TRANSMIT_BUFFER11 = 11;
    sbit  TRANSMIT_BUFFER11_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B11;
    const register unsigned short int TRANSMIT_BUFFER12 = 12;
    sbit  TRANSMIT_BUFFER12_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B12;
    const register unsigned short int TRANSMIT_BUFFER13 = 13;
    sbit  TRANSMIT_BUFFER13_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B13;
    const register unsigned short int TRANSMIT_BUFFER14 = 14;
    sbit  TRANSMIT_BUFFER14_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B14;
    const register unsigned short int TRANSMIT_BUFFER15 = 15;
    sbit  TRANSMIT_BUFFER15_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B15;
    const register unsigned short int TRANSMIT_BUFFER16 = 16;
    sbit  TRANSMIT_BUFFER16_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B16;
    const register unsigned short int TRANSMIT_BUFFER17 = 17;
    sbit  TRANSMIT_BUFFER17_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B17;
    const register unsigned short int TRANSMIT_BUFFER18 = 18;
    sbit  TRANSMIT_BUFFER18_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B18;
    const register unsigned short int TRANSMIT_BUFFER19 = 19;
    sbit  TRANSMIT_BUFFER19_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B19;
    const register unsigned short int TRANSMIT_BUFFER20 = 20;
    sbit  TRANSMIT_BUFFER20_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B20;
    const register unsigned short int TRANSMIT_BUFFER21 = 21;
    sbit  TRANSMIT_BUFFER21_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B21;
    const register unsigned short int TRANSMIT_BUFFER22 = 22;
    sbit  TRANSMIT_BUFFER22_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B22;
    const register unsigned short int TRANSMIT_BUFFER23 = 23;
    sbit  TRANSMIT_BUFFER23_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B23;
    const register unsigned short int TRANSMIT_BUFFER24 = 24;
    sbit  TRANSMIT_BUFFER24_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B24;
    const register unsigned short int TRANSMIT_BUFFER25 = 25;
    sbit  TRANSMIT_BUFFER25_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B25;
    const register unsigned short int TRANSMIT_BUFFER26 = 26;
    sbit  TRANSMIT_BUFFER26_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B26;
    const register unsigned short int TRANSMIT_BUFFER27 = 27;
    sbit  TRANSMIT_BUFFER27_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B27;
    const register unsigned short int TRANSMIT_BUFFER28 = 28;
    sbit  TRANSMIT_BUFFER28_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B28;
    const register unsigned short int TRANSMIT_BUFFER29 = 29;
    sbit  TRANSMIT_BUFFER29_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B29;
    const register unsigned short int TRANSMIT_BUFFER30 = 30;
    sbit  TRANSMIT_BUFFER30_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B30;
    const register unsigned short int TRANSMIT_BUFFER31 = 31;
    sbit  TRANSMIT_BUFFER31_bit at QMSPI_INST_QMSPI_TRAMSMIT_BUFFER.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_RECEIVE_BUFFER absolute 0x40005424;
    const register unsigned short int RECEIVE_BUFFER0 = 0;
    sbit  RECEIVE_BUFFER0_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B0;
    const register unsigned short int RECEIVE_BUFFER1 = 1;
    sbit  RECEIVE_BUFFER1_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B1;
    const register unsigned short int RECEIVE_BUFFER2 = 2;
    sbit  RECEIVE_BUFFER2_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B2;
    const register unsigned short int RECEIVE_BUFFER3 = 3;
    sbit  RECEIVE_BUFFER3_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B3;
    const register unsigned short int RECEIVE_BUFFER4 = 4;
    sbit  RECEIVE_BUFFER4_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B4;
    const register unsigned short int RECEIVE_BUFFER5 = 5;
    sbit  RECEIVE_BUFFER5_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B5;
    const register unsigned short int RECEIVE_BUFFER6 = 6;
    sbit  RECEIVE_BUFFER6_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B6;
    const register unsigned short int RECEIVE_BUFFER7 = 7;
    sbit  RECEIVE_BUFFER7_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B7;
    const register unsigned short int RECEIVE_BUFFER8 = 8;
    sbit  RECEIVE_BUFFER8_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B8;
    const register unsigned short int RECEIVE_BUFFER9 = 9;
    sbit  RECEIVE_BUFFER9_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B9;
    const register unsigned short int RECEIVE_BUFFER10 = 10;
    sbit  RECEIVE_BUFFER10_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B10;
    const register unsigned short int RECEIVE_BUFFER11 = 11;
    sbit  RECEIVE_BUFFER11_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B11;
    const register unsigned short int RECEIVE_BUFFER12 = 12;
    sbit  RECEIVE_BUFFER12_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B12;
    const register unsigned short int RECEIVE_BUFFER13 = 13;
    sbit  RECEIVE_BUFFER13_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B13;
    const register unsigned short int RECEIVE_BUFFER14 = 14;
    sbit  RECEIVE_BUFFER14_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B14;
    const register unsigned short int RECEIVE_BUFFER15 = 15;
    sbit  RECEIVE_BUFFER15_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B15;
    const register unsigned short int RECEIVE_BUFFER16 = 16;
    sbit  RECEIVE_BUFFER16_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B16;
    const register unsigned short int RECEIVE_BUFFER17 = 17;
    sbit  RECEIVE_BUFFER17_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B17;
    const register unsigned short int RECEIVE_BUFFER18 = 18;
    sbit  RECEIVE_BUFFER18_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B18;
    const register unsigned short int RECEIVE_BUFFER19 = 19;
    sbit  RECEIVE_BUFFER19_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B19;
    const register unsigned short int RECEIVE_BUFFER20 = 20;
    sbit  RECEIVE_BUFFER20_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B20;
    const register unsigned short int RECEIVE_BUFFER21 = 21;
    sbit  RECEIVE_BUFFER21_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B21;
    const register unsigned short int RECEIVE_BUFFER22 = 22;
    sbit  RECEIVE_BUFFER22_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B22;
    const register unsigned short int RECEIVE_BUFFER23 = 23;
    sbit  RECEIVE_BUFFER23_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B23;
    const register unsigned short int RECEIVE_BUFFER24 = 24;
    sbit  RECEIVE_BUFFER24_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B24;
    const register unsigned short int RECEIVE_BUFFER25 = 25;
    sbit  RECEIVE_BUFFER25_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B25;
    const register unsigned short int RECEIVE_BUFFER26 = 26;
    sbit  RECEIVE_BUFFER26_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B26;
    const register unsigned short int RECEIVE_BUFFER27 = 27;
    sbit  RECEIVE_BUFFER27_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B27;
    const register unsigned short int RECEIVE_BUFFER28 = 28;
    sbit  RECEIVE_BUFFER28_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B28;
    const register unsigned short int RECEIVE_BUFFER29 = 29;
    sbit  RECEIVE_BUFFER29_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B29;
    const register unsigned short int RECEIVE_BUFFER30 = 30;
    sbit  RECEIVE_BUFFER30_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B30;
    const register unsigned short int RECEIVE_BUFFER31 = 31;
    sbit  RECEIVE_BUFFER31_bit at QMSPI_INST_QMSPI_RECEIVE_BUFFER.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0 absolute 0x40005430;
    sbit  INTERFACE_MODE0_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B0;
    sbit  INTERFACE_MODE1_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B1;
    sbit  TX_TRANSFER_ENABLE2_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B2;
    sbit  TX_TRANSFER_ENABLE3_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B3;
    sbit  TX_DMA_ENABLE4_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B4;
    sbit  TX_DMA_ENABLE5_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B5;
    sbit  RX_TRANSFER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B6;
    sbit  RX_DMA_ENABLE7_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B7;
    sbit  RX_DMA_ENABLE8_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B8;
    const register unsigned short int CLOSE_TRANFSER_ENABLE = 9;
    sbit  CLOSE_TRANFSER_ENABLE_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B9;
    const register unsigned short int TRANSFER_LENGTH_BITS = 10;
    sbit  TRANSFER_LENGTH_BITS_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B10;
    const register unsigned short int DESCRIPTION_BUFFER_LAST = 11;
    sbit  DESCRIPTION_BUFFER_LAST_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B11;
    const register unsigned short int DESCRIPTION_BUFFER_NEXT_POINTER12 = 12;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER12_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B12;
    const register unsigned short int DESCRIPTION_BUFFER_NEXT_POINTER13 = 13;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER13_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B13;
    const register unsigned short int DESCRIPTION_BUFFER_NEXT_POINTER14 = 14;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER14_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B14;
    const register unsigned short int DESCRIPTION_BUFFER_NEXT_POINTER15 = 15;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER15_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B15;
    const register unsigned short int TRANSFER_LENGTH16 = 16;
    sbit  TRANSFER_LENGTH16_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B16;
    sbit  TRANSFER_LENGTH17_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B17;
    sbit  TRANSFER_LENGTH18_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B18;
    sbit  TRANSFER_LENGTH19_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B19;
    sbit  TRANSFER_LENGTH20_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B20;
    sbit  TRANSFER_LENGTH21_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B21;
    sbit  TRANSFER_LENGTH22_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B22;
    sbit  TRANSFER_LENGTH23_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B23;
    sbit  TRANSFER_LENGTH24_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B24;
    sbit  TRANSFER_LENGTH25_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B25;
    sbit  TRANSFER_LENGTH26_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B26;
    sbit  TRANSFER_LENGTH27_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B27;
    sbit  TRANSFER_LENGTH28_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B28;
    sbit  TRANSFER_LENGTH29_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B29;
    sbit  TRANSFER_LENGTH30_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B30;
    sbit  TRANSFER_LENGTH31_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1 absolute 0x40005434;
    sbit  INTERFACE_MODE0_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B0;
    sbit  INTERFACE_MODE1_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B1;
    sbit  TX_TRANSFER_ENABLE2_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B2;
    sbit  TX_TRANSFER_ENABLE3_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B3;
    sbit  TX_DMA_ENABLE4_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B4;
    sbit  TX_DMA_ENABLE5_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B5;
    sbit  RX_TRANSFER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B6;
    sbit  RX_DMA_ENABLE7_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B7;
    sbit  RX_DMA_ENABLE8_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B8;
    sbit  CLOSE_TRANFSER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B9;
    sbit  TRANSFER_LENGTH_BITS_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B10;
    sbit  DESCRIPTION_BUFFER_LAST_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B11;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER12_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B12;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER13_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B13;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER14_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B14;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER15_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B15;
    sbit  TRANSFER_LENGTH16_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B16;
    sbit  TRANSFER_LENGTH17_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B17;
    sbit  TRANSFER_LENGTH18_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B18;
    sbit  TRANSFER_LENGTH19_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B19;
    sbit  TRANSFER_LENGTH20_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B20;
    sbit  TRANSFER_LENGTH21_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B21;
    sbit  TRANSFER_LENGTH22_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B22;
    sbit  TRANSFER_LENGTH23_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B23;
    sbit  TRANSFER_LENGTH24_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B24;
    sbit  TRANSFER_LENGTH25_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B25;
    sbit  TRANSFER_LENGTH26_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B26;
    sbit  TRANSFER_LENGTH27_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B27;
    sbit  TRANSFER_LENGTH28_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B28;
    sbit  TRANSFER_LENGTH29_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B29;
    sbit  TRANSFER_LENGTH30_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B30;
    sbit  TRANSFER_LENGTH31_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2 absolute 0x40005438;
    sbit  INTERFACE_MODE0_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B0;
    sbit  INTERFACE_MODE1_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B1;
    sbit  TX_TRANSFER_ENABLE2_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B2;
    sbit  TX_TRANSFER_ENABLE3_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B3;
    sbit  TX_DMA_ENABLE4_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B4;
    sbit  TX_DMA_ENABLE5_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B5;
    sbit  RX_TRANSFER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B6;
    sbit  RX_DMA_ENABLE7_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B7;
    sbit  RX_DMA_ENABLE8_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B8;
    sbit  CLOSE_TRANFSER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B9;
    sbit  TRANSFER_LENGTH_BITS_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B10;
    sbit  DESCRIPTION_BUFFER_LAST_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B11;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER12_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B12;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER13_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B13;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER14_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B14;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER15_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B15;
    sbit  TRANSFER_LENGTH16_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B16;
    sbit  TRANSFER_LENGTH17_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B17;
    sbit  TRANSFER_LENGTH18_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B18;
    sbit  TRANSFER_LENGTH19_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B19;
    sbit  TRANSFER_LENGTH20_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B20;
    sbit  TRANSFER_LENGTH21_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B21;
    sbit  TRANSFER_LENGTH22_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B22;
    sbit  TRANSFER_LENGTH23_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B23;
    sbit  TRANSFER_LENGTH24_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B24;
    sbit  TRANSFER_LENGTH25_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B25;
    sbit  TRANSFER_LENGTH26_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B26;
    sbit  TRANSFER_LENGTH27_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B27;
    sbit  TRANSFER_LENGTH28_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B28;
    sbit  TRANSFER_LENGTH29_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B29;
    sbit  TRANSFER_LENGTH30_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B30;
    sbit  TRANSFER_LENGTH31_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3 absolute 0x4000543C;
    sbit  INTERFACE_MODE0_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B0;
    sbit  INTERFACE_MODE1_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B1;
    sbit  TX_TRANSFER_ENABLE2_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B2;
    sbit  TX_TRANSFER_ENABLE3_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B3;
    sbit  TX_DMA_ENABLE4_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B4;
    sbit  TX_DMA_ENABLE5_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B5;
    sbit  RX_TRANSFER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B6;
    sbit  RX_DMA_ENABLE7_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B7;
    sbit  RX_DMA_ENABLE8_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B8;
    sbit  CLOSE_TRANFSER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B9;
    sbit  TRANSFER_LENGTH_BITS_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B10;
    sbit  DESCRIPTION_BUFFER_LAST_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B11;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER12_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B12;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER13_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B13;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER14_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B14;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER15_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B15;
    sbit  TRANSFER_LENGTH16_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B16;
    sbit  TRANSFER_LENGTH17_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B17;
    sbit  TRANSFER_LENGTH18_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B18;
    sbit  TRANSFER_LENGTH19_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B19;
    sbit  TRANSFER_LENGTH20_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B20;
    sbit  TRANSFER_LENGTH21_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B21;
    sbit  TRANSFER_LENGTH22_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B22;
    sbit  TRANSFER_LENGTH23_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B23;
    sbit  TRANSFER_LENGTH24_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B24;
    sbit  TRANSFER_LENGTH25_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B25;
    sbit  TRANSFER_LENGTH26_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B26;
    sbit  TRANSFER_LENGTH27_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B27;
    sbit  TRANSFER_LENGTH28_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B28;
    sbit  TRANSFER_LENGTH29_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B29;
    sbit  TRANSFER_LENGTH30_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B30;
    sbit  TRANSFER_LENGTH31_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3.B31;

sfr far unsigned long   volatile QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4 absolute 0x40005440;
    sbit  INTERFACE_MODE0_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B0;
    sbit  INTERFACE_MODE1_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B1;
    sbit  TX_TRANSFER_ENABLE2_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B2;
    sbit  TX_TRANSFER_ENABLE3_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B3;
    sbit  TX_DMA_ENABLE4_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B4;
    sbit  TX_DMA_ENABLE5_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B5;
    sbit  RX_TRANSFER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B6;
    sbit  RX_DMA_ENABLE7_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B7;
    sbit  RX_DMA_ENABLE8_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B8;
    sbit  CLOSE_TRANFSER_ENABLE_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B9;
    sbit  TRANSFER_LENGTH_BITS_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B10;
    sbit  DESCRIPTION_BUFFER_LAST_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B11;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER12_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B12;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER13_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B13;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER14_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B14;
    sbit  DESCRIPTION_BUFFER_NEXT_POINTER15_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B15;
    sbit  TRANSFER_LENGTH16_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B16;
    sbit  TRANSFER_LENGTH17_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B17;
    sbit  TRANSFER_LENGTH18_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B18;
    sbit  TRANSFER_LENGTH19_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B19;
    sbit  TRANSFER_LENGTH20_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B20;
    sbit  TRANSFER_LENGTH21_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B21;
    sbit  TRANSFER_LENGTH22_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B22;
    sbit  TRANSFER_LENGTH23_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B23;
    sbit  TRANSFER_LENGTH24_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B24;
    sbit  TRANSFER_LENGTH25_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B25;
    sbit  TRANSFER_LENGTH26_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B26;
    sbit  TRANSFER_LENGTH27_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B27;
    sbit  TRANSFER_LENGTH28_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B28;
    sbit  TRANSFER_LENGTH29_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B29;
    sbit  TRANSFER_LENGTH30_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B30;
    sbit  TRANSFER_LENGTH31_QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4_bit at QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4.B31;

sfr far unsigned short   volatile TFDP_INST_DEBUG_DATA absolute 0x40008C00;
sfr far unsigned short   volatile TFDP_INST_DEBUG_CONTROL absolute 0x40008C04;
    const register unsigned short int EN = 0;
    sbit  EN_bit at TFDP_INST_DEBUG_CONTROL.B0;
    const register unsigned short int EDGE_SEL = 1;
    sbit  EDGE_SEL_bit at TFDP_INST_DEBUG_CONTROL.B1;
    const register unsigned short int DIVSEL2 = 2;
    sbit  DIVSEL2_bit at TFDP_INST_DEBUG_CONTROL.B2;
    const register unsigned short int DIVSEL3 = 3;
    sbit  DIVSEL3_bit at TFDP_INST_DEBUG_CONTROL.B3;
    const register unsigned short int IP_DELAY4 = 4;
    sbit  IP_DELAY4_bit at TFDP_INST_DEBUG_CONTROL.B4;
    const register unsigned short int IP_DELAY5 = 5;
    sbit  IP_DELAY5_bit at TFDP_INST_DEBUG_CONTROL.B5;
    const register unsigned short int IP_DELAY6 = 6;
    sbit  IP_DELAY6_bit at TFDP_INST_DEBUG_CONTROL.B6;

sfr far unsigned long   volatile VCI_INST_VCI_REG     absolute 0x4000AE00;
    const register unsigned short int VCI_IN0 = 0;
    sbit  VCI_IN0_bit at VCI_INST_VCI_REG.B0;
    const register unsigned short int VCI_IN1 = 1;
    sbit  VCI_IN1_bit at VCI_INST_VCI_REG.B1;
    const register unsigned short int VCI_IN2 = 2;
    sbit  VCI_IN2_bit at VCI_INST_VCI_REG.B2;
    const register unsigned short int VCI_IN3 = 3;
    sbit  VCI_IN3_bit at VCI_INST_VCI_REG.B3;
    const register unsigned short int VCI_IN4 = 4;
    sbit  VCI_IN4_bit at VCI_INST_VCI_REG.B4;
    const register unsigned short int VCI_IN5 = 5;
    sbit  VCI_IN5_bit at VCI_INST_VCI_REG.B5;
    const register unsigned short int VCI_IN6 = 6;
    sbit  VCI_IN6_bit at VCI_INST_VCI_REG.B6;
    const register unsigned short int VCI_OVRD_IN = 8;
    sbit  VCI_OVRD_IN_bit at VCI_INST_VCI_REG.B8;
    const register unsigned short int VCI_OUT = 9;
    sbit  VCI_OUT_bit at VCI_INST_VCI_REG.B9;
    const register unsigned short int VCI_FW_CNTRL = 10;
    sbit  VCI_FW_CNTRL_bit at VCI_INST_VCI_REG.B10;
    const register unsigned short int FW_EXT = 11;
    sbit  FW_EXT_bit at VCI_INST_VCI_REG.B11;
    const register unsigned short int FILTERS_BYPASS = 12;
    sbit  FILTERS_BYPASS_bit at VCI_INST_VCI_REG.B12;
    const register unsigned short int WEEK_ALRM = 16;
    sbit  WEEK_ALRM_bit at VCI_INST_VCI_REG.B16;
    const register unsigned short int RTC_ALRM = 17;
    sbit  RTC_ALRM_bit at VCI_INST_VCI_REG.B17;

sfr far unsigned long   volatile VCI_INST_LATCH_ENABLE absolute 0x4000AE04;
    const register unsigned short int LE0 = 0;
    sbit  LE0_bit at VCI_INST_LATCH_ENABLE.B0;
    const register unsigned short int LE1 = 1;
    sbit  LE1_bit at VCI_INST_LATCH_ENABLE.B1;
    const register unsigned short int LE2 = 2;
    sbit  LE2_bit at VCI_INST_LATCH_ENABLE.B2;
    const register unsigned short int LE3 = 3;
    sbit  LE3_bit at VCI_INST_LATCH_ENABLE.B3;
    const register unsigned short int LE4 = 4;
    sbit  LE4_bit at VCI_INST_LATCH_ENABLE.B4;
    const register unsigned short int LE5 = 5;
    sbit  LE5_bit at VCI_INST_LATCH_ENABLE.B5;
    const register unsigned short int LE6 = 6;
    sbit  LE6_bit at VCI_INST_LATCH_ENABLE.B6;
    const register unsigned short int WEEK_ALRM_LE = 16;
    sbit  WEEK_ALRM_LE_bit at VCI_INST_LATCH_ENABLE.B16;
    const register unsigned short int RTC_ALRM_LE = 17;
    sbit  RTC_ALRM_LE_bit at VCI_INST_LATCH_ENABLE.B17;

sfr far unsigned long   volatile VCI_INST_LATCH_RESETS absolute 0x4000AE08;
    const register unsigned short int LS0 = 0;
    sbit  LS0_bit at VCI_INST_LATCH_RESETS.B0;
    const register unsigned short int LS1 = 1;
    sbit  LS1_bit at VCI_INST_LATCH_RESETS.B1;
    const register unsigned short int LS2 = 2;
    sbit  LS2_bit at VCI_INST_LATCH_RESETS.B2;
    const register unsigned short int LS3 = 3;
    sbit  LS3_bit at VCI_INST_LATCH_RESETS.B3;
    const register unsigned short int LS4 = 4;
    sbit  LS4_bit at VCI_INST_LATCH_RESETS.B4;
    const register unsigned short int LS5 = 5;
    sbit  LS5_bit at VCI_INST_LATCH_RESETS.B5;
    const register unsigned short int LS6 = 6;
    sbit  LS6_bit at VCI_INST_LATCH_RESETS.B6;
    const register unsigned short int WEEK_ALRM_LS = 16;
    sbit  WEEK_ALRM_LS_bit at VCI_INST_LATCH_RESETS.B16;
    const register unsigned short int RTC_ALRM_LS = 17;
    sbit  RTC_ALRM_LS_bit at VCI_INST_LATCH_RESETS.B17;

sfr far unsigned long   volatile VCI_INST_VCI_INPUT_ENABLE absolute 0x4000AE0C;
    const register unsigned short int IE0 = 0;
    sbit  IE0_bit at VCI_INST_VCI_INPUT_ENABLE.B0;
    const register unsigned short int IE1 = 1;
    sbit  IE1_bit at VCI_INST_VCI_INPUT_ENABLE.B1;
    const register unsigned short int IE2 = 2;
    sbit  IE2_bit at VCI_INST_VCI_INPUT_ENABLE.B2;
    const register unsigned short int IE3 = 3;
    sbit  IE3_bit at VCI_INST_VCI_INPUT_ENABLE.B3;
    const register unsigned short int IE4 = 4;
    sbit  IE4_bit at VCI_INST_VCI_INPUT_ENABLE.B4;
    const register unsigned short int IE5 = 5;
    sbit  IE5_bit at VCI_INST_VCI_INPUT_ENABLE.B5;
    const register unsigned short int IE6 = 6;
    sbit  IE6_bit at VCI_INST_VCI_INPUT_ENABLE.B6;

sfr far unsigned long   volatile VCI_INST_HOLDOFF_COUNT absolute 0x4000AE10;
    const register unsigned short int HOLDOFF_TIME0 = 0;
    sbit  HOLDOFF_TIME0_bit at VCI_INST_HOLDOFF_COUNT.B0;
    const register unsigned short int HOLDOFF_TIME1 = 1;
    sbit  HOLDOFF_TIME1_bit at VCI_INST_HOLDOFF_COUNT.B1;
    const register unsigned short int HOLDOFF_TIME2 = 2;
    sbit  HOLDOFF_TIME2_bit at VCI_INST_HOLDOFF_COUNT.B2;
    const register unsigned short int HOLDOFF_TIME3 = 3;
    sbit  HOLDOFF_TIME3_bit at VCI_INST_HOLDOFF_COUNT.B3;
    const register unsigned short int HOLDOFF_TIME4 = 4;
    sbit  HOLDOFF_TIME4_bit at VCI_INST_HOLDOFF_COUNT.B4;
    const register unsigned short int HOLDOFF_TIME5 = 5;
    sbit  HOLDOFF_TIME5_bit at VCI_INST_HOLDOFF_COUNT.B5;
    const register unsigned short int HOLDOFF_TIME6 = 6;
    sbit  HOLDOFF_TIME6_bit at VCI_INST_HOLDOFF_COUNT.B6;
    const register unsigned short int HOLDOFF_TIME7 = 7;
    sbit  HOLDOFF_TIME7_bit at VCI_INST_HOLDOFF_COUNT.B7;

sfr far unsigned long   volatile VCI_INST_VCI_POLARITY absolute 0x4000AE14;
    const register unsigned short int VCI_IN_POL0 = 0;
    sbit  VCI_IN_POL0_bit at VCI_INST_VCI_POLARITY.B0;
    const register unsigned short int VCI_IN_POL1 = 1;
    sbit  VCI_IN_POL1_bit at VCI_INST_VCI_POLARITY.B1;
    const register unsigned short int VCI_IN_POL2 = 2;
    sbit  VCI_IN_POL2_bit at VCI_INST_VCI_POLARITY.B2;
    const register unsigned short int VCI_IN_POL3 = 3;
    sbit  VCI_IN_POL3_bit at VCI_INST_VCI_POLARITY.B3;
    const register unsigned short int VCI_IN_POL4 = 4;
    sbit  VCI_IN_POL4_bit at VCI_INST_VCI_POLARITY.B4;
    const register unsigned short int VCI_IN_POL5 = 5;
    sbit  VCI_IN_POL5_bit at VCI_INST_VCI_POLARITY.B5;
    const register unsigned short int VCI_IN_POL6 = 6;
    sbit  VCI_IN_POL6_bit at VCI_INST_VCI_POLARITY.B6;

sfr far unsigned long   volatile VCI_INST_VCI_POSEDGE_DETECT absolute 0x4000AE18;
    const register unsigned short int VCI_IN_POS0 = 0;
    sbit  VCI_IN_POS0_bit at VCI_INST_VCI_POSEDGE_DETECT.B0;
    const register unsigned short int VCI_IN_POS1 = 1;
    sbit  VCI_IN_POS1_bit at VCI_INST_VCI_POSEDGE_DETECT.B1;
    const register unsigned short int VCI_IN_POS2 = 2;
    sbit  VCI_IN_POS2_bit at VCI_INST_VCI_POSEDGE_DETECT.B2;
    const register unsigned short int VCI_IN_POS3 = 3;
    sbit  VCI_IN_POS3_bit at VCI_INST_VCI_POSEDGE_DETECT.B3;
    const register unsigned short int VCI_IN_POS4 = 4;
    sbit  VCI_IN_POS4_bit at VCI_INST_VCI_POSEDGE_DETECT.B4;
    const register unsigned short int VCI_IN_POS5 = 5;
    sbit  VCI_IN_POS5_bit at VCI_INST_VCI_POSEDGE_DETECT.B5;
    const register unsigned short int VCI_IN_POS6 = 6;
    sbit  VCI_IN_POS6_bit at VCI_INST_VCI_POSEDGE_DETECT.B6;

sfr far unsigned long   volatile VCI_INST_VCI_NEGEDGE_DETECT absolute 0x4000AE1C;
    const register unsigned short int VCI_IN_NEG0 = 0;
    sbit  VCI_IN_NEG0_bit at VCI_INST_VCI_NEGEDGE_DETECT.B0;
    const register unsigned short int VCI_IN_NEG1 = 1;
    sbit  VCI_IN_NEG1_bit at VCI_INST_VCI_NEGEDGE_DETECT.B1;
    const register unsigned short int VCI_IN_NEG2 = 2;
    sbit  VCI_IN_NEG2_bit at VCI_INST_VCI_NEGEDGE_DETECT.B2;
    const register unsigned short int VCI_IN_NEG3 = 3;
    sbit  VCI_IN_NEG3_bit at VCI_INST_VCI_NEGEDGE_DETECT.B3;
    const register unsigned short int VCI_IN_NEG4 = 4;
    sbit  VCI_IN_NEG4_bit at VCI_INST_VCI_NEGEDGE_DETECT.B4;
    const register unsigned short int VCI_IN_NEG5 = 5;
    sbit  VCI_IN_NEG5_bit at VCI_INST_VCI_NEGEDGE_DETECT.B5;
    const register unsigned short int VCI_IN_NEG6 = 6;
    sbit  VCI_IN_NEG6_bit at VCI_INST_VCI_NEGEDGE_DETECT.B6;

sfr far unsigned long   volatile VCI_INST_VCI_BUFFER_ENABLE absolute 0x4000AE20;
    const register unsigned short int VCI_BUFFER_EN0 = 0;
    sbit  VCI_BUFFER_EN0_bit at VCI_INST_VCI_BUFFER_ENABLE.B0;
    const register unsigned short int VCI_BUFFER_EN1 = 1;
    sbit  VCI_BUFFER_EN1_bit at VCI_INST_VCI_BUFFER_ENABLE.B1;
    const register unsigned short int VCI_BUFFER_EN2 = 2;
    sbit  VCI_BUFFER_EN2_bit at VCI_INST_VCI_BUFFER_ENABLE.B2;
    const register unsigned short int VCI_BUFFER_EN3 = 3;
    sbit  VCI_BUFFER_EN3_bit at VCI_INST_VCI_BUFFER_ENABLE.B3;
    const register unsigned short int VCI_BUFFER_EN4 = 4;
    sbit  VCI_BUFFER_EN4_bit at VCI_INST_VCI_BUFFER_ENABLE.B4;
    const register unsigned short int VCI_BUFFER_EN5 = 5;
    sbit  VCI_BUFFER_EN5_bit at VCI_INST_VCI_BUFFER_ENABLE.B5;
    const register unsigned short int VCI_BUFFER_EN6 = 6;
    sbit  VCI_BUFFER_EN6_bit at VCI_INST_VCI_BUFFER_ENABLE.B6;

sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_0 absolute 0x4000A800;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_1 absolute 0x4000A804;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_2 absolute 0x4000A808;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_3 absolute 0x4000A80C;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_4 absolute 0x4000A810;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_5 absolute 0x4000A814;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_6 absolute 0x4000A818;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_7 absolute 0x4000A81C;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_8 absolute 0x4000A820;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_9 absolute 0x4000A824;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_10 absolute 0x4000A828;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_11 absolute 0x4000A82C;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_12 absolute 0x4000A830;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_13 absolute 0x4000A834;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_14 absolute 0x4000A838;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_15 absolute 0x4000A83C;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_16 absolute 0x4000A840;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_17 absolute 0x4000A844;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_18 absolute 0x4000A848;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_19 absolute 0x4000A84C;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_20 absolute 0x4000A850;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_21 absolute 0x4000A854;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_22 absolute 0x4000A858;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_23 absolute 0x4000A85C;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_24 absolute 0x4000A860;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_25 absolute 0x4000A864;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_26 absolute 0x4000A868;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_27 absolute 0x4000A86C;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_28 absolute 0x4000A870;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_29 absolute 0x4000A874;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_30 absolute 0x4000A878;
sfr far unsigned long   volatile VBAT_RAM_INST_VBAT_RAM_DW_31 absolute 0x4000A87C;
sfr far unsigned short   volatile VBAT_INST_PFR_STS    absolute 0x4000A400;
    const register unsigned short int SOFT = 2;
    sbit  SOFT_bit at VBAT_INST_PFR_STS.B2;
    sbit  TEST_VBAT_INST_PFR_STS_bit at VBAT_INST_PFR_STS.B3;
    const register unsigned short int RESETI = 4;
    sbit  RESETI_bit at VBAT_INST_PFR_STS.B4;
    const register unsigned short int WDT_EVT = 5;
    sbit  WDT_EVT_bit at VBAT_INST_PFR_STS.B5;
    const register unsigned short int SYSRESETREQ = 6;
    sbit  SYSRESETREQ_bit at VBAT_INST_PFR_STS.B6;
    const register unsigned short int VBAT_RST = 7;
    sbit  VBAT_RST_bit at VBAT_INST_PFR_STS.B7;

sfr far unsigned long   volatile VBAT_INST_CLOCK_EN   absolute 0x4000A408;
    const register unsigned short int C32K_SUPPRESS = 0;
    sbit  C32K_SUPPRESS_bit at VBAT_INST_CLOCK_EN.B0;
    const register unsigned short int EXT_32K = 1;
    sbit  EXT_32K_bit at VBAT_INST_CLOCK_EN.B1;
    const register unsigned short int C32KHZ_SOURCE = 2;
    sbit  C32KHZ_SOURCE_bit at VBAT_INST_CLOCK_EN.B2;
    const register unsigned short int XOSEL = 3;
    sbit  XOSEL_bit at VBAT_INST_CLOCK_EN.B3;

sfr far unsigned long   volatile VBAT_INST_MONOTONIC_COUNTER absolute 0x4000A420;
    const register unsigned short int MONOTONIC_COUNTER0 = 0;
    sbit  MONOTONIC_COUNTER0_bit at VBAT_INST_MONOTONIC_COUNTER.B0;
    const register unsigned short int MONOTONIC_COUNTER1 = 1;
    sbit  MONOTONIC_COUNTER1_bit at VBAT_INST_MONOTONIC_COUNTER.B1;
    const register unsigned short int MONOTONIC_COUNTER2 = 2;
    sbit  MONOTONIC_COUNTER2_bit at VBAT_INST_MONOTONIC_COUNTER.B2;
    const register unsigned short int MONOTONIC_COUNTER3 = 3;
    sbit  MONOTONIC_COUNTER3_bit at VBAT_INST_MONOTONIC_COUNTER.B3;
    const register unsigned short int MONOTONIC_COUNTER4 = 4;
    sbit  MONOTONIC_COUNTER4_bit at VBAT_INST_MONOTONIC_COUNTER.B4;
    const register unsigned short int MONOTONIC_COUNTER5 = 5;
    sbit  MONOTONIC_COUNTER5_bit at VBAT_INST_MONOTONIC_COUNTER.B5;
    const register unsigned short int MONOTONIC_COUNTER6 = 6;
    sbit  MONOTONIC_COUNTER6_bit at VBAT_INST_MONOTONIC_COUNTER.B6;
    const register unsigned short int MONOTONIC_COUNTER7 = 7;
    sbit  MONOTONIC_COUNTER7_bit at VBAT_INST_MONOTONIC_COUNTER.B7;
    const register unsigned short int MONOTONIC_COUNTER8 = 8;
    sbit  MONOTONIC_COUNTER8_bit at VBAT_INST_MONOTONIC_COUNTER.B8;
    const register unsigned short int MONOTONIC_COUNTER9 = 9;
    sbit  MONOTONIC_COUNTER9_bit at VBAT_INST_MONOTONIC_COUNTER.B9;
    const register unsigned short int MONOTONIC_COUNTER10 = 10;
    sbit  MONOTONIC_COUNTER10_bit at VBAT_INST_MONOTONIC_COUNTER.B10;
    const register unsigned short int MONOTONIC_COUNTER11 = 11;
    sbit  MONOTONIC_COUNTER11_bit at VBAT_INST_MONOTONIC_COUNTER.B11;
    const register unsigned short int MONOTONIC_COUNTER12 = 12;
    sbit  MONOTONIC_COUNTER12_bit at VBAT_INST_MONOTONIC_COUNTER.B12;
    const register unsigned short int MONOTONIC_COUNTER13 = 13;
    sbit  MONOTONIC_COUNTER13_bit at VBAT_INST_MONOTONIC_COUNTER.B13;
    const register unsigned short int MONOTONIC_COUNTER14 = 14;
    sbit  MONOTONIC_COUNTER14_bit at VBAT_INST_MONOTONIC_COUNTER.B14;
    const register unsigned short int MONOTONIC_COUNTER15 = 15;
    sbit  MONOTONIC_COUNTER15_bit at VBAT_INST_MONOTONIC_COUNTER.B15;
    const register unsigned short int MONOTONIC_COUNTER16 = 16;
    sbit  MONOTONIC_COUNTER16_bit at VBAT_INST_MONOTONIC_COUNTER.B16;
    const register unsigned short int MONOTONIC_COUNTER17 = 17;
    sbit  MONOTONIC_COUNTER17_bit at VBAT_INST_MONOTONIC_COUNTER.B17;
    const register unsigned short int MONOTONIC_COUNTER18 = 18;
    sbit  MONOTONIC_COUNTER18_bit at VBAT_INST_MONOTONIC_COUNTER.B18;
    const register unsigned short int MONOTONIC_COUNTER19 = 19;
    sbit  MONOTONIC_COUNTER19_bit at VBAT_INST_MONOTONIC_COUNTER.B19;
    const register unsigned short int MONOTONIC_COUNTER20 = 20;
    sbit  MONOTONIC_COUNTER20_bit at VBAT_INST_MONOTONIC_COUNTER.B20;
    const register unsigned short int MONOTONIC_COUNTER21 = 21;
    sbit  MONOTONIC_COUNTER21_bit at VBAT_INST_MONOTONIC_COUNTER.B21;
    const register unsigned short int MONOTONIC_COUNTER22 = 22;
    sbit  MONOTONIC_COUNTER22_bit at VBAT_INST_MONOTONIC_COUNTER.B22;
    const register unsigned short int MONOTONIC_COUNTER23 = 23;
    sbit  MONOTONIC_COUNTER23_bit at VBAT_INST_MONOTONIC_COUNTER.B23;
    const register unsigned short int MONOTONIC_COUNTER24 = 24;
    sbit  MONOTONIC_COUNTER24_bit at VBAT_INST_MONOTONIC_COUNTER.B24;
    const register unsigned short int MONOTONIC_COUNTER25 = 25;
    sbit  MONOTONIC_COUNTER25_bit at VBAT_INST_MONOTONIC_COUNTER.B25;
    const register unsigned short int MONOTONIC_COUNTER26 = 26;
    sbit  MONOTONIC_COUNTER26_bit at VBAT_INST_MONOTONIC_COUNTER.B26;
    const register unsigned short int MONOTONIC_COUNTER27 = 27;
    sbit  MONOTONIC_COUNTER27_bit at VBAT_INST_MONOTONIC_COUNTER.B27;
    const register unsigned short int MONOTONIC_COUNTER28 = 28;
    sbit  MONOTONIC_COUNTER28_bit at VBAT_INST_MONOTONIC_COUNTER.B28;
    const register unsigned short int MONOTONIC_COUNTER29 = 29;
    sbit  MONOTONIC_COUNTER29_bit at VBAT_INST_MONOTONIC_COUNTER.B29;
    const register unsigned short int MONOTONIC_COUNTER30 = 30;
    sbit  MONOTONIC_COUNTER30_bit at VBAT_INST_MONOTONIC_COUNTER.B30;
    const register unsigned short int MONOTONIC_COUNTER31 = 31;
    sbit  MONOTONIC_COUNTER31_bit at VBAT_INST_MONOTONIC_COUNTER.B31;

sfr far unsigned long   volatile VBAT_INST_COUNTER_HIWORD absolute 0x4000A424;
    const register unsigned short int COUNTER_HIWORD0 = 0;
    sbit  COUNTER_HIWORD0_bit at VBAT_INST_COUNTER_HIWORD.B0;
    const register unsigned short int COUNTER_HIWORD1 = 1;
    sbit  COUNTER_HIWORD1_bit at VBAT_INST_COUNTER_HIWORD.B1;
    const register unsigned short int COUNTER_HIWORD2 = 2;
    sbit  COUNTER_HIWORD2_bit at VBAT_INST_COUNTER_HIWORD.B2;
    const register unsigned short int COUNTER_HIWORD3 = 3;
    sbit  COUNTER_HIWORD3_bit at VBAT_INST_COUNTER_HIWORD.B3;
    const register unsigned short int COUNTER_HIWORD4 = 4;
    sbit  COUNTER_HIWORD4_bit at VBAT_INST_COUNTER_HIWORD.B4;
    const register unsigned short int COUNTER_HIWORD5 = 5;
    sbit  COUNTER_HIWORD5_bit at VBAT_INST_COUNTER_HIWORD.B5;
    const register unsigned short int COUNTER_HIWORD6 = 6;
    sbit  COUNTER_HIWORD6_bit at VBAT_INST_COUNTER_HIWORD.B6;
    const register unsigned short int COUNTER_HIWORD7 = 7;
    sbit  COUNTER_HIWORD7_bit at VBAT_INST_COUNTER_HIWORD.B7;
    const register unsigned short int COUNTER_HIWORD8 = 8;
    sbit  COUNTER_HIWORD8_bit at VBAT_INST_COUNTER_HIWORD.B8;
    const register unsigned short int COUNTER_HIWORD9 = 9;
    sbit  COUNTER_HIWORD9_bit at VBAT_INST_COUNTER_HIWORD.B9;
    const register unsigned short int COUNTER_HIWORD10 = 10;
    sbit  COUNTER_HIWORD10_bit at VBAT_INST_COUNTER_HIWORD.B10;
    const register unsigned short int COUNTER_HIWORD11 = 11;
    sbit  COUNTER_HIWORD11_bit at VBAT_INST_COUNTER_HIWORD.B11;
    const register unsigned short int COUNTER_HIWORD12 = 12;
    sbit  COUNTER_HIWORD12_bit at VBAT_INST_COUNTER_HIWORD.B12;
    const register unsigned short int COUNTER_HIWORD13 = 13;
    sbit  COUNTER_HIWORD13_bit at VBAT_INST_COUNTER_HIWORD.B13;
    const register unsigned short int COUNTER_HIWORD14 = 14;
    sbit  COUNTER_HIWORD14_bit at VBAT_INST_COUNTER_HIWORD.B14;
    const register unsigned short int COUNTER_HIWORD15 = 15;
    sbit  COUNTER_HIWORD15_bit at VBAT_INST_COUNTER_HIWORD.B15;
    const register unsigned short int COUNTER_HIWORD16 = 16;
    sbit  COUNTER_HIWORD16_bit at VBAT_INST_COUNTER_HIWORD.B16;
    const register unsigned short int COUNTER_HIWORD17 = 17;
    sbit  COUNTER_HIWORD17_bit at VBAT_INST_COUNTER_HIWORD.B17;
    const register unsigned short int COUNTER_HIWORD18 = 18;
    sbit  COUNTER_HIWORD18_bit at VBAT_INST_COUNTER_HIWORD.B18;
    const register unsigned short int COUNTER_HIWORD19 = 19;
    sbit  COUNTER_HIWORD19_bit at VBAT_INST_COUNTER_HIWORD.B19;
    const register unsigned short int COUNTER_HIWORD20 = 20;
    sbit  COUNTER_HIWORD20_bit at VBAT_INST_COUNTER_HIWORD.B20;
    const register unsigned short int COUNTER_HIWORD21 = 21;
    sbit  COUNTER_HIWORD21_bit at VBAT_INST_COUNTER_HIWORD.B21;
    const register unsigned short int COUNTER_HIWORD22 = 22;
    sbit  COUNTER_HIWORD22_bit at VBAT_INST_COUNTER_HIWORD.B22;
    const register unsigned short int COUNTER_HIWORD23 = 23;
    sbit  COUNTER_HIWORD23_bit at VBAT_INST_COUNTER_HIWORD.B23;
    const register unsigned short int COUNTER_HIWORD24 = 24;
    sbit  COUNTER_HIWORD24_bit at VBAT_INST_COUNTER_HIWORD.B24;
    const register unsigned short int COUNTER_HIWORD25 = 25;
    sbit  COUNTER_HIWORD25_bit at VBAT_INST_COUNTER_HIWORD.B25;
    const register unsigned short int COUNTER_HIWORD26 = 26;
    sbit  COUNTER_HIWORD26_bit at VBAT_INST_COUNTER_HIWORD.B26;
    const register unsigned short int COUNTER_HIWORD27 = 27;
    sbit  COUNTER_HIWORD27_bit at VBAT_INST_COUNTER_HIWORD.B27;
    const register unsigned short int COUNTER_HIWORD28 = 28;
    sbit  COUNTER_HIWORD28_bit at VBAT_INST_COUNTER_HIWORD.B28;
    const register unsigned short int COUNTER_HIWORD29 = 29;
    sbit  COUNTER_HIWORD29_bit at VBAT_INST_COUNTER_HIWORD.B29;
    const register unsigned short int COUNTER_HIWORD30 = 30;
    sbit  COUNTER_HIWORD30_bit at VBAT_INST_COUNTER_HIWORD.B30;
    const register unsigned short int COUNTER_HIWORD31 = 31;
    sbit  COUNTER_HIWORD31_bit at VBAT_INST_COUNTER_HIWORD.B31;

sfr far unsigned long   volatile VBAT_INST_VWIRE_BACKUP absolute 0x4000A428;
    const register unsigned short int M2S_2H_BACKUP0 = 0;
    sbit  M2S_2H_BACKUP0_bit at VBAT_INST_VWIRE_BACKUP.B0;
    const register unsigned short int M2S_2H_BACKUP1 = 1;
    sbit  M2S_2H_BACKUP1_bit at VBAT_INST_VWIRE_BACKUP.B1;
    const register unsigned short int M2S_2H_BACKUP2 = 2;
    sbit  M2S_2H_BACKUP2_bit at VBAT_INST_VWIRE_BACKUP.B2;
    const register unsigned short int M2S_2H_BACKUP3 = 3;
    sbit  M2S_2H_BACKUP3_bit at VBAT_INST_VWIRE_BACKUP.B3;
    const register unsigned short int M2S_42H_BACKUP4 = 4;
    sbit  M2S_42H_BACKUP4_bit at VBAT_INST_VWIRE_BACKUP.B4;
    const register unsigned short int M2S_42H_BACKUP5 = 5;
    sbit  M2S_42H_BACKUP5_bit at VBAT_INST_VWIRE_BACKUP.B5;
    const register unsigned short int M2S_42H_BACKUP6 = 6;
    sbit  M2S_42H_BACKUP6_bit at VBAT_INST_VWIRE_BACKUP.B6;
    const register unsigned short int M2S_42H_BACKUP7 = 7;
    sbit  M2S_42H_BACKUP7_bit at VBAT_INST_VWIRE_BACKUP.B7;

sfr far unsigned long   volatile EC_REG_BANK_INST_AHB_ERROR_ADDRESS absolute 0x4000FC04;
sfr far unsigned short   volatile EC_REG_BANK_INST_AHB_ERROR_CONTROL absolute 0x4000FC14;
sfr far unsigned long   volatile EC_REG_BANK_INST_INTERRUPT_CONTROL absolute 0x4000FC18;
sfr far unsigned long   volatile EC_REG_BANK_INST_ETM_TRACE_ENABLE absolute 0x4000FC1C;
sfr far unsigned long   volatile EC_REG_BANK_INST_DEBUG_Enable absolute 0x4000FC20;
    const register unsigned short int DEBUG_EN = 0;
    sbit  DEBUG_EN_bit at EC_REG_BANK_INST_DEBUG_Enable.B0;
    const register unsigned short int DEBUG_PIN_CFG1 = 1;
    sbit  DEBUG_PIN_CFG1_bit at EC_REG_BANK_INST_DEBUG_Enable.B1;
    const register unsigned short int DEBUG_PIN_CFG2 = 2;
    sbit  DEBUG_PIN_CFG2_bit at EC_REG_BANK_INST_DEBUG_Enable.B2;
    const register unsigned short int DEBUG_PU_EN = 3;
    sbit  DEBUG_PU_EN_bit at EC_REG_BANK_INST_DEBUG_Enable.B3;

sfr far unsigned long   volatile EC_REG_BANK_INST_OTP_LOCK absolute 0x4000FC24;
    sbit  TEST_EC_REG_BANK_INST_OTP_LOCK_bit at EC_REG_BANK_INST_OTP_LOCK.B0;
    const register unsigned short int MCHIP_LOCK = 1;
    sbit  MCHIP_LOCK_bit at EC_REG_BANK_INST_OTP_LOCK.B1;
    const register unsigned short int PRIVATE_KEY_LOCK = 2;
    sbit  PRIVATE_KEY_LOCK_bit at EC_REG_BANK_INST_OTP_LOCK.B2;
    const register unsigned short int USER_OTP_LOCK = 3;
    sbit  USER_OTP_LOCK_bit at EC_REG_BANK_INST_OTP_LOCK.B3;
    const register unsigned short int PUBLIC_KEY_LOCK = 4;
    sbit  PUBLIC_KEY_LOCK_bit at EC_REG_BANK_INST_OTP_LOCK.B4;

sfr far unsigned long   volatile EC_REG_BANK_INST_WDT_EVENT_COUNT absolute 0x4000FC28;
sfr far unsigned long   volatile EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL absolute 0x4000FC2C;
    const register unsigned short int INPUT_BYTE_SWAP_ENABLE = 0;
    sbit  INPUT_BYTE_SWAP_ENABLE_bit at EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL.B0;
    const register unsigned short int OUTPUT_BYTE_SWAP_ENABLE = 1;
    sbit  OUTPUT_BYTE_SWAP_ENABLE_bit at EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL.B1;
    const register unsigned short int INPUT_BLOCK_SWAP_ENABLE2 = 2;
    sbit  INPUT_BLOCK_SWAP_ENABLE2_bit at EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL.B2;
    const register unsigned short int INPUT_BLOCK_SWAP_ENABLE3 = 3;
    sbit  INPUT_BLOCK_SWAP_ENABLE3_bit at EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL.B3;
    const register unsigned short int INPUT_BLOCK_SWAP_ENABLE4 = 4;
    sbit  INPUT_BLOCK_SWAP_ENABLE4_bit at EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL.B4;
    const register unsigned short int OUTPUT_BLOCK_SWAP_ENABLE5 = 5;
    sbit  OUTPUT_BLOCK_SWAP_ENABLE5_bit at EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL.B5;
    const register unsigned short int OUTPUT_BLOCK_SWAP_ENABLE6 = 6;
    sbit  OUTPUT_BLOCK_SWAP_ENABLE6_bit at EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL.B6;
    const register unsigned short int OUTPUT_BLOCK_SWAP_ENABLE7 = 7;
    sbit  OUTPUT_BLOCK_SWAP_ENABLE7_bit at EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROL.B7;

sfr far unsigned long   volatile EC_REG_BANK_INST_PECI_DISABLE absolute 0x4000FC40;
    const register unsigned short int PECI_DISABLE = 0;
    sbit  PECI_DISABLE_bit at EC_REG_BANK_INST_PECI_DISABLE.B0;

sfr far unsigned long   volatile EC_REG_BANK_INST_CRYPTO_SOFT_RESET absolute 0x4000FC5C;
    const register unsigned short int RNG_SOFT_RESET = 0;
    sbit  RNG_SOFT_RESET_bit at EC_REG_BANK_INST_CRYPTO_SOFT_RESET.B0;
    const register unsigned short int PUBLIC_KEY_SOFT_RESET = 1;
    sbit  PUBLIC_KEY_SOFT_RESET_bit at EC_REG_BANK_INST_CRYPTO_SOFT_RESET.B1;
    const register unsigned short int AES_HASH_SOFT_RESET = 2;
    sbit  AES_HASH_SOFT_RESET_bit at EC_REG_BANK_INST_CRYPTO_SOFT_RESET.B2;

sfr far unsigned long   volatile EC_REG_BANK_INST_GPIO_BANK_POWER absolute 0x4000FC64;
    const register unsigned short int VTR_LEVEL1 = 0;
    sbit  VTR_LEVEL1_bit at EC_REG_BANK_INST_GPIO_BANK_POWER.B0;
    const register unsigned short int VTR_LEVEL2 = 1;
    sbit  VTR_LEVEL2_bit at EC_REG_BANK_INST_GPIO_BANK_POWER.B1;
    const register unsigned short int VTR_LEVEL3 = 2;
    sbit  VTR_LEVEL3_bit at EC_REG_BANK_INST_GPIO_BANK_POWER.B2;
    const register unsigned short int GPIO_BANK_POWER_LOCK = 7;
    sbit  GPIO_BANK_POWER_LOCK_bit at EC_REG_BANK_INST_GPIO_BANK_POWER.B7;

sfr far unsigned long   volatile EC_REG_BANK_INST_JTAG_MASTER_CFG absolute 0x4000FC70;
    const register unsigned short int JTM_CLK0 = 0;
    sbit  JTM_CLK0_bit at EC_REG_BANK_INST_JTAG_MASTER_CFG.B0;
    const register unsigned short int JTM_CLK1 = 1;
    sbit  JTM_CLK1_bit at EC_REG_BANK_INST_JTAG_MASTER_CFG.B1;
    const register unsigned short int JTM_CLK2 = 2;
    sbit  JTM_CLK2_bit at EC_REG_BANK_INST_JTAG_MASTER_CFG.B2;
    const register unsigned short int MASTER_SLAVE = 3;
    sbit  MASTER_SLAVE_bit at EC_REG_BANK_INST_JTAG_MASTER_CFG.B3;

sfr far unsigned long   volatile EC_REG_BANK_INST_JTAG_MASTER_STS absolute 0x4000FC74;
    const register unsigned short int JTM_DONE = 0;
    sbit  JTM_DONE_bit at EC_REG_BANK_INST_JTAG_MASTER_STS.B0;

sfr far unsigned long   volatile EC_REG_BANK_INST_JTAG_MASTER_TDO absolute 0x4000FC78;
    const register unsigned short int JTM_TDO0 = 0;
    sbit  JTM_TDO0_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B0;
    const register unsigned short int JTM_TDO1 = 1;
    sbit  JTM_TDO1_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B1;
    const register unsigned short int JTM_TDO2 = 2;
    sbit  JTM_TDO2_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B2;
    const register unsigned short int JTM_TDO3 = 3;
    sbit  JTM_TDO3_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B3;
    const register unsigned short int JTM_TDO4 = 4;
    sbit  JTM_TDO4_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B4;
    const register unsigned short int JTM_TDO5 = 5;
    sbit  JTM_TDO5_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B5;
    const register unsigned short int JTM_TDO6 = 6;
    sbit  JTM_TDO6_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B6;
    const register unsigned short int JTM_TDO7 = 7;
    sbit  JTM_TDO7_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B7;
    const register unsigned short int JTM_TDO8 = 8;
    sbit  JTM_TDO8_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B8;
    const register unsigned short int JTM_TDO9 = 9;
    sbit  JTM_TDO9_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B9;
    const register unsigned short int JTM_TDO10 = 10;
    sbit  JTM_TDO10_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B10;
    const register unsigned short int JTM_TDO11 = 11;
    sbit  JTM_TDO11_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B11;
    const register unsigned short int JTM_TDO12 = 12;
    sbit  JTM_TDO12_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B12;
    const register unsigned short int JTM_TDO13 = 13;
    sbit  JTM_TDO13_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B13;
    const register unsigned short int JTM_TDO14 = 14;
    sbit  JTM_TDO14_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B14;
    const register unsigned short int JTM_TDO15 = 15;
    sbit  JTM_TDO15_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B15;
    const register unsigned short int JTM_TDO16 = 16;
    sbit  JTM_TDO16_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B16;
    const register unsigned short int JTM_TDO17 = 17;
    sbit  JTM_TDO17_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B17;
    const register unsigned short int JTM_TDO18 = 18;
    sbit  JTM_TDO18_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B18;
    const register unsigned short int JTM_TDO19 = 19;
    sbit  JTM_TDO19_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B19;
    const register unsigned short int JTM_TDO20 = 20;
    sbit  JTM_TDO20_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B20;
    const register unsigned short int JTM_TDO21 = 21;
    sbit  JTM_TDO21_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B21;
    const register unsigned short int JTM_TDO22 = 22;
    sbit  JTM_TDO22_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B22;
    const register unsigned short int JTM_TDO23 = 23;
    sbit  JTM_TDO23_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B23;
    const register unsigned short int JTM_TDO24 = 24;
    sbit  JTM_TDO24_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B24;
    const register unsigned short int JTM_TDO25 = 25;
    sbit  JTM_TDO25_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B25;
    const register unsigned short int JTM_TDO26 = 26;
    sbit  JTM_TDO26_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B26;
    const register unsigned short int JTM_TDO27 = 27;
    sbit  JTM_TDO27_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B27;
    const register unsigned short int JTM_TDO28 = 28;
    sbit  JTM_TDO28_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B28;
    const register unsigned short int JTM_TDO29 = 29;
    sbit  JTM_TDO29_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B29;
    const register unsigned short int JTM_TDO30 = 30;
    sbit  JTM_TDO30_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B30;
    const register unsigned short int JTM_TDO31 = 31;
    sbit  JTM_TDO31_bit at EC_REG_BANK_INST_JTAG_MASTER_TDO.B31;

sfr far unsigned long   volatile EC_REG_BANK_INST_JTAG_MASTER_TDI absolute 0x4000FC7C;
    const register unsigned short int JTM_TDI0 = 0;
    sbit  JTM_TDI0_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B0;
    const register unsigned short int JTM_TDI1 = 1;
    sbit  JTM_TDI1_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B1;
    const register unsigned short int JTM_TDI2 = 2;
    sbit  JTM_TDI2_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B2;
    const register unsigned short int JTM_TDI3 = 3;
    sbit  JTM_TDI3_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B3;
    const register unsigned short int JTM_TDI4 = 4;
    sbit  JTM_TDI4_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B4;
    const register unsigned short int JTM_TDI5 = 5;
    sbit  JTM_TDI5_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B5;
    const register unsigned short int JTM_TDI6 = 6;
    sbit  JTM_TDI6_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B6;
    const register unsigned short int JTM_TDI7 = 7;
    sbit  JTM_TDI7_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B7;
    const register unsigned short int JTM_TDI8 = 8;
    sbit  JTM_TDI8_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B8;
    const register unsigned short int JTM_TDI9 = 9;
    sbit  JTM_TDI9_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B9;
    const register unsigned short int JTM_TDI10 = 10;
    sbit  JTM_TDI10_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B10;
    const register unsigned short int JTM_TDI11 = 11;
    sbit  JTM_TDI11_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B11;
    const register unsigned short int JTM_TDI12 = 12;
    sbit  JTM_TDI12_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B12;
    const register unsigned short int JTM_TDI13 = 13;
    sbit  JTM_TDI13_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B13;
    const register unsigned short int JTM_TDI14 = 14;
    sbit  JTM_TDI14_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B14;
    const register unsigned short int JTM_TDI15 = 15;
    sbit  JTM_TDI15_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B15;
    const register unsigned short int JTM_TDI16 = 16;
    sbit  JTM_TDI16_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B16;
    const register unsigned short int JTM_TDI17 = 17;
    sbit  JTM_TDI17_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B17;
    const register unsigned short int JTM_TDI18 = 18;
    sbit  JTM_TDI18_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B18;
    const register unsigned short int JTM_TDI19 = 19;
    sbit  JTM_TDI19_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B19;
    const register unsigned short int JTM_TDI20 = 20;
    sbit  JTM_TDI20_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B20;
    const register unsigned short int JTM_TDI21 = 21;
    sbit  JTM_TDI21_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B21;
    const register unsigned short int JTM_TDI22 = 22;
    sbit  JTM_TDI22_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B22;
    const register unsigned short int JTM_TDI23 = 23;
    sbit  JTM_TDI23_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B23;
    const register unsigned short int JTM_TDI24 = 24;
    sbit  JTM_TDI24_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B24;
    const register unsigned short int JTM_TDI25 = 25;
    sbit  JTM_TDI25_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B25;
    const register unsigned short int JTM_TDI26 = 26;
    sbit  JTM_TDI26_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B26;
    const register unsigned short int JTM_TDI27 = 27;
    sbit  JTM_TDI27_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B27;
    const register unsigned short int JTM_TDI28 = 28;
    sbit  JTM_TDI28_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B28;
    const register unsigned short int JTM_TDI29 = 29;
    sbit  JTM_TDI29_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B29;
    const register unsigned short int JTM_TDI30 = 30;
    sbit  JTM_TDI30_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B30;
    const register unsigned short int JTM_TDI31 = 31;
    sbit  JTM_TDI31_bit at EC_REG_BANK_INST_JTAG_MASTER_TDI.B31;

sfr far unsigned long   volatile EC_REG_BANK_INST_JTAG_MASTER_TMS absolute 0x4000FC80;
    const register unsigned short int JTM_TMS0 = 0;
    sbit  JTM_TMS0_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B0;
    const register unsigned short int JTM_TMS1 = 1;
    sbit  JTM_TMS1_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B1;
    const register unsigned short int JTM_TMS2 = 2;
    sbit  JTM_TMS2_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B2;
    const register unsigned short int JTM_TMS3 = 3;
    sbit  JTM_TMS3_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B3;
    const register unsigned short int JTM_TMS4 = 4;
    sbit  JTM_TMS4_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B4;
    const register unsigned short int JTM_TMS5 = 5;
    sbit  JTM_TMS5_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B5;
    const register unsigned short int JTM_TMS6 = 6;
    sbit  JTM_TMS6_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B6;
    const register unsigned short int JTM_TMS7 = 7;
    sbit  JTM_TMS7_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B7;
    const register unsigned short int JTM_TMS8 = 8;
    sbit  JTM_TMS8_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B8;
    const register unsigned short int JTM_TMS9 = 9;
    sbit  JTM_TMS9_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B9;
    const register unsigned short int JTM_TMS10 = 10;
    sbit  JTM_TMS10_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B10;
    const register unsigned short int JTM_TMS11 = 11;
    sbit  JTM_TMS11_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B11;
    const register unsigned short int JTM_TMS12 = 12;
    sbit  JTM_TMS12_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B12;
    const register unsigned short int JTM_TMS13 = 13;
    sbit  JTM_TMS13_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B13;
    const register unsigned short int JTM_TMS14 = 14;
    sbit  JTM_TMS14_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B14;
    const register unsigned short int JTM_TMS15 = 15;
    sbit  JTM_TMS15_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B15;
    const register unsigned short int JTM_TMS16 = 16;
    sbit  JTM_TMS16_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B16;
    const register unsigned short int JTM_TMS17 = 17;
    sbit  JTM_TMS17_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B17;
    const register unsigned short int JTM_TMS18 = 18;
    sbit  JTM_TMS18_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B18;
    const register unsigned short int JTM_TMS19 = 19;
    sbit  JTM_TMS19_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B19;
    const register unsigned short int JTM_TMS20 = 20;
    sbit  JTM_TMS20_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B20;
    const register unsigned short int JTM_TMS21 = 21;
    sbit  JTM_TMS21_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B21;
    const register unsigned short int JTM_TMS22 = 22;
    sbit  JTM_TMS22_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B22;
    const register unsigned short int JTM_TMS23 = 23;
    sbit  JTM_TMS23_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B23;
    const register unsigned short int JTM_TMS24 = 24;
    sbit  JTM_TMS24_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B24;
    const register unsigned short int JTM_TMS25 = 25;
    sbit  JTM_TMS25_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B25;
    const register unsigned short int JTM_TMS26 = 26;
    sbit  JTM_TMS26_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B26;
    const register unsigned short int JTM_TMS27 = 27;
    sbit  JTM_TMS27_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B27;
    const register unsigned short int JTM_TMS28 = 28;
    sbit  JTM_TMS28_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B28;
    const register unsigned short int JTM_TMS29 = 29;
    sbit  JTM_TMS29_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B29;
    const register unsigned short int JTM_TMS30 = 30;
    sbit  JTM_TMS30_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B30;
    const register unsigned short int JTM_TMS31 = 31;
    sbit  JTM_TMS31_bit at EC_REG_BANK_INST_JTAG_MASTER_TMS.B31;

sfr far unsigned long   volatile EC_REG_BANK_INST_JTAG_MASTER_CMD absolute 0x4000FC84;
    const register unsigned short int JTM_COUNT0 = 0;
    sbit  JTM_COUNT0_bit at EC_REG_BANK_INST_JTAG_MASTER_CMD.B0;
    const register unsigned short int JTM_COUNT1 = 1;
    sbit  JTM_COUNT1_bit at EC_REG_BANK_INST_JTAG_MASTER_CMD.B1;
    const register unsigned short int JTM_COUNT2 = 2;
    sbit  JTM_COUNT2_bit at EC_REG_BANK_INST_JTAG_MASTER_CMD.B2;
    const register unsigned short int JTM_COUNT3 = 3;
    sbit  JTM_COUNT3_bit at EC_REG_BANK_INST_JTAG_MASTER_CMD.B3;
    const register unsigned short int JTM_COUNT4 = 4;
    sbit  JTM_COUNT4_bit at EC_REG_BANK_INST_JTAG_MASTER_CMD.B4;

sfr far unsigned long   volatile EFUSE_INST_CONTROL   absolute 0x40082000;
    sbit  ENABLE_EFUSE_INST_CONTROL_bit at EFUSE_INST_CONTROL.B0;
    sbit  RESET_EFUSE_INST_CONTROL_bit at EFUSE_INST_CONTROL.B1;
    const register unsigned short int EXT_PGM = 2;
    sbit  EXT_PGM_bit at EFUSE_INST_CONTROL.B2;
    const register unsigned short int FSOURCE_EN_PRGM = 3;
    sbit  FSOURCE_EN_PRGM_bit at EFUSE_INST_CONTROL.B3;
    const register unsigned short int FSOURCE_EN_READ = 4;
    sbit  FSOURCE_EN_READ_bit at EFUSE_INST_CONTROL.B4;

sfr far unsigned int   volatile EFUSE_INST_MANUAL_CONTROL absolute 0x40082004;
    const register unsigned short int MAN_ENABLE = 0;
    sbit  MAN_ENABLE_bit at EFUSE_INST_MANUAL_CONTROL.B0;
    const register unsigned short int IP_CS = 1;
    sbit  IP_CS_bit at EFUSE_INST_MANUAL_CONTROL.B1;
    const register unsigned short int IP_PRGM_EN = 2;
    sbit  IP_PRGM_EN_bit at EFUSE_INST_MANUAL_CONTROL.B2;
    const register unsigned short int IP_PRCHG = 3;
    sbit  IP_PRCHG_bit at EFUSE_INST_MANUAL_CONTROL.B3;
    const register unsigned short int IP_SENSE_PULSE = 4;
    sbit  IP_SENSE_PULSE_bit at EFUSE_INST_MANUAL_CONTROL.B4;
    const register unsigned short int IP_OE = 5;
    sbit  IP_OE_bit at EFUSE_INST_MANUAL_CONTROL.B5;

sfr far unsigned int   volatile EFUSE_INST_MANUAL_MODE_ADDRESS absolute 0x40082006;
    const register unsigned short int IP_ADDR_LO0 = 0;
    sbit  IP_ADDR_LO0_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B0;
    const register unsigned short int IP_ADDR_LO1 = 1;
    sbit  IP_ADDR_LO1_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B1;
    const register unsigned short int IP_ADDR_LO2 = 2;
    sbit  IP_ADDR_LO2_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B2;
    const register unsigned short int IP_ADDR_LO3 = 3;
    sbit  IP_ADDR_LO3_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B3;
    const register unsigned short int IP_ADDR_LO4 = 4;
    sbit  IP_ADDR_LO4_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B4;
    const register unsigned short int IP_ADDR_LO5 = 5;
    sbit  IP_ADDR_LO5_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B5;
    const register unsigned short int IP_ADDR_LO6 = 6;
    sbit  IP_ADDR_LO6_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B6;
    const register unsigned short int IP_ADDR_LO7 = 7;
    sbit  IP_ADDR_LO7_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B7;
    const register unsigned short int IP_ADDR_LO8 = 8;
    sbit  IP_ADDR_LO8_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B8;
    const register unsigned short int IP_ADDR_LO9 = 9;
    sbit  IP_ADDR_LO9_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B9;
    const register unsigned short int IP_ADDR_HI10 = 10;
    sbit  IP_ADDR_HI10_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B10;
    const register unsigned short int IP_ADDR_HI11 = 11;
    sbit  IP_ADDR_HI11_bit at EFUSE_INST_MANUAL_MODE_ADDRESS.B11;

sfr far unsigned long   volatile EFUSE_INST_MANUAL_MODE_DATA absolute 0x4008200C;
    const register unsigned short int IP_DATA0 = 0;
    sbit  IP_DATA0_bit at EFUSE_INST_MANUAL_MODE_DATA.B0;
    const register unsigned short int IP_DATA1 = 1;
    sbit  IP_DATA1_bit at EFUSE_INST_MANUAL_MODE_DATA.B1;
    const register unsigned short int IP_DATA2 = 2;
    sbit  IP_DATA2_bit at EFUSE_INST_MANUAL_MODE_DATA.B2;
    const register unsigned short int IP_DATA3 = 3;
    sbit  IP_DATA3_bit at EFUSE_INST_MANUAL_MODE_DATA.B3;
    const register unsigned short int IP_DATA4 = 4;
    sbit  IP_DATA4_bit at EFUSE_INST_MANUAL_MODE_DATA.B4;
    const register unsigned short int IP_DATA5 = 5;
    sbit  IP_DATA5_bit at EFUSE_INST_MANUAL_MODE_DATA.B5;
    const register unsigned short int IP_DATA6 = 6;
    sbit  IP_DATA6_bit at EFUSE_INST_MANUAL_MODE_DATA.B6;
    const register unsigned short int IP_DATA7 = 7;
    sbit  IP_DATA7_bit at EFUSE_INST_MANUAL_MODE_DATA.B7;
    const register unsigned short int IP_DATA8 = 8;
    sbit  IP_DATA8_bit at EFUSE_INST_MANUAL_MODE_DATA.B8;
    const register unsigned short int IP_DATA9 = 9;
    sbit  IP_DATA9_bit at EFUSE_INST_MANUAL_MODE_DATA.B9;
    const register unsigned short int IP_DATA10 = 10;
    sbit  IP_DATA10_bit at EFUSE_INST_MANUAL_MODE_DATA.B10;
    const register unsigned short int IP_DATA11 = 11;
    sbit  IP_DATA11_bit at EFUSE_INST_MANUAL_MODE_DATA.B11;
    const register unsigned short int IP_DATA12 = 12;
    sbit  IP_DATA12_bit at EFUSE_INST_MANUAL_MODE_DATA.B12;
    const register unsigned short int IP_DATA13 = 13;
    sbit  IP_DATA13_bit at EFUSE_INST_MANUAL_MODE_DATA.B13;
    const register unsigned short int IP_DATA14 = 14;
    sbit  IP_DATA14_bit at EFUSE_INST_MANUAL_MODE_DATA.B14;
    const register unsigned short int IP_DATA15 = 15;
    sbit  IP_DATA15_bit at EFUSE_INST_MANUAL_MODE_DATA.B15;

sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_0 absolute 0x40082010;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_1 absolute 0x40082014;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_2 absolute 0x40082018;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_3 absolute 0x4008201C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_4 absolute 0x40082020;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_5 absolute 0x40082024;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_6 absolute 0x40082028;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_7 absolute 0x4008202C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_8 absolute 0x40082030;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_9 absolute 0x40082034;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_10 absolute 0x40082038;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_11 absolute 0x4008203C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_12 absolute 0x40082040;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_13 absolute 0x40082044;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_14 absolute 0x40082048;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_15 absolute 0x4008204C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_16 absolute 0x40082050;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_17 absolute 0x40082054;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_18 absolute 0x40082058;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_19 absolute 0x4008205C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_20 absolute 0x40082060;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_21 absolute 0x40082064;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_22 absolute 0x40082068;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_23 absolute 0x4008206C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_24 absolute 0x40082070;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_25 absolute 0x40082074;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_26 absolute 0x40082078;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_27 absolute 0x4008207C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_28 absolute 0x40082080;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_29 absolute 0x40082084;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_30 absolute 0x40082088;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_31 absolute 0x4008208C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_32 absolute 0x40082090;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_33 absolute 0x40082094;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_34 absolute 0x40082098;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_35 absolute 0x4008209C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_36 absolute 0x400820A0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_37 absolute 0x400820A4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_38 absolute 0x400820A8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_39 absolute 0x400820AC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_40 absolute 0x400820B0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_41 absolute 0x400820B4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_42 absolute 0x400820B8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_43 absolute 0x400820BC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_44 absolute 0x400820C0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_45 absolute 0x400820C4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_46 absolute 0x400820C8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_47 absolute 0x400820CC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_48 absolute 0x400820D0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_49 absolute 0x400820D4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_50 absolute 0x400820D8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_51 absolute 0x400820DC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_52 absolute 0x400820E0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_53 absolute 0x400820E4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_54 absolute 0x400820E8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_55 absolute 0x400820EC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_56 absolute 0x400820F0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_57 absolute 0x400820F4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_58 absolute 0x400820F8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_59 absolute 0x400820FC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_60 absolute 0x40082100;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_61 absolute 0x40082104;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_62 absolute 0x40082108;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_63 absolute 0x4008210C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_64 absolute 0x40082110;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_65 absolute 0x40082114;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_66 absolute 0x40082118;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_67 absolute 0x4008211C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_68 absolute 0x40082120;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_69 absolute 0x40082124;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_70 absolute 0x40082128;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_71 absolute 0x4008212C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_72 absolute 0x40082130;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_73 absolute 0x40082134;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_74 absolute 0x40082138;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_75 absolute 0x4008213C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_76 absolute 0x40082140;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_77 absolute 0x40082144;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_78 absolute 0x40082148;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_79 absolute 0x4008214C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_80 absolute 0x40082150;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_81 absolute 0x40082154;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_82 absolute 0x40082158;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_83 absolute 0x4008215C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_84 absolute 0x40082160;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_85 absolute 0x40082164;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_86 absolute 0x40082168;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_87 absolute 0x4008216C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_88 absolute 0x40082170;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_89 absolute 0x40082174;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_90 absolute 0x40082178;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_91 absolute 0x4008217C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_92 absolute 0x40082180;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_93 absolute 0x40082184;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_94 absolute 0x40082188;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_95 absolute 0x4008218C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_96 absolute 0x40082190;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_97 absolute 0x40082194;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_98 absolute 0x40082198;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_99 absolute 0x4008219C;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_100 absolute 0x400821A0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_101 absolute 0x400821A4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_102 absolute 0x400821A8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_103 absolute 0x400821AC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_104 absolute 0x400821B0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_105 absolute 0x400821B4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_106 absolute 0x400821B8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_107 absolute 0x400821BC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_108 absolute 0x400821C0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_109 absolute 0x400821C4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_110 absolute 0x400821C8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_111 absolute 0x400821CC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_112 absolute 0x400821D0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_113 absolute 0x400821D4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_114 absolute 0x400821D8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_115 absolute 0x400821DC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_116 absolute 0x400821E0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_117 absolute 0x400821E4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_118 absolute 0x400821E8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_119 absolute 0x400821EC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_120 absolute 0x400821F0;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_121 absolute 0x400821F4;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_122 absolute 0x400821F8;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_123 absolute 0x400821FC;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_124 absolute 0x40082200;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_125 absolute 0x40082204;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_126 absolute 0x40082208;
sfr far unsigned long   volatile EFUSE_INST_EFUSE_MEMORY_DW_127 absolute 0x4008220C;
sfr far unsigned long   volatile NVIC_ICTR            absolute 0xE000E004;
    const register unsigned short int INTLINESNUM0 = 0;
    sbit  INTLINESNUM0_bit at NVIC_ICTR.B0;
    const register unsigned short int INTLINESNUM1 = 1;
    sbit  INTLINESNUM1_bit at NVIC_ICTR.B1;
    const register unsigned short int INTLINESNUM2 = 2;
    sbit  INTLINESNUM2_bit at NVIC_ICTR.B2;
    const register unsigned short int INTLINESNUM3 = 3;
    sbit  INTLINESNUM3_bit at NVIC_ICTR.B3;

sfr far unsigned long   volatile NVIC_ACTLR           absolute 0xE000E008;
sfr far unsigned long   volatile NVIC_ISER0           absolute 0xE000E100;
    const register unsigned short int SETENA0 = 0;
    sbit  SETENA0_bit at NVIC_ISER0.B0;
    const register unsigned short int SETENA1 = 1;
    sbit  SETENA1_bit at NVIC_ISER0.B1;
    const register unsigned short int SETENA2 = 2;
    sbit  SETENA2_bit at NVIC_ISER0.B2;
    const register unsigned short int SETENA3 = 3;
    sbit  SETENA3_bit at NVIC_ISER0.B3;
    const register unsigned short int SETENA4 = 4;
    sbit  SETENA4_bit at NVIC_ISER0.B4;
    const register unsigned short int SETENA5 = 5;
    sbit  SETENA5_bit at NVIC_ISER0.B5;
    const register unsigned short int SETENA6 = 6;
    sbit  SETENA6_bit at NVIC_ISER0.B6;
    const register unsigned short int SETENA7 = 7;
    sbit  SETENA7_bit at NVIC_ISER0.B7;
    const register unsigned short int SETENA8 = 8;
    sbit  SETENA8_bit at NVIC_ISER0.B8;
    const register unsigned short int SETENA9 = 9;
    sbit  SETENA9_bit at NVIC_ISER0.B9;
    const register unsigned short int SETENA10 = 10;
    sbit  SETENA10_bit at NVIC_ISER0.B10;
    const register unsigned short int SETENA11 = 11;
    sbit  SETENA11_bit at NVIC_ISER0.B11;
    const register unsigned short int SETENA12 = 12;
    sbit  SETENA12_bit at NVIC_ISER0.B12;
    const register unsigned short int SETENA13 = 13;
    sbit  SETENA13_bit at NVIC_ISER0.B13;
    const register unsigned short int SETENA14 = 14;
    sbit  SETENA14_bit at NVIC_ISER0.B14;
    const register unsigned short int SETENA15 = 15;
    sbit  SETENA15_bit at NVIC_ISER0.B15;
    const register unsigned short int SETENA16 = 16;
    sbit  SETENA16_bit at NVIC_ISER0.B16;
    const register unsigned short int SETENA17 = 17;
    sbit  SETENA17_bit at NVIC_ISER0.B17;
    const register unsigned short int SETENA18 = 18;
    sbit  SETENA18_bit at NVIC_ISER0.B18;
    const register unsigned short int SETENA19 = 19;
    sbit  SETENA19_bit at NVIC_ISER0.B19;
    const register unsigned short int SETENA20 = 20;
    sbit  SETENA20_bit at NVIC_ISER0.B20;
    const register unsigned short int SETENA21 = 21;
    sbit  SETENA21_bit at NVIC_ISER0.B21;
    const register unsigned short int SETENA22 = 22;
    sbit  SETENA22_bit at NVIC_ISER0.B22;
    const register unsigned short int SETENA23 = 23;
    sbit  SETENA23_bit at NVIC_ISER0.B23;
    const register unsigned short int SETENA24 = 24;
    sbit  SETENA24_bit at NVIC_ISER0.B24;
    const register unsigned short int SETENA25 = 25;
    sbit  SETENA25_bit at NVIC_ISER0.B25;
    const register unsigned short int SETENA26 = 26;
    sbit  SETENA26_bit at NVIC_ISER0.B26;
    const register unsigned short int SETENA27 = 27;
    sbit  SETENA27_bit at NVIC_ISER0.B27;
    const register unsigned short int SETENA28 = 28;
    sbit  SETENA28_bit at NVIC_ISER0.B28;
    const register unsigned short int SETENA29 = 29;
    sbit  SETENA29_bit at NVIC_ISER0.B29;
    const register unsigned short int SETENA30 = 30;
    sbit  SETENA30_bit at NVIC_ISER0.B30;
    const register unsigned short int SETENA31 = 31;
    sbit  SETENA31_bit at NVIC_ISER0.B31;

sfr far unsigned long   volatile NVIC_ISER1           absolute 0xE000E104;
    sbit  SETENA0_NVIC_ISER1_bit at NVIC_ISER1.B0;
    sbit  SETENA1_NVIC_ISER1_bit at NVIC_ISER1.B1;
    sbit  SETENA2_NVIC_ISER1_bit at NVIC_ISER1.B2;
    sbit  SETENA3_NVIC_ISER1_bit at NVIC_ISER1.B3;
    sbit  SETENA4_NVIC_ISER1_bit at NVIC_ISER1.B4;
    sbit  SETENA5_NVIC_ISER1_bit at NVIC_ISER1.B5;
    sbit  SETENA6_NVIC_ISER1_bit at NVIC_ISER1.B6;
    sbit  SETENA7_NVIC_ISER1_bit at NVIC_ISER1.B7;
    sbit  SETENA8_NVIC_ISER1_bit at NVIC_ISER1.B8;
    sbit  SETENA9_NVIC_ISER1_bit at NVIC_ISER1.B9;
    sbit  SETENA10_NVIC_ISER1_bit at NVIC_ISER1.B10;
    sbit  SETENA11_NVIC_ISER1_bit at NVIC_ISER1.B11;
    sbit  SETENA12_NVIC_ISER1_bit at NVIC_ISER1.B12;
    sbit  SETENA13_NVIC_ISER1_bit at NVIC_ISER1.B13;
    sbit  SETENA14_NVIC_ISER1_bit at NVIC_ISER1.B14;
    sbit  SETENA15_NVIC_ISER1_bit at NVIC_ISER1.B15;
    sbit  SETENA16_NVIC_ISER1_bit at NVIC_ISER1.B16;
    sbit  SETENA17_NVIC_ISER1_bit at NVIC_ISER1.B17;
    sbit  SETENA18_NVIC_ISER1_bit at NVIC_ISER1.B18;
    sbit  SETENA19_NVIC_ISER1_bit at NVIC_ISER1.B19;
    sbit  SETENA20_NVIC_ISER1_bit at NVIC_ISER1.B20;
    sbit  SETENA21_NVIC_ISER1_bit at NVIC_ISER1.B21;
    sbit  SETENA22_NVIC_ISER1_bit at NVIC_ISER1.B22;
    sbit  SETENA23_NVIC_ISER1_bit at NVIC_ISER1.B23;
    sbit  SETENA24_NVIC_ISER1_bit at NVIC_ISER1.B24;
    sbit  SETENA25_NVIC_ISER1_bit at NVIC_ISER1.B25;
    sbit  SETENA26_NVIC_ISER1_bit at NVIC_ISER1.B26;
    sbit  SETENA27_NVIC_ISER1_bit at NVIC_ISER1.B27;
    sbit  SETENA28_NVIC_ISER1_bit at NVIC_ISER1.B28;
    sbit  SETENA29_NVIC_ISER1_bit at NVIC_ISER1.B29;
    sbit  SETENA30_NVIC_ISER1_bit at NVIC_ISER1.B30;
    sbit  SETENA31_NVIC_ISER1_bit at NVIC_ISER1.B31;

sfr far unsigned long   volatile NVIC_ISER2           absolute 0xE000E108;
    const register unsigned short int SETENA = 31;
    sbit  SETENA_bit at NVIC_ISER2.B31;

sfr far unsigned long   volatile NVIC_ISER3           absolute 0xE000E10C;
    sbit  SETENA_NVIC_ISER3_bit at NVIC_ISER3.B31;

sfr far unsigned long   volatile NVIC_ISER4           absolute 0xE000E110;
    sbit  SETENA_NVIC_ISER4_bit at NVIC_ISER4.B31;

sfr far unsigned long   volatile NVIC_ISER5           absolute 0xE000E114;
    sbit  SETENA_NVIC_ISER5_bit at NVIC_ISER5.B31;

sfr far unsigned long   volatile NVIC_ISER6           absolute 0xE000E118;
    sbit  SETENA_NVIC_ISER6_bit at NVIC_ISER6.B31;

sfr far unsigned long   volatile NVIC_ISER7           absolute 0xE000E11C;
    sbit  SETENA_NVIC_ISER7_bit at NVIC_ISER7.B31;

sfr far unsigned long   volatile NVIC_ICER0           absolute 0xE000E180;
    const register unsigned short int CLRENA = 31;
    sbit  CLRENA_bit at NVIC_ICER0.B31;

sfr far unsigned long   volatile NVIC_ICER1           absolute 0xE000E184;
    sbit  CLRENA_NVIC_ICER1_bit at NVIC_ICER1.B31;

sfr far unsigned long   volatile NVIC_ICER2           absolute 0xE000E188;
    sbit  CLRENA_NVIC_ICER2_bit at NVIC_ICER2.B31;

sfr far unsigned long   volatile NVIC_ICER3           absolute 0xE000E18C;
    sbit  CLRENA_NVIC_ICER3_bit at NVIC_ICER3.B31;

sfr far unsigned long   volatile NVIC_ICER4           absolute 0xE000E190;
    sbit  CLRENA_NVIC_ICER4_bit at NVIC_ICER4.B31;

sfr far unsigned long   volatile NVIC_ICER5           absolute 0xE000E194;
    sbit  CLRENA_NVIC_ICER5_bit at NVIC_ICER5.B31;

sfr far unsigned long   volatile NVIC_ICER6           absolute 0xE000E198;
    sbit  CLRENA_NVIC_ICER6_bit at NVIC_ICER6.B31;

sfr far unsigned long   volatile NVIC_ICER7           absolute 0xE000E19C;
    sbit  CLRENA_NVIC_ICER7_bit at NVIC_ICER7.B31;

sfr far unsigned long   volatile NVIC_ISPR0           absolute 0xE000E200;
    const register unsigned short int SETPEND = 31;
    sbit  SETPEND_bit at NVIC_ISPR0.B31;

sfr far unsigned long   volatile NVIC_ISPR1           absolute 0xE000E204;
    sbit  SETPEND_NVIC_ISPR1_bit at NVIC_ISPR1.B31;

sfr far unsigned long   volatile NVIC_ISPR2           absolute 0xE000E208;
    sbit  SETPEND_NVIC_ISPR2_bit at NVIC_ISPR2.B31;

sfr far unsigned long   volatile NVIC_ISPR3           absolute 0xE000E20C;
    sbit  SETPEND_NVIC_ISPR3_bit at NVIC_ISPR3.B31;

sfr far unsigned long   volatile NVIC_ISPR4           absolute 0xE000E210;
    sbit  SETPEND_NVIC_ISPR4_bit at NVIC_ISPR4.B31;

sfr far unsigned long   volatile NVIC_ISPR5           absolute 0xE000E214;
    sbit  SETPEND_NVIC_ISPR5_bit at NVIC_ISPR5.B31;

sfr far unsigned long   volatile NVIC_ISPR6           absolute 0xE000E218;
    sbit  SETPEND_NVIC_ISPR6_bit at NVIC_ISPR6.B31;

sfr far unsigned long   volatile NVIC_ISPR7           absolute 0xE000E21C;
    sbit  SETPEND_NVIC_ISPR7_bit at NVIC_ISPR7.B31;

sfr far unsigned long   volatile NVIC_ICPR0           absolute 0xE000E280;
    const register unsigned short int CLRPEND = 31;
    sbit  CLRPEND_bit at NVIC_ICPR0.B31;

sfr far unsigned long   volatile NVIC_ICPR1           absolute 0xE000E284;
    sbit  CLRPEND_NVIC_ICPR1_bit at NVIC_ICPR1.B31;

sfr far unsigned long   volatile NVIC_ICPR2           absolute 0xE000E288;
    sbit  CLRPEND_NVIC_ICPR2_bit at NVIC_ICPR2.B31;

sfr far unsigned long   volatile NVIC_ICPR3           absolute 0xE000E28C;
    sbit  CLRPEND_NVIC_ICPR3_bit at NVIC_ICPR3.B31;

sfr far unsigned long   volatile NVIC_ICPR4           absolute 0xE000E290;
    sbit  CLRPEND_NVIC_ICPR4_bit at NVIC_ICPR4.B31;

sfr far unsigned long   volatile NVIC_ICPR5           absolute 0xE000E294;
    sbit  CLRPEND_NVIC_ICPR5_bit at NVIC_ICPR5.B31;

sfr far unsigned long   volatile NVIC_ICPR6           absolute 0xE000E298;
    sbit  CLRPEND_NVIC_ICPR6_bit at NVIC_ICPR6.B31;

sfr far unsigned long   volatile NVIC_ICPR7           absolute 0xE000E29C;
    sbit  CLRPEND_NVIC_ICPR7_bit at NVIC_ICPR7.B31;

sfr far unsigned long   volatile NVIC_IABR0           absolute 0xE000E300;
    sbit  ACTIVE_NVIC_IABR0_bit at NVIC_IABR0.B31;

sfr far unsigned long   volatile NVIC_IABR1           absolute 0xE000E304;
    sbit  ACTIVE_NVIC_IABR1_bit at NVIC_IABR1.B31;

sfr far unsigned long   volatile NVIC_IABR2           absolute 0xE000E308;
    sbit  ACTIVE_NVIC_IABR2_bit at NVIC_IABR2.B31;

sfr far unsigned long   volatile NVIC_IABR3           absolute 0xE000E30C;
    sbit  ACTIVE_NVIC_IABR3_bit at NVIC_IABR3.B31;

sfr far unsigned long   volatile NVIC_IABR4           absolute 0xE000E30C;
    sbit  ACTIVE_NVIC_IABR4_bit at NVIC_IABR4.B31;

sfr far unsigned long   volatile NVIC_IABR5           absolute 0xE000E310;
    sbit  ACTIVE_NVIC_IABR5_bit at NVIC_IABR5.B31;

sfr far unsigned long   volatile NVIC_IABR6           absolute 0xE000E314;
    sbit  ACTIVE_NVIC_IABR6_bit at NVIC_IABR6.B31;

sfr far unsigned long   volatile NVIC_IABR7           absolute 0xE000E318;
    sbit  ACTIVE_NVIC_IABR7_bit at NVIC_IABR7.B31;

sfr far unsigned long   volatile NVIC_IPR0            absolute 0xE000E400;
    const register unsigned short int IPR_N00 = 0;
    sbit  IPR_N00_bit at NVIC_IPR0.B0;
    const register unsigned short int IPR_N01 = 1;
    sbit  IPR_N01_bit at NVIC_IPR0.B1;
    const register unsigned short int IPR_N02 = 2;
    sbit  IPR_N02_bit at NVIC_IPR0.B2;
    const register unsigned short int IPR_N03 = 3;
    sbit  IPR_N03_bit at NVIC_IPR0.B3;
    const register unsigned short int IPR_N04 = 4;
    sbit  IPR_N04_bit at NVIC_IPR0.B4;
    const register unsigned short int IPR_N05 = 5;
    sbit  IPR_N05_bit at NVIC_IPR0.B5;
    const register unsigned short int IPR_N06 = 6;
    sbit  IPR_N06_bit at NVIC_IPR0.B6;
    const register unsigned short int IPR_N07 = 7;
    sbit  IPR_N07_bit at NVIC_IPR0.B7;
    const register unsigned short int IPR_N18 = 8;
    sbit  IPR_N18_bit at NVIC_IPR0.B8;
    const register unsigned short int IPR_N19 = 9;
    sbit  IPR_N19_bit at NVIC_IPR0.B9;
    const register unsigned short int IPR_N110 = 10;
    sbit  IPR_N110_bit at NVIC_IPR0.B10;
    const register unsigned short int IPR_N111 = 11;
    sbit  IPR_N111_bit at NVIC_IPR0.B11;
    const register unsigned short int IPR_N112 = 12;
    sbit  IPR_N112_bit at NVIC_IPR0.B12;
    const register unsigned short int IPR_N113 = 13;
    sbit  IPR_N113_bit at NVIC_IPR0.B13;
    const register unsigned short int IPR_N114 = 14;
    sbit  IPR_N114_bit at NVIC_IPR0.B14;
    const register unsigned short int IPR_N115 = 15;
    sbit  IPR_N115_bit at NVIC_IPR0.B15;
    const register unsigned short int IPR_N216 = 16;
    sbit  IPR_N216_bit at NVIC_IPR0.B16;
    const register unsigned short int IPR_N217 = 17;
    sbit  IPR_N217_bit at NVIC_IPR0.B17;
    const register unsigned short int IPR_N218 = 18;
    sbit  IPR_N218_bit at NVIC_IPR0.B18;
    const register unsigned short int IPR_N219 = 19;
    sbit  IPR_N219_bit at NVIC_IPR0.B19;
    const register unsigned short int IPR_N220 = 20;
    sbit  IPR_N220_bit at NVIC_IPR0.B20;
    const register unsigned short int IPR_N221 = 21;
    sbit  IPR_N221_bit at NVIC_IPR0.B21;
    const register unsigned short int IPR_N222 = 22;
    sbit  IPR_N222_bit at NVIC_IPR0.B22;
    const register unsigned short int IPR_N223 = 23;
    sbit  IPR_N223_bit at NVIC_IPR0.B23;
    const register unsigned short int IPR_N324 = 24;
    sbit  IPR_N324_bit at NVIC_IPR0.B24;
    const register unsigned short int IPR_N325 = 25;
    sbit  IPR_N325_bit at NVIC_IPR0.B25;
    const register unsigned short int IPR_N326 = 26;
    sbit  IPR_N326_bit at NVIC_IPR0.B26;
    const register unsigned short int IPR_N327 = 27;
    sbit  IPR_N327_bit at NVIC_IPR0.B27;
    const register unsigned short int IPR_N328 = 28;
    sbit  IPR_N328_bit at NVIC_IPR0.B28;
    const register unsigned short int IPR_N329 = 29;
    sbit  IPR_N329_bit at NVIC_IPR0.B29;
    const register unsigned short int IPR_N330 = 30;
    sbit  IPR_N330_bit at NVIC_IPR0.B30;
    const register unsigned short int IPR_N331 = 31;
    sbit  IPR_N331_bit at NVIC_IPR0.B31;

sfr far unsigned long   volatile NVIC_IPR1            absolute 0xE000E404;
    sbit  IPR_N00_NVIC_IPR1_bit at NVIC_IPR1.B0;
    sbit  IPR_N01_NVIC_IPR1_bit at NVIC_IPR1.B1;
    sbit  IPR_N02_NVIC_IPR1_bit at NVIC_IPR1.B2;
    sbit  IPR_N03_NVIC_IPR1_bit at NVIC_IPR1.B3;
    sbit  IPR_N04_NVIC_IPR1_bit at NVIC_IPR1.B4;
    sbit  IPR_N05_NVIC_IPR1_bit at NVIC_IPR1.B5;
    sbit  IPR_N06_NVIC_IPR1_bit at NVIC_IPR1.B6;
    sbit  IPR_N07_NVIC_IPR1_bit at NVIC_IPR1.B7;
    sbit  IPR_N18_NVIC_IPR1_bit at NVIC_IPR1.B8;
    sbit  IPR_N19_NVIC_IPR1_bit at NVIC_IPR1.B9;
    sbit  IPR_N110_NVIC_IPR1_bit at NVIC_IPR1.B10;
    sbit  IPR_N111_NVIC_IPR1_bit at NVIC_IPR1.B11;
    sbit  IPR_N112_NVIC_IPR1_bit at NVIC_IPR1.B12;
    sbit  IPR_N113_NVIC_IPR1_bit at NVIC_IPR1.B13;
    sbit  IPR_N114_NVIC_IPR1_bit at NVIC_IPR1.B14;
    sbit  IPR_N115_NVIC_IPR1_bit at NVIC_IPR1.B15;
    sbit  IPR_N216_NVIC_IPR1_bit at NVIC_IPR1.B16;
    sbit  IPR_N217_NVIC_IPR1_bit at NVIC_IPR1.B17;
    sbit  IPR_N218_NVIC_IPR1_bit at NVIC_IPR1.B18;
    sbit  IPR_N219_NVIC_IPR1_bit at NVIC_IPR1.B19;
    sbit  IPR_N220_NVIC_IPR1_bit at NVIC_IPR1.B20;
    sbit  IPR_N221_NVIC_IPR1_bit at NVIC_IPR1.B21;
    sbit  IPR_N222_NVIC_IPR1_bit at NVIC_IPR1.B22;
    sbit  IPR_N223_NVIC_IPR1_bit at NVIC_IPR1.B23;
    sbit  IPR_N324_NVIC_IPR1_bit at NVIC_IPR1.B24;
    sbit  IPR_N325_NVIC_IPR1_bit at NVIC_IPR1.B25;
    sbit  IPR_N326_NVIC_IPR1_bit at NVIC_IPR1.B26;
    sbit  IPR_N327_NVIC_IPR1_bit at NVIC_IPR1.B27;
    sbit  IPR_N328_NVIC_IPR1_bit at NVIC_IPR1.B28;
    sbit  IPR_N329_NVIC_IPR1_bit at NVIC_IPR1.B29;
    sbit  IPR_N330_NVIC_IPR1_bit at NVIC_IPR1.B30;
    sbit  IPR_N331_NVIC_IPR1_bit at NVIC_IPR1.B31;

sfr far unsigned long   volatile NVIC_IPR2            absolute 0xE000E408;
    sbit  IPR_N00_NVIC_IPR2_bit at NVIC_IPR2.B0;
    sbit  IPR_N01_NVIC_IPR2_bit at NVIC_IPR2.B1;
    sbit  IPR_N02_NVIC_IPR2_bit at NVIC_IPR2.B2;
    sbit  IPR_N03_NVIC_IPR2_bit at NVIC_IPR2.B3;
    sbit  IPR_N04_NVIC_IPR2_bit at NVIC_IPR2.B4;
    sbit  IPR_N05_NVIC_IPR2_bit at NVIC_IPR2.B5;
    sbit  IPR_N06_NVIC_IPR2_bit at NVIC_IPR2.B6;
    sbit  IPR_N07_NVIC_IPR2_bit at NVIC_IPR2.B7;
    sbit  IPR_N18_NVIC_IPR2_bit at NVIC_IPR2.B8;
    sbit  IPR_N19_NVIC_IPR2_bit at NVIC_IPR2.B9;
    sbit  IPR_N110_NVIC_IPR2_bit at NVIC_IPR2.B10;
    sbit  IPR_N111_NVIC_IPR2_bit at NVIC_IPR2.B11;
    sbit  IPR_N112_NVIC_IPR2_bit at NVIC_IPR2.B12;
    sbit  IPR_N113_NVIC_IPR2_bit at NVIC_IPR2.B13;
    sbit  IPR_N114_NVIC_IPR2_bit at NVIC_IPR2.B14;
    sbit  IPR_N115_NVIC_IPR2_bit at NVIC_IPR2.B15;
    sbit  IPR_N216_NVIC_IPR2_bit at NVIC_IPR2.B16;
    sbit  IPR_N217_NVIC_IPR2_bit at NVIC_IPR2.B17;
    sbit  IPR_N218_NVIC_IPR2_bit at NVIC_IPR2.B18;
    sbit  IPR_N219_NVIC_IPR2_bit at NVIC_IPR2.B19;
    sbit  IPR_N220_NVIC_IPR2_bit at NVIC_IPR2.B20;
    sbit  IPR_N221_NVIC_IPR2_bit at NVIC_IPR2.B21;
    sbit  IPR_N222_NVIC_IPR2_bit at NVIC_IPR2.B22;
    sbit  IPR_N223_NVIC_IPR2_bit at NVIC_IPR2.B23;
    sbit  IPR_N324_NVIC_IPR2_bit at NVIC_IPR2.B24;
    sbit  IPR_N325_NVIC_IPR2_bit at NVIC_IPR2.B25;
    sbit  IPR_N326_NVIC_IPR2_bit at NVIC_IPR2.B26;
    sbit  IPR_N327_NVIC_IPR2_bit at NVIC_IPR2.B27;
    sbit  IPR_N328_NVIC_IPR2_bit at NVIC_IPR2.B28;
    sbit  IPR_N329_NVIC_IPR2_bit at NVIC_IPR2.B29;
    sbit  IPR_N330_NVIC_IPR2_bit at NVIC_IPR2.B30;
    sbit  IPR_N331_NVIC_IPR2_bit at NVIC_IPR2.B31;

sfr far unsigned long   volatile NVIC_IPR3            absolute 0xE000E40C;
    sbit  IPR_N00_NVIC_IPR3_bit at NVIC_IPR3.B0;
    sbit  IPR_N01_NVIC_IPR3_bit at NVIC_IPR3.B1;
    sbit  IPR_N02_NVIC_IPR3_bit at NVIC_IPR3.B2;
    sbit  IPR_N03_NVIC_IPR3_bit at NVIC_IPR3.B3;
    sbit  IPR_N04_NVIC_IPR3_bit at NVIC_IPR3.B4;
    sbit  IPR_N05_NVIC_IPR3_bit at NVIC_IPR3.B5;
    sbit  IPR_N06_NVIC_IPR3_bit at NVIC_IPR3.B6;
    sbit  IPR_N07_NVIC_IPR3_bit at NVIC_IPR3.B7;
    sbit  IPR_N18_NVIC_IPR3_bit at NVIC_IPR3.B8;
    sbit  IPR_N19_NVIC_IPR3_bit at NVIC_IPR3.B9;
    sbit  IPR_N110_NVIC_IPR3_bit at NVIC_IPR3.B10;
    sbit  IPR_N111_NVIC_IPR3_bit at NVIC_IPR3.B11;
    sbit  IPR_N112_NVIC_IPR3_bit at NVIC_IPR3.B12;
    sbit  IPR_N113_NVIC_IPR3_bit at NVIC_IPR3.B13;
    sbit  IPR_N114_NVIC_IPR3_bit at NVIC_IPR3.B14;
    sbit  IPR_N115_NVIC_IPR3_bit at NVIC_IPR3.B15;
    sbit  IPR_N216_NVIC_IPR3_bit at NVIC_IPR3.B16;
    sbit  IPR_N217_NVIC_IPR3_bit at NVIC_IPR3.B17;
    sbit  IPR_N218_NVIC_IPR3_bit at NVIC_IPR3.B18;
    sbit  IPR_N219_NVIC_IPR3_bit at NVIC_IPR3.B19;
    sbit  IPR_N220_NVIC_IPR3_bit at NVIC_IPR3.B20;
    sbit  IPR_N221_NVIC_IPR3_bit at NVIC_IPR3.B21;
    sbit  IPR_N222_NVIC_IPR3_bit at NVIC_IPR3.B22;
    sbit  IPR_N223_NVIC_IPR3_bit at NVIC_IPR3.B23;
    sbit  IPR_N324_NVIC_IPR3_bit at NVIC_IPR3.B24;
    sbit  IPR_N325_NVIC_IPR3_bit at NVIC_IPR3.B25;
    sbit  IPR_N326_NVIC_IPR3_bit at NVIC_IPR3.B26;
    sbit  IPR_N327_NVIC_IPR3_bit at NVIC_IPR3.B27;
    sbit  IPR_N328_NVIC_IPR3_bit at NVIC_IPR3.B28;
    sbit  IPR_N329_NVIC_IPR3_bit at NVIC_IPR3.B29;
    sbit  IPR_N330_NVIC_IPR3_bit at NVIC_IPR3.B30;
    sbit  IPR_N331_NVIC_IPR3_bit at NVIC_IPR3.B31;

sfr far unsigned long   volatile NVIC_IPR4            absolute 0xE000E410;
    sbit  IPR_N00_NVIC_IPR4_bit at NVIC_IPR4.B0;
    sbit  IPR_N01_NVIC_IPR4_bit at NVIC_IPR4.B1;
    sbit  IPR_N02_NVIC_IPR4_bit at NVIC_IPR4.B2;
    sbit  IPR_N03_NVIC_IPR4_bit at NVIC_IPR4.B3;
    sbit  IPR_N04_NVIC_IPR4_bit at NVIC_IPR4.B4;
    sbit  IPR_N05_NVIC_IPR4_bit at NVIC_IPR4.B5;
    sbit  IPR_N06_NVIC_IPR4_bit at NVIC_IPR4.B6;
    sbit  IPR_N07_NVIC_IPR4_bit at NVIC_IPR4.B7;
    sbit  IPR_N18_NVIC_IPR4_bit at NVIC_IPR4.B8;
    sbit  IPR_N19_NVIC_IPR4_bit at NVIC_IPR4.B9;
    sbit  IPR_N110_NVIC_IPR4_bit at NVIC_IPR4.B10;
    sbit  IPR_N111_NVIC_IPR4_bit at NVIC_IPR4.B11;
    sbit  IPR_N112_NVIC_IPR4_bit at NVIC_IPR4.B12;
    sbit  IPR_N113_NVIC_IPR4_bit at NVIC_IPR4.B13;
    sbit  IPR_N114_NVIC_IPR4_bit at NVIC_IPR4.B14;
    sbit  IPR_N115_NVIC_IPR4_bit at NVIC_IPR4.B15;
    sbit  IPR_N216_NVIC_IPR4_bit at NVIC_IPR4.B16;
    sbit  IPR_N217_NVIC_IPR4_bit at NVIC_IPR4.B17;
    sbit  IPR_N218_NVIC_IPR4_bit at NVIC_IPR4.B18;
    sbit  IPR_N219_NVIC_IPR4_bit at NVIC_IPR4.B19;
    sbit  IPR_N220_NVIC_IPR4_bit at NVIC_IPR4.B20;
    sbit  IPR_N221_NVIC_IPR4_bit at NVIC_IPR4.B21;
    sbit  IPR_N222_NVIC_IPR4_bit at NVIC_IPR4.B22;
    sbit  IPR_N223_NVIC_IPR4_bit at NVIC_IPR4.B23;
    sbit  IPR_N324_NVIC_IPR4_bit at NVIC_IPR4.B24;
    sbit  IPR_N325_NVIC_IPR4_bit at NVIC_IPR4.B25;
    sbit  IPR_N326_NVIC_IPR4_bit at NVIC_IPR4.B26;
    sbit  IPR_N327_NVIC_IPR4_bit at NVIC_IPR4.B27;
    sbit  IPR_N328_NVIC_IPR4_bit at NVIC_IPR4.B28;
    sbit  IPR_N329_NVIC_IPR4_bit at NVIC_IPR4.B29;
    sbit  IPR_N330_NVIC_IPR4_bit at NVIC_IPR4.B30;
    sbit  IPR_N331_NVIC_IPR4_bit at NVIC_IPR4.B31;

sfr far unsigned long   volatile NVIC_IPR5            absolute 0xE000E414;
    sbit  IPR_N00_NVIC_IPR5_bit at NVIC_IPR5.B0;
    sbit  IPR_N01_NVIC_IPR5_bit at NVIC_IPR5.B1;
    sbit  IPR_N02_NVIC_IPR5_bit at NVIC_IPR5.B2;
    sbit  IPR_N03_NVIC_IPR5_bit at NVIC_IPR5.B3;
    sbit  IPR_N04_NVIC_IPR5_bit at NVIC_IPR5.B4;
    sbit  IPR_N05_NVIC_IPR5_bit at NVIC_IPR5.B5;
    sbit  IPR_N06_NVIC_IPR5_bit at NVIC_IPR5.B6;
    sbit  IPR_N07_NVIC_IPR5_bit at NVIC_IPR5.B7;
    sbit  IPR_N18_NVIC_IPR5_bit at NVIC_IPR5.B8;
    sbit  IPR_N19_NVIC_IPR5_bit at NVIC_IPR5.B9;
    sbit  IPR_N110_NVIC_IPR5_bit at NVIC_IPR5.B10;
    sbit  IPR_N111_NVIC_IPR5_bit at NVIC_IPR5.B11;
    sbit  IPR_N112_NVIC_IPR5_bit at NVIC_IPR5.B12;
    sbit  IPR_N113_NVIC_IPR5_bit at NVIC_IPR5.B13;
    sbit  IPR_N114_NVIC_IPR5_bit at NVIC_IPR5.B14;
    sbit  IPR_N115_NVIC_IPR5_bit at NVIC_IPR5.B15;
    sbit  IPR_N216_NVIC_IPR5_bit at NVIC_IPR5.B16;
    sbit  IPR_N217_NVIC_IPR5_bit at NVIC_IPR5.B17;
    sbit  IPR_N218_NVIC_IPR5_bit at NVIC_IPR5.B18;
    sbit  IPR_N219_NVIC_IPR5_bit at NVIC_IPR5.B19;
    sbit  IPR_N220_NVIC_IPR5_bit at NVIC_IPR5.B20;
    sbit  IPR_N221_NVIC_IPR5_bit at NVIC_IPR5.B21;
    sbit  IPR_N222_NVIC_IPR5_bit at NVIC_IPR5.B22;
    sbit  IPR_N223_NVIC_IPR5_bit at NVIC_IPR5.B23;
    sbit  IPR_N324_NVIC_IPR5_bit at NVIC_IPR5.B24;
    sbit  IPR_N325_NVIC_IPR5_bit at NVIC_IPR5.B25;
    sbit  IPR_N326_NVIC_IPR5_bit at NVIC_IPR5.B26;
    sbit  IPR_N327_NVIC_IPR5_bit at NVIC_IPR5.B27;
    sbit  IPR_N328_NVIC_IPR5_bit at NVIC_IPR5.B28;
    sbit  IPR_N329_NVIC_IPR5_bit at NVIC_IPR5.B29;
    sbit  IPR_N330_NVIC_IPR5_bit at NVIC_IPR5.B30;
    sbit  IPR_N331_NVIC_IPR5_bit at NVIC_IPR5.B31;

sfr far unsigned long   volatile NVIC_IPR6            absolute 0xE000E418;
    sbit  IPR_N00_NVIC_IPR6_bit at NVIC_IPR6.B0;
    sbit  IPR_N01_NVIC_IPR6_bit at NVIC_IPR6.B1;
    sbit  IPR_N02_NVIC_IPR6_bit at NVIC_IPR6.B2;
    sbit  IPR_N03_NVIC_IPR6_bit at NVIC_IPR6.B3;
    sbit  IPR_N04_NVIC_IPR6_bit at NVIC_IPR6.B4;
    sbit  IPR_N05_NVIC_IPR6_bit at NVIC_IPR6.B5;
    sbit  IPR_N06_NVIC_IPR6_bit at NVIC_IPR6.B6;
    sbit  IPR_N07_NVIC_IPR6_bit at NVIC_IPR6.B7;
    sbit  IPR_N18_NVIC_IPR6_bit at NVIC_IPR6.B8;
    sbit  IPR_N19_NVIC_IPR6_bit at NVIC_IPR6.B9;
    sbit  IPR_N110_NVIC_IPR6_bit at NVIC_IPR6.B10;
    sbit  IPR_N111_NVIC_IPR6_bit at NVIC_IPR6.B11;
    sbit  IPR_N112_NVIC_IPR6_bit at NVIC_IPR6.B12;
    sbit  IPR_N113_NVIC_IPR6_bit at NVIC_IPR6.B13;
    sbit  IPR_N114_NVIC_IPR6_bit at NVIC_IPR6.B14;
    sbit  IPR_N115_NVIC_IPR6_bit at NVIC_IPR6.B15;
    sbit  IPR_N216_NVIC_IPR6_bit at NVIC_IPR6.B16;
    sbit  IPR_N217_NVIC_IPR6_bit at NVIC_IPR6.B17;
    sbit  IPR_N218_NVIC_IPR6_bit at NVIC_IPR6.B18;
    sbit  IPR_N219_NVIC_IPR6_bit at NVIC_IPR6.B19;
    sbit  IPR_N220_NVIC_IPR6_bit at NVIC_IPR6.B20;
    sbit  IPR_N221_NVIC_IPR6_bit at NVIC_IPR6.B21;
    sbit  IPR_N222_NVIC_IPR6_bit at NVIC_IPR6.B22;
    sbit  IPR_N223_NVIC_IPR6_bit at NVIC_IPR6.B23;
    sbit  IPR_N324_NVIC_IPR6_bit at NVIC_IPR6.B24;
    sbit  IPR_N325_NVIC_IPR6_bit at NVIC_IPR6.B25;
    sbit  IPR_N326_NVIC_IPR6_bit at NVIC_IPR6.B26;
    sbit  IPR_N327_NVIC_IPR6_bit at NVIC_IPR6.B27;
    sbit  IPR_N328_NVIC_IPR6_bit at NVIC_IPR6.B28;
    sbit  IPR_N329_NVIC_IPR6_bit at NVIC_IPR6.B29;
    sbit  IPR_N330_NVIC_IPR6_bit at NVIC_IPR6.B30;
    sbit  IPR_N331_NVIC_IPR6_bit at NVIC_IPR6.B31;

sfr far unsigned long   volatile NVIC_IPR7            absolute 0xE000E41C;
    sbit  IPR_N00_NVIC_IPR7_bit at NVIC_IPR7.B0;
    sbit  IPR_N01_NVIC_IPR7_bit at NVIC_IPR7.B1;
    sbit  IPR_N02_NVIC_IPR7_bit at NVIC_IPR7.B2;
    sbit  IPR_N03_NVIC_IPR7_bit at NVIC_IPR7.B3;
    sbit  IPR_N04_NVIC_IPR7_bit at NVIC_IPR7.B4;
    sbit  IPR_N05_NVIC_IPR7_bit at NVIC_IPR7.B5;
    sbit  IPR_N06_NVIC_IPR7_bit at NVIC_IPR7.B6;
    sbit  IPR_N07_NVIC_IPR7_bit at NVIC_IPR7.B7;
    sbit  IPR_N18_NVIC_IPR7_bit at NVIC_IPR7.B8;
    sbit  IPR_N19_NVIC_IPR7_bit at NVIC_IPR7.B9;
    sbit  IPR_N110_NVIC_IPR7_bit at NVIC_IPR7.B10;
    sbit  IPR_N111_NVIC_IPR7_bit at NVIC_IPR7.B11;
    sbit  IPR_N112_NVIC_IPR7_bit at NVIC_IPR7.B12;
    sbit  IPR_N113_NVIC_IPR7_bit at NVIC_IPR7.B13;
    sbit  IPR_N114_NVIC_IPR7_bit at NVIC_IPR7.B14;
    sbit  IPR_N115_NVIC_IPR7_bit at NVIC_IPR7.B15;
    sbit  IPR_N216_NVIC_IPR7_bit at NVIC_IPR7.B16;
    sbit  IPR_N217_NVIC_IPR7_bit at NVIC_IPR7.B17;
    sbit  IPR_N218_NVIC_IPR7_bit at NVIC_IPR7.B18;
    sbit  IPR_N219_NVIC_IPR7_bit at NVIC_IPR7.B19;
    sbit  IPR_N220_NVIC_IPR7_bit at NVIC_IPR7.B20;
    sbit  IPR_N221_NVIC_IPR7_bit at NVIC_IPR7.B21;
    sbit  IPR_N222_NVIC_IPR7_bit at NVIC_IPR7.B22;
    sbit  IPR_N223_NVIC_IPR7_bit at NVIC_IPR7.B23;
    sbit  IPR_N324_NVIC_IPR7_bit at NVIC_IPR7.B24;
    sbit  IPR_N325_NVIC_IPR7_bit at NVIC_IPR7.B25;
    sbit  IPR_N326_NVIC_IPR7_bit at NVIC_IPR7.B26;
    sbit  IPR_N327_NVIC_IPR7_bit at NVIC_IPR7.B27;
    sbit  IPR_N328_NVIC_IPR7_bit at NVIC_IPR7.B28;
    sbit  IPR_N329_NVIC_IPR7_bit at NVIC_IPR7.B29;
    sbit  IPR_N330_NVIC_IPR7_bit at NVIC_IPR7.B30;
    sbit  IPR_N331_NVIC_IPR7_bit at NVIC_IPR7.B31;

sfr far unsigned long   volatile NVIC_IPR8            absolute 0xE000E420;
    sbit  IPR_N00_NVIC_IPR8_bit at NVIC_IPR8.B0;
    sbit  IPR_N01_NVIC_IPR8_bit at NVIC_IPR8.B1;
    sbit  IPR_N02_NVIC_IPR8_bit at NVIC_IPR8.B2;
    sbit  IPR_N03_NVIC_IPR8_bit at NVIC_IPR8.B3;
    sbit  IPR_N04_NVIC_IPR8_bit at NVIC_IPR8.B4;
    sbit  IPR_N05_NVIC_IPR8_bit at NVIC_IPR8.B5;
    sbit  IPR_N06_NVIC_IPR8_bit at NVIC_IPR8.B6;
    sbit  IPR_N07_NVIC_IPR8_bit at NVIC_IPR8.B7;
    sbit  IPR_N18_NVIC_IPR8_bit at NVIC_IPR8.B8;
    sbit  IPR_N19_NVIC_IPR8_bit at NVIC_IPR8.B9;
    sbit  IPR_N110_NVIC_IPR8_bit at NVIC_IPR8.B10;
    sbit  IPR_N111_NVIC_IPR8_bit at NVIC_IPR8.B11;
    sbit  IPR_N112_NVIC_IPR8_bit at NVIC_IPR8.B12;
    sbit  IPR_N113_NVIC_IPR8_bit at NVIC_IPR8.B13;
    sbit  IPR_N114_NVIC_IPR8_bit at NVIC_IPR8.B14;
    sbit  IPR_N115_NVIC_IPR8_bit at NVIC_IPR8.B15;
    sbit  IPR_N216_NVIC_IPR8_bit at NVIC_IPR8.B16;
    sbit  IPR_N217_NVIC_IPR8_bit at NVIC_IPR8.B17;
    sbit  IPR_N218_NVIC_IPR8_bit at NVIC_IPR8.B18;
    sbit  IPR_N219_NVIC_IPR8_bit at NVIC_IPR8.B19;
    sbit  IPR_N220_NVIC_IPR8_bit at NVIC_IPR8.B20;
    sbit  IPR_N221_NVIC_IPR8_bit at NVIC_IPR8.B21;
    sbit  IPR_N222_NVIC_IPR8_bit at NVIC_IPR8.B22;
    sbit  IPR_N223_NVIC_IPR8_bit at NVIC_IPR8.B23;
    sbit  IPR_N324_NVIC_IPR8_bit at NVIC_IPR8.B24;
    sbit  IPR_N325_NVIC_IPR8_bit at NVIC_IPR8.B25;
    sbit  IPR_N326_NVIC_IPR8_bit at NVIC_IPR8.B26;
    sbit  IPR_N327_NVIC_IPR8_bit at NVIC_IPR8.B27;
    sbit  IPR_N328_NVIC_IPR8_bit at NVIC_IPR8.B28;
    sbit  IPR_N329_NVIC_IPR8_bit at NVIC_IPR8.B29;
    sbit  IPR_N330_NVIC_IPR8_bit at NVIC_IPR8.B30;
    sbit  IPR_N331_NVIC_IPR8_bit at NVIC_IPR8.B31;

sfr far unsigned long   volatile NVIC_IPR9            absolute 0xE000E424;
    sbit  IPR_N00_NVIC_IPR9_bit at NVIC_IPR9.B0;
    sbit  IPR_N01_NVIC_IPR9_bit at NVIC_IPR9.B1;
    sbit  IPR_N02_NVIC_IPR9_bit at NVIC_IPR9.B2;
    sbit  IPR_N03_NVIC_IPR9_bit at NVIC_IPR9.B3;
    sbit  IPR_N04_NVIC_IPR9_bit at NVIC_IPR9.B4;
    sbit  IPR_N05_NVIC_IPR9_bit at NVIC_IPR9.B5;
    sbit  IPR_N06_NVIC_IPR9_bit at NVIC_IPR9.B6;
    sbit  IPR_N07_NVIC_IPR9_bit at NVIC_IPR9.B7;
    sbit  IPR_N18_NVIC_IPR9_bit at NVIC_IPR9.B8;
    sbit  IPR_N19_NVIC_IPR9_bit at NVIC_IPR9.B9;
    sbit  IPR_N110_NVIC_IPR9_bit at NVIC_IPR9.B10;
    sbit  IPR_N111_NVIC_IPR9_bit at NVIC_IPR9.B11;
    sbit  IPR_N112_NVIC_IPR9_bit at NVIC_IPR9.B12;
    sbit  IPR_N113_NVIC_IPR9_bit at NVIC_IPR9.B13;
    sbit  IPR_N114_NVIC_IPR9_bit at NVIC_IPR9.B14;
    sbit  IPR_N115_NVIC_IPR9_bit at NVIC_IPR9.B15;
    sbit  IPR_N216_NVIC_IPR9_bit at NVIC_IPR9.B16;
    sbit  IPR_N217_NVIC_IPR9_bit at NVIC_IPR9.B17;
    sbit  IPR_N218_NVIC_IPR9_bit at NVIC_IPR9.B18;
    sbit  IPR_N219_NVIC_IPR9_bit at NVIC_IPR9.B19;
    sbit  IPR_N220_NVIC_IPR9_bit at NVIC_IPR9.B20;
    sbit  IPR_N221_NVIC_IPR9_bit at NVIC_IPR9.B21;
    sbit  IPR_N222_NVIC_IPR9_bit at NVIC_IPR9.B22;
    sbit  IPR_N223_NVIC_IPR9_bit at NVIC_IPR9.B23;
    sbit  IPR_N324_NVIC_IPR9_bit at NVIC_IPR9.B24;
    sbit  IPR_N325_NVIC_IPR9_bit at NVIC_IPR9.B25;
    sbit  IPR_N326_NVIC_IPR9_bit at NVIC_IPR9.B26;
    sbit  IPR_N327_NVIC_IPR9_bit at NVIC_IPR9.B27;
    sbit  IPR_N328_NVIC_IPR9_bit at NVIC_IPR9.B28;
    sbit  IPR_N329_NVIC_IPR9_bit at NVIC_IPR9.B29;
    sbit  IPR_N330_NVIC_IPR9_bit at NVIC_IPR9.B30;
    sbit  IPR_N331_NVIC_IPR9_bit at NVIC_IPR9.B31;

sfr far unsigned long   volatile NVIC_IPR10           absolute 0xE000E428;
    sbit  IPR_N00_NVIC_IPR10_bit at NVIC_IPR10.B0;
    sbit  IPR_N01_NVIC_IPR10_bit at NVIC_IPR10.B1;
    sbit  IPR_N02_NVIC_IPR10_bit at NVIC_IPR10.B2;
    sbit  IPR_N03_NVIC_IPR10_bit at NVIC_IPR10.B3;
    sbit  IPR_N04_NVIC_IPR10_bit at NVIC_IPR10.B4;
    sbit  IPR_N05_NVIC_IPR10_bit at NVIC_IPR10.B5;
    sbit  IPR_N06_NVIC_IPR10_bit at NVIC_IPR10.B6;
    sbit  IPR_N07_NVIC_IPR10_bit at NVIC_IPR10.B7;
    sbit  IPR_N18_NVIC_IPR10_bit at NVIC_IPR10.B8;
    sbit  IPR_N19_NVIC_IPR10_bit at NVIC_IPR10.B9;
    sbit  IPR_N110_NVIC_IPR10_bit at NVIC_IPR10.B10;
    sbit  IPR_N111_NVIC_IPR10_bit at NVIC_IPR10.B11;
    sbit  IPR_N112_NVIC_IPR10_bit at NVIC_IPR10.B12;
    sbit  IPR_N113_NVIC_IPR10_bit at NVIC_IPR10.B13;
    sbit  IPR_N114_NVIC_IPR10_bit at NVIC_IPR10.B14;
    sbit  IPR_N115_NVIC_IPR10_bit at NVIC_IPR10.B15;
    sbit  IPR_N216_NVIC_IPR10_bit at NVIC_IPR10.B16;
    sbit  IPR_N217_NVIC_IPR10_bit at NVIC_IPR10.B17;
    sbit  IPR_N218_NVIC_IPR10_bit at NVIC_IPR10.B18;
    sbit  IPR_N219_NVIC_IPR10_bit at NVIC_IPR10.B19;
    sbit  IPR_N220_NVIC_IPR10_bit at NVIC_IPR10.B20;
    sbit  IPR_N221_NVIC_IPR10_bit at NVIC_IPR10.B21;
    sbit  IPR_N222_NVIC_IPR10_bit at NVIC_IPR10.B22;
    sbit  IPR_N223_NVIC_IPR10_bit at NVIC_IPR10.B23;
    sbit  IPR_N324_NVIC_IPR10_bit at NVIC_IPR10.B24;
    sbit  IPR_N325_NVIC_IPR10_bit at NVIC_IPR10.B25;
    sbit  IPR_N326_NVIC_IPR10_bit at NVIC_IPR10.B26;
    sbit  IPR_N327_NVIC_IPR10_bit at NVIC_IPR10.B27;
    sbit  IPR_N328_NVIC_IPR10_bit at NVIC_IPR10.B28;
    sbit  IPR_N329_NVIC_IPR10_bit at NVIC_IPR10.B29;
    sbit  IPR_N330_NVIC_IPR10_bit at NVIC_IPR10.B30;
    sbit  IPR_N331_NVIC_IPR10_bit at NVIC_IPR10.B31;

sfr far unsigned long   volatile NVIC_IPR11           absolute 0xE000E42C;
    sbit  IPR_N00_NVIC_IPR11_bit at NVIC_IPR11.B0;
    sbit  IPR_N01_NVIC_IPR11_bit at NVIC_IPR11.B1;
    sbit  IPR_N02_NVIC_IPR11_bit at NVIC_IPR11.B2;
    sbit  IPR_N03_NVIC_IPR11_bit at NVIC_IPR11.B3;
    sbit  IPR_N04_NVIC_IPR11_bit at NVIC_IPR11.B4;
    sbit  IPR_N05_NVIC_IPR11_bit at NVIC_IPR11.B5;
    sbit  IPR_N06_NVIC_IPR11_bit at NVIC_IPR11.B6;
    sbit  IPR_N07_NVIC_IPR11_bit at NVIC_IPR11.B7;
    sbit  IPR_N18_NVIC_IPR11_bit at NVIC_IPR11.B8;
    sbit  IPR_N19_NVIC_IPR11_bit at NVIC_IPR11.B9;
    sbit  IPR_N110_NVIC_IPR11_bit at NVIC_IPR11.B10;
    sbit  IPR_N111_NVIC_IPR11_bit at NVIC_IPR11.B11;
    sbit  IPR_N112_NVIC_IPR11_bit at NVIC_IPR11.B12;
    sbit  IPR_N113_NVIC_IPR11_bit at NVIC_IPR11.B13;
    sbit  IPR_N114_NVIC_IPR11_bit at NVIC_IPR11.B14;
    sbit  IPR_N115_NVIC_IPR11_bit at NVIC_IPR11.B15;
    sbit  IPR_N216_NVIC_IPR11_bit at NVIC_IPR11.B16;
    sbit  IPR_N217_NVIC_IPR11_bit at NVIC_IPR11.B17;
    sbit  IPR_N218_NVIC_IPR11_bit at NVIC_IPR11.B18;
    sbit  IPR_N219_NVIC_IPR11_bit at NVIC_IPR11.B19;
    sbit  IPR_N220_NVIC_IPR11_bit at NVIC_IPR11.B20;
    sbit  IPR_N221_NVIC_IPR11_bit at NVIC_IPR11.B21;
    sbit  IPR_N222_NVIC_IPR11_bit at NVIC_IPR11.B22;
    sbit  IPR_N223_NVIC_IPR11_bit at NVIC_IPR11.B23;
    sbit  IPR_N324_NVIC_IPR11_bit at NVIC_IPR11.B24;
    sbit  IPR_N325_NVIC_IPR11_bit at NVIC_IPR11.B25;
    sbit  IPR_N326_NVIC_IPR11_bit at NVIC_IPR11.B26;
    sbit  IPR_N327_NVIC_IPR11_bit at NVIC_IPR11.B27;
    sbit  IPR_N328_NVIC_IPR11_bit at NVIC_IPR11.B28;
    sbit  IPR_N329_NVIC_IPR11_bit at NVIC_IPR11.B29;
    sbit  IPR_N330_NVIC_IPR11_bit at NVIC_IPR11.B30;
    sbit  IPR_N331_NVIC_IPR11_bit at NVIC_IPR11.B31;

sfr far unsigned long   volatile NVIC_IPR12           absolute 0xE000E430;
    sbit  IPR_N00_NVIC_IPR12_bit at NVIC_IPR12.B0;
    sbit  IPR_N01_NVIC_IPR12_bit at NVIC_IPR12.B1;
    sbit  IPR_N02_NVIC_IPR12_bit at NVIC_IPR12.B2;
    sbit  IPR_N03_NVIC_IPR12_bit at NVIC_IPR12.B3;
    sbit  IPR_N04_NVIC_IPR12_bit at NVIC_IPR12.B4;
    sbit  IPR_N05_NVIC_IPR12_bit at NVIC_IPR12.B5;
    sbit  IPR_N06_NVIC_IPR12_bit at NVIC_IPR12.B6;
    sbit  IPR_N07_NVIC_IPR12_bit at NVIC_IPR12.B7;
    sbit  IPR_N18_NVIC_IPR12_bit at NVIC_IPR12.B8;
    sbit  IPR_N19_NVIC_IPR12_bit at NVIC_IPR12.B9;
    sbit  IPR_N110_NVIC_IPR12_bit at NVIC_IPR12.B10;
    sbit  IPR_N111_NVIC_IPR12_bit at NVIC_IPR12.B11;
    sbit  IPR_N112_NVIC_IPR12_bit at NVIC_IPR12.B12;
    sbit  IPR_N113_NVIC_IPR12_bit at NVIC_IPR12.B13;
    sbit  IPR_N114_NVIC_IPR12_bit at NVIC_IPR12.B14;
    sbit  IPR_N115_NVIC_IPR12_bit at NVIC_IPR12.B15;
    sbit  IPR_N216_NVIC_IPR12_bit at NVIC_IPR12.B16;
    sbit  IPR_N217_NVIC_IPR12_bit at NVIC_IPR12.B17;
    sbit  IPR_N218_NVIC_IPR12_bit at NVIC_IPR12.B18;
    sbit  IPR_N219_NVIC_IPR12_bit at NVIC_IPR12.B19;
    sbit  IPR_N220_NVIC_IPR12_bit at NVIC_IPR12.B20;
    sbit  IPR_N221_NVIC_IPR12_bit at NVIC_IPR12.B21;
    sbit  IPR_N222_NVIC_IPR12_bit at NVIC_IPR12.B22;
    sbit  IPR_N223_NVIC_IPR12_bit at NVIC_IPR12.B23;
    sbit  IPR_N324_NVIC_IPR12_bit at NVIC_IPR12.B24;
    sbit  IPR_N325_NVIC_IPR12_bit at NVIC_IPR12.B25;
    sbit  IPR_N326_NVIC_IPR12_bit at NVIC_IPR12.B26;
    sbit  IPR_N327_NVIC_IPR12_bit at NVIC_IPR12.B27;
    sbit  IPR_N328_NVIC_IPR12_bit at NVIC_IPR12.B28;
    sbit  IPR_N329_NVIC_IPR12_bit at NVIC_IPR12.B29;
    sbit  IPR_N330_NVIC_IPR12_bit at NVIC_IPR12.B30;
    sbit  IPR_N331_NVIC_IPR12_bit at NVIC_IPR12.B31;

sfr far unsigned long   volatile NVIC_IPR13           absolute 0xE000E434;
    sbit  IPR_N00_NVIC_IPR13_bit at NVIC_IPR13.B0;
    sbit  IPR_N01_NVIC_IPR13_bit at NVIC_IPR13.B1;
    sbit  IPR_N02_NVIC_IPR13_bit at NVIC_IPR13.B2;
    sbit  IPR_N03_NVIC_IPR13_bit at NVIC_IPR13.B3;
    sbit  IPR_N04_NVIC_IPR13_bit at NVIC_IPR13.B4;
    sbit  IPR_N05_NVIC_IPR13_bit at NVIC_IPR13.B5;
    sbit  IPR_N06_NVIC_IPR13_bit at NVIC_IPR13.B6;
    sbit  IPR_N07_NVIC_IPR13_bit at NVIC_IPR13.B7;
    sbit  IPR_N18_NVIC_IPR13_bit at NVIC_IPR13.B8;
    sbit  IPR_N19_NVIC_IPR13_bit at NVIC_IPR13.B9;
    sbit  IPR_N110_NVIC_IPR13_bit at NVIC_IPR13.B10;
    sbit  IPR_N111_NVIC_IPR13_bit at NVIC_IPR13.B11;
    sbit  IPR_N112_NVIC_IPR13_bit at NVIC_IPR13.B12;
    sbit  IPR_N113_NVIC_IPR13_bit at NVIC_IPR13.B13;
    sbit  IPR_N114_NVIC_IPR13_bit at NVIC_IPR13.B14;
    sbit  IPR_N115_NVIC_IPR13_bit at NVIC_IPR13.B15;
    sbit  IPR_N216_NVIC_IPR13_bit at NVIC_IPR13.B16;
    sbit  IPR_N217_NVIC_IPR13_bit at NVIC_IPR13.B17;
    sbit  IPR_N218_NVIC_IPR13_bit at NVIC_IPR13.B18;
    sbit  IPR_N219_NVIC_IPR13_bit at NVIC_IPR13.B19;
    sbit  IPR_N220_NVIC_IPR13_bit at NVIC_IPR13.B20;
    sbit  IPR_N221_NVIC_IPR13_bit at NVIC_IPR13.B21;
    sbit  IPR_N222_NVIC_IPR13_bit at NVIC_IPR13.B22;
    sbit  IPR_N223_NVIC_IPR13_bit at NVIC_IPR13.B23;
    sbit  IPR_N324_NVIC_IPR13_bit at NVIC_IPR13.B24;
    sbit  IPR_N325_NVIC_IPR13_bit at NVIC_IPR13.B25;
    sbit  IPR_N326_NVIC_IPR13_bit at NVIC_IPR13.B26;
    sbit  IPR_N327_NVIC_IPR13_bit at NVIC_IPR13.B27;
    sbit  IPR_N328_NVIC_IPR13_bit at NVIC_IPR13.B28;
    sbit  IPR_N329_NVIC_IPR13_bit at NVIC_IPR13.B29;
    sbit  IPR_N330_NVIC_IPR13_bit at NVIC_IPR13.B30;
    sbit  IPR_N331_NVIC_IPR13_bit at NVIC_IPR13.B31;

sfr far unsigned long   volatile NVIC_IPR14           absolute 0xE000E438;
    sbit  IPR_N00_NVIC_IPR14_bit at NVIC_IPR14.B0;
    sbit  IPR_N01_NVIC_IPR14_bit at NVIC_IPR14.B1;
    sbit  IPR_N02_NVIC_IPR14_bit at NVIC_IPR14.B2;
    sbit  IPR_N03_NVIC_IPR14_bit at NVIC_IPR14.B3;
    sbit  IPR_N04_NVIC_IPR14_bit at NVIC_IPR14.B4;
    sbit  IPR_N05_NVIC_IPR14_bit at NVIC_IPR14.B5;
    sbit  IPR_N06_NVIC_IPR14_bit at NVIC_IPR14.B6;
    sbit  IPR_N07_NVIC_IPR14_bit at NVIC_IPR14.B7;
    sbit  IPR_N18_NVIC_IPR14_bit at NVIC_IPR14.B8;
    sbit  IPR_N19_NVIC_IPR14_bit at NVIC_IPR14.B9;
    sbit  IPR_N110_NVIC_IPR14_bit at NVIC_IPR14.B10;
    sbit  IPR_N111_NVIC_IPR14_bit at NVIC_IPR14.B11;
    sbit  IPR_N112_NVIC_IPR14_bit at NVIC_IPR14.B12;
    sbit  IPR_N113_NVIC_IPR14_bit at NVIC_IPR14.B13;
    sbit  IPR_N114_NVIC_IPR14_bit at NVIC_IPR14.B14;
    sbit  IPR_N115_NVIC_IPR14_bit at NVIC_IPR14.B15;
    sbit  IPR_N216_NVIC_IPR14_bit at NVIC_IPR14.B16;
    sbit  IPR_N217_NVIC_IPR14_bit at NVIC_IPR14.B17;
    sbit  IPR_N218_NVIC_IPR14_bit at NVIC_IPR14.B18;
    sbit  IPR_N219_NVIC_IPR14_bit at NVIC_IPR14.B19;
    sbit  IPR_N220_NVIC_IPR14_bit at NVIC_IPR14.B20;
    sbit  IPR_N221_NVIC_IPR14_bit at NVIC_IPR14.B21;
    sbit  IPR_N222_NVIC_IPR14_bit at NVIC_IPR14.B22;
    sbit  IPR_N223_NVIC_IPR14_bit at NVIC_IPR14.B23;
    sbit  IPR_N324_NVIC_IPR14_bit at NVIC_IPR14.B24;
    sbit  IPR_N325_NVIC_IPR14_bit at NVIC_IPR14.B25;
    sbit  IPR_N326_NVIC_IPR14_bit at NVIC_IPR14.B26;
    sbit  IPR_N327_NVIC_IPR14_bit at NVIC_IPR14.B27;
    sbit  IPR_N328_NVIC_IPR14_bit at NVIC_IPR14.B28;
    sbit  IPR_N329_NVIC_IPR14_bit at NVIC_IPR14.B29;
    sbit  IPR_N330_NVIC_IPR14_bit at NVIC_IPR14.B30;
    sbit  IPR_N331_NVIC_IPR14_bit at NVIC_IPR14.B31;

sfr far unsigned long   volatile NVIC_IPR15           absolute 0xE000E43C;
    sbit  IPR_N00_NVIC_IPR15_bit at NVIC_IPR15.B0;
    sbit  IPR_N01_NVIC_IPR15_bit at NVIC_IPR15.B1;
    sbit  IPR_N02_NVIC_IPR15_bit at NVIC_IPR15.B2;
    sbit  IPR_N03_NVIC_IPR15_bit at NVIC_IPR15.B3;
    sbit  IPR_N04_NVIC_IPR15_bit at NVIC_IPR15.B4;
    sbit  IPR_N05_NVIC_IPR15_bit at NVIC_IPR15.B5;
    sbit  IPR_N06_NVIC_IPR15_bit at NVIC_IPR15.B6;
    sbit  IPR_N07_NVIC_IPR15_bit at NVIC_IPR15.B7;
    sbit  IPR_N18_NVIC_IPR15_bit at NVIC_IPR15.B8;
    sbit  IPR_N19_NVIC_IPR15_bit at NVIC_IPR15.B9;
    sbit  IPR_N110_NVIC_IPR15_bit at NVIC_IPR15.B10;
    sbit  IPR_N111_NVIC_IPR15_bit at NVIC_IPR15.B11;
    sbit  IPR_N112_NVIC_IPR15_bit at NVIC_IPR15.B12;
    sbit  IPR_N113_NVIC_IPR15_bit at NVIC_IPR15.B13;
    sbit  IPR_N114_NVIC_IPR15_bit at NVIC_IPR15.B14;
    sbit  IPR_N115_NVIC_IPR15_bit at NVIC_IPR15.B15;
    sbit  IPR_N216_NVIC_IPR15_bit at NVIC_IPR15.B16;
    sbit  IPR_N217_NVIC_IPR15_bit at NVIC_IPR15.B17;
    sbit  IPR_N218_NVIC_IPR15_bit at NVIC_IPR15.B18;
    sbit  IPR_N219_NVIC_IPR15_bit at NVIC_IPR15.B19;
    sbit  IPR_N220_NVIC_IPR15_bit at NVIC_IPR15.B20;
    sbit  IPR_N221_NVIC_IPR15_bit at NVIC_IPR15.B21;
    sbit  IPR_N222_NVIC_IPR15_bit at NVIC_IPR15.B22;
    sbit  IPR_N223_NVIC_IPR15_bit at NVIC_IPR15.B23;
    sbit  IPR_N324_NVIC_IPR15_bit at NVIC_IPR15.B24;
    sbit  IPR_N325_NVIC_IPR15_bit at NVIC_IPR15.B25;
    sbit  IPR_N326_NVIC_IPR15_bit at NVIC_IPR15.B26;
    sbit  IPR_N327_NVIC_IPR15_bit at NVIC_IPR15.B27;
    sbit  IPR_N328_NVIC_IPR15_bit at NVIC_IPR15.B28;
    sbit  IPR_N329_NVIC_IPR15_bit at NVIC_IPR15.B29;
    sbit  IPR_N330_NVIC_IPR15_bit at NVIC_IPR15.B30;
    sbit  IPR_N331_NVIC_IPR15_bit at NVIC_IPR15.B31;

sfr far unsigned long   volatile NVIC_IPR16           absolute 0xE000E440;
    sbit  IPR_N00_NVIC_IPR16_bit at NVIC_IPR16.B0;
    sbit  IPR_N01_NVIC_IPR16_bit at NVIC_IPR16.B1;
    sbit  IPR_N02_NVIC_IPR16_bit at NVIC_IPR16.B2;
    sbit  IPR_N03_NVIC_IPR16_bit at NVIC_IPR16.B3;
    sbit  IPR_N04_NVIC_IPR16_bit at NVIC_IPR16.B4;
    sbit  IPR_N05_NVIC_IPR16_bit at NVIC_IPR16.B5;
    sbit  IPR_N06_NVIC_IPR16_bit at NVIC_IPR16.B6;
    sbit  IPR_N07_NVIC_IPR16_bit at NVIC_IPR16.B7;
    sbit  IPR_N18_NVIC_IPR16_bit at NVIC_IPR16.B8;
    sbit  IPR_N19_NVIC_IPR16_bit at NVIC_IPR16.B9;
    sbit  IPR_N110_NVIC_IPR16_bit at NVIC_IPR16.B10;
    sbit  IPR_N111_NVIC_IPR16_bit at NVIC_IPR16.B11;
    sbit  IPR_N112_NVIC_IPR16_bit at NVIC_IPR16.B12;
    sbit  IPR_N113_NVIC_IPR16_bit at NVIC_IPR16.B13;
    sbit  IPR_N114_NVIC_IPR16_bit at NVIC_IPR16.B14;
    sbit  IPR_N115_NVIC_IPR16_bit at NVIC_IPR16.B15;
    sbit  IPR_N216_NVIC_IPR16_bit at NVIC_IPR16.B16;
    sbit  IPR_N217_NVIC_IPR16_bit at NVIC_IPR16.B17;
    sbit  IPR_N218_NVIC_IPR16_bit at NVIC_IPR16.B18;
    sbit  IPR_N219_NVIC_IPR16_bit at NVIC_IPR16.B19;
    sbit  IPR_N220_NVIC_IPR16_bit at NVIC_IPR16.B20;
    sbit  IPR_N221_NVIC_IPR16_bit at NVIC_IPR16.B21;
    sbit  IPR_N222_NVIC_IPR16_bit at NVIC_IPR16.B22;
    sbit  IPR_N223_NVIC_IPR16_bit at NVIC_IPR16.B23;
    sbit  IPR_N324_NVIC_IPR16_bit at NVIC_IPR16.B24;
    sbit  IPR_N325_NVIC_IPR16_bit at NVIC_IPR16.B25;
    sbit  IPR_N326_NVIC_IPR16_bit at NVIC_IPR16.B26;
    sbit  IPR_N327_NVIC_IPR16_bit at NVIC_IPR16.B27;
    sbit  IPR_N328_NVIC_IPR16_bit at NVIC_IPR16.B28;
    sbit  IPR_N329_NVIC_IPR16_bit at NVIC_IPR16.B29;
    sbit  IPR_N330_NVIC_IPR16_bit at NVIC_IPR16.B30;
    sbit  IPR_N331_NVIC_IPR16_bit at NVIC_IPR16.B31;

sfr far unsigned long   volatile NVIC_IPR17           absolute 0xE000E444;
    sbit  IPR_N00_NVIC_IPR17_bit at NVIC_IPR17.B0;
    sbit  IPR_N01_NVIC_IPR17_bit at NVIC_IPR17.B1;
    sbit  IPR_N02_NVIC_IPR17_bit at NVIC_IPR17.B2;
    sbit  IPR_N03_NVIC_IPR17_bit at NVIC_IPR17.B3;
    sbit  IPR_N04_NVIC_IPR17_bit at NVIC_IPR17.B4;
    sbit  IPR_N05_NVIC_IPR17_bit at NVIC_IPR17.B5;
    sbit  IPR_N06_NVIC_IPR17_bit at NVIC_IPR17.B6;
    sbit  IPR_N07_NVIC_IPR17_bit at NVIC_IPR17.B7;
    sbit  IPR_N18_NVIC_IPR17_bit at NVIC_IPR17.B8;
    sbit  IPR_N19_NVIC_IPR17_bit at NVIC_IPR17.B9;
    sbit  IPR_N110_NVIC_IPR17_bit at NVIC_IPR17.B10;
    sbit  IPR_N111_NVIC_IPR17_bit at NVIC_IPR17.B11;
    sbit  IPR_N112_NVIC_IPR17_bit at NVIC_IPR17.B12;
    sbit  IPR_N113_NVIC_IPR17_bit at NVIC_IPR17.B13;
    sbit  IPR_N114_NVIC_IPR17_bit at NVIC_IPR17.B14;
    sbit  IPR_N115_NVIC_IPR17_bit at NVIC_IPR17.B15;
    sbit  IPR_N216_NVIC_IPR17_bit at NVIC_IPR17.B16;
    sbit  IPR_N217_NVIC_IPR17_bit at NVIC_IPR17.B17;
    sbit  IPR_N218_NVIC_IPR17_bit at NVIC_IPR17.B18;
    sbit  IPR_N219_NVIC_IPR17_bit at NVIC_IPR17.B19;
    sbit  IPR_N220_NVIC_IPR17_bit at NVIC_IPR17.B20;
    sbit  IPR_N221_NVIC_IPR17_bit at NVIC_IPR17.B21;
    sbit  IPR_N222_NVIC_IPR17_bit at NVIC_IPR17.B22;
    sbit  IPR_N223_NVIC_IPR17_bit at NVIC_IPR17.B23;
    sbit  IPR_N324_NVIC_IPR17_bit at NVIC_IPR17.B24;
    sbit  IPR_N325_NVIC_IPR17_bit at NVIC_IPR17.B25;
    sbit  IPR_N326_NVIC_IPR17_bit at NVIC_IPR17.B26;
    sbit  IPR_N327_NVIC_IPR17_bit at NVIC_IPR17.B27;
    sbit  IPR_N328_NVIC_IPR17_bit at NVIC_IPR17.B28;
    sbit  IPR_N329_NVIC_IPR17_bit at NVIC_IPR17.B29;
    sbit  IPR_N330_NVIC_IPR17_bit at NVIC_IPR17.B30;
    sbit  IPR_N331_NVIC_IPR17_bit at NVIC_IPR17.B31;

sfr far unsigned long   volatile NVIC_IPR18           absolute 0xE000E448;
    sbit  IPR_N00_NVIC_IPR18_bit at NVIC_IPR18.B0;
    sbit  IPR_N01_NVIC_IPR18_bit at NVIC_IPR18.B1;
    sbit  IPR_N02_NVIC_IPR18_bit at NVIC_IPR18.B2;
    sbit  IPR_N03_NVIC_IPR18_bit at NVIC_IPR18.B3;
    sbit  IPR_N04_NVIC_IPR18_bit at NVIC_IPR18.B4;
    sbit  IPR_N05_NVIC_IPR18_bit at NVIC_IPR18.B5;
    sbit  IPR_N06_NVIC_IPR18_bit at NVIC_IPR18.B6;
    sbit  IPR_N07_NVIC_IPR18_bit at NVIC_IPR18.B7;
    sbit  IPR_N18_NVIC_IPR18_bit at NVIC_IPR18.B8;
    sbit  IPR_N19_NVIC_IPR18_bit at NVIC_IPR18.B9;
    sbit  IPR_N110_NVIC_IPR18_bit at NVIC_IPR18.B10;
    sbit  IPR_N111_NVIC_IPR18_bit at NVIC_IPR18.B11;
    sbit  IPR_N112_NVIC_IPR18_bit at NVIC_IPR18.B12;
    sbit  IPR_N113_NVIC_IPR18_bit at NVIC_IPR18.B13;
    sbit  IPR_N114_NVIC_IPR18_bit at NVIC_IPR18.B14;
    sbit  IPR_N115_NVIC_IPR18_bit at NVIC_IPR18.B15;
    sbit  IPR_N216_NVIC_IPR18_bit at NVIC_IPR18.B16;
    sbit  IPR_N217_NVIC_IPR18_bit at NVIC_IPR18.B17;
    sbit  IPR_N218_NVIC_IPR18_bit at NVIC_IPR18.B18;
    sbit  IPR_N219_NVIC_IPR18_bit at NVIC_IPR18.B19;
    sbit  IPR_N220_NVIC_IPR18_bit at NVIC_IPR18.B20;
    sbit  IPR_N221_NVIC_IPR18_bit at NVIC_IPR18.B21;
    sbit  IPR_N222_NVIC_IPR18_bit at NVIC_IPR18.B22;
    sbit  IPR_N223_NVIC_IPR18_bit at NVIC_IPR18.B23;
    sbit  IPR_N324_NVIC_IPR18_bit at NVIC_IPR18.B24;
    sbit  IPR_N325_NVIC_IPR18_bit at NVIC_IPR18.B25;
    sbit  IPR_N326_NVIC_IPR18_bit at NVIC_IPR18.B26;
    sbit  IPR_N327_NVIC_IPR18_bit at NVIC_IPR18.B27;
    sbit  IPR_N328_NVIC_IPR18_bit at NVIC_IPR18.B28;
    sbit  IPR_N329_NVIC_IPR18_bit at NVIC_IPR18.B29;
    sbit  IPR_N330_NVIC_IPR18_bit at NVIC_IPR18.B30;
    sbit  IPR_N331_NVIC_IPR18_bit at NVIC_IPR18.B31;

sfr far unsigned long   volatile NVIC_IPR19           absolute 0xE000E44C;
    sbit  IPR_N00_NVIC_IPR19_bit at NVIC_IPR19.B0;
    sbit  IPR_N01_NVIC_IPR19_bit at NVIC_IPR19.B1;
    sbit  IPR_N02_NVIC_IPR19_bit at NVIC_IPR19.B2;
    sbit  IPR_N03_NVIC_IPR19_bit at NVIC_IPR19.B3;
    sbit  IPR_N04_NVIC_IPR19_bit at NVIC_IPR19.B4;
    sbit  IPR_N05_NVIC_IPR19_bit at NVIC_IPR19.B5;
    sbit  IPR_N06_NVIC_IPR19_bit at NVIC_IPR19.B6;
    sbit  IPR_N07_NVIC_IPR19_bit at NVIC_IPR19.B7;
    sbit  IPR_N18_NVIC_IPR19_bit at NVIC_IPR19.B8;
    sbit  IPR_N19_NVIC_IPR19_bit at NVIC_IPR19.B9;
    sbit  IPR_N110_NVIC_IPR19_bit at NVIC_IPR19.B10;
    sbit  IPR_N111_NVIC_IPR19_bit at NVIC_IPR19.B11;
    sbit  IPR_N112_NVIC_IPR19_bit at NVIC_IPR19.B12;
    sbit  IPR_N113_NVIC_IPR19_bit at NVIC_IPR19.B13;
    sbit  IPR_N114_NVIC_IPR19_bit at NVIC_IPR19.B14;
    sbit  IPR_N115_NVIC_IPR19_bit at NVIC_IPR19.B15;
    sbit  IPR_N216_NVIC_IPR19_bit at NVIC_IPR19.B16;
    sbit  IPR_N217_NVIC_IPR19_bit at NVIC_IPR19.B17;
    sbit  IPR_N218_NVIC_IPR19_bit at NVIC_IPR19.B18;
    sbit  IPR_N219_NVIC_IPR19_bit at NVIC_IPR19.B19;
    sbit  IPR_N220_NVIC_IPR19_bit at NVIC_IPR19.B20;
    sbit  IPR_N221_NVIC_IPR19_bit at NVIC_IPR19.B21;
    sbit  IPR_N222_NVIC_IPR19_bit at NVIC_IPR19.B22;
    sbit  IPR_N223_NVIC_IPR19_bit at NVIC_IPR19.B23;
    sbit  IPR_N324_NVIC_IPR19_bit at NVIC_IPR19.B24;
    sbit  IPR_N325_NVIC_IPR19_bit at NVIC_IPR19.B25;
    sbit  IPR_N326_NVIC_IPR19_bit at NVIC_IPR19.B26;
    sbit  IPR_N327_NVIC_IPR19_bit at NVIC_IPR19.B27;
    sbit  IPR_N328_NVIC_IPR19_bit at NVIC_IPR19.B28;
    sbit  IPR_N329_NVIC_IPR19_bit at NVIC_IPR19.B29;
    sbit  IPR_N330_NVIC_IPR19_bit at NVIC_IPR19.B30;
    sbit  IPR_N331_NVIC_IPR19_bit at NVIC_IPR19.B31;

sfr far unsigned long   volatile NVIC_IPR20           absolute 0xE000E450;
    sbit  IPR_N00_NVIC_IPR20_bit at NVIC_IPR20.B0;
    sbit  IPR_N01_NVIC_IPR20_bit at NVIC_IPR20.B1;
    sbit  IPR_N02_NVIC_IPR20_bit at NVIC_IPR20.B2;
    sbit  IPR_N03_NVIC_IPR20_bit at NVIC_IPR20.B3;
    sbit  IPR_N04_NVIC_IPR20_bit at NVIC_IPR20.B4;
    sbit  IPR_N05_NVIC_IPR20_bit at NVIC_IPR20.B5;
    sbit  IPR_N06_NVIC_IPR20_bit at NVIC_IPR20.B6;
    sbit  IPR_N07_NVIC_IPR20_bit at NVIC_IPR20.B7;
    sbit  IPR_N18_NVIC_IPR20_bit at NVIC_IPR20.B8;
    sbit  IPR_N19_NVIC_IPR20_bit at NVIC_IPR20.B9;
    sbit  IPR_N110_NVIC_IPR20_bit at NVIC_IPR20.B10;
    sbit  IPR_N111_NVIC_IPR20_bit at NVIC_IPR20.B11;
    sbit  IPR_N112_NVIC_IPR20_bit at NVIC_IPR20.B12;
    sbit  IPR_N113_NVIC_IPR20_bit at NVIC_IPR20.B13;
    sbit  IPR_N114_NVIC_IPR20_bit at NVIC_IPR20.B14;
    sbit  IPR_N115_NVIC_IPR20_bit at NVIC_IPR20.B15;
    sbit  IPR_N216_NVIC_IPR20_bit at NVIC_IPR20.B16;
    sbit  IPR_N217_NVIC_IPR20_bit at NVIC_IPR20.B17;
    sbit  IPR_N218_NVIC_IPR20_bit at NVIC_IPR20.B18;
    sbit  IPR_N219_NVIC_IPR20_bit at NVIC_IPR20.B19;
    sbit  IPR_N220_NVIC_IPR20_bit at NVIC_IPR20.B20;
    sbit  IPR_N221_NVIC_IPR20_bit at NVIC_IPR20.B21;
    sbit  IPR_N222_NVIC_IPR20_bit at NVIC_IPR20.B22;
    sbit  IPR_N223_NVIC_IPR20_bit at NVIC_IPR20.B23;
    sbit  IPR_N324_NVIC_IPR20_bit at NVIC_IPR20.B24;
    sbit  IPR_N325_NVIC_IPR20_bit at NVIC_IPR20.B25;
    sbit  IPR_N326_NVIC_IPR20_bit at NVIC_IPR20.B26;
    sbit  IPR_N327_NVIC_IPR20_bit at NVIC_IPR20.B27;
    sbit  IPR_N328_NVIC_IPR20_bit at NVIC_IPR20.B28;
    sbit  IPR_N329_NVIC_IPR20_bit at NVIC_IPR20.B29;
    sbit  IPR_N330_NVIC_IPR20_bit at NVIC_IPR20.B30;
    sbit  IPR_N331_NVIC_IPR20_bit at NVIC_IPR20.B31;

sfr far unsigned long   volatile NVIC_STIR            absolute 0xE000EF00;
    const register unsigned short int INTID0 = 0;
    sbit  INTID0_bit at NVIC_STIR.B0;
    sbit  INTID1_NVIC_STIR_bit at NVIC_STIR.B1;
    sbit  INTID2_NVIC_STIR_bit at NVIC_STIR.B2;
    sbit  INTID3_NVIC_STIR_bit at NVIC_STIR.B3;
    const register unsigned short int INTID4 = 4;
    sbit  INTID4_bit at NVIC_STIR.B4;
    const register unsigned short int INTID5 = 5;
    sbit  INTID5_bit at NVIC_STIR.B5;
    const register unsigned short int INTID6 = 6;
    sbit  INTID6_bit at NVIC_STIR.B6;
    const register unsigned short int INTID7 = 7;
    sbit  INTID7_bit at NVIC_STIR.B7;
    const register unsigned short int INTID8 = 8;
    sbit  INTID8_bit at NVIC_STIR.B8;

sfr far unsigned long   volatile STK_CTRL             absolute 0xE000E010;
    const register unsigned short int COUNTFLAG = 16;
    sbit  COUNTFLAG_bit at STK_CTRL.B16;
    const register unsigned short int CLKSOURCE = 2;
    sbit  CLKSOURCE_bit at STK_CTRL.B2;
    const register unsigned short int TICKINT = 1;
    sbit  TICKINT_bit at STK_CTRL.B1;
    sbit  ENABLE_STK_CTRL_bit at STK_CTRL.B0;

sfr far unsigned long   volatile STK_LOAD             absolute 0xE000E014;
    const register unsigned short int RELOAD0 = 0;
    sbit  RELOAD0_bit at STK_LOAD.B0;
    const register unsigned short int RELOAD1 = 1;
    sbit  RELOAD1_bit at STK_LOAD.B1;
    const register unsigned short int RELOAD2 = 2;
    sbit  RELOAD2_bit at STK_LOAD.B2;
    const register unsigned short int RELOAD3 = 3;
    sbit  RELOAD3_bit at STK_LOAD.B3;
    const register unsigned short int RELOAD4 = 4;
    sbit  RELOAD4_bit at STK_LOAD.B4;
    const register unsigned short int RELOAD5 = 5;
    sbit  RELOAD5_bit at STK_LOAD.B5;
    const register unsigned short int RELOAD6 = 6;
    sbit  RELOAD6_bit at STK_LOAD.B6;
    const register unsigned short int RELOAD7 = 7;
    sbit  RELOAD7_bit at STK_LOAD.B7;
    const register unsigned short int RELOAD8 = 8;
    sbit  RELOAD8_bit at STK_LOAD.B8;
    const register unsigned short int RELOAD9 = 9;
    sbit  RELOAD9_bit at STK_LOAD.B9;
    const register unsigned short int RELOAD10 = 10;
    sbit  RELOAD10_bit at STK_LOAD.B10;
    const register unsigned short int RELOAD11 = 11;
    sbit  RELOAD11_bit at STK_LOAD.B11;
    const register unsigned short int RELOAD12 = 12;
    sbit  RELOAD12_bit at STK_LOAD.B12;
    const register unsigned short int RELOAD13 = 13;
    sbit  RELOAD13_bit at STK_LOAD.B13;
    const register unsigned short int RELOAD14 = 14;
    sbit  RELOAD14_bit at STK_LOAD.B14;
    const register unsigned short int RELOAD15 = 15;
    sbit  RELOAD15_bit at STK_LOAD.B15;
    const register unsigned short int RELOAD16 = 16;
    sbit  RELOAD16_bit at STK_LOAD.B16;
    const register unsigned short int RELOAD17 = 17;
    sbit  RELOAD17_bit at STK_LOAD.B17;
    const register unsigned short int RELOAD18 = 18;
    sbit  RELOAD18_bit at STK_LOAD.B18;
    const register unsigned short int RELOAD19 = 19;
    sbit  RELOAD19_bit at STK_LOAD.B19;
    const register unsigned short int RELOAD20 = 20;
    sbit  RELOAD20_bit at STK_LOAD.B20;
    const register unsigned short int RELOAD21 = 21;
    sbit  RELOAD21_bit at STK_LOAD.B21;
    const register unsigned short int RELOAD22 = 22;
    sbit  RELOAD22_bit at STK_LOAD.B22;
    const register unsigned short int RELOAD23 = 23;
    sbit  RELOAD23_bit at STK_LOAD.B23;

sfr far unsigned long   volatile STK_VAL              absolute 0xE000E018;
    const register unsigned short int CURRENT0 = 0;
    sbit  CURRENT0_bit at STK_VAL.B0;
    const register unsigned short int CURRENT1 = 1;
    sbit  CURRENT1_bit at STK_VAL.B1;
    const register unsigned short int CURRENT2 = 2;
    sbit  CURRENT2_bit at STK_VAL.B2;
    const register unsigned short int CURRENT3 = 3;
    sbit  CURRENT3_bit at STK_VAL.B3;
    const register unsigned short int CURRENT4 = 4;
    sbit  CURRENT4_bit at STK_VAL.B4;
    const register unsigned short int CURRENT5 = 5;
    sbit  CURRENT5_bit at STK_VAL.B5;
    const register unsigned short int CURRENT6 = 6;
    sbit  CURRENT6_bit at STK_VAL.B6;
    const register unsigned short int CURRENT7 = 7;
    sbit  CURRENT7_bit at STK_VAL.B7;
    const register unsigned short int CURRENT8 = 8;
    sbit  CURRENT8_bit at STK_VAL.B8;
    const register unsigned short int CURRENT9 = 9;
    sbit  CURRENT9_bit at STK_VAL.B9;
    const register unsigned short int CURRENT10 = 10;
    sbit  CURRENT10_bit at STK_VAL.B10;
    const register unsigned short int CURRENT11 = 11;
    sbit  CURRENT11_bit at STK_VAL.B11;
    const register unsigned short int CURRENT12 = 12;
    sbit  CURRENT12_bit at STK_VAL.B12;
    const register unsigned short int CURRENT13 = 13;
    sbit  CURRENT13_bit at STK_VAL.B13;
    const register unsigned short int CURRENT14 = 14;
    sbit  CURRENT14_bit at STK_VAL.B14;
    const register unsigned short int CURRENT15 = 15;
    sbit  CURRENT15_bit at STK_VAL.B15;
    const register unsigned short int CURRENT16 = 16;
    sbit  CURRENT16_bit at STK_VAL.B16;
    const register unsigned short int CURRENT17 = 17;
    sbit  CURRENT17_bit at STK_VAL.B17;
    const register unsigned short int CURRENT18 = 18;
    sbit  CURRENT18_bit at STK_VAL.B18;
    const register unsigned short int CURRENT19 = 19;
    sbit  CURRENT19_bit at STK_VAL.B19;
    const register unsigned short int CURRENT20 = 20;
    sbit  CURRENT20_bit at STK_VAL.B20;
    const register unsigned short int CURRENT21 = 21;
    sbit  CURRENT21_bit at STK_VAL.B21;
    const register unsigned short int CURRENT22 = 22;
    sbit  CURRENT22_bit at STK_VAL.B22;
    const register unsigned short int CURRENT23 = 23;
    sbit  CURRENT23_bit at STK_VAL.B23;

sfr far unsigned long   volatile STK_CALIB            absolute 0xE000E01C;
    const register unsigned short int NOREF = 31;
    sbit  NOREF_bit at STK_CALIB.B31;
    const register unsigned short int SKEW = 30;
    sbit  SKEW_bit at STK_CALIB.B30;
    const register unsigned short int TENMS0 = 0;
    sbit  TENMS0_bit at STK_CALIB.B0;
    const register unsigned short int TENMS1 = 1;
    sbit  TENMS1_bit at STK_CALIB.B1;
    const register unsigned short int TENMS2 = 2;
    sbit  TENMS2_bit at STK_CALIB.B2;
    const register unsigned short int TENMS3 = 3;
    sbit  TENMS3_bit at STK_CALIB.B3;
    const register unsigned short int TENMS4 = 4;
    sbit  TENMS4_bit at STK_CALIB.B4;
    const register unsigned short int TENMS5 = 5;
    sbit  TENMS5_bit at STK_CALIB.B5;
    const register unsigned short int TENMS6 = 6;
    sbit  TENMS6_bit at STK_CALIB.B6;
    const register unsigned short int TENMS7 = 7;
    sbit  TENMS7_bit at STK_CALIB.B7;
    const register unsigned short int TENMS8 = 8;
    sbit  TENMS8_bit at STK_CALIB.B8;
    const register unsigned short int TENMS9 = 9;
    sbit  TENMS9_bit at STK_CALIB.B9;
    const register unsigned short int TENMS10 = 10;
    sbit  TENMS10_bit at STK_CALIB.B10;
    const register unsigned short int TENMS11 = 11;
    sbit  TENMS11_bit at STK_CALIB.B11;
    const register unsigned short int TENMS12 = 12;
    sbit  TENMS12_bit at STK_CALIB.B12;
    const register unsigned short int TENMS13 = 13;
    sbit  TENMS13_bit at STK_CALIB.B13;
    const register unsigned short int TENMS14 = 14;
    sbit  TENMS14_bit at STK_CALIB.B14;
    const register unsigned short int TENMS15 = 15;
    sbit  TENMS15_bit at STK_CALIB.B15;
    const register unsigned short int TENMS16 = 16;
    sbit  TENMS16_bit at STK_CALIB.B16;
    const register unsigned short int TENMS17 = 17;
    sbit  TENMS17_bit at STK_CALIB.B17;
    const register unsigned short int TENMS18 = 18;
    sbit  TENMS18_bit at STK_CALIB.B18;
    const register unsigned short int TENMS19 = 19;
    sbit  TENMS19_bit at STK_CALIB.B19;
    const register unsigned short int TENMS20 = 20;
    sbit  TENMS20_bit at STK_CALIB.B20;
    const register unsigned short int TENMS21 = 21;
    sbit  TENMS21_bit at STK_CALIB.B21;
    const register unsigned short int TENMS22 = 22;
    sbit  TENMS22_bit at STK_CALIB.B22;
    const register unsigned short int TENMS23 = 23;
    sbit  TENMS23_bit at STK_CALIB.B23;

sfr far unsigned long   volatile SCB_CPUID            absolute 0xE000ED00;
    const register unsigned short int IMPLEMENTER24 = 24;
    sbit  IMPLEMENTER24_bit at SCB_CPUID.B24;
    const register unsigned short int IMPLEMENTER25 = 25;
    sbit  IMPLEMENTER25_bit at SCB_CPUID.B25;
    const register unsigned short int IMPLEMENTER26 = 26;
    sbit  IMPLEMENTER26_bit at SCB_CPUID.B26;
    const register unsigned short int IMPLEMENTER27 = 27;
    sbit  IMPLEMENTER27_bit at SCB_CPUID.B27;
    const register unsigned short int IMPLEMENTER28 = 28;
    sbit  IMPLEMENTER28_bit at SCB_CPUID.B28;
    const register unsigned short int IMPLEMENTER29 = 29;
    sbit  IMPLEMENTER29_bit at SCB_CPUID.B29;
    const register unsigned short int IMPLEMENTER30 = 30;
    sbit  IMPLEMENTER30_bit at SCB_CPUID.B30;
    const register unsigned short int IMPLEMENTER31 = 31;
    sbit  IMPLEMENTER31_bit at SCB_CPUID.B31;
    const register unsigned short int VARIANT20 = 20;
    sbit  VARIANT20_bit at SCB_CPUID.B20;
    const register unsigned short int VARIANT21 = 21;
    sbit  VARIANT21_bit at SCB_CPUID.B21;
    const register unsigned short int VARIANT22 = 22;
    sbit  VARIANT22_bit at SCB_CPUID.B22;
    const register unsigned short int VARIANT23 = 23;
    sbit  VARIANT23_bit at SCB_CPUID.B23;
    const register unsigned short int CONSTANT16 = 16;
    sbit  CONSTANT16_bit at SCB_CPUID.B16;
    const register unsigned short int CONSTANT17 = 17;
    sbit  CONSTANT17_bit at SCB_CPUID.B17;
    const register unsigned short int CONSTANT18 = 18;
    sbit  CONSTANT18_bit at SCB_CPUID.B18;
    const register unsigned short int CONSTANT19 = 19;
    sbit  CONSTANT19_bit at SCB_CPUID.B19;
    const register unsigned short int PARTNO4 = 4;
    sbit  PARTNO4_bit at SCB_CPUID.B4;
    const register unsigned short int PARTNO5 = 5;
    sbit  PARTNO5_bit at SCB_CPUID.B5;
    const register unsigned short int PARTNO6 = 6;
    sbit  PARTNO6_bit at SCB_CPUID.B6;
    const register unsigned short int PARTNO7 = 7;
    sbit  PARTNO7_bit at SCB_CPUID.B7;
    const register unsigned short int PARTNO8 = 8;
    sbit  PARTNO8_bit at SCB_CPUID.B8;
    const register unsigned short int PARTNO9 = 9;
    sbit  PARTNO9_bit at SCB_CPUID.B9;
    const register unsigned short int PARTNO10 = 10;
    sbit  PARTNO10_bit at SCB_CPUID.B10;
    const register unsigned short int PARTNO11 = 11;
    sbit  PARTNO11_bit at SCB_CPUID.B11;
    const register unsigned short int PARTNO12 = 12;
    sbit  PARTNO12_bit at SCB_CPUID.B12;
    const register unsigned short int PARTNO13 = 13;
    sbit  PARTNO13_bit at SCB_CPUID.B13;
    const register unsigned short int PARTNO14 = 14;
    sbit  PARTNO14_bit at SCB_CPUID.B14;
    const register unsigned short int PARTNO15 = 15;
    sbit  PARTNO15_bit at SCB_CPUID.B15;
    sbit  REVISION0_SCB_CPUID_bit at SCB_CPUID.B0;
    sbit  REVISION1_SCB_CPUID_bit at SCB_CPUID.B1;
    sbit  REVISION2_SCB_CPUID_bit at SCB_CPUID.B2;
    sbit  REVISION3_SCB_CPUID_bit at SCB_CPUID.B3;

sfr far unsigned long   volatile SCB_ICSR             absolute 0xE000ED04;
    const register unsigned short int NMIPENDSET = 31;
    sbit  NMIPENDSET_bit at SCB_ICSR.B31;
    const register unsigned short int PENDSVSET = 28;
    sbit  PENDSVSET_bit at SCB_ICSR.B28;
    const register unsigned short int PENDSVCLR = 27;
    sbit  PENDSVCLR_bit at SCB_ICSR.B27;
    const register unsigned short int PENDSTSET = 26;
    sbit  PENDSTSET_bit at SCB_ICSR.B26;
    const register unsigned short int PENDSTCLR = 25;
    sbit  PENDSTCLR_bit at SCB_ICSR.B25;
    const register unsigned short int ISRPENDING = 22;
    sbit  ISRPENDING_bit at SCB_ICSR.B22;
    const register unsigned short int VECTPENDING12 = 12;
    sbit  VECTPENDING12_bit at SCB_ICSR.B12;
    const register unsigned short int VECTPENDING13 = 13;
    sbit  VECTPENDING13_bit at SCB_ICSR.B13;
    const register unsigned short int VECTPENDING14 = 14;
    sbit  VECTPENDING14_bit at SCB_ICSR.B14;
    const register unsigned short int VECTPENDING15 = 15;
    sbit  VECTPENDING15_bit at SCB_ICSR.B15;
    const register unsigned short int VECTPENDING16 = 16;
    sbit  VECTPENDING16_bit at SCB_ICSR.B16;
    const register unsigned short int VECTPENDING17 = 17;
    sbit  VECTPENDING17_bit at SCB_ICSR.B17;
    const register unsigned short int RETOBASE = 11;
    sbit  RETOBASE_bit at SCB_ICSR.B11;
    const register unsigned short int VECTACTIVE0 = 0;
    sbit  VECTACTIVE0_bit at SCB_ICSR.B0;
    const register unsigned short int VECTACTIVE1 = 1;
    sbit  VECTACTIVE1_bit at SCB_ICSR.B1;
    const register unsigned short int VECTACTIVE2 = 2;
    sbit  VECTACTIVE2_bit at SCB_ICSR.B2;
    const register unsigned short int VECTACTIVE3 = 3;
    sbit  VECTACTIVE3_bit at SCB_ICSR.B3;
    const register unsigned short int VECTACTIVE4 = 4;
    sbit  VECTACTIVE4_bit at SCB_ICSR.B4;
    const register unsigned short int VECTACTIVE5 = 5;
    sbit  VECTACTIVE5_bit at SCB_ICSR.B5;

sfr far unsigned long   volatile SCB_VTOR             absolute 0xE000ED08;
    const register unsigned short int TBLOFF7 = 7;
    sbit  TBLOFF7_bit at SCB_VTOR.B7;
    const register unsigned short int TBLOFF8 = 8;
    sbit  TBLOFF8_bit at SCB_VTOR.B8;
    const register unsigned short int TBLOFF9 = 9;
    sbit  TBLOFF9_bit at SCB_VTOR.B9;
    const register unsigned short int TBLOFF10 = 10;
    sbit  TBLOFF10_bit at SCB_VTOR.B10;
    const register unsigned short int TBLOFF11 = 11;
    sbit  TBLOFF11_bit at SCB_VTOR.B11;
    const register unsigned short int TBLOFF12 = 12;
    sbit  TBLOFF12_bit at SCB_VTOR.B12;
    const register unsigned short int TBLOFF13 = 13;
    sbit  TBLOFF13_bit at SCB_VTOR.B13;
    const register unsigned short int TBLOFF14 = 14;
    sbit  TBLOFF14_bit at SCB_VTOR.B14;
    const register unsigned short int TBLOFF15 = 15;
    sbit  TBLOFF15_bit at SCB_VTOR.B15;
    const register unsigned short int TBLOFF16 = 16;
    sbit  TBLOFF16_bit at SCB_VTOR.B16;
    const register unsigned short int TBLOFF17 = 17;
    sbit  TBLOFF17_bit at SCB_VTOR.B17;
    const register unsigned short int TBLOFF18 = 18;
    sbit  TBLOFF18_bit at SCB_VTOR.B18;
    const register unsigned short int TBLOFF19 = 19;
    sbit  TBLOFF19_bit at SCB_VTOR.B19;
    const register unsigned short int TBLOFF20 = 20;
    sbit  TBLOFF20_bit at SCB_VTOR.B20;
    const register unsigned short int TBLOFF21 = 21;
    sbit  TBLOFF21_bit at SCB_VTOR.B21;
    const register unsigned short int TBLOFF22 = 22;
    sbit  TBLOFF22_bit at SCB_VTOR.B22;
    const register unsigned short int TBLOFF23 = 23;
    sbit  TBLOFF23_bit at SCB_VTOR.B23;
    const register unsigned short int TBLOFF24 = 24;
    sbit  TBLOFF24_bit at SCB_VTOR.B24;
    const register unsigned short int TBLOFF25 = 25;
    sbit  TBLOFF25_bit at SCB_VTOR.B25;
    const register unsigned short int TBLOFF26 = 26;
    sbit  TBLOFF26_bit at SCB_VTOR.B26;
    const register unsigned short int TBLOFF27 = 27;
    sbit  TBLOFF27_bit at SCB_VTOR.B27;
    const register unsigned short int TBLOFF28 = 28;
    sbit  TBLOFF28_bit at SCB_VTOR.B28;
    const register unsigned short int TBLOFF29 = 29;
    sbit  TBLOFF29_bit at SCB_VTOR.B29;
    const register unsigned short int TBLOFF30 = 30;
    sbit  TBLOFF30_bit at SCB_VTOR.B30;
    const register unsigned short int TBLOFF31 = 31;
    sbit  TBLOFF31_bit at SCB_VTOR.B31;

sfr far unsigned long   volatile SCB_AIRCR            absolute 0xE000ED0C;
    const register unsigned short int VECTKEY16 = 16;
    sbit  VECTKEY16_bit at SCB_AIRCR.B16;
    const register unsigned short int VECTKEY17 = 17;
    sbit  VECTKEY17_bit at SCB_AIRCR.B17;
    const register unsigned short int VECTKEY18 = 18;
    sbit  VECTKEY18_bit at SCB_AIRCR.B18;
    const register unsigned short int VECTKEY19 = 19;
    sbit  VECTKEY19_bit at SCB_AIRCR.B19;
    const register unsigned short int VECTKEY20 = 20;
    sbit  VECTKEY20_bit at SCB_AIRCR.B20;
    const register unsigned short int VECTKEY21 = 21;
    sbit  VECTKEY21_bit at SCB_AIRCR.B21;
    const register unsigned short int VECTKEY22 = 22;
    sbit  VECTKEY22_bit at SCB_AIRCR.B22;
    const register unsigned short int VECTKEY23 = 23;
    sbit  VECTKEY23_bit at SCB_AIRCR.B23;
    const register unsigned short int VECTKEY24 = 24;
    sbit  VECTKEY24_bit at SCB_AIRCR.B24;
    const register unsigned short int VECTKEY25 = 25;
    sbit  VECTKEY25_bit at SCB_AIRCR.B25;
    const register unsigned short int VECTKEY26 = 26;
    sbit  VECTKEY26_bit at SCB_AIRCR.B26;
    const register unsigned short int VECTKEY27 = 27;
    sbit  VECTKEY27_bit at SCB_AIRCR.B27;
    const register unsigned short int VECTKEY28 = 28;
    sbit  VECTKEY28_bit at SCB_AIRCR.B28;
    const register unsigned short int VECTKEY29 = 29;
    sbit  VECTKEY29_bit at SCB_AIRCR.B29;
    const register unsigned short int VECTKEY30 = 30;
    sbit  VECTKEY30_bit at SCB_AIRCR.B30;
    const register unsigned short int VECTKEY31 = 31;
    sbit  VECTKEY31_bit at SCB_AIRCR.B31;
    const register unsigned short int ENDIANESS = 15;
    sbit  ENDIANESS_bit at SCB_AIRCR.B15;
    const register unsigned short int PRIGROUP8 = 8;
    sbit  PRIGROUP8_bit at SCB_AIRCR.B8;
    const register unsigned short int PRIGROUP9 = 9;
    sbit  PRIGROUP9_bit at SCB_AIRCR.B9;
    const register unsigned short int PRIGROUP10 = 10;
    sbit  PRIGROUP10_bit at SCB_AIRCR.B10;
    sbit  SYSRESETREQ_SCB_AIRCR_bit at SCB_AIRCR.B2;
    const register unsigned short int VECTCLRACTIVE = 1;
    sbit  VECTCLRACTIVE_bit at SCB_AIRCR.B1;
    const register unsigned short int VECTRESET = 0;
    sbit  VECTRESET_bit at SCB_AIRCR.B0;

sfr far unsigned long   volatile SCB_SCR              absolute 0xE000ED10;
    const register unsigned short int SEVONPEND = 4;
    sbit  SEVONPEND_bit at SCB_SCR.B4;
    const register unsigned short int SLEEPDEEP = 2;
    sbit  SLEEPDEEP_bit at SCB_SCR.B2;
    const register unsigned short int SLEEPONEXIT = 1;
    sbit  SLEEPONEXIT_bit at SCB_SCR.B1;

sfr far unsigned long   volatile SCB_CCR              absolute 0xE000ED14;
    const register unsigned short int STKALIGN = 9;
    sbit  STKALIGN_bit at SCB_CCR.B9;
    const register unsigned short int BFHFNMIGN = 8;
    sbit  BFHFNMIGN_bit at SCB_CCR.B8;
    const register unsigned short int DIV_0_TRP = 4;
    sbit  DIV_0_TRP_bit at SCB_CCR.B4;
    const register unsigned short int UNALIGN_TRP = 3;
    sbit  UNALIGN_TRP_bit at SCB_CCR.B3;
    const register unsigned short int USERSETMPEND = 1;
    sbit  USERSETMPEND_bit at SCB_CCR.B1;
    const register unsigned short int USENONBASETHRDENARSETMPEND = 0;
    sbit  USENONBASETHRDENARSETMPEND_bit at SCB_CCR.B0;

sfr far unsigned long   volatile SCB_SHPR1            absolute 0xE000ED18;
    const register unsigned short int PRI_616 = 16;
    sbit  PRI_616_bit at SCB_SHPR1.B16;
    const register unsigned short int PRI_617 = 17;
    sbit  PRI_617_bit at SCB_SHPR1.B17;
    const register unsigned short int PRI_618 = 18;
    sbit  PRI_618_bit at SCB_SHPR1.B18;
    const register unsigned short int PRI_619 = 19;
    sbit  PRI_619_bit at SCB_SHPR1.B19;
    const register unsigned short int PRI_620 = 20;
    sbit  PRI_620_bit at SCB_SHPR1.B20;
    const register unsigned short int PRI_621 = 21;
    sbit  PRI_621_bit at SCB_SHPR1.B21;
    const register unsigned short int PRI_622 = 22;
    sbit  PRI_622_bit at SCB_SHPR1.B22;
    const register unsigned short int PRI_623 = 23;
    sbit  PRI_623_bit at SCB_SHPR1.B23;
    const register unsigned short int PRI_58 = 8;
    sbit  PRI_58_bit at SCB_SHPR1.B8;
    const register unsigned short int PRI_59 = 9;
    sbit  PRI_59_bit at SCB_SHPR1.B9;
    const register unsigned short int PRI_510 = 10;
    sbit  PRI_510_bit at SCB_SHPR1.B10;
    const register unsigned short int PRI_511 = 11;
    sbit  PRI_511_bit at SCB_SHPR1.B11;
    const register unsigned short int PRI_512 = 12;
    sbit  PRI_512_bit at SCB_SHPR1.B12;
    const register unsigned short int PRI_513 = 13;
    sbit  PRI_513_bit at SCB_SHPR1.B13;
    const register unsigned short int PRI_514 = 14;
    sbit  PRI_514_bit at SCB_SHPR1.B14;
    const register unsigned short int PRI_515 = 15;
    sbit  PRI_515_bit at SCB_SHPR1.B15;
    const register unsigned short int PRI_40 = 0;
    sbit  PRI_40_bit at SCB_SHPR1.B0;
    const register unsigned short int PRI_41 = 1;
    sbit  PRI_41_bit at SCB_SHPR1.B1;
    const register unsigned short int PRI_42 = 2;
    sbit  PRI_42_bit at SCB_SHPR1.B2;
    const register unsigned short int PRI_43 = 3;
    sbit  PRI_43_bit at SCB_SHPR1.B3;
    const register unsigned short int PRI_44 = 4;
    sbit  PRI_44_bit at SCB_SHPR1.B4;
    const register unsigned short int PRI_45 = 5;
    sbit  PRI_45_bit at SCB_SHPR1.B5;
    const register unsigned short int PRI_46 = 6;
    sbit  PRI_46_bit at SCB_SHPR1.B6;
    const register unsigned short int PRI_47 = 7;
    sbit  PRI_47_bit at SCB_SHPR1.B7;

sfr far unsigned long   volatile SCB_SHPR2            absolute 0xE000ED1C;
    const register unsigned short int PRI_1124 = 24;
    sbit  PRI_1124_bit at SCB_SHPR2.B24;
    const register unsigned short int PRI_1125 = 25;
    sbit  PRI_1125_bit at SCB_SHPR2.B25;
    const register unsigned short int PRI_1126 = 26;
    sbit  PRI_1126_bit at SCB_SHPR2.B26;
    const register unsigned short int PRI_1127 = 27;
    sbit  PRI_1127_bit at SCB_SHPR2.B27;
    const register unsigned short int PRI_1128 = 28;
    sbit  PRI_1128_bit at SCB_SHPR2.B28;
    const register unsigned short int PRI_1129 = 29;
    sbit  PRI_1129_bit at SCB_SHPR2.B29;
    const register unsigned short int PRI_1130 = 30;
    sbit  PRI_1130_bit at SCB_SHPR2.B30;
    const register unsigned short int PRI_1131 = 31;
    sbit  PRI_1131_bit at SCB_SHPR2.B31;

sfr far unsigned long   volatile SCB_SHPR3            absolute 0xE000ED20;
    const register unsigned short int PRI_1524 = 24;
    sbit  PRI_1524_bit at SCB_SHPR3.B24;
    const register unsigned short int PRI_1525 = 25;
    sbit  PRI_1525_bit at SCB_SHPR3.B25;
    const register unsigned short int PRI_1526 = 26;
    sbit  PRI_1526_bit at SCB_SHPR3.B26;
    const register unsigned short int PRI_1527 = 27;
    sbit  PRI_1527_bit at SCB_SHPR3.B27;
    const register unsigned short int PRI_1528 = 28;
    sbit  PRI_1528_bit at SCB_SHPR3.B28;
    const register unsigned short int PRI_1529 = 29;
    sbit  PRI_1529_bit at SCB_SHPR3.B29;
    const register unsigned short int PRI_1530 = 30;
    sbit  PRI_1530_bit at SCB_SHPR3.B30;
    const register unsigned short int PRI_1531 = 31;
    sbit  PRI_1531_bit at SCB_SHPR3.B31;
    const register unsigned short int PRI_1416 = 16;
    sbit  PRI_1416_bit at SCB_SHPR3.B16;
    const register unsigned short int PRI_1417 = 17;
    sbit  PRI_1417_bit at SCB_SHPR3.B17;
    const register unsigned short int PRI_1418 = 18;
    sbit  PRI_1418_bit at SCB_SHPR3.B18;
    const register unsigned short int PRI_1419 = 19;
    sbit  PRI_1419_bit at SCB_SHPR3.B19;
    const register unsigned short int PRI_1420 = 20;
    sbit  PRI_1420_bit at SCB_SHPR3.B20;
    const register unsigned short int PRI_1421 = 21;
    sbit  PRI_1421_bit at SCB_SHPR3.B21;
    const register unsigned short int PRI_1422 = 22;
    sbit  PRI_1422_bit at SCB_SHPR3.B22;
    const register unsigned short int PRI_1423 = 23;
    sbit  PRI_1423_bit at SCB_SHPR3.B23;

sfr far unsigned long   volatile SCB_SHCRS            absolute 0xE000ED24;
    const register unsigned short int USGFAULTENA = 18;
    sbit  USGFAULTENA_bit at SCB_SHCRS.B18;
    const register unsigned short int BUSFAULTENA = 17;
    sbit  BUSFAULTENA_bit at SCB_SHCRS.B17;
    const register unsigned short int MEMFAULTENA = 16;
    sbit  MEMFAULTENA_bit at SCB_SHCRS.B16;
    const register unsigned short int SVCALLPENDED = 15;
    sbit  SVCALLPENDED_bit at SCB_SHCRS.B15;
    const register unsigned short int BUSFAULTPENDED = 14;
    sbit  BUSFAULTPENDED_bit at SCB_SHCRS.B14;
    const register unsigned short int MEMFAULTPENDED = 13;
    sbit  MEMFAULTPENDED_bit at SCB_SHCRS.B13;
    const register unsigned short int USGFAULTPENDED = 12;
    sbit  USGFAULTPENDED_bit at SCB_SHCRS.B12;
    const register unsigned short int SYSTICKACT = 11;
    sbit  SYSTICKACT_bit at SCB_SHCRS.B11;
    const register unsigned short int PENDSVACT = 10;
    sbit  PENDSVACT_bit at SCB_SHCRS.B10;
    const register unsigned short int MONITORACT = 8;
    sbit  MONITORACT_bit at SCB_SHCRS.B8;
    const register unsigned short int SVCALLACT = 7;
    sbit  SVCALLACT_bit at SCB_SHCRS.B7;
    const register unsigned short int USGFAULTACT = 3;
    sbit  USGFAULTACT_bit at SCB_SHCRS.B3;
    const register unsigned short int BUSFAULTACT = 1;
    sbit  BUSFAULTACT_bit at SCB_SHCRS.B1;
    const register unsigned short int MEMFAULTACT = 0;
    sbit  MEMFAULTACT_bit at SCB_SHCRS.B0;

sfr unsigned short  volatile GPIO_INPUT_000_007          absolute 0x40081300;
sfr unsigned short  volatile GPIO_INPUT_010_017          absolute 0x40081301;
sfr unsigned short  volatile GPIO_INPUT_020_027          absolute 0x40081302;
sfr unsigned short  volatile GPIO_INPUT_030_037          absolute 0x40081303;

sfr unsigned short  volatile GPIO_INPUT_040_047          absolute 0x40081304;
sfr unsigned short  volatile GPIO_INPUT_050_057          absolute 0x40081305;
sfr unsigned short  volatile GPIO_INPUT_060_067          absolute 0x40081306;
sfr unsigned short  volatile GPIO_INPUT_070_077          absolute 0x40081307;

sfr unsigned short  volatile GPIO_INPUT_100_107          absolute 0x40081308;
sfr unsigned short  volatile GPIO_INPUT_110_117          absolute 0x40081309;
sfr unsigned short  volatile GPIO_INPUT_120_127          absolute 0x4008130A;
sfr unsigned short  volatile GPIO_INPUT_130_137          absolute 0x4008130B;

sfr unsigned short  volatile GPIO_INPUT_140_147          absolute 0x4008130C;
sfr unsigned short  volatile GPIO_INPUT_150_157          absolute 0x4008130D;
sfr unsigned short  volatile GPIO_INPUT_160_167          absolute 0x4008130E;
sfr unsigned short  volatile GPIO_INPUT_170_177          absolute 0x4008130F;

sfr unsigned short  volatile GPIO_INPUT_200_207          absolute 0x40081310;
sfr unsigned short  volatile GPIO_INPUT_210_217          absolute 0x40081311;
sfr unsigned short  volatile GPIO_INPUT_220_227          absolute 0x40081312;
sfr unsigned short  volatile GPIO_INPUT_230_237          absolute 0x40081313;

sfr unsigned short  volatile GPIO_INPUT_240_247          absolute 0x40081314;
sfr unsigned short  volatile GPIO_INPUT_250_257          absolute 0x40081315;
sfr unsigned short  volatile GPIO_INPUT_260_267          absolute 0x40081316;
sfr unsigned short  volatile GPIO_INPUT_270_277          absolute 0x40081317;

sfr unsigned short  volatile GPIO_OUTPUT_000_007         absolute 0x40081380;
sfr unsigned short  volatile GPIO_OUTPUT_010_017         absolute 0x40081381;
sfr unsigned short  volatile GPIO_OUTPUT_020_027         absolute 0x40081382;
sfr unsigned short  volatile GPIO_OUTPUT_030_037         absolute 0x40081383;

sfr unsigned short  volatile GPIO_OUTPUT_040_047         absolute 0x40081384;
sfr unsigned short  volatile GPIO_OUTPUT_050_057         absolute 0x40081385;
sfr unsigned short  volatile GPIO_OUTPUT_060_067         absolute 0x40081386;
sfr unsigned short  volatile GPIO_OUTPUT_070_077         absolute 0x40081387;

sfr unsigned short  volatile GPIO_OUTPUT_100_107         absolute 0x40081388;
sfr unsigned short  volatile GPIO_OUTPUT_110_117         absolute 0x40081389;
sfr unsigned short  volatile GPIO_OUTPUT_120_127         absolute 0x4008138A;
sfr unsigned short  volatile GPIO_OUTPUT_130_137         absolute 0x4008138B;

sfr unsigned short  volatile GPIO_OUTPUT_140_147         absolute 0x4008138C;
sfr unsigned short  volatile GPIO_OUTPUT_150_157         absolute 0x4008138D;
sfr unsigned short  volatile GPIO_OUTPUT_160_167         absolute 0x4008138E;
sfr unsigned short  volatile GPIO_OUTPUT_170_177         absolute 0x4008138F;

sfr unsigned short  volatile GPIO_OUTPUT_200_207         absolute 0x40081390;
sfr unsigned short  volatile GPIO_OUTPUT_210_217         absolute 0x40081391;
sfr unsigned short  volatile GPIO_OUTPUT_220_227         absolute 0x40081392;
sfr unsigned short  volatile GPIO_OUTPUT_230_237         absolute 0x40081393;

sfr unsigned short  volatile GPIO_OUTPUT_240_247         absolute 0x40081394;
sfr unsigned short  volatile GPIO_OUTPUT_250_257         absolute 0x40081395;
sfr unsigned short  volatile GPIO_OUTPUT_260_267         absolute 0x40081396;
sfr unsigned short  volatile GPIO_OUTPUT_270_277         absolute 0x40081397;

 typedef struct tagPCR_INST_SYS_SLP_CNTRLBITS {
  union {
    struct {
      unsigned SLEEP_MODE : 1;
      unsigned : 1;
      unsigned TEST : 1;
      unsigned SLEEP_ALL : 1;
      unsigned : 28;
    };
  };
} typePCR_INST_SYS_SLP_CNTRLBITS;
sfr far volatile typePCR_INST_SYS_SLP_CNTRLBITS PCR_INST_SYS_SLP_CNTRLbits absolute 0x40080100;

 typedef struct tagPCR_INST_PROC_CLK_CNTRLBITS {
  union {
    struct {
      unsigned PROCESSOR_CLOCK_DIVIDE : 8;
      unsigned : 24;
    };
  };
} typePCR_INST_PROC_CLK_CNTRLBITS;
sfr far volatile typePCR_INST_PROC_CLK_CNTRLBITS PCR_INST_PROC_CLK_CNTRLbits absolute 0x40080104;

 typedef struct tagPCR_INST_SLOW_CLK_CNTRLBITS {
  union {
    struct {
      unsigned SLOW_CLOCK_DIVIDE : 10;
      unsigned : 22;
    };
  };
} typePCR_INST_SLOW_CLK_CNTRLBITS;
sfr far volatile typePCR_INST_SLOW_CLK_CNTRLBITS PCR_INST_SLOW_CLK_CNTRLbits absolute 0x40080108;

 typedef struct tagPCR_INST_OSC_IDBITS {
  union {
    struct {
      unsigned TEST : 8;
      unsigned PLL_LOCK : 1;
      unsigned : 23;
    };
  };
} typePCR_INST_OSC_IDBITS;
sfr far volatile typePCR_INST_OSC_IDBITS PCR_INST_OSC_IDbits absolute 0x4008010C;

 typedef struct tagPCR_INST_PCR_PWR_RST_STSBITS {
  union {
    struct {
      unsigned : 2;
      unsigned VCC_PWRGD_STATUS : 1;
      unsigned RESET_HOST_STATUS : 1;
      unsigned : 1;
      unsigned VBAT_RESET_STATUS : 1;
      unsigned VTR_RESET_STATUS : 1;
      unsigned JTAG_RESET_STATUS : 1;
      unsigned : 2;
      unsigned _32K_ACTIVE : 1;
      unsigned PCICLK_ACTIVE : 1;
      unsigned ESPI_CLK_ACTIVE : 1;
      unsigned : 19;
    };
  };
} typePCR_INST_PCR_PWR_RST_STSBITS;
sfr far volatile typePCR_INST_PCR_PWR_RST_STSBITS PCR_INST_PCR_PWR_RST_STSbits absolute 0x40080110;

 typedef struct tagPCR_INST_PWR_RST_CNTRLBITS {
  union {
    struct {
      unsigned PWR_INV : 1;
      unsigned : 7;
      unsigned HOST_RESET_SELECT : 1;
      unsigned : 23;
    };
  };
} typePCR_INST_PWR_RST_CNTRLBITS;
sfr far volatile typePCR_INST_PWR_RST_CNTRLBITS PCR_INST_PWR_RST_CNTRLbits absolute 0x40080114;

 typedef struct tagPCR_INST_SYS_RSTBITS {
  union {
    struct {
      unsigned : 8;
      unsigned SOFT_SYS_RESET : 1;
      unsigned : 23;
    };
  };
} typePCR_INST_SYS_RSTBITS;
sfr far volatile typePCR_INST_SYS_RSTBITS PCR_INST_SYS_RSTbits absolute 0x40080118;

 typedef struct tagPCR_INST_SLP_EN_0BITS {
  union {
    struct {
      unsigned JTAG_STAP_SLP_EN : 1;
      unsigned EFUSE_SLP_EN : 1;
      unsigned : 30;
    };
  };
} typePCR_INST_SLP_EN_0BITS;
sfr far volatile typePCR_INST_SLP_EN_0BITS PCR_INST_SLP_EN_0bits absolute 0x40080130;

 typedef struct tagPCR_INST_SLP_EN_1BITS {
  union {
    struct {
      unsigned INT_SLP_EN : 1;
      unsigned : 1;
      unsigned TACH0_SLP_EN : 1;
      unsigned : 1;
      unsigned PWM0_SLP_EN : 1;
      unsigned PMC_SLP_EN : 1;
      unsigned DMA_SLP_EN : 1;
      unsigned TFDP_SLP_EN : 1;
      unsigned PROCESSOR_SLP_EN : 1;
      unsigned WDT_SLP_EN : 1;
      unsigned SMB0_SLP_EN : 1;
      unsigned TACH1_SLP_EN : 1;
      unsigned TACH2_SLP_EN : 1;
      unsigned : 7;
      unsigned PWM1_SLP_EN : 1;
      unsigned PWM2_SLP_EN : 1;
      unsigned PWM3_SLP_EN : 1;
      unsigned PWM4_SLP_EN : 1;
      unsigned PWM5_SLP_EN : 1;
      unsigned : 4;
      unsigned EC_REG_BANK_SLP_EN : 1;
      unsigned TIMER16_0_SLP_EN : 1;
      unsigned TIMER16_1_SLP_EN : 1;
    };
  };
} typePCR_INST_SLP_EN_1BITS;
sfr far volatile typePCR_INST_SLP_EN_1BITS PCR_INST_SLP_EN_1bits absolute 0x40080134;

 typedef struct tagPCR_INST_SLP_EN_2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned UART_0_SLP_EN : 1;
      unsigned UART_1_SLP_EN : 1;
      unsigned : 9;
      unsigned GLBL_CFG_SLP_EN : 1;
      unsigned : 5;
      unsigned RTC_SLP_EN : 1;
      unsigned : 13;
    };
  };
} typePCR_INST_SLP_EN_2BITS;
sfr far volatile typePCR_INST_SLP_EN_2BITS PCR_INST_SLP_EN_2bits absolute 0x40080138;

 typedef struct tagPCR_INST_SLP_EN_3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned ADC_SLP_EN : 1;
      unsigned : 5;
      unsigned GP_SPI0_SLP_EN : 1;
      unsigned HTIMER_0_SLP_EN : 1;
      unsigned KEYSCAN_SLP_EN : 1;
      unsigned RPMPWM_SLP_EN : 1;
      unsigned SMB1_SLP_EN : 1;
      unsigned SMB2_SLP_EN : 1;
      unsigned SMB3_SLP_EN : 1;
      unsigned LED0_SLP_EN : 1;
      unsigned LED1_SLP_EN : 1;
      unsigned LED2_SLP_EN : 1;
      unsigned : 2;
      unsigned TIMER16_2_SLP_EN : 1;
      unsigned TIMER16_3_SLP_EN : 1;
      unsigned TIMER32_0_SLP_EN : 1;
      unsigned TIMER32_1_SLP_EN : 1;
      unsigned LED3_SLP_EN : 1;
      unsigned PKE_SLP_EN : 1;
      unsigned RNG_SLP_EN : 1;
      unsigned AES_HASH_SLP_EN : 1;
      unsigned HTIMER_1_SLP_EN : 1;
      unsigned CCTIMER_SLP_EN : 1;
      unsigned : 1;
    };
  };
} typePCR_INST_SLP_EN_3BITS;
sfr far volatile typePCR_INST_SLP_EN_3BITS PCR_INST_SLP_EN_3bits absolute 0x4008013C;

 typedef struct tagPCR_INST_SLP_EN_4BITS {
  union {
    struct {
      unsigned PWM10_SLP_EN : 1;
      unsigned : 1;
      unsigned CNT_TMER0_SLP_EN : 1;
      unsigned CNT_TMER1_SLP_EN : 1;
      unsigned CNT_TMER2_SLP_EN : 1;
      unsigned CNT_TMER3_SLP_EN : 1;
      unsigned : 1;
      unsigned RPMPWM1_SLP_EN : 1;
      unsigned QSPI_SLP_EN : 1;
      unsigned : 1;
      unsigned RC_ID0_SLP_EN : 1;
      unsigned RC_ID1_SLP_EN : 1;
      unsigned RC_ID2_SLP_EN : 1;
      unsigned : 19;
    };
  };
} typePCR_INST_SLP_EN_4BITS;
sfr far volatile typePCR_INST_SLP_EN_4BITS PCR_INST_SLP_EN_4bits absolute 0x40080140;

 typedef struct tagPCR_INST_CLK_REQ_0BITS {
  union {
    struct {
      unsigned JTAG_STAP_CLK_REQ : 1;
      unsigned EFUSE_CLK_REQ : 1;
      unsigned : 30;
    };
  };
} typePCR_INST_CLK_REQ_0BITS;
sfr far volatile typePCR_INST_CLK_REQ_0BITS PCR_INST_CLK_REQ_0bits absolute 0x40080150;

 typedef struct tagPCR_INST_CLK_REQ_1BITS {
  union {
    struct {
      unsigned INT_CLK_REQ : 1;
      unsigned : 1;
      unsigned TACH0_CLK_REQ : 1;
      unsigned : 1;
      unsigned PWM0_CLK_REQ : 1;
      unsigned PMC_CLK_REQ : 1;
      unsigned DMA_CLK_REQ : 1;
      unsigned TFDP_CLK_REQ : 1;
      unsigned PROCESSOR_CLK_REQ : 1;
      unsigned WDT_CLK_REQ : 1;
      unsigned SMB0_CLK_REQ : 1;
      unsigned TACH1_CLK_REQ : 1;
      unsigned TACH2_CLK_REQ : 1;
      unsigned : 7;
      unsigned PWM1_CLK_REQ : 1;
      unsigned PWM2_CLK_REQ : 1;
      unsigned PWM3_CLK_REQ : 1;
      unsigned PWM4_CLK_REQ : 1;
      unsigned PWM5_CLK_REQ : 1;
      unsigned : 4;
      unsigned EC_REG_BANK_CLK_REQ : 1;
      unsigned TIMER16_0_CLK_REQ : 1;
      unsigned TIMER16_1_CLK_REQ : 1;
    };
  };
} typePCR_INST_CLK_REQ_1BITS;
sfr far volatile typePCR_INST_CLK_REQ_1BITS PCR_INST_CLK_REQ_1bits absolute 0x40080154;

 typedef struct tagPCR_INST_CLK_REQ_2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned UART_0_CLK_REQ : 1;
      unsigned UART_1_CLK_REQ : 1;
      unsigned : 9;
      unsigned GLBL_CFG_CLK_REQ : 1;
      unsigned : 5;
      unsigned RTC_CLK_REQ : 1;
      unsigned : 13;
    };
  };
} typePCR_INST_CLK_REQ_2BITS;
sfr far volatile typePCR_INST_CLK_REQ_2BITS PCR_INST_CLK_REQ_2bits absolute 0x40080158;

 typedef struct tagPCR_INST_CLK_REQ_3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned ADC_CLK_REQ : 1;
      unsigned : 5;
      unsigned GP_SPI0_CLK_REQ : 1;
      unsigned HTIMER_0_CLK_REQ : 1;
      unsigned KEYSCAN_CLK_REQ : 1;
      unsigned RPMPWM0_CLK_REQ : 1;
      unsigned SMB1_CLK_REQ : 1;
      unsigned SMB2_CLK_REQ : 1;
      unsigned SMB3_CLK_REQ : 1;
      unsigned LED0_CLK_REQ : 1;
      unsigned LED1_CLK_REQ : 1;
      unsigned LED2_CLK_REQ : 1;
      unsigned : 2;
      unsigned TIMER16_2_CLK_REQ : 1;
      unsigned TIMER16_3_CLK_REQ : 1;
      unsigned TIMER32_0_CLK_REQ : 1;
      unsigned TIMER32_1_CLK_REQ : 1;
      unsigned LED3_CLK_REQ : 1;
      unsigned PKE_CLK_REQ : 1;
      unsigned RNG_CLK_REQ : 1;
      unsigned AES_HASH_CLK_REQ : 1;
      unsigned HTIMER_1_CLK_REQ : 1;
      unsigned CCTIMER_CLK_REQ : 1;
      unsigned : 1;
    };
  };
} typePCR_INST_CLK_REQ_3BITS;
sfr far volatile typePCR_INST_CLK_REQ_3BITS PCR_INST_CLK_REQ_3bits absolute 0x4008015C;

 typedef struct tagPCR_INST_CLK_REQ_4BITS {
  union {
    struct {
      unsigned PWM10_CLK_REQ : 1;
      unsigned : 1;
      unsigned CNT_TMER0_CLK_REQ : 1;
      unsigned CNT_TMER1_CLK_REQ : 1;
      unsigned CNT_TMER2_CLK_REQ : 1;
      unsigned CNT_TMER3_CLK_REQ : 1;
      unsigned RTOS_CLK_REQ : 1;
      unsigned RPMPWM1_CLK_REQ : 1;
      unsigned QSPI_CLK_REQ : 1;
      unsigned : 1;
      unsigned RC_ID0_CLK_REQ : 1;
      unsigned RC_ID1_CLK_REQ : 1;
      unsigned RC_ID2_CLK_REQ : 1;
      unsigned : 19;
    };
  };
} typePCR_INST_CLK_REQ_4BITS;
sfr far volatile typePCR_INST_CLK_REQ_4BITS PCR_INST_CLK_REQ_4bits absolute 0x40080160;

 typedef struct tagPCR_INST_RST_EN_0BITS {
  union {
    struct {
      unsigned JTAG_STAP_RST_EN : 1;
      unsigned EFUSE_RST_EN : 1;
      unsigned : 30;
    };
  };
} typePCR_INST_RST_EN_0BITS;
sfr far volatile typePCR_INST_RST_EN_0BITS PCR_INST_RST_EN_0bits absolute 0x40080170;

 typedef struct tagPCR_INST_RST_EN_1BITS {
  union {
    struct {
      unsigned INT_RST_EN : 1;
      unsigned : 1;
      unsigned TACH0_RST_EN : 1;
      unsigned : 1;
      unsigned PWM0_RST_EN : 1;
      unsigned PMC_RST_EN : 1;
      unsigned DMA_RST_EN : 1;
      unsigned TFDP_RST_EN : 1;
      unsigned PROCESSOR_RST_EN : 1;
      unsigned WDT_RST_EN : 1;
      unsigned SMB0_RST_EN : 1;
      unsigned TACH1_RST_EN : 1;
      unsigned TACH2_RST_EN : 1;
      unsigned : 7;
      unsigned PWM1_RST_EN : 1;
      unsigned PWM2_RST_EN : 1;
      unsigned PWM3_RST_EN : 1;
      unsigned PWM4_RST_EN : 1;
      unsigned PWM5_RST_EN : 1;
      unsigned : 4;
      unsigned EC_REG_BANK_RST_EN : 1;
      unsigned TIMER16_0_RST_EN : 1;
      unsigned TIMER16_1_RST_EN : 1;
    };
  };
} typePCR_INST_RST_EN_1BITS;
sfr far volatile typePCR_INST_RST_EN_1BITS PCR_INST_RST_EN_1bits absolute 0x40080174;

 typedef struct tagPCR_INST_RST_EN_2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned UART_0_RST_EN : 1;
      unsigned UART_1_RST_EN : 1;
      unsigned : 9;
      unsigned GLBL_CFG_RST_EN : 1;
      unsigned : 5;
      unsigned RTC_RST_EN : 1;
      unsigned : 13;
    };
  };
} typePCR_INST_RST_EN_2BITS;
sfr far volatile typePCR_INST_RST_EN_2BITS PCR_INST_RST_EN_2bits absolute 0x40080178;

 typedef struct tagPCR_INST_RST_EN_3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned ADC_RST_EN : 1;
      unsigned : 5;
      unsigned GP_SPI0_RST_EN : 1;
      unsigned HTIMER_0_RST_EN : 1;
      unsigned KEYSCAN_RST_EN : 1;
      unsigned RPMPWM0_RST_EN : 1;
      unsigned SMB1_RST_EN : 1;
      unsigned SMB2_RST_EN : 1;
      unsigned SMB3_RST_EN : 1;
      unsigned LED0_RST_EN : 1;
      unsigned LED1_RST_EN : 1;
      unsigned LED2_RST_EN : 1;
      unsigned : 2;
      unsigned TIMER16_2_RST_EN : 1;
      unsigned TIMER16_3_RST_EN : 1;
      unsigned TIMER32_0_RST_EN : 1;
      unsigned TIMER32_1_RST_EN : 1;
      unsigned LED3_RST_EN : 1;
      unsigned PKE_RST_EN : 1;
      unsigned RNG_RST_EN : 1;
      unsigned AES_HASH_RST_EN : 1;
      unsigned HTIMER_1_RST_EN : 1;
      unsigned CCTIMER_RST_EN : 1;
      unsigned : 1;
    };
  };
} typePCR_INST_RST_EN_3BITS;
sfr far volatile typePCR_INST_RST_EN_3BITS PCR_INST_RST_EN_3bits absolute 0x4008017C;

 typedef struct tagPCR_INST_RST_EN_4BITS {
  union {
    struct {
      unsigned PWM10_RST_EN : 1;
      unsigned : 1;
      unsigned CNT_TMER0_RST_EN : 1;
      unsigned CNT_TMER1_RST_EN : 1;
      unsigned CNT_TMER2_RST_EN : 1;
      unsigned CNT_TMER3_RST_EN : 1;
      unsigned RTOS_RST_EN : 1;
      unsigned RPMPWM1_RST_EN : 1;
      unsigned QSPI_RST_EN : 1;
      unsigned : 1;
      unsigned RC_ID0_RST_EN : 1;
      unsigned RC_ID1_RST_EN : 1;
      unsigned RC_ID2_RST_EN : 1;
      unsigned : 19;
    };
  };
} typePCR_INST_RST_EN_4BITS;
sfr far volatile typePCR_INST_RST_EN_4BITS PCR_INST_RST_EN_4bits absolute 0x40080180;

 typedef struct tagDMA_MAIN_INST_DMA_MAIN_CONTROLBITS {
  union {
    struct {
      unsigned ACTIVATE : 1;
      unsigned SOFT_RESET : 1;
      unsigned : 6;
    };
  };
} typeDMA_MAIN_INST_DMA_MAIN_CONTROLBITS;
sfr far volatile typeDMA_MAIN_INST_DMA_MAIN_CONTROLBITS DMA_MAIN_INST_DMA_MAIN_CONTROLbits absolute 0x40002400;

 typedef struct tagDMA_CHAN00_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN00_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN00_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN00_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002440;

 typedef struct tagDMA_CHAN00_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN00_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN00_INST_CONTROLBITS DMA_CHAN00_INST_CONTROLbits absolute 0x40002450;

 typedef struct tagDMA_CHAN00_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN00_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN00_INST_INT_STATUSBITS DMA_CHAN00_INST_INT_STATUSbits absolute 0x40002454;

 typedef struct tagDMA_CHAN00_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN00_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN00_INST_INT_ENBITS DMA_CHAN00_INST_INT_ENbits absolute 0x40002458;

 typedef struct tagDMA_CHAN00_INST_CRC_ENABLEBITS {
  union {
    struct {
      unsigned CRC_MODE_ENABLE : 1;
      unsigned CRC_POST_TRANSFER_ENABLE : 1;
      unsigned : 30;
    };
  };
} typeDMA_CHAN00_INST_CRC_ENABLEBITS;
sfr far volatile typeDMA_CHAN00_INST_CRC_ENABLEBITS DMA_CHAN00_INST_CRC_ENABLEbits absolute 0x40002460;

 typedef struct tagDMA_CHAN00_INST_CRC_DATABITS {
  union {
    struct {
      unsigned CRC : 32;
    };
  };
} typeDMA_CHAN00_INST_CRC_DATABITS;
sfr far volatile typeDMA_CHAN00_INST_CRC_DATABITS DMA_CHAN00_INST_CRC_DATAbits absolute 0x40002464;

 typedef struct tagDMA_CHAN00_INST_CRC_POST_STATUSBITS {
  union {
    struct {
      unsigned CRC_DONE : 1;
      unsigned CRC_RUNNING : 1;
      unsigned CRC_DATA_DONE : 1;
      unsigned CRC_DATA_READY : 1;
      unsigned : 28;
    };
  };
} typeDMA_CHAN00_INST_CRC_POST_STATUSBITS;
sfr far volatile typeDMA_CHAN00_INST_CRC_POST_STATUSBITS DMA_CHAN00_INST_CRC_POST_STATUSbits absolute 0x40002468;

 typedef struct tagDMA_CHAN01_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN01_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN01_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN01_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002480;

 typedef struct tagDMA_CHAN01_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN01_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN01_INST_CONTROLBITS DMA_CHAN01_INST_CONTROLbits absolute 0x40002490;

 typedef struct tagDMA_CHAN01_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN01_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN01_INST_INT_STATUSBITS DMA_CHAN01_INST_INT_STATUSbits absolute 0x40002494;

 typedef struct tagDMA_CHAN01_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN01_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN01_INST_INT_ENBITS DMA_CHAN01_INST_INT_ENbits absolute 0x40002498;

 typedef struct tagDMA_CHAN01_INST_FILL_ENABLEBITS {
  union {
    struct {
      unsigned FILL_MODE_ENABLE : 1;
      unsigned : 31;
    };
  };
} typeDMA_CHAN01_INST_FILL_ENABLEBITS;
sfr far volatile typeDMA_CHAN01_INST_FILL_ENABLEBITS DMA_CHAN01_INST_FILL_ENABLEbits absolute 0x400024A0;

 typedef struct tagDMA_CHAN01_INST_FILL_DATABITS {
  union {
    struct {
      unsigned FILL_DATA : 32;
    };
  };
} typeDMA_CHAN01_INST_FILL_DATABITS;
sfr far volatile typeDMA_CHAN01_INST_FILL_DATABITS DMA_CHAN01_INST_FILL_DATAbits absolute 0x400024A4;

 typedef struct tagDMA_CHAN01_INST_FILL_STATUSBITS {
  union {
    struct {
      unsigned FILL_DONE : 1;
      unsigned FILL_RUNNING : 1;
      unsigned : 30;
    };
  };
} typeDMA_CHAN01_INST_FILL_STATUSBITS;
sfr far volatile typeDMA_CHAN01_INST_FILL_STATUSBITS DMA_CHAN01_INST_FILL_STATUSbits absolute 0x400024A8;

 typedef struct tagDMA_CHAN02_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN02_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN02_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN02_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x400024C0;

 typedef struct tagDMA_CHAN02_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN02_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN02_INST_CONTROLBITS DMA_CHAN02_INST_CONTROLbits absolute 0x400024D0;

 typedef struct tagDMA_CHAN02_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN02_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN02_INST_INT_STATUSBITS DMA_CHAN02_INST_INT_STATUSbits absolute 0x400024D4;

 typedef struct tagDMA_CHAN02_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN02_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN02_INST_INT_ENBITS DMA_CHAN02_INST_INT_ENbits absolute 0x400024D8;

 typedef struct tagDMA_CHAN03_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN03_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN03_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN03_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002500;

 typedef struct tagDMA_CHAN03_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN03_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN03_INST_CONTROLBITS DMA_CHAN03_INST_CONTROLbits absolute 0x40002510;

 typedef struct tagDMA_CHAN03_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN03_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN03_INST_INT_STATUSBITS DMA_CHAN03_INST_INT_STATUSbits absolute 0x40002514;

 typedef struct tagDMA_CHAN03_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN03_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN03_INST_INT_ENBITS DMA_CHAN03_INST_INT_ENbits absolute 0x40002518;

 typedef struct tagDMA_CHAN04_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN04_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN04_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN04_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002540;

 typedef struct tagDMA_CHAN04_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN04_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN04_INST_CONTROLBITS DMA_CHAN04_INST_CONTROLbits absolute 0x40002550;

 typedef struct tagDMA_CHAN04_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN04_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN04_INST_INT_STATUSBITS DMA_CHAN04_INST_INT_STATUSbits absolute 0x40002554;

 typedef struct tagDMA_CHAN04_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN04_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN04_INST_INT_ENBITS DMA_CHAN04_INST_INT_ENbits absolute 0x40002558;

 typedef struct tagDMA_CHAN05_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN05_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN05_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN05_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002580;

 typedef struct tagDMA_CHAN05_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN05_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN05_INST_CONTROLBITS DMA_CHAN05_INST_CONTROLbits absolute 0x40002590;

 typedef struct tagDMA_CHAN05_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN05_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN05_INST_INT_STATUSBITS DMA_CHAN05_INST_INT_STATUSbits absolute 0x40002594;

 typedef struct tagDMA_CHAN05_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN05_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN05_INST_INT_ENBITS DMA_CHAN05_INST_INT_ENbits absolute 0x40002598;

 typedef struct tagDMA_CHAN06_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN06_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN06_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN06_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x400025C0;

 typedef struct tagDMA_CHAN06_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN06_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN06_INST_CONTROLBITS DMA_CHAN06_INST_CONTROLbits absolute 0x400025D0;

 typedef struct tagDMA_CHAN06_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN06_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN06_INST_INT_STATUSBITS DMA_CHAN06_INST_INT_STATUSbits absolute 0x400025D4;

 typedef struct tagDMA_CHAN06_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN06_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN06_INST_INT_ENBITS DMA_CHAN06_INST_INT_ENbits absolute 0x400025D8;

 typedef struct tagDMA_CHAN07_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN07_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN07_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN07_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002600;

 typedef struct tagDMA_CHAN07_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN07_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN07_INST_CONTROLBITS DMA_CHAN07_INST_CONTROLbits absolute 0x40002610;

 typedef struct tagDMA_CHAN07_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN07_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN07_INST_INT_STATUSBITS DMA_CHAN07_INST_INT_STATUSbits absolute 0x40002614;

 typedef struct tagDMA_CHAN07_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN07_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN07_INST_INT_ENBITS DMA_CHAN07_INST_INT_ENbits absolute 0x40002618;

 typedef struct tagDMA_CHAN08_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN08_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN08_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN08_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002640;

 typedef struct tagDMA_CHAN08_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN08_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN08_INST_CONTROLBITS DMA_CHAN08_INST_CONTROLbits absolute 0x40002650;

 typedef struct tagDMA_CHAN08_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN08_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN08_INST_INT_STATUSBITS DMA_CHAN08_INST_INT_STATUSbits absolute 0x40002654;

 typedef struct tagDMA_CHAN08_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN08_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN08_INST_INT_ENBITS DMA_CHAN08_INST_INT_ENbits absolute 0x40002658;

 typedef struct tagDMA_CHAN09_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN09_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN09_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN09_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002680;

 typedef struct tagDMA_CHAN09_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN09_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN09_INST_CONTROLBITS DMA_CHAN09_INST_CONTROLbits absolute 0x40002690;

 typedef struct tagDMA_CHAN09_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN09_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN09_INST_INT_STATUSBITS DMA_CHAN09_INST_INT_STATUSbits absolute 0x40002694;

 typedef struct tagDMA_CHAN09_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN09_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN09_INST_INT_ENBITS DMA_CHAN09_INST_INT_ENbits absolute 0x40002698;

 typedef struct tagDMA_CHAN10_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN10_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN10_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN10_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x400026C0;

 typedef struct tagDMA_CHAN10_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN10_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN10_INST_CONTROLBITS DMA_CHAN10_INST_CONTROLbits absolute 0x400026D0;

 typedef struct tagDMA_CHAN10_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN10_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN10_INST_INT_STATUSBITS DMA_CHAN10_INST_INT_STATUSbits absolute 0x400026D4;

 typedef struct tagDMA_CHAN10_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN10_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN10_INST_INT_ENBITS DMA_CHAN10_INST_INT_ENbits absolute 0x400026D8;

 typedef struct tagDMA_CHAN11_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN11_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN11_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN11_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002700;

 typedef struct tagDMA_CHAN11_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN11_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN11_INST_CONTROLBITS DMA_CHAN11_INST_CONTROLbits absolute 0x40002710;

 typedef struct tagDMA_CHAN11_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN11_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN11_INST_INT_STATUSBITS DMA_CHAN11_INST_INT_STATUSbits absolute 0x40002714;

 typedef struct tagDMA_CHAN11_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN11_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN11_INST_INT_ENBITS DMA_CHAN11_INST_INT_ENbits absolute 0x40002718;

 typedef struct tagDMA_CHAN12_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN12_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN12_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN12_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002740;

 typedef struct tagDMA_CHAN12_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN12_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN12_INST_CONTROLBITS DMA_CHAN12_INST_CONTROLbits absolute 0x40002750;

 typedef struct tagDMA_CHAN12_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN12_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN12_INST_INT_STATUSBITS DMA_CHAN12_INST_INT_STATUSbits absolute 0x40002754;

 typedef struct tagDMA_CHAN12_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN12_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN12_INST_INT_ENBITS DMA_CHAN12_INST_INT_ENbits absolute 0x40002758;

 typedef struct tagDMA_CHAN13_INST_DMA_CHANNEL_ACTIVATEBITS {
  union {
    struct {
      unsigned CHANNEL_ACTIVATE : 1;
      unsigned : 7;
    };
  };
} typeDMA_CHAN13_INST_DMA_CHANNEL_ACTIVATEBITS;
sfr far volatile typeDMA_CHAN13_INST_DMA_CHANNEL_ACTIVATEBITS DMA_CHAN13_INST_DMA_CHANNEL_ACTIVATEbits absolute 0x40002780;

 typedef struct tagDMA_CHAN13_INST_CONTROLBITS {
  union {
    struct {
      unsigned RUN : 1;
      unsigned REQUEST : 1;
      unsigned DONE : 1;
      unsigned STATUS : 2;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned TX_DIRECTION : 1;
      unsigned HARDWARE_FLOW_CONTROL_DEVICE : 7;
      unsigned INCREMENT_MEM_ADDR : 1;
      unsigned INCREMENT_DEVICE_ADDR : 1;
      unsigned LOCK_ : 1;
      unsigned DISABLE_HW_FLOW_CONTROL : 1;
      unsigned TRANSFER_SIZE : 3;
      unsigned : 1;
      unsigned TRANSFER_GO : 1;
      unsigned TRANSFER_ABORT : 1;
      unsigned : 6;
    };
  };
} typeDMA_CHAN13_INST_CONTROLBITS;
sfr far volatile typeDMA_CHAN13_INST_CONTROLBITS DMA_CHAN13_INST_CONTROLbits absolute 0x40002790;

 typedef struct tagDMA_CHAN13_INST_INT_STATUSBITS {
  union {
    struct {
      unsigned BUS_ERROR : 1;
      unsigned FLOW_CONTROL : 1;
      unsigned DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN13_INST_INT_STATUSBITS;
sfr far volatile typeDMA_CHAN13_INST_INT_STATUSBITS DMA_CHAN13_INST_INT_STATUSbits absolute 0x40002794;

 typedef struct tagDMA_CHAN13_INST_INT_ENBITS {
  union {
    struct {
      unsigned STATUS_ENABLE_BUS_ERROR : 1;
      unsigned STATUS_ENABLE_FLOW_CONTROL : 1;
      unsigned STATUS_ENABLE_DONE : 1;
      unsigned : 5;
    };
  };
} typeDMA_CHAN13_INST_INT_ENBITS;
sfr far volatile typeDMA_CHAN13_INST_INT_ENBITS DMA_CHAN13_INST_INT_ENbits absolute 0x40002798;

 typedef struct tagINTS_INST_BLOCK_ENABLE_SETBITS {
  union {
    struct {
      unsigned IRQ_VECTOR_ENABLE_SET : 31;
      unsigned : 1;
    };
  };
} typeINTS_INST_BLOCK_ENABLE_SETBITS;
sfr far volatile typeINTS_INST_BLOCK_ENABLE_SETBITS INTS_INST_BLOCK_ENABLE_SETbits absolute 0x4000E200;

 typedef struct tagINTS_INST_BLOCK_ENABLE_CLEARBITS {
  union {
    struct {
      unsigned IRQ_VECTOR_ENABLE_CLEAR : 31;
      unsigned : 1;
    };
  };
} typeINTS_INST_BLOCK_ENABLE_CLEARBITS;
sfr far volatile typeINTS_INST_BLOCK_ENABLE_CLEARBITS INTS_INST_BLOCK_ENABLE_CLEARbits absolute 0x4000E204;

 typedef struct tagINTS_INST_BLOCK_IRQ_VECTORBITS {
  union {
    struct {
      unsigned IRQ_VECTOR : 25;
      unsigned : 7;
    };
  };
} typeINTS_INST_BLOCK_IRQ_VECTORBITS;
sfr far volatile typeINTS_INST_BLOCK_IRQ_VECTORBITS INTS_INST_BLOCK_IRQ_VECTORbits absolute 0x4000E208;

 typedef struct tagUART0_INST_INT_ENBITS {
  union {
    struct {
      unsigned ERDAI : 1;
      unsigned ETHREI : 1;
      unsigned ELSI : 1;
      unsigned EMSI : 1;
      unsigned : 4;
    };
  };
} typeUART0_INST_INT_ENBITS;
sfr far volatile typeUART0_INST_INT_ENBITS UART0_INST_INT_ENbits absolute 0x400F2401;

 typedef struct tagUART0_INST_FIFO_CRBITS {
  union {
    struct {
      unsigned EXRF : 1;
      unsigned CLEAR_RECV_FIFO : 1;
      unsigned CLEAR_XMIT_FIFO : 1;
      unsigned DMA_MODE_SELECT : 1;
      unsigned : 2;
      unsigned RECV_FIFO_TRIGGER_LEVEL : 2;
    };
  };
} typeUART0_INST_FIFO_CRBITS;
sfr far volatile typeUART0_INST_FIFO_CRBITS UART0_INST_FIFO_CRbits absolute 0x400F2402;

 typedef struct tagUART0_INST_INT_IDBITS {
  union {
    struct {
      unsigned IPEND : 1;
      unsigned INTID : 3;
      unsigned : 2;
      unsigned FIFO_EN : 2;
    };
  };
} typeUART0_INST_INT_IDBITS;
sfr far volatile typeUART0_INST_INT_IDBITS UART0_INST_INT_IDbits absolute 0x400F2402;

 typedef struct tagUART0_INST_LINE_CRBITS {
  union {
    struct {
      unsigned WORD_LENGTH : 2;
      unsigned STOP_BITS : 1;
      unsigned ENABLE_PARITY : 1;
      unsigned PARITY_SELECT : 1;
      unsigned STICK_PARITY : 1;
      unsigned BREAK_CONTROL : 1;
      unsigned DLAB : 1;
    };
  };
} typeUART0_INST_LINE_CRBITS;
sfr far volatile typeUART0_INST_LINE_CRBITS UART0_INST_LINE_CRbits absolute 0x400F2403;

 typedef struct tagUART0_INST_MODEM_CRBITS {
  union {
    struct {
      unsigned DTR : 1;
      unsigned RTS : 1;
      unsigned OUT1 : 1;
      unsigned OUT2 : 1;
      unsigned LOOPBACK : 1;
      unsigned : 3;
    };
  };
} typeUART0_INST_MODEM_CRBITS;
sfr far volatile typeUART0_INST_MODEM_CRBITS UART0_INST_MODEM_CRbits absolute 0x400F2404;

 typedef struct tagUART0_INST_LINE_STSBITS {
  union {
    struct {
      unsigned DATA_READY : 1;
      unsigned OVERRUN : 1;
      unsigned PE : 1;
      unsigned FRAME_ERROR : 1;
      unsigned BREAK_INTERRUPT : 1;
      unsigned TRANSMIT_EMPTY : 1;
      unsigned TRANSMIT_ERROR : 1;
      unsigned FIFO_ERROR : 1;
    };
  };
} typeUART0_INST_LINE_STSBITS;
sfr far volatile typeUART0_INST_LINE_STSBITS UART0_INST_LINE_STSbits absolute 0x400F2405;

 typedef struct tagUART0_INST_MODEM_STSBITS {
  union {
    struct {
      unsigned CTS : 1;
      unsigned DSR : 1;
      unsigned RI : 1;
      unsigned DCD : 1;
      unsigned nCTS : 1;
      unsigned nDSR : 1;
      unsigned nRI : 1;
      unsigned nDCD : 1;
    };
  };
} typeUART0_INST_MODEM_STSBITS;
sfr far volatile typeUART0_INST_MODEM_STSBITS UART0_INST_MODEM_STSbits absolute 0x400F2406;

 typedef struct tagUART0_INST_CONFIGBITS {
  union {
    struct {
      unsigned CLK_SRC : 1;
      unsigned POWER : 1;
      unsigned POLARITY : 1;
      unsigned : 5;
    };
  };
} typeUART0_INST_CONFIGBITS;
sfr far volatile typeUART0_INST_CONFIGBITS UART0_INST_CONFIGbits absolute 0x400F27F0;

 typedef struct tagUART1_INST_INT_ENBITS {
  union {
    struct {
      unsigned ERDAI : 1;
      unsigned ETHREI : 1;
      unsigned ELSI : 1;
      unsigned EMSI : 1;
      unsigned : 4;
    };
  };
} typeUART1_INST_INT_ENBITS;
sfr far volatile typeUART1_INST_INT_ENBITS UART1_INST_INT_ENbits absolute 0x400F2801;

 typedef struct tagUART1_INST_FIFO_CRBITS {
  union {
    struct {
      unsigned EXRF : 1;
      unsigned CLEAR_RECV_FIFO : 1;
      unsigned CLEAR_XMIT_FIFO : 1;
      unsigned DMA_MODE_SELECT : 1;
      unsigned : 2;
      unsigned RECV_FIFO_TRIGGER_LEVEL : 2;
    };
  };
} typeUART1_INST_FIFO_CRBITS;
sfr far volatile typeUART1_INST_FIFO_CRBITS UART1_INST_FIFO_CRbits absolute 0x400F2802;

 typedef struct tagUART1_INST_INT_IDBITS {
  union {
    struct {
      unsigned IPEND : 1;
      unsigned INTID : 3;
      unsigned : 2;
      unsigned FIFO_EN : 2;
    };
  };
} typeUART1_INST_INT_IDBITS;
sfr far volatile typeUART1_INST_INT_IDBITS UART1_INST_INT_IDbits absolute 0x400F2802;

 typedef struct tagUART1_INST_LINE_CRBITS {
  union {
    struct {
      unsigned WORD_LENGTH : 2;
      unsigned STOP_BITS : 1;
      unsigned ENABLE_PARITY : 1;
      unsigned PARITY_SELECT : 1;
      unsigned STICK_PARITY : 1;
      unsigned BREAK_CONTROL : 1;
      unsigned DLAB : 1;
    };
  };
} typeUART1_INST_LINE_CRBITS;
sfr far volatile typeUART1_INST_LINE_CRBITS UART1_INST_LINE_CRbits absolute 0x400F2803;

 typedef struct tagUART1_INST_MODEM_CRBITS {
  union {
    struct {
      unsigned DTR : 1;
      unsigned RTS : 1;
      unsigned OUT1 : 1;
      unsigned OUT2 : 1;
      unsigned LOOPBACK : 1;
      unsigned : 3;
    };
  };
} typeUART1_INST_MODEM_CRBITS;
sfr far volatile typeUART1_INST_MODEM_CRBITS UART1_INST_MODEM_CRbits absolute 0x400F2804;

 typedef struct tagUART1_INST_LINE_STSBITS {
  union {
    struct {
      unsigned DATA_READY : 1;
      unsigned OVERRUN : 1;
      unsigned PE : 1;
      unsigned FRAME_ERROR : 1;
      unsigned BREAK_INTERRUPT : 1;
      unsigned TRANSMIT_EMPTY : 1;
      unsigned TRANSMIT_ERROR : 1;
      unsigned FIFO_ERROR : 1;
    };
  };
} typeUART1_INST_LINE_STSBITS;
sfr far volatile typeUART1_INST_LINE_STSBITS UART1_INST_LINE_STSbits absolute 0x400F2805;

 typedef struct tagUART1_INST_MODEM_STSBITS {
  union {
    struct {
      unsigned CTS : 1;
      unsigned DSR : 1;
      unsigned RI : 1;
      unsigned DCD : 1;
      unsigned nCTS : 1;
      unsigned nDSR : 1;
      unsigned nRI : 1;
      unsigned nDCD : 1;
    };
  };
} typeUART1_INST_MODEM_STSBITS;
sfr far volatile typeUART1_INST_MODEM_STSBITS UART1_INST_MODEM_STSbits absolute 0x400F2806;

 typedef struct tagUART1_INST_CONFIGBITS {
  union {
    struct {
      unsigned CLK_SRC : 1;
      unsigned POWER : 1;
      unsigned POLARITY : 1;
      unsigned : 5;
    };
  };
} typeUART1_INST_CONFIGBITS;
sfr far volatile typeUART1_INST_CONFIGBITS UART1_INST_CONFIGbits absolute 0x400F2BF0;

 typedef struct tagGPIO_PIN_CONTROL_000BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_000BITS;
sfr far volatile typeGPIO_PIN_CONTROL_000BITS GPIO_PIN_CONTROL_000bits absolute 0x40081000;

 typedef struct tagGPIO_PIN_CONTROL_001BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_001BITS;
sfr far volatile typeGPIO_PIN_CONTROL_001BITS GPIO_PIN_CONTROL_001bits absolute 0x40081004;

 typedef struct tagGPIO_PIN_CONTROL_002BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_002BITS;
sfr far volatile typeGPIO_PIN_CONTROL_002BITS GPIO_PIN_CONTROL_002bits absolute 0x40081008;

 typedef struct tagGPIO_PIN_CONTROL_003BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_003BITS;
sfr far volatile typeGPIO_PIN_CONTROL_003BITS GPIO_PIN_CONTROL_003bits absolute 0x4008100C;

 typedef struct tagGPIO_PIN_CONTROL_004BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_004BITS;
sfr far volatile typeGPIO_PIN_CONTROL_004BITS GPIO_PIN_CONTROL_004bits absolute 0x40081010;

 typedef struct tagGPIO_PIN_CONTROL_005BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_005BITS;
sfr far volatile typeGPIO_PIN_CONTROL_005BITS GPIO_PIN_CONTROL_005bits absolute 0x40081014;

 typedef struct tagGPIO_PIN_CONTROL_006BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_006BITS;
sfr far volatile typeGPIO_PIN_CONTROL_006BITS GPIO_PIN_CONTROL_006bits absolute 0x40081018;

 typedef struct tagGPIO_PIN_CONTROL_007BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_007BITS;
sfr far volatile typeGPIO_PIN_CONTROL_007BITS GPIO_PIN_CONTROL_007bits absolute 0x4008101C;

 typedef struct tagGPIO_PIN_CONTROL_010BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_010BITS;
sfr far volatile typeGPIO_PIN_CONTROL_010BITS GPIO_PIN_CONTROL_010bits absolute 0x40081020;

 typedef struct tagGPIO_PIN_CONTROL_011BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_011BITS;
sfr far volatile typeGPIO_PIN_CONTROL_011BITS GPIO_PIN_CONTROL_011bits absolute 0x40081024;

 typedef struct tagGPIO_PIN_CONTROL_012BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_012BITS;
sfr far volatile typeGPIO_PIN_CONTROL_012BITS GPIO_PIN_CONTROL_012bits absolute 0x40081028;

 typedef struct tagGPIO_PIN_CONTROL_013BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_013BITS;
sfr far volatile typeGPIO_PIN_CONTROL_013BITS GPIO_PIN_CONTROL_013bits absolute 0x4008102C;

 typedef struct tagGPIO_PIN_CONTROL_014BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_014BITS;
sfr far volatile typeGPIO_PIN_CONTROL_014BITS GPIO_PIN_CONTROL_014bits absolute 0x40081030;

 typedef struct tagGPIO_PIN_CONTROL_015BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_015BITS;
sfr far volatile typeGPIO_PIN_CONTROL_015BITS GPIO_PIN_CONTROL_015bits absolute 0x40081034;

 typedef struct tagGPIO_PIN_CONTROL_016BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_016BITS;
sfr far volatile typeGPIO_PIN_CONTROL_016BITS GPIO_PIN_CONTROL_016bits absolute 0x40081038;

 typedef struct tagGPIO_PIN_CONTROL_017BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_017BITS;
sfr far volatile typeGPIO_PIN_CONTROL_017BITS GPIO_PIN_CONTROL_017bits absolute 0x4008103C;

 typedef struct tagGPIO_PIN_CONTROL_020BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_020BITS;
sfr far volatile typeGPIO_PIN_CONTROL_020BITS GPIO_PIN_CONTROL_020bits absolute 0x40081040;

 typedef struct tagGPIO_PIN_CONTROL_021BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_021BITS;
sfr far volatile typeGPIO_PIN_CONTROL_021BITS GPIO_PIN_CONTROL_021bits absolute 0x40081044;

 typedef struct tagGPIO_PIN_CONTROL_022BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_022BITS;
sfr far volatile typeGPIO_PIN_CONTROL_022BITS GPIO_PIN_CONTROL_022bits absolute 0x40081048;

 typedef struct tagGPIO_PIN_CONTROL_023BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_023BITS;
sfr far volatile typeGPIO_PIN_CONTROL_023BITS GPIO_PIN_CONTROL_023bits absolute 0x4008104C;

 typedef struct tagGPIO_PIN_CONTROL_024BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_024BITS;
sfr far volatile typeGPIO_PIN_CONTROL_024BITS GPIO_PIN_CONTROL_024bits absolute 0x40081050;

 typedef struct tagGPIO_PIN_CONTROL_025BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_025BITS;
sfr far volatile typeGPIO_PIN_CONTROL_025BITS GPIO_PIN_CONTROL_025bits absolute 0x40081054;

 typedef struct tagGPIO_PIN_CONTROL_026BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_026BITS;
sfr far volatile typeGPIO_PIN_CONTROL_026BITS GPIO_PIN_CONTROL_026bits absolute 0x40081058;

 typedef struct tagGPIO_PIN_CONTROL_027BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_027BITS;
sfr far volatile typeGPIO_PIN_CONTROL_027BITS GPIO_PIN_CONTROL_027bits absolute 0x4008105C;

 typedef struct tagGPIO_PIN_CONTROL_030BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_030BITS;
sfr far volatile typeGPIO_PIN_CONTROL_030BITS GPIO_PIN_CONTROL_030bits absolute 0x40081060;

 typedef struct tagGPIO_PIN_CONTROL_031BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_031BITS;
sfr far volatile typeGPIO_PIN_CONTROL_031BITS GPIO_PIN_CONTROL_031bits absolute 0x40081064;

 typedef struct tagGPIO_PIN_CONTROL_032BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_032BITS;
sfr far volatile typeGPIO_PIN_CONTROL_032BITS GPIO_PIN_CONTROL_032bits absolute 0x40081068;

 typedef struct tagGPIO_PIN_CONTROL_033BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_033BITS;
sfr far volatile typeGPIO_PIN_CONTROL_033BITS GPIO_PIN_CONTROL_033bits absolute 0x4008106C;

 typedef struct tagGPIO_PIN_CONTROL_034BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_034BITS;
sfr far volatile typeGPIO_PIN_CONTROL_034BITS GPIO_PIN_CONTROL_034bits absolute 0x40081070;

 typedef struct tagGPIO_PIN_CONTROL_035BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_035BITS;
sfr far volatile typeGPIO_PIN_CONTROL_035BITS GPIO_PIN_CONTROL_035bits absolute 0x40081074;

 typedef struct tagGPIO_PIN_CONTROL_036BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_036BITS;
sfr far volatile typeGPIO_PIN_CONTROL_036BITS GPIO_PIN_CONTROL_036bits absolute 0x40081078;

 typedef struct tagGPIO_PIN_CONTROL_040BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_040BITS;
sfr far volatile typeGPIO_PIN_CONTROL_040BITS GPIO_PIN_CONTROL_040bits absolute 0x40081080;

 typedef struct tagGPIO_PIN_CONTROL_041BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_041BITS;
sfr far volatile typeGPIO_PIN_CONTROL_041BITS GPIO_PIN_CONTROL_041bits absolute 0x40081084;

 typedef struct tagGPIO_PIN_CONTROL_042BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_042BITS;
sfr far volatile typeGPIO_PIN_CONTROL_042BITS GPIO_PIN_CONTROL_042bits absolute 0x40081088;

 typedef struct tagGPIO_PIN_CONTROL_043BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_043BITS;
sfr far volatile typeGPIO_PIN_CONTROL_043BITS GPIO_PIN_CONTROL_043bits absolute 0x4008108C;

 typedef struct tagGPIO_PIN_CONTROL_044BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_044BITS;
sfr far volatile typeGPIO_PIN_CONTROL_044BITS GPIO_PIN_CONTROL_044bits absolute 0x40081090;

 typedef struct tagGPIO_PIN_CONTROL_045BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_045BITS;
sfr far volatile typeGPIO_PIN_CONTROL_045BITS GPIO_PIN_CONTROL_045bits absolute 0x40081094;

 typedef struct tagGPIO_PIN_CONTROL_046BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_046BITS;
sfr far volatile typeGPIO_PIN_CONTROL_046BITS GPIO_PIN_CONTROL_046bits absolute 0x40081098;

 typedef struct tagGPIO_PIN_CONTROL_047BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_047BITS;
sfr far volatile typeGPIO_PIN_CONTROL_047BITS GPIO_PIN_CONTROL_047bits absolute 0x4008109C;

 typedef struct tagGPIO_PIN_CONTROL_050BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_050BITS;
sfr far volatile typeGPIO_PIN_CONTROL_050BITS GPIO_PIN_CONTROL_050bits absolute 0x400810A0;

 typedef struct tagGPIO_PIN_CONTROL_051BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_051BITS;
sfr far volatile typeGPIO_PIN_CONTROL_051BITS GPIO_PIN_CONTROL_051bits absolute 0x400810A4;

 typedef struct tagGPIO_PIN_CONTROL_052BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_052BITS;
sfr far volatile typeGPIO_PIN_CONTROL_052BITS GPIO_PIN_CONTROL_052bits absolute 0x400810A8;

 typedef struct tagGPIO_PIN_CONTROL_053BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_053BITS;
sfr far volatile typeGPIO_PIN_CONTROL_053BITS GPIO_PIN_CONTROL_053bits absolute 0x400810AC;

 typedef struct tagGPIO_PIN_CONTROL_054BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_054BITS;
sfr far volatile typeGPIO_PIN_CONTROL_054BITS GPIO_PIN_CONTROL_054bits absolute 0x400810B0;

 typedef struct tagGPIO_PIN_CONTROL_055BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_055BITS;
sfr far volatile typeGPIO_PIN_CONTROL_055BITS GPIO_PIN_CONTROL_055bits absolute 0x400810B4;

 typedef struct tagGPIO_PIN_CONTROL_056BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_056BITS;
sfr far volatile typeGPIO_PIN_CONTROL_056BITS GPIO_PIN_CONTROL_056bits absolute 0x400810B8;

 typedef struct tagGPIO_PIN_CONTROL_057BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_057BITS;
sfr far volatile typeGPIO_PIN_CONTROL_057BITS GPIO_PIN_CONTROL_057bits absolute 0x400810BC;

 typedef struct tagGPIO_PIN_CONTROL_060BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_060BITS;
sfr far volatile typeGPIO_PIN_CONTROL_060BITS GPIO_PIN_CONTROL_060bits absolute 0x400810C0;

 typedef struct tagGPIO_PIN_CONTROL_061BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_061BITS;
sfr far volatile typeGPIO_PIN_CONTROL_061BITS GPIO_PIN_CONTROL_061bits absolute 0x400810C4;

 typedef struct tagGPIO_PIN_CONTROL_062BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_062BITS;
sfr far volatile typeGPIO_PIN_CONTROL_062BITS GPIO_PIN_CONTROL_062bits absolute 0x400810C8;

 typedef struct tagGPIO_PIN_CONTROL_063BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_063BITS;
sfr far volatile typeGPIO_PIN_CONTROL_063BITS GPIO_PIN_CONTROL_063bits absolute 0x400810CC;

 typedef struct tagGPIO_PIN_CONTROL_064BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_064BITS;
sfr far volatile typeGPIO_PIN_CONTROL_064BITS GPIO_PIN_CONTROL_064bits absolute 0x400810D0;

 typedef struct tagGPIO_PIN_CONTROL_065BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_065BITS;
sfr far volatile typeGPIO_PIN_CONTROL_065BITS GPIO_PIN_CONTROL_065bits absolute 0x400810D4;

 typedef struct tagGPIO_PIN_CONTROL_066BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_066BITS;
sfr far volatile typeGPIO_PIN_CONTROL_066BITS GPIO_PIN_CONTROL_066bits absolute 0x400810D8;

 typedef struct tagGPIO_PIN_CONTROL_067BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_067BITS;
sfr far volatile typeGPIO_PIN_CONTROL_067BITS GPIO_PIN_CONTROL_067bits absolute 0x400810DC;

 typedef struct tagGPIO_PIN_CONTROL_070BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_070BITS;
sfr far volatile typeGPIO_PIN_CONTROL_070BITS GPIO_PIN_CONTROL_070bits absolute 0x400810E0;

 typedef struct tagGPIO_PIN_CONTROL_071BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_071BITS;
sfr far volatile typeGPIO_PIN_CONTROL_071BITS GPIO_PIN_CONTROL_071bits absolute 0x400810E4;

 typedef struct tagGPIO_PIN_CONTROL_072BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_072BITS;
sfr far volatile typeGPIO_PIN_CONTROL_072BITS GPIO_PIN_CONTROL_072bits absolute 0x400810E8;

 typedef struct tagGPIO_PIN_CONTROL_073BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_073BITS;
sfr far volatile typeGPIO_PIN_CONTROL_073BITS GPIO_PIN_CONTROL_073bits absolute 0x400810EC;

 typedef struct tagGPIO_PIN_CONTROL_074BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_074BITS;
sfr far volatile typeGPIO_PIN_CONTROL_074BITS GPIO_PIN_CONTROL_074bits absolute 0x400810F0;

 typedef struct tagGPIO_PIN_CONTROL_075BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_075BITS;
sfr far volatile typeGPIO_PIN_CONTROL_075BITS GPIO_PIN_CONTROL_075bits absolute 0x400810F4;

 typedef struct tagGPIO_PIN_CONTROL_076BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_076BITS;
sfr far volatile typeGPIO_PIN_CONTROL_076BITS GPIO_PIN_CONTROL_076bits absolute 0x400810F8;

 typedef struct tagGPIO_PIN_CONTROL_100BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_100BITS;
sfr far volatile typeGPIO_PIN_CONTROL_100BITS GPIO_PIN_CONTROL_100bits absolute 0x40081100;

 typedef struct tagGPIO_PIN_CONTROL_101BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_101BITS;
sfr far volatile typeGPIO_PIN_CONTROL_101BITS GPIO_PIN_CONTROL_101bits absolute 0x40081104;

 typedef struct tagGPIO_PIN_CONTROL_102BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_102BITS;
sfr far volatile typeGPIO_PIN_CONTROL_102BITS GPIO_PIN_CONTROL_102bits absolute 0x40081108;

 typedef struct tagGPIO_PIN_CONTROL_103BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_103BITS;
sfr far volatile typeGPIO_PIN_CONTROL_103BITS GPIO_PIN_CONTROL_103bits absolute 0x4008110C;

 typedef struct tagGPIO_PIN_CONTROL_104BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_104BITS;
sfr far volatile typeGPIO_PIN_CONTROL_104BITS GPIO_PIN_CONTROL_104bits absolute 0x40081110;

 typedef struct tagGPIO_PIN_CONTROL_105BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_105BITS;
sfr far volatile typeGPIO_PIN_CONTROL_105BITS GPIO_PIN_CONTROL_105bits absolute 0x40081114;

 typedef struct tagGPIO_PIN_CONTROL_106BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_106BITS;
sfr far volatile typeGPIO_PIN_CONTROL_106BITS GPIO_PIN_CONTROL_106bits absolute 0x40081118;

 typedef struct tagGPIO_PIN_CONTROL_107BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_107BITS;
sfr far volatile typeGPIO_PIN_CONTROL_107BITS GPIO_PIN_CONTROL_107bits absolute 0x4008111C;

 typedef struct tagGPIO_PIN_CONTROL_110BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_110BITS;
sfr far volatile typeGPIO_PIN_CONTROL_110BITS GPIO_PIN_CONTROL_110bits absolute 0x40081120;

 typedef struct tagGPIO_PIN_CONTROL_111BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_111BITS;
sfr far volatile typeGPIO_PIN_CONTROL_111BITS GPIO_PIN_CONTROL_111bits absolute 0x40081124;

 typedef struct tagGPIO_PIN_CONTROL_112BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_112BITS;
sfr far volatile typeGPIO_PIN_CONTROL_112BITS GPIO_PIN_CONTROL_112bits absolute 0x40081128;

 typedef struct tagGPIO_PIN_CONTROL_113BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_113BITS;
sfr far volatile typeGPIO_PIN_CONTROL_113BITS GPIO_PIN_CONTROL_113bits absolute 0x4008112C;

 typedef struct tagGPIO_PIN_CONTROL_114BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_114BITS;
sfr far volatile typeGPIO_PIN_CONTROL_114BITS GPIO_PIN_CONTROL_114bits absolute 0x40081130;

 typedef struct tagGPIO_PIN_CONTROL_115BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_115BITS;
sfr far volatile typeGPIO_PIN_CONTROL_115BITS GPIO_PIN_CONTROL_115bits absolute 0x40081134;

 typedef struct tagGPIO_PIN_CONTROL_116BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_116BITS;
sfr far volatile typeGPIO_PIN_CONTROL_116BITS GPIO_PIN_CONTROL_116bits absolute 0x40081138;

 typedef struct tagGPIO_PIN_CONTROL_117BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_117BITS;
sfr far volatile typeGPIO_PIN_CONTROL_117BITS GPIO_PIN_CONTROL_117bits absolute 0x4008113C;

 typedef struct tagGPIO_PIN_CONTROL_120BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_120BITS;
sfr far volatile typeGPIO_PIN_CONTROL_120BITS GPIO_PIN_CONTROL_120bits absolute 0x40081140;

 typedef struct tagGPIO_PIN_CONTROL_121BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_121BITS;
sfr far volatile typeGPIO_PIN_CONTROL_121BITS GPIO_PIN_CONTROL_121bits absolute 0x40081144;

 typedef struct tagGPIO_PIN_CONTROL_122BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_122BITS;
sfr far volatile typeGPIO_PIN_CONTROL_122BITS GPIO_PIN_CONTROL_122bits absolute 0x40081148;

 typedef struct tagGPIO_PIN_CONTROL_123BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_123BITS;
sfr far volatile typeGPIO_PIN_CONTROL_123BITS GPIO_PIN_CONTROL_123bits absolute 0x4008114C;

 typedef struct tagGPIO_PIN_CONTROL_124BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_124BITS;
sfr far volatile typeGPIO_PIN_CONTROL_124BITS GPIO_PIN_CONTROL_124bits absolute 0x40081150;

 typedef struct tagGPIO_PIN_CONTROL_125BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_125BITS;
sfr far volatile typeGPIO_PIN_CONTROL_125BITS GPIO_PIN_CONTROL_125bits absolute 0x40081154;

 typedef struct tagGPIO_PIN_CONTROL_126BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_126BITS;
sfr far volatile typeGPIO_PIN_CONTROL_126BITS GPIO_PIN_CONTROL_126bits absolute 0x40081158;

 typedef struct tagGPIO_PIN_CONTROL_127BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_127BITS;
sfr far volatile typeGPIO_PIN_CONTROL_127BITS GPIO_PIN_CONTROL_127bits absolute 0x4008115C;

 typedef struct tagGPIO_PIN_CONTROL_130BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_130BITS;
sfr far volatile typeGPIO_PIN_CONTROL_130BITS GPIO_PIN_CONTROL_130bits absolute 0x40081160;

 typedef struct tagGPIO_PIN_CONTROL_131BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_131BITS;
sfr far volatile typeGPIO_PIN_CONTROL_131BITS GPIO_PIN_CONTROL_131bits absolute 0x40081164;

 typedef struct tagGPIO_PIN_CONTROL_132BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_132BITS;
sfr far volatile typeGPIO_PIN_CONTROL_132BITS GPIO_PIN_CONTROL_132bits absolute 0x40081168;

 typedef struct tagGPIO_PIN_CONTROL_133BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_133BITS;
sfr far volatile typeGPIO_PIN_CONTROL_133BITS GPIO_PIN_CONTROL_133bits absolute 0x4008116C;

 typedef struct tagGPIO_PIN_CONTROL_134BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_134BITS;
sfr far volatile typeGPIO_PIN_CONTROL_134BITS GPIO_PIN_CONTROL_134bits absolute 0x40081170;

 typedef struct tagGPIO_PIN_CONTROL_135BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_135BITS;
sfr far volatile typeGPIO_PIN_CONTROL_135BITS GPIO_PIN_CONTROL_135bits absolute 0x40081174;

 typedef struct tagGPIO_PIN_CONTROL_140BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_140BITS;
sfr far volatile typeGPIO_PIN_CONTROL_140BITS GPIO_PIN_CONTROL_140bits absolute 0x40081180;

 typedef struct tagGPIO_PIN_CONTROL_141BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_141BITS;
sfr far volatile typeGPIO_PIN_CONTROL_141BITS GPIO_PIN_CONTROL_141bits absolute 0x40081184;

 typedef struct tagGPIO_PIN_CONTROL_142BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_142BITS;
sfr far volatile typeGPIO_PIN_CONTROL_142BITS GPIO_PIN_CONTROL_142bits absolute 0x40081188;

 typedef struct tagGPIO_PIN_CONTROL_143BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_143BITS;
sfr far volatile typeGPIO_PIN_CONTROL_143BITS GPIO_PIN_CONTROL_143bits absolute 0x4008118C;

 typedef struct tagGPIO_PIN_CONTROL_144BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_144BITS;
sfr far volatile typeGPIO_PIN_CONTROL_144BITS GPIO_PIN_CONTROL_144bits absolute 0x40081190;

 typedef struct tagGPIO_PIN_CONTROL_145BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_145BITS;
sfr far volatile typeGPIO_PIN_CONTROL_145BITS GPIO_PIN_CONTROL_145bits absolute 0x40081194;

 typedef struct tagGPIO_PIN_CONTROL_146BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_146BITS;
sfr far volatile typeGPIO_PIN_CONTROL_146BITS GPIO_PIN_CONTROL_146bits absolute 0x40081198;

 typedef struct tagGPIO_PIN_CONTROL_147BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_147BITS;
sfr far volatile typeGPIO_PIN_CONTROL_147BITS GPIO_PIN_CONTROL_147bits absolute 0x4008119C;

 typedef struct tagGPIO_PIN_CONTROL_150BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_150BITS;
sfr far volatile typeGPIO_PIN_CONTROL_150BITS GPIO_PIN_CONTROL_150bits absolute 0x400811A0;

 typedef struct tagGPIO_PIN_CONTROL_151BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_151BITS;
sfr far volatile typeGPIO_PIN_CONTROL_151BITS GPIO_PIN_CONTROL_151bits absolute 0x400811A4;

 typedef struct tagGPIO_PIN_CONTROL_152BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_152BITS;
sfr far volatile typeGPIO_PIN_CONTROL_152BITS GPIO_PIN_CONTROL_152bits absolute 0x400811A8;

 typedef struct tagGPIO_PIN_CONTROL_153BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_153BITS;
sfr far volatile typeGPIO_PIN_CONTROL_153BITS GPIO_PIN_CONTROL_153bits absolute 0x400811AC;

 typedef struct tagGPIO_PIN_CONTROL_154BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_154BITS;
sfr far volatile typeGPIO_PIN_CONTROL_154BITS GPIO_PIN_CONTROL_154bits absolute 0x400811B0;

 typedef struct tagGPIO_PIN_CONTROL_155BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_155BITS;
sfr far volatile typeGPIO_PIN_CONTROL_155BITS GPIO_PIN_CONTROL_155bits absolute 0x400811B4;

 typedef struct tagGPIO_PIN_CONTROL_156BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_156BITS;
sfr far volatile typeGPIO_PIN_CONTROL_156BITS GPIO_PIN_CONTROL_156bits absolute 0x400811B8;

 typedef struct tagGPIO_PIN_CONTROL_157BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_157BITS;
sfr far volatile typeGPIO_PIN_CONTROL_157BITS GPIO_PIN_CONTROL_157bits absolute 0x400811BC;

 typedef struct tagGPIO_PIN_CONTROL_160BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_160BITS;
sfr far volatile typeGPIO_PIN_CONTROL_160BITS GPIO_PIN_CONTROL_160bits absolute 0x400811C0;

 typedef struct tagGPIO_PIN_CONTROL_161BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_161BITS;
sfr far volatile typeGPIO_PIN_CONTROL_161BITS GPIO_PIN_CONTROL_161bits absolute 0x400811C4;

 typedef struct tagGPIO_PIN_CONTROL_162BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_162BITS;
sfr far volatile typeGPIO_PIN_CONTROL_162BITS GPIO_PIN_CONTROL_162bits absolute 0x400811C8;

 typedef struct tagGPIO_PIN_CONTROL_163BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_163BITS;
sfr far volatile typeGPIO_PIN_CONTROL_163BITS GPIO_PIN_CONTROL_163bits absolute 0x400811CC;

 typedef struct tagGPIO_PIN_CONTROL_164BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_164BITS;
sfr far volatile typeGPIO_PIN_CONTROL_164BITS GPIO_PIN_CONTROL_164bits absolute 0x400811D0;

 typedef struct tagGPIO_PIN_CONTROL_165BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_165BITS;
sfr far volatile typeGPIO_PIN_CONTROL_165BITS GPIO_PIN_CONTROL_165bits absolute 0x400811D4;

 typedef struct tagGPIO_PIN_CONTROL_166BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_166BITS;
sfr far volatile typeGPIO_PIN_CONTROL_166BITS GPIO_PIN_CONTROL_166bits absolute 0x400811D8;

 typedef struct tagGPIO_PIN_CONTROL_167BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_167BITS;
sfr far volatile typeGPIO_PIN_CONTROL_167BITS GPIO_PIN_CONTROL_167bits absolute 0x400811DC;

 typedef struct tagGPIO_PIN_CONTROL_170BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_170BITS;
sfr far volatile typeGPIO_PIN_CONTROL_170BITS GPIO_PIN_CONTROL_170bits absolute 0x400811E0;

 typedef struct tagGPIO_PIN_CONTROL_171BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_171BITS;
sfr far volatile typeGPIO_PIN_CONTROL_171BITS GPIO_PIN_CONTROL_171bits absolute 0x400811E4;

 typedef struct tagGPIO_PIN_CONTROL_172BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_172BITS;
sfr far volatile typeGPIO_PIN_CONTROL_172BITS GPIO_PIN_CONTROL_172bits absolute 0x400811E8;

 typedef struct tagGPIO_PIN_CONTROL_173BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_173BITS;
sfr far volatile typeGPIO_PIN_CONTROL_173BITS GPIO_PIN_CONTROL_173bits absolute 0x400811EC;

 typedef struct tagGPIO_PIN_CONTROL_174BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_174BITS;
sfr far volatile typeGPIO_PIN_CONTROL_174BITS GPIO_PIN_CONTROL_174bits absolute 0x400811F0;

 typedef struct tagGPIO_PIN_CONTROL_175BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_175BITS;
sfr far volatile typeGPIO_PIN_CONTROL_175BITS GPIO_PIN_CONTROL_175bits absolute 0x400811F4;

 typedef struct tagGPIO_PIN_CONTROL_200BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_200BITS;
sfr far volatile typeGPIO_PIN_CONTROL_200BITS GPIO_PIN_CONTROL_200bits absolute 0x40081200;

 typedef struct tagGPIO_PIN_CONTROL_201BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_201BITS;
sfr far volatile typeGPIO_PIN_CONTROL_201BITS GPIO_PIN_CONTROL_201bits absolute 0x40081204;

 typedef struct tagGPIO_PIN_CONTROL_202BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_202BITS;
sfr far volatile typeGPIO_PIN_CONTROL_202BITS GPIO_PIN_CONTROL_202bits absolute 0x40081208;

 typedef struct tagGPIO_PIN_CONTROL_203BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_203BITS;
sfr far volatile typeGPIO_PIN_CONTROL_203BITS GPIO_PIN_CONTROL_203bits absolute 0x4008120C;

 typedef struct tagGPIO_PIN_CONTROL_204BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_204BITS;
sfr far volatile typeGPIO_PIN_CONTROL_204BITS GPIO_PIN_CONTROL_204bits absolute 0x40081210;

 typedef struct tagGPIO_PIN_CONTROL_205BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_205BITS;
sfr far volatile typeGPIO_PIN_CONTROL_205BITS GPIO_PIN_CONTROL_205bits absolute 0x40081214;

 typedef struct tagGPIO_PIN_CONTROL_206BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_206BITS;
sfr far volatile typeGPIO_PIN_CONTROL_206BITS GPIO_PIN_CONTROL_206bits absolute 0x40081218;

 typedef struct tagGPIO_PIN_CONTROL_207BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_207BITS;
sfr far volatile typeGPIO_PIN_CONTROL_207BITS GPIO_PIN_CONTROL_207bits absolute 0x4008121C;

 typedef struct tagGPIO_PIN_CONTROL_210BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_210BITS;
sfr far volatile typeGPIO_PIN_CONTROL_210BITS GPIO_PIN_CONTROL_210bits absolute 0x40081220;

 typedef struct tagGPIO_PIN_CONTROL_211BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_211BITS;
sfr far volatile typeGPIO_PIN_CONTROL_211BITS GPIO_PIN_CONTROL_211bits absolute 0x40081224;

 typedef struct tagGPIO_PIN_CONTROL_212BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_212BITS;
sfr far volatile typeGPIO_PIN_CONTROL_212BITS GPIO_PIN_CONTROL_212bits absolute 0x40081228;

 typedef struct tagGPIO_PIN_CONTROL_213BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_213BITS;
sfr far volatile typeGPIO_PIN_CONTROL_213BITS GPIO_PIN_CONTROL_213bits absolute 0x4008122C;

 typedef struct tagGPIO_PIN_CONTROL_214BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_214BITS;
sfr far volatile typeGPIO_PIN_CONTROL_214BITS GPIO_PIN_CONTROL_214bits absolute 0x40081230;

 typedef struct tagGPIO_PIN_CONTROL_215BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_215BITS;
sfr far volatile typeGPIO_PIN_CONTROL_215BITS GPIO_PIN_CONTROL_215bits absolute 0x40081234;

 typedef struct tagGPIO_PIN_CONTROL_216BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_216BITS;
sfr far volatile typeGPIO_PIN_CONTROL_216BITS GPIO_PIN_CONTROL_216bits absolute 0x40081238;

 typedef struct tagGPIO_PIN_CONTROL_217BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_217BITS;
sfr far volatile typeGPIO_PIN_CONTROL_217BITS GPIO_PIN_CONTROL_217bits absolute 0x4008123C;

 typedef struct tagGPIO_PIN_CONTROL_221BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_221BITS;
sfr far volatile typeGPIO_PIN_CONTROL_221BITS GPIO_PIN_CONTROL_221bits absolute 0x40081244;

 typedef struct tagGPIO_PIN_CONTROL_222BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_222BITS;
sfr far volatile typeGPIO_PIN_CONTROL_222BITS GPIO_PIN_CONTROL_222bits absolute 0x40081248;

 typedef struct tagGPIO_PIN_CONTROL_223BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_223BITS;
sfr far volatile typeGPIO_PIN_CONTROL_223BITS GPIO_PIN_CONTROL_223bits absolute 0x4008124C;

 typedef struct tagGPIO_PIN_CONTROL_224BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_224BITS;
sfr far volatile typeGPIO_PIN_CONTROL_224BITS GPIO_PIN_CONTROL_224bits absolute 0x40081250;

 typedef struct tagGPIO_PIN_CONTROL_225BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_225BITS;
sfr far volatile typeGPIO_PIN_CONTROL_225BITS GPIO_PIN_CONTROL_225bits absolute 0x40081254;

 typedef struct tagGPIO_PIN_CONTROL_226BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_226BITS;
sfr far volatile typeGPIO_PIN_CONTROL_226BITS GPIO_PIN_CONTROL_226bits absolute 0x40081258;

 typedef struct tagGPIO_PIN_CONTROL_227BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_227BITS;
sfr far volatile typeGPIO_PIN_CONTROL_227BITS GPIO_PIN_CONTROL_227bits absolute 0x4008125C;

 typedef struct tagGPIO_PIN_CONTROL_230BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_230BITS;
sfr far volatile typeGPIO_PIN_CONTROL_230BITS GPIO_PIN_CONTROL_230bits absolute 0x40081260;

 typedef struct tagGPIO_PIN_CONTROL_231BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_231BITS;
sfr far volatile typeGPIO_PIN_CONTROL_231BITS GPIO_PIN_CONTROL_231bits absolute 0x40081264;

 typedef struct tagGPIO_PIN_CONTROL_232BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_232BITS;
sfr far volatile typeGPIO_PIN_CONTROL_232BITS GPIO_PIN_CONTROL_232bits absolute 0x40081268;

 typedef struct tagGPIO_PIN_CONTROL_233BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_233BITS;
sfr far volatile typeGPIO_PIN_CONTROL_233BITS GPIO_PIN_CONTROL_233bits absolute 0x4008126C;

 typedef struct tagGPIO_PIN_CONTROL_234BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_234BITS;
sfr far volatile typeGPIO_PIN_CONTROL_234BITS GPIO_PIN_CONTROL_234bits absolute 0x40081270;

 typedef struct tagGPIO_PIN_CONTROL_235BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_235BITS;
sfr far volatile typeGPIO_PIN_CONTROL_235BITS GPIO_PIN_CONTROL_235bits absolute 0x40081274;

 typedef struct tagGPIO_PIN_CONTROL_240BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_240BITS;
sfr far volatile typeGPIO_PIN_CONTROL_240BITS GPIO_PIN_CONTROL_240bits absolute 0x40081280;

 typedef struct tagGPIO_PIN_CONTROL_241BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_241BITS;
sfr far volatile typeGPIO_PIN_CONTROL_241BITS GPIO_PIN_CONTROL_241bits absolute 0x40081284;

 typedef struct tagGPIO_PIN_CONTROL_242BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_242BITS;
sfr far volatile typeGPIO_PIN_CONTROL_242BITS GPIO_PIN_CONTROL_242bits absolute 0x40081288;

 typedef struct tagGPIO_PIN_CONTROL_243BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_243BITS;
sfr far volatile typeGPIO_PIN_CONTROL_243BITS GPIO_PIN_CONTROL_243bits absolute 0x4008128C;

 typedef struct tagGPIO_PIN_CONTROL_244BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_244BITS;
sfr far volatile typeGPIO_PIN_CONTROL_244BITS GPIO_PIN_CONTROL_244bits absolute 0x40081290;

 typedef struct tagGPIO_PIN_CONTROL_245BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_245BITS;
sfr far volatile typeGPIO_PIN_CONTROL_245BITS GPIO_PIN_CONTROL_245bits absolute 0x40081294;

 typedef struct tagGPIO_PIN_CONTROL_246BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_246BITS;
sfr far volatile typeGPIO_PIN_CONTROL_246BITS GPIO_PIN_CONTROL_246bits absolute 0x40081298;

 typedef struct tagGPIO_PIN_CONTROL_250BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_250BITS;
sfr far volatile typeGPIO_PIN_CONTROL_250BITS GPIO_PIN_CONTROL_250bits absolute 0x400812A0;

 typedef struct tagGPIO_PIN_CONTROL_253BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_253BITS;
sfr far volatile typeGPIO_PIN_CONTROL_253BITS GPIO_PIN_CONTROL_253bits absolute 0x400812AC;

 typedef struct tagGPIO_PIN_CONTROL_254BITS {
  union {
    struct {
      unsigned PU_PD : 2;
      unsigned PWR : 2;
      unsigned INT_DET : 3;
      unsigned EDGE_EN : 1;
      unsigned BUFFER : 1;
      unsigned DIR_ : 1;
      unsigned OUTPUT_WRITE_EN : 1;
      unsigned POLARITY : 1;
      unsigned MUX : 2;
      unsigned : 2;
      unsigned OUTPUT_ALT : 1;
      unsigned : 7;
      unsigned INPUT_ : 1;
      unsigned : 7;
    };
  };
} typeGPIO_PIN_CONTROL_254BITS;
sfr far volatile typeGPIO_PIN_CONTROL_254BITS GPIO_PIN_CONTROL_254bits absolute 0x400812B0;

 typedef struct tagGPIO_PIN_CONTROL_2_000BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_000BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_000BITS GPIO_PIN_CONTROL_2_000bits absolute 0x40081500;

 typedef struct tagGPIO_PIN_CONTROL_2_001BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_001BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_001BITS GPIO_PIN_CONTROL_2_001bits absolute 0x40081504;

 typedef struct tagGPIO_PIN_CONTROL_2_002BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_002BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_002BITS GPIO_PIN_CONTROL_2_002bits absolute 0x40081508;

 typedef struct tagGPIO_PIN_CONTROL_2_003BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_003BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_003BITS GPIO_PIN_CONTROL_2_003bits absolute 0x4008150C;

 typedef struct tagGPIO_PIN_CONTROL_2_004BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_004BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_004BITS GPIO_PIN_CONTROL_2_004bits absolute 0x40081510;

 typedef struct tagGPIO_PIN_CONTROL_2_005BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_005BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_005BITS GPIO_PIN_CONTROL_2_005bits absolute 0x40081514;

 typedef struct tagGPIO_PIN_CONTROL_2_006BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_006BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_006BITS GPIO_PIN_CONTROL_2_006bits absolute 0x40081518;

 typedef struct tagGPIO_PIN_CONTROL_2_007BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_007BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_007BITS GPIO_PIN_CONTROL_2_007bits absolute 0x4008151C;

 typedef struct tagGPIO_PIN_CONTROL_2_010BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_010BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_010BITS GPIO_PIN_CONTROL_2_010bits absolute 0x40081520;

 typedef struct tagGPIO_PIN_CONTROL_2_011BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_011BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_011BITS GPIO_PIN_CONTROL_2_011bits absolute 0x40081524;

 typedef struct tagGPIO_PIN_CONTROL_2_012BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_012BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_012BITS GPIO_PIN_CONTROL_2_012bits absolute 0x40081528;

 typedef struct tagGPIO_PIN_CONTROL_2_013BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_013BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_013BITS GPIO_PIN_CONTROL_2_013bits absolute 0x4008152C;

 typedef struct tagGPIO_PIN_CONTROL_2_014BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_014BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_014BITS GPIO_PIN_CONTROL_2_014bits absolute 0x40081530;

 typedef struct tagGPIO_PIN_CONTROL_2_015BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_015BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_015BITS GPIO_PIN_CONTROL_2_015bits absolute 0x40081534;

 typedef struct tagGPIO_PIN_CONTROL_2_016BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_016BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_016BITS GPIO_PIN_CONTROL_2_016bits absolute 0x40081538;

 typedef struct tagGPIO_PIN_CONTROL_2_017BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_017BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_017BITS GPIO_PIN_CONTROL_2_017bits absolute 0x4008153C;

 typedef struct tagGPIO_PIN_CONTROL_2_020BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_020BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_020BITS GPIO_PIN_CONTROL_2_020bits absolute 0x40081540;

 typedef struct tagGPIO_PIN_CONTROL_2_021BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_021BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_021BITS GPIO_PIN_CONTROL_2_021bits absolute 0x40081544;

 typedef struct tagGPIO_PIN_CONTROL_2_022BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_022BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_022BITS GPIO_PIN_CONTROL_2_022bits absolute 0x40081548;

 typedef struct tagGPIO_PIN_CONTROL_2_023BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_023BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_023BITS GPIO_PIN_CONTROL_2_023bits absolute 0x4008154C;

 typedef struct tagGPIO_PIN_CONTROL_2_024BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_024BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_024BITS GPIO_PIN_CONTROL_2_024bits absolute 0x40081550;

 typedef struct tagGPIO_PIN_CONTROL_2_025BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_025BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_025BITS GPIO_PIN_CONTROL_2_025bits absolute 0x40081554;

 typedef struct tagGPIO_PIN_CONTROL_2_026BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_026BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_026BITS GPIO_PIN_CONTROL_2_026bits absolute 0x40081558;

 typedef struct tagGPIO_PIN_CONTROL_2_027BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_027BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_027BITS GPIO_PIN_CONTROL_2_027bits absolute 0x4008155C;

 typedef struct tagGPIO_PIN_CONTROL_2_030BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_030BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_030BITS GPIO_PIN_CONTROL_2_030bits absolute 0x40081560;

 typedef struct tagGPIO_PIN_CONTROL_2_031BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_031BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_031BITS GPIO_PIN_CONTROL_2_031bits absolute 0x40081564;

 typedef struct tagGPIO_PIN_CONTROL_2_032BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_032BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_032BITS GPIO_PIN_CONTROL_2_032bits absolute 0x40081568;

 typedef struct tagGPIO_PIN_CONTROL_2_033BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_033BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_033BITS GPIO_PIN_CONTROL_2_033bits absolute 0x4008156C;

 typedef struct tagGPIO_PIN_CONTROL_2_034BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_034BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_034BITS GPIO_PIN_CONTROL_2_034bits absolute 0x40081570;

 typedef struct tagGPIO_PIN_CONTROL_2_035BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_035BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_035BITS GPIO_PIN_CONTROL_2_035bits absolute 0x40081574;

 typedef struct tagGPIO_PIN_CONTROL_2_036BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_036BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_036BITS GPIO_PIN_CONTROL_2_036bits absolute 0x40081578;

 typedef struct tagGPIO_PIN_CONTROL_2_040BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_040BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_040BITS GPIO_PIN_CONTROL_2_040bits absolute 0x40081580;

 typedef struct tagGPIO_PIN_CONTROL_2_041BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_041BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_041BITS GPIO_PIN_CONTROL_2_041bits absolute 0x40081584;

 typedef struct tagGPIO_PIN_CONTROL_2_042BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_042BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_042BITS GPIO_PIN_CONTROL_2_042bits absolute 0x40081588;

 typedef struct tagGPIO_PIN_CONTROL_2_043BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_043BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_043BITS GPIO_PIN_CONTROL_2_043bits absolute 0x4008158C;

 typedef struct tagGPIO_PIN_CONTROL_2_044BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_044BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_044BITS GPIO_PIN_CONTROL_2_044bits absolute 0x40081590;

 typedef struct tagGPIO_PIN_CONTROL_2_045BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_045BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_045BITS GPIO_PIN_CONTROL_2_045bits absolute 0x40081594;

 typedef struct tagGPIO_PIN_CONTROL_2_046BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_046BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_046BITS GPIO_PIN_CONTROL_2_046bits absolute 0x40081598;

 typedef struct tagGPIO_PIN_CONTROL_2_047BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_047BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_047BITS GPIO_PIN_CONTROL_2_047bits absolute 0x4008159C;

 typedef struct tagGPIO_PIN_CONTROL_2_050BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_050BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_050BITS GPIO_PIN_CONTROL_2_050bits absolute 0x400815A0;

 typedef struct tagGPIO_PIN_CONTROL_2_051BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_051BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_051BITS GPIO_PIN_CONTROL_2_051bits absolute 0x400815A4;

 typedef struct tagGPIO_PIN_CONTROL_2_052BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_052BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_052BITS GPIO_PIN_CONTROL_2_052bits absolute 0x400815A8;

 typedef struct tagGPIO_PIN_CONTROL_2_053BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_053BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_053BITS GPIO_PIN_CONTROL_2_053bits absolute 0x400815AC;

 typedef struct tagGPIO_PIN_CONTROL_2_054BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_054BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_054BITS GPIO_PIN_CONTROL_2_054bits absolute 0x400815B0;

 typedef struct tagGPIO_PIN_CONTROL_2_055BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_055BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_055BITS GPIO_PIN_CONTROL_2_055bits absolute 0x400815B4;

 typedef struct tagGPIO_PIN_CONTROL_2_056BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_056BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_056BITS GPIO_PIN_CONTROL_2_056bits absolute 0x400815B8;

 typedef struct tagGPIO_PIN_CONTROL_2_057BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_057BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_057BITS GPIO_PIN_CONTROL_2_057bits absolute 0x400815BC;

 typedef struct tagGPIO_PIN_CONTROL_2_060BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_060BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_060BITS GPIO_PIN_CONTROL_2_060bits absolute 0x400815C0;

 typedef struct tagGPIO_PIN_CONTROL_2_061BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_061BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_061BITS GPIO_PIN_CONTROL_2_061bits absolute 0x400815C4;

 typedef struct tagGPIO_PIN_CONTROL_2_062BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_062BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_062BITS GPIO_PIN_CONTROL_2_062bits absolute 0x400815C8;

 typedef struct tagGPIO_PIN_CONTROL_2_063BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_063BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_063BITS GPIO_PIN_CONTROL_2_063bits absolute 0x400815CC;

 typedef struct tagGPIO_PIN_CONTROL_2_064BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_064BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_064BITS GPIO_PIN_CONTROL_2_064bits absolute 0x400815D0;

 typedef struct tagGPIO_PIN_CONTROL_2_065BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_065BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_065BITS GPIO_PIN_CONTROL_2_065bits absolute 0x400815D4;

 typedef struct tagGPIO_PIN_CONTROL_2_066BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_066BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_066BITS GPIO_PIN_CONTROL_2_066bits absolute 0x400815D8;

 typedef struct tagGPIO_PIN_CONTROL_2_067BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_067BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_067BITS GPIO_PIN_CONTROL_2_067bits absolute 0x400815DC;

 typedef struct tagGPIO_PIN_CONTROL_2_070BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_070BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_070BITS GPIO_PIN_CONTROL_2_070bits absolute 0x400815E0;

 typedef struct tagGPIO_PIN_CONTROL_2_071BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_071BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_071BITS GPIO_PIN_CONTROL_2_071bits absolute 0x400815E4;

 typedef struct tagGPIO_PIN_CONTROL_2_072BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_072BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_072BITS GPIO_PIN_CONTROL_2_072bits absolute 0x400815E8;

 typedef struct tagGPIO_PIN_CONTROL_2_073BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_073BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_073BITS GPIO_PIN_CONTROL_2_073bits absolute 0x400815EC;

 typedef struct tagGPIO_PIN_CONTROL_2_074BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_074BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_074BITS GPIO_PIN_CONTROL_2_074bits absolute 0x400815F0;

 typedef struct tagGPIO_PIN_CONTROL_2_075BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_075BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_075BITS GPIO_PIN_CONTROL_2_075bits absolute 0x400815F4;

 typedef struct tagGPIO_PIN_CONTROL_2_076BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_076BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_076BITS GPIO_PIN_CONTROL_2_076bits absolute 0x400815F8;

 typedef struct tagGPIO_PIN_CONTROL_2_100BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_100BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_100BITS GPIO_PIN_CONTROL_2_100bits absolute 0x40081600;

 typedef struct tagGPIO_PIN_CONTROL_2_101BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_101BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_101BITS GPIO_PIN_CONTROL_2_101bits absolute 0x40081604;

 typedef struct tagGPIO_PIN_CONTROL_2_102BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_102BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_102BITS GPIO_PIN_CONTROL_2_102bits absolute 0x40081608;

 typedef struct tagGPIO_PIN_CONTROL_2_103BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_103BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_103BITS GPIO_PIN_CONTROL_2_103bits absolute 0x4008160C;

 typedef struct tagGPIO_PIN_CONTROL_2_104BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_104BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_104BITS GPIO_PIN_CONTROL_2_104bits absolute 0x40081610;

 typedef struct tagGPIO_PIN_CONTROL_2_105BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_105BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_105BITS GPIO_PIN_CONTROL_2_105bits absolute 0x40081614;

 typedef struct tagGPIO_PIN_CONTROL_2_106BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_106BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_106BITS GPIO_PIN_CONTROL_2_106bits absolute 0x40081618;

 typedef struct tagGPIO_PIN_CONTROL_2_107BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_107BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_107BITS GPIO_PIN_CONTROL_2_107bits absolute 0x4008161C;

 typedef struct tagGPIO_PIN_CONTROL_2_110BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_110BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_110BITS GPIO_PIN_CONTROL_2_110bits absolute 0x40081620;

 typedef struct tagGPIO_PIN_CONTROL_2_111BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_111BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_111BITS GPIO_PIN_CONTROL_2_111bits absolute 0x40081624;

 typedef struct tagGPIO_PIN_CONTROL_2_112BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_112BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_112BITS GPIO_PIN_CONTROL_2_112bits absolute 0x40081628;

 typedef struct tagGPIO_PIN_CONTROL_2_113BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_113BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_113BITS GPIO_PIN_CONTROL_2_113bits absolute 0x4008162C;

 typedef struct tagGPIO_PIN_CONTROL_2_114BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_114BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_114BITS GPIO_PIN_CONTROL_2_114bits absolute 0x40081630;

 typedef struct tagGPIO_PIN_CONTROL_2_115BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_115BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_115BITS GPIO_PIN_CONTROL_2_115bits absolute 0x40081634;

 typedef struct tagGPIO_PIN_CONTROL_2_116BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_116BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_116BITS GPIO_PIN_CONTROL_2_116bits absolute 0x40081638;

 typedef struct tagGPIO_PIN_CONTROL_2_117BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_117BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_117BITS GPIO_PIN_CONTROL_2_117bits absolute 0x4008163C;

 typedef struct tagGPIO_PIN_CONTROL_2_120BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_120BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_120BITS GPIO_PIN_CONTROL_2_120bits absolute 0x40081640;

 typedef struct tagGPIO_PIN_CONTROL_2_121BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_121BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_121BITS GPIO_PIN_CONTROL_2_121bits absolute 0x40081644;

 typedef struct tagGPIO_PIN_CONTROL_2_122BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_122BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_122BITS GPIO_PIN_CONTROL_2_122bits absolute 0x40081648;

 typedef struct tagGPIO_PIN_CONTROL_2_123BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_123BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_123BITS GPIO_PIN_CONTROL_2_123bits absolute 0x4008164C;

 typedef struct tagGPIO_PIN_CONTROL_2_124BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_124BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_124BITS GPIO_PIN_CONTROL_2_124bits absolute 0x40081650;

 typedef struct tagGPIO_PIN_CONTROL_2_125BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_125BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_125BITS GPIO_PIN_CONTROL_2_125bits absolute 0x40081654;

 typedef struct tagGPIO_PIN_CONTROL_2_126BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_126BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_126BITS GPIO_PIN_CONTROL_2_126bits absolute 0x40081658;

 typedef struct tagGPIO_PIN_CONTROL_2_127BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_127BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_127BITS GPIO_PIN_CONTROL_2_127bits absolute 0x4008165C;

 typedef struct tagGPIO_PIN_CONTROL_2_130BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_130BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_130BITS GPIO_PIN_CONTROL_2_130bits absolute 0x40081660;

 typedef struct tagGPIO_PIN_CONTROL_2_131BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_131BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_131BITS GPIO_PIN_CONTROL_2_131bits absolute 0x40081664;

 typedef struct tagGPIO_PIN_CONTROL_2_132BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_132BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_132BITS GPIO_PIN_CONTROL_2_132bits absolute 0x40081668;

 typedef struct tagGPIO_PIN_CONTROL_2_133BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_133BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_133BITS GPIO_PIN_CONTROL_2_133bits absolute 0x4008166C;

 typedef struct tagGPIO_PIN_CONTROL_2_134BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_134BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_134BITS GPIO_PIN_CONTROL_2_134bits absolute 0x40081670;

 typedef struct tagGPIO_PIN_CONTROL_2_135BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_135BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_135BITS GPIO_PIN_CONTROL_2_135bits absolute 0x40081674;

 typedef struct tagGPIO_PIN_CONTROL_2_140BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_140BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_140BITS GPIO_PIN_CONTROL_2_140bits absolute 0x40081680;

 typedef struct tagGPIO_PIN_CONTROL_2_141BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_141BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_141BITS GPIO_PIN_CONTROL_2_141bits absolute 0x40081684;

 typedef struct tagGPIO_PIN_CONTROL_2_142BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_142BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_142BITS GPIO_PIN_CONTROL_2_142bits absolute 0x40081688;

 typedef struct tagGPIO_PIN_CONTROL_2_143BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_143BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_143BITS GPIO_PIN_CONTROL_2_143bits absolute 0x4008168C;

 typedef struct tagGPIO_PIN_CONTROL_2_144BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_144BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_144BITS GPIO_PIN_CONTROL_2_144bits absolute 0x40081690;

 typedef struct tagGPIO_PIN_CONTROL_2_145BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_145BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_145BITS GPIO_PIN_CONTROL_2_145bits absolute 0x40081694;

 typedef struct tagGPIO_PIN_CONTROL_2_146BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_146BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_146BITS GPIO_PIN_CONTROL_2_146bits absolute 0x40081698;

 typedef struct tagGPIO_PIN_CONTROL_2_147BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_147BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_147BITS GPIO_PIN_CONTROL_2_147bits absolute 0x4008169C;

 typedef struct tagGPIO_PIN_CONTROL_2_150BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_150BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_150BITS GPIO_PIN_CONTROL_2_150bits absolute 0x400816A0;

 typedef struct tagGPIO_PIN_CONTROL_2_151BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_151BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_151BITS GPIO_PIN_CONTROL_2_151bits absolute 0x400816A4;

 typedef struct tagGPIO_PIN_CONTROL_2_152BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_152BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_152BITS GPIO_PIN_CONTROL_2_152bits absolute 0x400816A8;

 typedef struct tagGPIO_PIN_CONTROL_2_153BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_153BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_153BITS GPIO_PIN_CONTROL_2_153bits absolute 0x400816AC;

 typedef struct tagGPIO_PIN_CONTROL_2_154BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_154BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_154BITS GPIO_PIN_CONTROL_2_154bits absolute 0x400816B0;

 typedef struct tagGPIO_PIN_CONTROL_2_155BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_155BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_155BITS GPIO_PIN_CONTROL_2_155bits absolute 0x400816B4;

 typedef struct tagGPIO_PIN_CONTROL_2_156BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_156BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_156BITS GPIO_PIN_CONTROL_2_156bits absolute 0x400816B8;

 typedef struct tagGPIO_PIN_CONTROL_2_157BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_157BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_157BITS GPIO_PIN_CONTROL_2_157bits absolute 0x400816BC;

 typedef struct tagGPIO_PIN_CONTROL_2_160BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_160BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_160BITS GPIO_PIN_CONTROL_2_160bits absolute 0x400816C0;

 typedef struct tagGPIO_PIN_CONTROL_2_161BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_161BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_161BITS GPIO_PIN_CONTROL_2_161bits absolute 0x400816C4;

 typedef struct tagGPIO_PIN_CONTROL_2_162BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_162BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_162BITS GPIO_PIN_CONTROL_2_162bits absolute 0x400816C8;

 typedef struct tagGPIO_PIN_CONTROL_2_163BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_163BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_163BITS GPIO_PIN_CONTROL_2_163bits absolute 0x400816CC;

 typedef struct tagGPIO_PIN_CONTROL_2_164BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_164BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_164BITS GPIO_PIN_CONTROL_2_164bits absolute 0x400816D0;

 typedef struct tagGPIO_PIN_CONTROL_2_165BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_165BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_165BITS GPIO_PIN_CONTROL_2_165bits absolute 0x400816D4;

 typedef struct tagGPIO_PIN_CONTROL_2_166BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_166BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_166BITS GPIO_PIN_CONTROL_2_166bits absolute 0x400816D8;

 typedef struct tagGPIO_PIN_CONTROL_2_167BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_167BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_167BITS GPIO_PIN_CONTROL_2_167bits absolute 0x400816DC;

 typedef struct tagGPIO_PIN_CONTROL_2_170BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_170BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_170BITS GPIO_PIN_CONTROL_2_170bits absolute 0x400816E0;

 typedef struct tagGPIO_PIN_CONTROL_2_171BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_171BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_171BITS GPIO_PIN_CONTROL_2_171bits absolute 0x400816E4;

 typedef struct tagGPIO_PIN_CONTROL_2_172BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_172BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_172BITS GPIO_PIN_CONTROL_2_172bits absolute 0x400816E8;

 typedef struct tagGPIO_PIN_CONTROL_2_173BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_173BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_173BITS GPIO_PIN_CONTROL_2_173bits absolute 0x400816EC;

 typedef struct tagGPIO_PIN_CONTROL_2_174BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_174BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_174BITS GPIO_PIN_CONTROL_2_174bits absolute 0x400816F0;

 typedef struct tagGPIO_PIN_CONTROL_2_175BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_175BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_175BITS GPIO_PIN_CONTROL_2_175bits absolute 0x400816F4;

 typedef struct tagGPIO_PIN_CONTROL_2_200BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_200BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_200BITS GPIO_PIN_CONTROL_2_200bits absolute 0x40081700;

 typedef struct tagGPIO_PIN_CONTROL_2_201BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_201BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_201BITS GPIO_PIN_CONTROL_2_201bits absolute 0x40081704;

 typedef struct tagGPIO_PIN_CONTROL_2_202BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_202BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_202BITS GPIO_PIN_CONTROL_2_202bits absolute 0x40081708;

 typedef struct tagGPIO_PIN_CONTROL_2_203BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_203BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_203BITS GPIO_PIN_CONTROL_2_203bits absolute 0x4008170C;

 typedef struct tagGPIO_PIN_CONTROL_2_204BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_204BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_204BITS GPIO_PIN_CONTROL_2_204bits absolute 0x40081710;

 typedef struct tagGPIO_PIN_CONTROL_2_205BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_205BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_205BITS GPIO_PIN_CONTROL_2_205bits absolute 0x40081714;

 typedef struct tagGPIO_PIN_CONTROL_2_206BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_206BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_206BITS GPIO_PIN_CONTROL_2_206bits absolute 0x40081718;

 typedef struct tagGPIO_PIN_CONTROL_2_207BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_207BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_207BITS GPIO_PIN_CONTROL_2_207bits absolute 0x4008171C;

 typedef struct tagGPIO_PIN_CONTROL_2_210BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_210BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_210BITS GPIO_PIN_CONTROL_2_210bits absolute 0x40081720;

 typedef struct tagGPIO_PIN_CONTROL_2_211BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_211BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_211BITS GPIO_PIN_CONTROL_2_211bits absolute 0x40081724;

 typedef struct tagGPIO_PIN_CONTROL_2_212BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_212BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_212BITS GPIO_PIN_CONTROL_2_212bits absolute 0x40081728;

 typedef struct tagGPIO_PIN_CONTROL_2_213BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_213BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_213BITS GPIO_PIN_CONTROL_2_213bits absolute 0x4008172C;

 typedef struct tagGPIO_PIN_CONTROL_2_214BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_214BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_214BITS GPIO_PIN_CONTROL_2_214bits absolute 0x40081730;

 typedef struct tagGPIO_PIN_CONTROL_2_215BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_215BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_215BITS GPIO_PIN_CONTROL_2_215bits absolute 0x40081734;

 typedef struct tagGPIO_PIN_CONTROL_2_216BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_216BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_216BITS GPIO_PIN_CONTROL_2_216bits absolute 0x40081738;

 typedef struct tagGPIO_PIN_CONTROL_2_217BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_217BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_217BITS GPIO_PIN_CONTROL_2_217bits absolute 0x4008173C;

 typedef struct tagGPIO_PIN_CONTROL_2_221BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_221BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_221BITS GPIO_PIN_CONTROL_2_221bits absolute 0x40081744;

 typedef struct tagGPIO_PIN_CONTROL_2_222BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_222BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_222BITS GPIO_PIN_CONTROL_2_222bits absolute 0x40081748;

 typedef struct tagGPIO_PIN_CONTROL_2_223BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_223BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_223BITS GPIO_PIN_CONTROL_2_223bits absolute 0x4008174C;

 typedef struct tagGPIO_PIN_CONTROL_2_224BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_224BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_224BITS GPIO_PIN_CONTROL_2_224bits absolute 0x40081750;

 typedef struct tagGPIO_PIN_CONTROL_2_225BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_225BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_225BITS GPIO_PIN_CONTROL_2_225bits absolute 0x40081754;

 typedef struct tagGPIO_PIN_CONTROL_2_226BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_226BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_226BITS GPIO_PIN_CONTROL_2_226bits absolute 0x40081758;

 typedef struct tagGPIO_PIN_CONTROL_2_227BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_227BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_227BITS GPIO_PIN_CONTROL_2_227bits absolute 0x4008175C;

 typedef struct tagGPIO_PIN_CONTROL_2_230BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_230BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_230BITS GPIO_PIN_CONTROL_2_230bits absolute 0x40081760;

 typedef struct tagGPIO_PIN_CONTROL_2_231BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_231BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_231BITS GPIO_PIN_CONTROL_2_231bits absolute 0x40081764;

 typedef struct tagGPIO_PIN_CONTROL_2_232BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_232BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_232BITS GPIO_PIN_CONTROL_2_232bits absolute 0x40081768;

 typedef struct tagGPIO_PIN_CONTROL_2_233BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_233BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_233BITS GPIO_PIN_CONTROL_2_233bits absolute 0x4008176C;

 typedef struct tagGPIO_PIN_CONTROL_2_234BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_234BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_234BITS GPIO_PIN_CONTROL_2_234bits absolute 0x40081770;

 typedef struct tagGPIO_PIN_CONTROL_2_235BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_235BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_235BITS GPIO_PIN_CONTROL_2_235bits absolute 0x40081774;

 typedef struct tagGPIO_PIN_CONTROL_2_240BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_240BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_240BITS GPIO_PIN_CONTROL_2_240bits absolute 0x40081780;

 typedef struct tagGPIO_PIN_CONTROL_2_241BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_241BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_241BITS GPIO_PIN_CONTROL_2_241bits absolute 0x40081784;

 typedef struct tagGPIO_PIN_CONTROL_2_242BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_242BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_242BITS GPIO_PIN_CONTROL_2_242bits absolute 0x40081788;

 typedef struct tagGPIO_PIN_CONTROL_2_243BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_243BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_243BITS GPIO_PIN_CONTROL_2_243bits absolute 0x4008178C;

 typedef struct tagGPIO_PIN_CONTROL_2_244BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_244BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_244BITS GPIO_PIN_CONTROL_2_244bits absolute 0x40081790;

 typedef struct tagGPIO_PIN_CONTROL_2_245BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_245BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_245BITS GPIO_PIN_CONTROL_2_245bits absolute 0x40081794;

 typedef struct tagGPIO_PIN_CONTROL_2_246BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_246BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_246BITS GPIO_PIN_CONTROL_2_246bits absolute 0x40081798;

 typedef struct tagGPIO_PIN_CONTROL_2_250BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_250BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_250BITS GPIO_PIN_CONTROL_2_250bits absolute 0x400817A0;

 typedef struct tagGPIO_PIN_CONTROL_2_253BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_253BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_253BITS GPIO_PIN_CONTROL_2_253bits absolute 0x400817AC;

 typedef struct tagGPIO_PIN_CONTROL_2_254BITS {
  union {
    struct {
      unsigned SLEW_RATE : 1;
      unsigned : 3;
      unsigned DRIVE_STRENGTH : 2;
      unsigned : 26;
    };
  };
} typeGPIO_PIN_CONTROL_2_254BITS;
sfr far volatile typeGPIO_PIN_CONTROL_2_254BITS GPIO_PIN_CONTROL_2_254bits absolute 0x400817B0;

 typedef struct tagWDT_INST_WDT_CONTROLBITS {
  union {
    struct {
      unsigned WDT_ENABLE : 1;
      unsigned WDT_STATUS : 1;
      unsigned HIBERNATION_TIMER0_STALL : 1;
      unsigned WEEK_TIMER_STALL : 1;
      unsigned JTAG_STALL : 1;
      unsigned : 11;
    };
  };
} typeWDT_INST_WDT_CONTROLBITS;
sfr far volatile typeWDT_INST_WDT_CONTROLBITS WDT_INST_WDT_CONTROLbits absolute 0x40000004;

 typedef struct tagTIMER0_INST_STATUSBITS {
  union {
    struct {
      unsigned EVENT_INTERRUPT : 1;
      unsigned : 31;
    };
  };
} typeTIMER0_INST_STATUSBITS;
sfr far volatile typeTIMER0_INST_STATUSBITS TIMER0_INST_STATUSbits absolute 0x40000C08;

 typedef struct tagTIMER0_INST_INT_ENBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 31;
    };
  };
} typeTIMER0_INST_INT_ENBITS;
sfr far volatile typeTIMER0_INST_INT_ENBITS TIMER0_INST_INT_ENbits absolute 0x40000C0C;

 typedef struct tagTIMER0_INST_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COUNT_UP : 1;
      unsigned AUTO_RESTART : 1;
      unsigned SOFT_RESET : 1;
      unsigned START : 1;
      unsigned RELOAD : 1;
      unsigned HALT : 1;
      unsigned : 8;
      unsigned PRE_SCALE : 16;
    };
  };
} typeTIMER0_INST_CONTROLBITS;
sfr far volatile typeTIMER0_INST_CONTROLBITS TIMER0_INST_CONTROLbits absolute 0x40000C10;

 typedef struct tagTIMER1_INST_STATUSBITS {
  union {
    struct {
      unsigned EVENT_INTERRUPT : 1;
      unsigned : 31;
    };
  };
} typeTIMER1_INST_STATUSBITS;
sfr far volatile typeTIMER1_INST_STATUSBITS TIMER1_INST_STATUSbits absolute 0x40000C28;

 typedef struct tagTIMER1_INST_INT_ENBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 31;
    };
  };
} typeTIMER1_INST_INT_ENBITS;
sfr far volatile typeTIMER1_INST_INT_ENBITS TIMER1_INST_INT_ENbits absolute 0x40000C2C;

 typedef struct tagTIMER1_INST_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COUNT_UP : 1;
      unsigned AUTO_RESTART : 1;
      unsigned SOFT_RESET : 1;
      unsigned START : 1;
      unsigned RELOAD : 1;
      unsigned HALT : 1;
      unsigned : 8;
      unsigned PRE_SCALE : 16;
    };
  };
} typeTIMER1_INST_CONTROLBITS;
sfr far volatile typeTIMER1_INST_CONTROLBITS TIMER1_INST_CONTROLbits absolute 0x40000C30;

 typedef struct tagTIMER2_INST_STATUSBITS {
  union {
    struct {
      unsigned EVENT_INTERRUPT : 1;
      unsigned : 31;
    };
  };
} typeTIMER2_INST_STATUSBITS;
sfr far volatile typeTIMER2_INST_STATUSBITS TIMER2_INST_STATUSbits absolute 0x40000C48;

 typedef struct tagTIMER2_INST_INT_ENBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 31;
    };
  };
} typeTIMER2_INST_INT_ENBITS;
sfr far volatile typeTIMER2_INST_INT_ENBITS TIMER2_INST_INT_ENbits absolute 0x40000C4C;

 typedef struct tagTIMER2_INST_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COUNT_UP : 1;
      unsigned AUTO_RESTART : 1;
      unsigned SOFT_RESET : 1;
      unsigned START : 1;
      unsigned RELOAD : 1;
      unsigned HALT : 1;
      unsigned : 8;
      unsigned PRE_SCALE : 16;
    };
  };
} typeTIMER2_INST_CONTROLBITS;
sfr far volatile typeTIMER2_INST_CONTROLBITS TIMER2_INST_CONTROLbits absolute 0x40000C50;

 typedef struct tagTIMER3_INST_STATUSBITS {
  union {
    struct {
      unsigned EVENT_INTERRUPT : 1;
      unsigned : 31;
    };
  };
} typeTIMER3_INST_STATUSBITS;
sfr far volatile typeTIMER3_INST_STATUSBITS TIMER3_INST_STATUSbits absolute 0x40000C68;

 typedef struct tagTIMER3_INST_INT_ENBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 31;
    };
  };
} typeTIMER3_INST_INT_ENBITS;
sfr far volatile typeTIMER3_INST_INT_ENBITS TIMER3_INST_INT_ENbits absolute 0x40000C6C;

 typedef struct tagTIMER3_INST_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COUNT_UP : 1;
      unsigned AUTO_RESTART : 1;
      unsigned SOFT_RESET : 1;
      unsigned START : 1;
      unsigned RELOAD : 1;
      unsigned HALT : 1;
      unsigned : 8;
      unsigned PRE_SCALE : 16;
    };
  };
} typeTIMER3_INST_CONTROLBITS;
sfr far volatile typeTIMER3_INST_CONTROLBITS TIMER3_INST_CONTROLbits absolute 0x40000C70;

 typedef struct tagTIMER4_INST_STATUSBITS {
  union {
    struct {
      unsigned EVENT_INTERRUPT : 1;
      unsigned : 31;
    };
  };
} typeTIMER4_INST_STATUSBITS;
sfr far volatile typeTIMER4_INST_STATUSBITS TIMER4_INST_STATUSbits absolute 0x40000C88;

 typedef struct tagTIMER4_INST_INT_ENBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 31;
    };
  };
} typeTIMER4_INST_INT_ENBITS;
sfr far volatile typeTIMER4_INST_INT_ENBITS TIMER4_INST_INT_ENbits absolute 0x40000C8C;

 typedef struct tagTIMER4_INST_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COUNT_UP : 1;
      unsigned AUTO_RESTART : 1;
      unsigned SOFT_RESET : 1;
      unsigned START : 1;
      unsigned RELOAD : 1;
      unsigned HALT : 1;
      unsigned : 8;
      unsigned PRE_SCALE : 16;
    };
  };
} typeTIMER4_INST_CONTROLBITS;
sfr far volatile typeTIMER4_INST_CONTROLBITS TIMER4_INST_CONTROLbits absolute 0x40000C90;

 typedef struct tagTIMER5_INST_STATUSBITS {
  union {
    struct {
      unsigned EVENT_INTERRUPT : 1;
      unsigned : 31;
    };
  };
} typeTIMER5_INST_STATUSBITS;
sfr far volatile typeTIMER5_INST_STATUSBITS TIMER5_INST_STATUSbits absolute 0x40000CA8;

 typedef struct tagTIMER5_INST_INT_ENBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 31;
    };
  };
} typeTIMER5_INST_INT_ENBITS;
sfr far volatile typeTIMER5_INST_INT_ENBITS TIMER5_INST_INT_ENbits absolute 0x40000CAC;

 typedef struct tagTIMER5_INST_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COUNT_UP : 1;
      unsigned AUTO_RESTART : 1;
      unsigned SOFT_RESET : 1;
      unsigned START : 1;
      unsigned RELOAD : 1;
      unsigned HALT : 1;
      unsigned : 8;
      unsigned PRE_SCALE : 16;
    };
  };
} typeTIMER5_INST_CONTROLBITS;
sfr far volatile typeTIMER5_INST_CONTROLBITS TIMER5_INST_CONTROLbits absolute 0x40000CB0;

 typedef struct tagCOUNTER_TIMER0_INST_TIMERX_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned RESET_ : 1;
      unsigned MODE : 2;
      unsigned INPOL : 1;
      unsigned UPDN : 1;
      unsigned TOUT_EN : 1;
      unsigned RLOAD : 1;
      unsigned FILTER_BYPASS : 1;
      unsigned PD : 1;
      unsigned TOUT_POLARITY : 1;
      unsigned SLEEP_ENABLE : 1;
      unsigned TIMERX_CLK_REQ : 1;
      unsigned : 19;
    };
  };
} typeCOUNTER_TIMER0_INST_TIMERX_CONTROLBITS;
sfr far volatile typeCOUNTER_TIMER0_INST_TIMERX_CONTROLBITS COUNTER_TIMER0_INST_TIMERX_CONTROLbits absolute 0x40000D00;

 typedef struct tagCOUNTER_TIMER0_INST_PRELOADBITS {
  union {
    struct {
      unsigned TCLK : 4;
      unsigned : 1;
      unsigned EDGE : 2;
      unsigned EVENT : 1;
      unsigned FCLK : 4;
      unsigned : 20;
    };
  };
} typeCOUNTER_TIMER0_INST_PRELOADBITS;
sfr far volatile typeCOUNTER_TIMER0_INST_PRELOADBITS COUNTER_TIMER0_INST_PRELOADbits absolute 0x40000D04;

 typedef struct tagCOUNTER_TIMER0_INST_TIMERX_RELOADBITS {
  union {
    struct {
      unsigned TIMER_RELOAD : 16;
      unsigned : 16;
    };
  };
} typeCOUNTER_TIMER0_INST_TIMERX_RELOADBITS;
sfr far volatile typeCOUNTER_TIMER0_INST_TIMERX_RELOADBITS COUNTER_TIMER0_INST_TIMERX_RELOADbits absolute 0x40000D08;

 typedef struct tagCOUNTER_TIMER0_INST_TIMERX_COUNTBITS {
  union {
    struct {
      unsigned TIMER_COUNT : 16;
      unsigned : 16;
    };
  };
} typeCOUNTER_TIMER0_INST_TIMERX_COUNTBITS;
sfr far volatile typeCOUNTER_TIMER0_INST_TIMERX_COUNTBITS COUNTER_TIMER0_INST_TIMERX_COUNTbits absolute 0x40000D0C;

 typedef struct tagCOUNTER_TIMER1_INST_TIMERX_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned RESET_ : 1;
      unsigned MODE : 2;
      unsigned INPOL : 1;
      unsigned UPDN : 1;
      unsigned TOUT_EN : 1;
      unsigned RLOAD : 1;
      unsigned FILTER_BYPASS : 1;
      unsigned PD : 1;
      unsigned TOUT_POLARITY : 1;
      unsigned SLEEP_ENABLE : 1;
      unsigned TIMERX_CLK_REQ : 1;
      unsigned : 19;
    };
  };
} typeCOUNTER_TIMER1_INST_TIMERX_CONTROLBITS;
sfr far volatile typeCOUNTER_TIMER1_INST_TIMERX_CONTROLBITS COUNTER_TIMER1_INST_TIMERX_CONTROLbits absolute 0x40000D20;

 typedef struct tagCOUNTER_TIMER1_INST_PRELOADBITS {
  union {
    struct {
      unsigned TCLK : 4;
      unsigned : 1;
      unsigned EDGE : 2;
      unsigned EVENT : 1;
      unsigned FCLK : 4;
      unsigned : 20;
    };
  };
} typeCOUNTER_TIMER1_INST_PRELOADBITS;
sfr far volatile typeCOUNTER_TIMER1_INST_PRELOADBITS COUNTER_TIMER1_INST_PRELOADbits absolute 0x40000D24;

 typedef struct tagCOUNTER_TIMER1_INST_TIMERX_RELOADBITS {
  union {
    struct {
      unsigned TIMER_RELOAD : 16;
      unsigned : 16;
    };
  };
} typeCOUNTER_TIMER1_INST_TIMERX_RELOADBITS;
sfr far volatile typeCOUNTER_TIMER1_INST_TIMERX_RELOADBITS COUNTER_TIMER1_INST_TIMERX_RELOADbits absolute 0x40000D28;

 typedef struct tagCOUNTER_TIMER1_INST_TIMERX_COUNTBITS {
  union {
    struct {
      unsigned TIMER_COUNT : 16;
      unsigned : 16;
    };
  };
} typeCOUNTER_TIMER1_INST_TIMERX_COUNTBITS;
sfr far volatile typeCOUNTER_TIMER1_INST_TIMERX_COUNTBITS COUNTER_TIMER1_INST_TIMERX_COUNTbits absolute 0x40000D2C;

 typedef struct tagCOUNTER_TIMER2_INST_TIMERX_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned RESET_ : 1;
      unsigned MODE : 2;
      unsigned INPOL : 1;
      unsigned UPDN : 1;
      unsigned TOUT_EN : 1;
      unsigned RLOAD : 1;
      unsigned FILTER_BYPASS : 1;
      unsigned PD : 1;
      unsigned TOUT_POLARITY : 1;
      unsigned SLEEP_ENABLE : 1;
      unsigned TIMERX_CLK_REQ : 1;
      unsigned : 19;
    };
  };
} typeCOUNTER_TIMER2_INST_TIMERX_CONTROLBITS;
sfr far volatile typeCOUNTER_TIMER2_INST_TIMERX_CONTROLBITS COUNTER_TIMER2_INST_TIMERX_CONTROLbits absolute 0x40000D40;

 typedef struct tagCOUNTER_TIMER2_INST_PRELOADBITS {
  union {
    struct {
      unsigned TCLK : 4;
      unsigned : 1;
      unsigned EDGE : 2;
      unsigned EVENT : 1;
      unsigned FCLK : 4;
      unsigned : 20;
    };
  };
} typeCOUNTER_TIMER2_INST_PRELOADBITS;
sfr far volatile typeCOUNTER_TIMER2_INST_PRELOADBITS COUNTER_TIMER2_INST_PRELOADbits absolute 0x40000D44;

 typedef struct tagCOUNTER_TIMER2_INST_TIMERX_RELOADBITS {
  union {
    struct {
      unsigned TIMER_RELOAD : 16;
      unsigned : 16;
    };
  };
} typeCOUNTER_TIMER2_INST_TIMERX_RELOADBITS;
sfr far volatile typeCOUNTER_TIMER2_INST_TIMERX_RELOADBITS COUNTER_TIMER2_INST_TIMERX_RELOADbits absolute 0x40000D48;

 typedef struct tagCOUNTER_TIMER2_INST_TIMERX_COUNTBITS {
  union {
    struct {
      unsigned TIMER_COUNT : 16;
      unsigned : 16;
    };
  };
} typeCOUNTER_TIMER2_INST_TIMERX_COUNTBITS;
sfr far volatile typeCOUNTER_TIMER2_INST_TIMERX_COUNTBITS COUNTER_TIMER2_INST_TIMERX_COUNTbits absolute 0x40000D4C;

 typedef struct tagCOUNTER_TIMER3_INST_TIMERX_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned RESET_ : 1;
      unsigned MODE : 2;
      unsigned INPOL : 1;
      unsigned UPDN : 1;
      unsigned TOUT_EN : 1;
      unsigned RLOAD : 1;
      unsigned FILTER_BYPASS : 1;
      unsigned PD : 1;
      unsigned TOUT_POLARITY : 1;
      unsigned SLEEP_ENABLE : 1;
      unsigned TIMERX_CLK_REQ : 1;
      unsigned : 19;
    };
  };
} typeCOUNTER_TIMER3_INST_TIMERX_CONTROLBITS;
sfr far volatile typeCOUNTER_TIMER3_INST_TIMERX_CONTROLBITS COUNTER_TIMER3_INST_TIMERX_CONTROLbits absolute 0x40000D60;

 typedef struct tagCOUNTER_TIMER3_INST_PRELOADBITS {
  union {
    struct {
      unsigned TCLK : 4;
      unsigned : 1;
      unsigned EDGE : 2;
      unsigned EVENT : 1;
      unsigned FCLK : 4;
      unsigned : 20;
    };
  };
} typeCOUNTER_TIMER3_INST_PRELOADBITS;
sfr far volatile typeCOUNTER_TIMER3_INST_PRELOADBITS COUNTER_TIMER3_INST_PRELOADbits absolute 0x40000D64;

 typedef struct tagCOUNTER_TIMER3_INST_TIMERX_RELOADBITS {
  union {
    struct {
      unsigned TIMER_RELOAD : 16;
      unsigned : 16;
    };
  };
} typeCOUNTER_TIMER3_INST_TIMERX_RELOADBITS;
sfr far volatile typeCOUNTER_TIMER3_INST_TIMERX_RELOADBITS COUNTER_TIMER3_INST_TIMERX_RELOADbits absolute 0x40000D68;

 typedef struct tagCOUNTER_TIMER3_INST_TIMERX_COUNTBITS {
  union {
    struct {
      unsigned TIMER_COUNT : 16;
      unsigned : 16;
    };
  };
} typeCOUNTER_TIMER3_INST_TIMERX_COUNTBITS;
sfr far volatile typeCOUNTER_TIMER3_INST_TIMERX_COUNTBITS COUNTER_TIMER3_INST_TIMERX_COUNTbits absolute 0x40000D6C;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROLBITS {
  union {
    struct {
      unsigned ACTIVATE : 1;
      unsigned FREE_ENABLE : 1;
      unsigned FREE_RESET : 1;
      unsigned : 1;
      unsigned TCLK : 3;
      unsigned : 1;
      unsigned COMPARE_ENABLE0 : 1;
      unsigned COMPARE_ENABLE1 : 1;
      unsigned : 6;
      unsigned COMPARE_SET1 : 1;
      unsigned COMPARE_SET0 : 1;
      unsigned : 6;
      unsigned COMPARE_CLEAR1 : 1;
      unsigned COMPARE_CLEAR0 : 1;
      unsigned : 6;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROLBITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROLBITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_COMPARE_TIMER_CONTROLbits absolute 0x40001000;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0BITS {
  union {
    struct {
      unsigned CAPTURE_EDGE0 : 2;
      unsigned FILTER_BYP0 : 1;
      unsigned : 2;
      unsigned FCLK_SEL0 : 3;
      unsigned CAPTURE_EDGE1 : 2;
      unsigned FILTER_BYP1 : 1;
      unsigned : 2;
      unsigned FCLK_SEL1 : 3;
      unsigned CAPTURE_EDGE2 : 2;
      unsigned FILTER_BYP2 : 1;
      unsigned : 2;
      unsigned FCLK_SEL2 : 3;
      unsigned CAPTURE_EDGE3 : 2;
      unsigned FILTER_BYP3 : 1;
      unsigned : 2;
      unsigned FCLK_SEL3 : 3;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0BITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_0bits absolute 0x40001004;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1BITS {
  union {
    struct {
      unsigned CAPTURE_EDGE4 : 2;
      unsigned FILTER_BYP4 : 1;
      unsigned : 2;
      unsigned FCLK_SEL4 : 3;
      unsigned CAPTURE_EDGE5 : 2;
      unsigned FILTER_BYP5 : 1;
      unsigned : 2;
      unsigned FCLK_SEL5 : 3;
      unsigned : 16;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1BITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_CONTROL_1bits absolute 0x40001008;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMERBITS {
  union {
    struct {
      unsigned FREE_RUNNING_TIMER : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMERBITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMERBITS CAPTURE_COMPARE_TIMER_INST_FREE_RUNNING_TIMERbits absolute 0x4000100C;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_0BITS {
  union {
    struct {
      unsigned CAPTURE_0 : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_0BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_0BITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_0bits absolute 0x40001010;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_1BITS {
  union {
    struct {
      unsigned CAPTURE_1 : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_1BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_1BITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_1bits absolute 0x40001014;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_2BITS {
  union {
    struct {
      unsigned CAPTURE_2 : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_2BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_2BITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_2bits absolute 0x40001018;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_3BITS {
  union {
    struct {
      unsigned CAPTURE_3 : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_3BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_3BITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_3bits absolute 0x4000101C;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_4BITS {
  union {
    struct {
      unsigned CAPTURE_4 : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_4BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_4BITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_4bits absolute 0x40001020;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_CAPTURE_5BITS {
  union {
    struct {
      unsigned CAPTURE_5 : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_5BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_CAPTURE_5BITS CAPTURE_COMPARE_TIMER_INST_CAPTURE_5bits absolute 0x40001024;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_COMPARE_0BITS {
  union {
    struct {
      unsigned COMPARE_0 : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_COMPARE_0BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_COMPARE_0BITS CAPTURE_COMPARE_TIMER_INST_COMPARE_0bits absolute 0x40001028;

 typedef struct tagCAPTURE_COMPARE_TIMER_INST_COMPARE_1BITS {
  union {
    struct {
      unsigned COMPARE_1 : 32;
    };
  };
} typeCAPTURE_COMPARE_TIMER_INST_COMPARE_1BITS;
sfr far volatile typeCAPTURE_COMPARE_TIMER_INST_COMPARE_1BITS CAPTURE_COMPARE_TIMER_INST_COMPARE_1bits absolute 0x4000102C;

 typedef struct tagHTM0_INST_HT_CONTROLBITS {
  union {
    struct {
      unsigned CTRL : 1;
      unsigned : 15;
    };
  };
} typeHTM0_INST_HT_CONTROLBITS;
sfr far volatile typeHTM0_INST_HT_CONTROLBITS HTM0_INST_HT_CONTROLbits absolute 0x40009804;

 typedef struct tagHTM1_INST_HT_CONTROLBITS {
  union {
    struct {
      unsigned CTRL : 1;
      unsigned : 15;
    };
  };
} typeHTM1_INST_HT_CONTROLBITS;
sfr far volatile typeHTM1_INST_HT_CONTROLBITS HTM1_INST_HT_CONTROLbits absolute 0x40009824;

 typedef struct tagRTOS_INST_RTOS_TIMER_COUNTBITS {
  union {
    struct {
      unsigned COUNTER : 32;
    };
  };
} typeRTOS_INST_RTOS_TIMER_COUNTBITS;
sfr far volatile typeRTOS_INST_RTOS_TIMER_COUNTBITS RTOS_INST_RTOS_TIMER_COUNTbits absolute 0x40007400;

 typedef struct tagRTOS_INST_RTOS_TIMER_PRELOADBITS {
  union {
    struct {
      unsigned PRE_LOAD : 32;
    };
  };
} typeRTOS_INST_RTOS_TIMER_PRELOADBITS;
sfr far volatile typeRTOS_INST_RTOS_TIMER_PRELOADBITS RTOS_INST_RTOS_TIMER_PRELOADbits absolute 0x40007404;

 typedef struct tagRTOS_INST_RTOS_TIMER_CONTROLBITS {
  union {
    struct {
      unsigned BLOCK_ENABLE : 1;
      unsigned AUTO_RELOAD : 1;
      unsigned TIMER_START : 1;
      unsigned EXT_HARDWARE_HALT_EN : 1;
      unsigned FIRMWARE_TIMER_HALT : 1;
      unsigned : 27;
    };
  };
} typeRTOS_INST_RTOS_TIMER_CONTROLBITS;
sfr far volatile typeRTOS_INST_RTOS_TIMER_CONTROLBITS RTOS_INST_RTOS_TIMER_CONTROLbits absolute 0x40007408;

 typedef struct tagRTOS_INST_SOFT_INTERRUPTBITS {
  union {
    struct {
      unsigned SWI_0 : 1;
      unsigned SWI_1 : 1;
      unsigned SWI_2 : 1;
      unsigned SWI_3 : 1;
      unsigned : 28;
    };
  };
} typeRTOS_INST_SOFT_INTERRUPTBITS;
sfr far volatile typeRTOS_INST_SOFT_INTERRUPTBITS RTOS_INST_SOFT_INTERRUPTbits absolute 0x4000740C;

 typedef struct tagRTC_INST_CONTROLBITS {
  union {
    struct {
      unsigned BLOCK_ENABLE : 1;
      unsigned SOFT_RESET : 1;
      unsigned TEST : 1;
      unsigned ALARM_ENABLE : 1;
      unsigned : 28;
    };
  };
} typeRTC_INST_CONTROLBITS;
sfr far volatile typeRTC_INST_CONTROLBITS RTC_INST_CONTROLbits absolute 0x400F5010;

 typedef struct tagRTC_INST_DAYLIGHT_SAVINGS_FORWARDBITS {
  union {
    struct {
      unsigned DST_MONTH : 8;
      unsigned DST_DAY_OF_WEEK : 3;
      unsigned : 5;
      unsigned DST_WEEK : 3;
      unsigned : 5;
      unsigned DST_HOUR : 7;
      unsigned DST_AM_PM : 1;
    };
  };
} typeRTC_INST_DAYLIGHT_SAVINGS_FORWARDBITS;
sfr far volatile typeRTC_INST_DAYLIGHT_SAVINGS_FORWARDBITS RTC_INST_DAYLIGHT_SAVINGS_FORWARDbits absolute 0x400F5018;

 typedef struct tagWEEK_INST_CONTROL_REGISTERBITS {
  union {
    struct {
      unsigned WT_ENABLE : 1;
      unsigned : 5;
      unsigned POWERUP_EN : 1;
      unsigned : 25;
    };
  };
} typeWEEK_INST_CONTROL_REGISTERBITS;
sfr far volatile typeWEEK_INST_CONTROL_REGISTERBITS WEEK_INST_CONTROL_REGISTERbits absolute 0x4000AC80;

 typedef struct tagWEEK_INST_WEEK_ALARM_COUNTERBITS {
  union {
    struct {
      unsigned WEEK_COUNTER : 28;
      unsigned : 4;
    };
  };
} typeWEEK_INST_WEEK_ALARM_COUNTERBITS;
sfr far volatile typeWEEK_INST_WEEK_ALARM_COUNTERBITS WEEK_INST_WEEK_ALARM_COUNTERbits absolute 0x4000AC84;

 typedef struct tagWEEK_INST_WEEK_TIMER_COMPAREBITS {
  union {
    struct {
      unsigned WEEK_COMPARE : 28;
      unsigned : 4;
    };
  };
} typeWEEK_INST_WEEK_TIMER_COMPAREBITS;
sfr far volatile typeWEEK_INST_WEEK_TIMER_COMPAREBITS WEEK_INST_WEEK_TIMER_COMPAREbits absolute 0x4000AC88;

 typedef struct tagWEEK_INST_CLOCK_DIVIDERBITS {
  union {
    struct {
      unsigned CLOCK_DIVIDER : 15;
      unsigned : 17;
    };
  };
} typeWEEK_INST_CLOCK_DIVIDERBITS;
sfr far volatile typeWEEK_INST_CLOCK_DIVIDERBITS WEEK_INST_CLOCK_DIVIDERbits absolute 0x4000AC8C;

 typedef struct tagWEEK_INST_SUB_SECOND_INT_SELECTBITS {
  union {
    struct {
      unsigned SPISR : 4;
      unsigned : 28;
    };
  };
} typeWEEK_INST_SUB_SECOND_INT_SELECTBITS;
sfr far volatile typeWEEK_INST_SUB_SECOND_INT_SELECTBITS WEEK_INST_SUB_SECOND_INT_SELECTbits absolute 0x4000AC90;

 typedef struct tagWEEK_INST_SUB_WEEK_CONTROLBITS {
  union {
    struct {
      unsigned SUBWEEK_TIMER_POWERUP_EVENT_STATUS : 1;
      unsigned WEEK_TIMER_POWERUP_EVENT_STATUS : 1;
      unsigned : 2;
      unsigned TEST : 1;
      unsigned TEST0 : 1;
      unsigned AUTO_RELOAD : 1;
      unsigned SUBWEEK_TICK : 3;
      unsigned : 22;
    };
  };
} typeWEEK_INST_SUB_WEEK_CONTROLBITS;
sfr far volatile typeWEEK_INST_SUB_WEEK_CONTROLBITS WEEK_INST_SUB_WEEK_CONTROLbits absolute 0x4000AC94;

 typedef struct tagWEEK_INST_SUB_WEEK_ALARM_COUNTERBITS {
  union {
    struct {
      unsigned SUBWEEK_COUNTER_LOAD : 9;
      unsigned : 7;
      unsigned SUBWEEK_COUNTER_STATUS : 9;
      unsigned : 7;
    };
  };
} typeWEEK_INST_SUB_WEEK_ALARM_COUNTERBITS;
sfr far volatile typeWEEK_INST_SUB_WEEK_ALARM_COUNTERBITS WEEK_INST_SUB_WEEK_ALARM_COUNTERbits absolute 0x4000AC98;

 typedef struct tagWEEK_INST_BGPO_DATABITS {
  union {
    struct {
      unsigned BGPO : 10;
      unsigned : 22;
    };
  };
} typeWEEK_INST_BGPO_DATABITS;
sfr far volatile typeWEEK_INST_BGPO_DATABITS WEEK_INST_BGPO_DATAbits absolute 0x4000AC9C;

 typedef struct tagWEEK_INST_BGPO_POWERBITS {
  union {
    struct {
      unsigned : 1;
      unsigned BGPO_POWER : 5;
      unsigned : 26;
    };
  };
} typeWEEK_INST_BGPO_POWERBITS;
sfr far volatile typeWEEK_INST_BGPO_POWERBITS WEEK_INST_BGPO_POWERbits absolute 0x4000ACA0;

 typedef struct tagWEEK_INST_BGPO_RESETBITS {
  union {
    struct {
      unsigned BGPO_RESET : 10;
      unsigned : 22;
    };
  };
} typeWEEK_INST_BGPO_RESETBITS;
sfr far volatile typeWEEK_INST_BGPO_RESETBITS WEEK_INST_BGPO_RESETbits absolute 0x4000ACA4;

 typedef struct tagTACH0_INST_TACH_CONTROLBITS {
  union {
    struct {
      unsigned TACH_OUT_OF_LIMIT_ENABLE : 1;
      unsigned TACH_ENABLE : 1;
      unsigned : 6;
      unsigned FILTER_ENABLE : 1;
      unsigned : 1;
      unsigned TACH_READING_MODE_SELECT : 1;
      unsigned TACH_EDGES : 2;
      unsigned : 1;
      unsigned COUNT_READY_INT_EN : 1;
      unsigned TACH_INPUT_INT_EN : 1;
      unsigned TACHX_COUNTER : 16;
    };
  };
} typeTACH0_INST_TACH_CONTROLBITS;
sfr far volatile typeTACH0_INST_TACH_CONTROLBITS TACH0_INST_TACH_CONTROLbits absolute 0x40006000;

 typedef struct tagTACH0_INST_TACHX_STATUSBITS {
  union {
    struct {
      unsigned TACH_OUT_OF_LIMIT_STATUS : 1;
      unsigned TACH_PIN_STATUS : 1;
      unsigned TOGGLE_STATUS : 1;
      unsigned COUNT_READY_STATUS : 1;
      unsigned : 28;
    };
  };
} typeTACH0_INST_TACHX_STATUSBITS;
sfr far volatile typeTACH0_INST_TACHX_STATUSBITS TACH0_INST_TACHX_STATUSbits absolute 0x40006004;

 typedef struct tagTACH0_INST_TACHX_HIGH_LIMITBITS {
  union {
    struct {
      unsigned TACH_HIGH_LIMIT : 16;
      unsigned : 16;
    };
  };
} typeTACH0_INST_TACHX_HIGH_LIMITBITS;
sfr far volatile typeTACH0_INST_TACHX_HIGH_LIMITBITS TACH0_INST_TACHX_HIGH_LIMITbits absolute 0x40006008;

 typedef struct tagTACH0_INST_TACHX_LOW_LIMITBITS {
  union {
    struct {
      unsigned TACH_LOW_LIMIT : 16;
      unsigned : 16;
    };
  };
} typeTACH0_INST_TACHX_LOW_LIMITBITS;
sfr far volatile typeTACH0_INST_TACHX_LOW_LIMITBITS TACH0_INST_TACHX_LOW_LIMITbits absolute 0x4000600C;

 typedef struct tagTACH1_INST_TACH_CONTROLBITS {
  union {
    struct {
      unsigned TACH_OUT_OF_LIMIT_ENABLE : 1;
      unsigned TACH_ENABLE : 1;
      unsigned : 6;
      unsigned FILTER_ENABLE : 1;
      unsigned : 1;
      unsigned TACH_READING_MODE_SELECT : 1;
      unsigned TACH_EDGES : 2;
      unsigned : 1;
      unsigned COUNT_READY_INT_EN : 1;
      unsigned TACH_INPUT_INT_EN : 1;
      unsigned TACHX_COUNTER : 16;
    };
  };
} typeTACH1_INST_TACH_CONTROLBITS;
sfr far volatile typeTACH1_INST_TACH_CONTROLBITS TACH1_INST_TACH_CONTROLbits absolute 0x40006010;

 typedef struct tagTACH1_INST_TACHX_STATUSBITS {
  union {
    struct {
      unsigned TACH_OUT_OF_LIMIT_STATUS : 1;
      unsigned TACH_PIN_STATUS : 1;
      unsigned TOGGLE_STATUS : 1;
      unsigned COUNT_READY_STATUS : 1;
      unsigned : 28;
    };
  };
} typeTACH1_INST_TACHX_STATUSBITS;
sfr far volatile typeTACH1_INST_TACHX_STATUSBITS TACH1_INST_TACHX_STATUSbits absolute 0x40006014;

 typedef struct tagTACH1_INST_TACHX_HIGH_LIMITBITS {
  union {
    struct {
      unsigned TACH_HIGH_LIMIT : 16;
      unsigned : 16;
    };
  };
} typeTACH1_INST_TACHX_HIGH_LIMITBITS;
sfr far volatile typeTACH1_INST_TACHX_HIGH_LIMITBITS TACH1_INST_TACHX_HIGH_LIMITbits absolute 0x40006018;

 typedef struct tagTACH1_INST_TACHX_LOW_LIMITBITS {
  union {
    struct {
      unsigned TACH_LOW_LIMIT : 16;
      unsigned : 16;
    };
  };
} typeTACH1_INST_TACHX_LOW_LIMITBITS;
sfr far volatile typeTACH1_INST_TACHX_LOW_LIMITBITS TACH1_INST_TACHX_LOW_LIMITbits absolute 0x4000601C;

 typedef struct tagTACH2_INST_TACH_CONTROLBITS {
  union {
    struct {
      unsigned TACH_OUT_OF_LIMIT_ENABLE : 1;
      unsigned TACH_ENABLE : 1;
      unsigned : 6;
      unsigned FILTER_ENABLE : 1;
      unsigned : 1;
      unsigned TACH_READING_MODE_SELECT : 1;
      unsigned TACH_EDGES : 2;
      unsigned : 1;
      unsigned COUNT_READY_INT_EN : 1;
      unsigned TACH_INPUT_INT_EN : 1;
      unsigned TACHX_COUNTER : 16;
    };
  };
} typeTACH2_INST_TACH_CONTROLBITS;
sfr far volatile typeTACH2_INST_TACH_CONTROLBITS TACH2_INST_TACH_CONTROLbits absolute 0x40006020;

 typedef struct tagTACH2_INST_TACHX_STATUSBITS {
  union {
    struct {
      unsigned TACH_OUT_OF_LIMIT_STATUS : 1;
      unsigned TACH_PIN_STATUS : 1;
      unsigned TOGGLE_STATUS : 1;
      unsigned COUNT_READY_STATUS : 1;
      unsigned : 28;
    };
  };
} typeTACH2_INST_TACHX_STATUSBITS;
sfr far volatile typeTACH2_INST_TACHX_STATUSBITS TACH2_INST_TACHX_STATUSbits absolute 0x40006024;

 typedef struct tagTACH2_INST_TACHX_HIGH_LIMITBITS {
  union {
    struct {
      unsigned TACH_HIGH_LIMIT : 16;
      unsigned : 16;
    };
  };
} typeTACH2_INST_TACHX_HIGH_LIMITBITS;
sfr far volatile typeTACH2_INST_TACHX_HIGH_LIMITBITS TACH2_INST_TACHX_HIGH_LIMITbits absolute 0x40006028;

 typedef struct tagTACH2_INST_TACHX_LOW_LIMITBITS {
  union {
    struct {
      unsigned TACH_LOW_LIMIT : 16;
      unsigned : 16;
    };
  };
} typeTACH2_INST_TACHX_LOW_LIMITBITS;
sfr far volatile typeTACH2_INST_TACHX_LOW_LIMITBITS TACH2_INST_TACHX_LOW_LIMITbits absolute 0x4000602C;

 typedef struct tagPWM0_INST_CONFIGBITS {
  union {
    struct {
      unsigned PWM_ENABLE : 1;
      unsigned CLK_SELECT : 1;
      unsigned INVERT : 1;
      unsigned CLK_PRE_DIVIDER : 4;
      unsigned : 25;
    };
  };
} typePWM0_INST_CONFIGBITS;
sfr far volatile typePWM0_INST_CONFIGBITS PWM0_INST_CONFIGbits absolute 0x40005808;

 typedef struct tagPWM1_INST_CONFIGBITS {
  union {
    struct {
      unsigned PWM_ENABLE : 1;
      unsigned CLK_SELECT : 1;
      unsigned INVERT : 1;
      unsigned CLK_PRE_DIVIDER : 4;
      unsigned : 25;
    };
  };
} typePWM1_INST_CONFIGBITS;
sfr far volatile typePWM1_INST_CONFIGBITS PWM1_INST_CONFIGbits absolute 0x40005818;

 typedef struct tagPWM2_INST_CONFIGBITS {
  union {
    struct {
      unsigned PWM_ENABLE : 1;
      unsigned CLK_SELECT : 1;
      unsigned INVERT : 1;
      unsigned CLK_PRE_DIVIDER : 4;
      unsigned : 25;
    };
  };
} typePWM2_INST_CONFIGBITS;
sfr far volatile typePWM2_INST_CONFIGBITS PWM2_INST_CONFIGbits absolute 0x40005828;

 typedef struct tagPWM3_INST_CONFIGBITS {
  union {
    struct {
      unsigned PWM_ENABLE : 1;
      unsigned CLK_SELECT : 1;
      unsigned INVERT : 1;
      unsigned CLK_PRE_DIVIDER : 4;
      unsigned : 25;
    };
  };
} typePWM3_INST_CONFIGBITS;
sfr far volatile typePWM3_INST_CONFIGBITS PWM3_INST_CONFIGbits absolute 0x40005838;

 typedef struct tagPWM4_INST_CONFIGBITS {
  union {
    struct {
      unsigned PWM_ENABLE : 1;
      unsigned CLK_SELECT : 1;
      unsigned INVERT : 1;
      unsigned CLK_PRE_DIVIDER : 4;
      unsigned : 25;
    };
  };
} typePWM4_INST_CONFIGBITS;
sfr far volatile typePWM4_INST_CONFIGBITS PWM4_INST_CONFIGbits absolute 0x40005848;

 typedef struct tagPWM5_INST_CONFIGBITS {
  union {
    struct {
      unsigned PWM_ENABLE : 1;
      unsigned CLK_SELECT : 1;
      unsigned INVERT : 1;
      unsigned CLK_PRE_DIVIDER : 4;
      unsigned : 25;
    };
  };
} typePWM5_INST_CONFIGBITS;
sfr far volatile typePWM5_INST_CONFIGBITS PWM5_INST_CONFIGbits absolute 0x40005858;

 typedef struct tagPWM10_INST_CONFIGBITS {
  union {
    struct {
      unsigned PWM_ENABLE : 1;
      unsigned CLK_SELECT : 1;
      unsigned INVERT : 1;
      unsigned CLK_PRE_DIVIDER : 4;
      unsigned : 25;
    };
  };
} typePWM10_INST_CONFIGBITS;
sfr far volatile typePWM10_INST_CONFIGBITS PWM10_INST_CONFIGbits absolute 0x400058A8;

 typedef struct tagADC_INST_CONTROLBITS {
  union {
    struct {
      unsigned ACTIVATE : 1;
      unsigned START_SINGLE : 1;
      unsigned START_REPEAT : 1;
      unsigned POWER_SAVER_DIS : 1;
      unsigned SOFT_RESET : 1;
      unsigned : 1;
      unsigned REPEAT_DONE_STAT : 1;
      unsigned SINGLE_DONE_STAT : 1;
      unsigned : 24;
    };
  };
} typeADC_INST_CONTROLBITS;
sfr far volatile typeADC_INST_CONTROLBITS ADC_INST_CONTROLbits absolute 0x40007C00;

 typedef struct tagADC_INST_DELAYBITS {
  union {
    struct {
      unsigned START_DELAY : 16;
      unsigned REPEAT_DELAY : 16;
    };
  };
} typeADC_INST_DELAYBITS;
sfr far volatile typeADC_INST_DELAYBITS ADC_INST_DELAYbits absolute 0x40007C04;

 typedef struct tagADC_INST_STATUSBITS {
  union {
    struct {
      unsigned ADC_CH_STATUS : 16;
      unsigned : 16;
    };
  };
} typeADC_INST_STATUSBITS;
sfr far volatile typeADC_INST_STATUSBITS ADC_INST_STATUSbits absolute 0x40007C08;

 typedef struct tagADC_INST_SINGLE_ENBITS {
  union {
    struct {
      unsigned SINGLE_EN : 16;
      unsigned : 16;
    };
  };
} typeADC_INST_SINGLE_ENBITS;
sfr far volatile typeADC_INST_SINGLE_ENBITS ADC_INST_SINGLE_ENbits absolute 0x40007C0C;

 typedef struct tagADC_INST_REPEATBITS {
  union {
    struct {
      unsigned RPT_EN : 16;
      unsigned : 16;
    };
  };
} typeADC_INST_REPEATBITS;
sfr far volatile typeADC_INST_REPEATBITS ADC_INST_REPEATbits absolute 0x40007C10;

 typedef struct tagFAN0_INST_FAN_SETTINGBITS {
  union {
    struct {
      unsigned : 6;
      unsigned FAN_SETTING : 10;
    };
  };
} typeFAN0_INST_FAN_SETTINGBITS;
sfr far volatile typeFAN0_INST_FAN_SETTINGBITS FAN0_INST_FAN_SETTINGbits absolute 0x4000A000;

 typedef struct tagFAN0_INST_CONFIGURATIONBITS {
  union {
    struct {
      unsigned UPDATE : 3;
      unsigned EDGES : 2;
      unsigned RANGE : 2;
      unsigned EN_ALGO : 1;
      unsigned : 1;
      unsigned POLARITY : 1;
      unsigned ERR_RNG : 2;
      unsigned DER_OPT : 2;
      unsigned DIS_GLITCH : 1;
      unsigned EN_RRC : 1;
    };
  };
} typeFAN0_INST_CONFIGURATIONBITS;
sfr far volatile typeFAN0_INST_CONFIGURATIONBITS FAN0_INST_CONFIGURATIONbits absolute 0x4000A002;

 typedef struct tagFAN0_INST_PWM_DIVIDEBITS {
  union {
    struct {
      unsigned PWM_DIVIDE : 8;
    };
  };
} typeFAN0_INST_PWM_DIVIDEBITS;
sfr far volatile typeFAN0_INST_PWM_DIVIDEBITS FAN0_INST_PWM_DIVIDEbits absolute 0x4000A004;

 typedef struct tagFAN0_INST_GAINBITS {
  union {
    struct {
      unsigned GAINP : 2;
      unsigned GAINI : 2;
      unsigned GAIND : 2;
      unsigned : 2;
    };
  };
} typeFAN0_INST_GAINBITS;
sfr far volatile typeFAN0_INST_GAINBITS FAN0_INST_GAINbits absolute 0x4000A005;

 typedef struct tagFAN0_INST_SPIN_UP_CONFIGURATIONBITS {
  union {
    struct {
      unsigned SPINUP_TIME : 2;
      unsigned SPIN_LVL : 3;
      unsigned NOKICK : 1;
      unsigned DRIVE_FAIL_CNT : 2;
    };
  };
} typeFAN0_INST_SPIN_UP_CONFIGURATIONBITS;
sfr far volatile typeFAN0_INST_SPIN_UP_CONFIGURATIONBITS FAN0_INST_SPIN_UP_CONFIGURATIONbits absolute 0x4000A006;

 typedef struct tagFAN0_INST_FAN_STEPBITS {
  union {
    struct {
      unsigned FAN_STEP : 8;
    };
  };
} typeFAN0_INST_FAN_STEPBITS;
sfr far volatile typeFAN0_INST_FAN_STEPBITS FAN0_INST_FAN_STEPbits absolute 0x4000A007;

 typedef struct tagFAN0_INST_MINIMUM_DRIVEBITS {
  union {
    struct {
      unsigned MIN_DRIVE : 8;
    };
  };
} typeFAN0_INST_MINIMUM_DRIVEBITS;
sfr far volatile typeFAN0_INST_MINIMUM_DRIVEBITS FAN0_INST_MINIMUM_DRIVEbits absolute 0x4000A008;

 typedef struct tagFAN0_INST_VALID_TACH_COUNTBITS {
  union {
    struct {
      unsigned VALID_TACH_CNT : 8;
    };
  };
} typeFAN0_INST_VALID_TACH_COUNTBITS;
sfr far volatile typeFAN0_INST_VALID_TACH_COUNTBITS FAN0_INST_VALID_TACH_COUNTbits absolute 0x4000A009;

 typedef struct tagFAN0_INST_FAN_DRIVE_FAIL_BANDBITS {
  union {
    struct {
      unsigned : 3;
      unsigned FAN_DRIVE_FAIL_BAND : 13;
    };
  };
} typeFAN0_INST_FAN_DRIVE_FAIL_BANDBITS;
sfr far volatile typeFAN0_INST_FAN_DRIVE_FAIL_BANDBITS FAN0_INST_FAN_DRIVE_FAIL_BANDbits absolute 0x4000A00A;

 typedef struct tagFAN0_INST_TACH_TARGETBITS {
  union {
    struct {
      unsigned : 3;
      unsigned TACH_TARGET : 13;
    };
  };
} typeFAN0_INST_TACH_TARGETBITS;
sfr far volatile typeFAN0_INST_TACH_TARGETBITS FAN0_INST_TACH_TARGETbits absolute 0x4000A00C;

 typedef struct tagFAN0_INST_TACH_READINGBITS {
  union {
    struct {
      unsigned : 3;
      unsigned TACH_READING : 13;
    };
  };
} typeFAN0_INST_TACH_READINGBITS;
sfr far volatile typeFAN0_INST_TACH_READINGBITS FAN0_INST_TACH_READINGbits absolute 0x4000A00E;

 typedef struct tagFAN0_INST_DRIVER_BASE_FREQUENCYBITS {
  union {
    struct {
      unsigned PWM_BASE : 2;
      unsigned : 6;
    };
  };
} typeFAN0_INST_DRIVER_BASE_FREQUENCYBITS;
sfr far volatile typeFAN0_INST_DRIVER_BASE_FREQUENCYBITS FAN0_INST_DRIVER_BASE_FREQUENCYbits absolute 0x4000A010;

 typedef struct tagFAN0_INST_STATUSBITS {
  union {
    struct {
      unsigned FAN_STALL : 1;
      unsigned FAN_SPIN : 1;
      unsigned : 3;
      unsigned DRIVE_FAIL : 1;
      unsigned : 2;
    };
  };
} typeFAN0_INST_STATUSBITS;
sfr far volatile typeFAN0_INST_STATUSBITS FAN0_INST_STATUSbits absolute 0x4000A011;

 typedef struct tagFAN1_INST_FAN_SETTINGBITS {
  union {
    struct {
      unsigned : 6;
      unsigned FAN_SETTING : 10;
    };
  };
} typeFAN1_INST_FAN_SETTINGBITS;
sfr far volatile typeFAN1_INST_FAN_SETTINGBITS FAN1_INST_FAN_SETTINGbits absolute 0x4000A080;

 typedef struct tagFAN1_INST_CONFIGURATIONBITS {
  union {
    struct {
      unsigned UPDATE : 3;
      unsigned EDGES : 2;
      unsigned RANGE : 2;
      unsigned EN_ALGO : 1;
      unsigned : 1;
      unsigned POLARITY : 1;
      unsigned ERR_RNG : 2;
      unsigned DER_OPT : 2;
      unsigned DIS_GLITCH : 1;
      unsigned EN_RRC : 1;
    };
  };
} typeFAN1_INST_CONFIGURATIONBITS;
sfr far volatile typeFAN1_INST_CONFIGURATIONBITS FAN1_INST_CONFIGURATIONbits absolute 0x4000A082;

 typedef struct tagFAN1_INST_PWM_DIVIDEBITS {
  union {
    struct {
      unsigned PWM_DIVIDE : 8;
    };
  };
} typeFAN1_INST_PWM_DIVIDEBITS;
sfr far volatile typeFAN1_INST_PWM_DIVIDEBITS FAN1_INST_PWM_DIVIDEbits absolute 0x4000A084;

 typedef struct tagFAN1_INST_GAINBITS {
  union {
    struct {
      unsigned GAINP : 2;
      unsigned GAINI : 2;
      unsigned GAIND : 2;
      unsigned : 2;
    };
  };
} typeFAN1_INST_GAINBITS;
sfr far volatile typeFAN1_INST_GAINBITS FAN1_INST_GAINbits absolute 0x4000A085;

 typedef struct tagFAN1_INST_SPIN_UP_CONFIGURATIONBITS {
  union {
    struct {
      unsigned SPINUP_TIME : 2;
      unsigned SPIN_LVL : 3;
      unsigned NOKICK : 1;
      unsigned DRIVE_FAIL_CNT : 2;
    };
  };
} typeFAN1_INST_SPIN_UP_CONFIGURATIONBITS;
sfr far volatile typeFAN1_INST_SPIN_UP_CONFIGURATIONBITS FAN1_INST_SPIN_UP_CONFIGURATIONbits absolute 0x4000A086;

 typedef struct tagFAN1_INST_FAN_STEPBITS {
  union {
    struct {
      unsigned FAN_STEP : 8;
    };
  };
} typeFAN1_INST_FAN_STEPBITS;
sfr far volatile typeFAN1_INST_FAN_STEPBITS FAN1_INST_FAN_STEPbits absolute 0x4000A087;

 typedef struct tagFAN1_INST_MINIMUM_DRIVEBITS {
  union {
    struct {
      unsigned MIN_DRIVE : 8;
    };
  };
} typeFAN1_INST_MINIMUM_DRIVEBITS;
sfr far volatile typeFAN1_INST_MINIMUM_DRIVEBITS FAN1_INST_MINIMUM_DRIVEbits absolute 0x4000A088;

 typedef struct tagFAN1_INST_VALID_TACH_COUNTBITS {
  union {
    struct {
      unsigned VALID_TACH_CNT : 8;
    };
  };
} typeFAN1_INST_VALID_TACH_COUNTBITS;
sfr far volatile typeFAN1_INST_VALID_TACH_COUNTBITS FAN1_INST_VALID_TACH_COUNTbits absolute 0x4000A089;

 typedef struct tagFAN1_INST_FAN_DRIVE_FAIL_BANDBITS {
  union {
    struct {
      unsigned : 3;
      unsigned FAN_DRIVE_FAIL_BAND : 13;
    };
  };
} typeFAN1_INST_FAN_DRIVE_FAIL_BANDBITS;
sfr far volatile typeFAN1_INST_FAN_DRIVE_FAIL_BANDBITS FAN1_INST_FAN_DRIVE_FAIL_BANDbits absolute 0x4000A08A;

 typedef struct tagFAN1_INST_TACH_TARGETBITS {
  union {
    struct {
      unsigned : 3;
      unsigned TACH_TARGET : 13;
    };
  };
} typeFAN1_INST_TACH_TARGETBITS;
sfr far volatile typeFAN1_INST_TACH_TARGETBITS FAN1_INST_TACH_TARGETbits absolute 0x4000A08C;

 typedef struct tagFAN1_INST_TACH_READINGBITS {
  union {
    struct {
      unsigned : 3;
      unsigned TACH_READING : 13;
    };
  };
} typeFAN1_INST_TACH_READINGBITS;
sfr far volatile typeFAN1_INST_TACH_READINGBITS FAN1_INST_TACH_READINGbits absolute 0x4000A08E;

 typedef struct tagFAN1_INST_DRIVER_BASE_FREQUENCYBITS {
  union {
    struct {
      unsigned PWM_BASE : 2;
      unsigned : 6;
    };
  };
} typeFAN1_INST_DRIVER_BASE_FREQUENCYBITS;
sfr far volatile typeFAN1_INST_DRIVER_BASE_FREQUENCYBITS FAN1_INST_DRIVER_BASE_FREQUENCYbits absolute 0x4000A090;

 typedef struct tagFAN1_INST_STATUSBITS {
  union {
    struct {
      unsigned FAN_STALL : 1;
      unsigned FAN_SPIN : 1;
      unsigned : 3;
      unsigned DRIVE_FAIL : 1;
      unsigned : 2;
    };
  };
} typeFAN1_INST_STATUSBITS;
sfr far volatile typeFAN1_INST_STATUSBITS FAN1_INST_STATUSbits absolute 0x4000A091;

 typedef struct tagLED0_INST_CONFIGBITS {
  union {
    struct {
      unsigned CONTROL : 2;
      unsigned CLOCK_SOURCE : 1;
      unsigned SYNCHRONIZE : 1;
      unsigned PWM_SIZE : 2;
      unsigned ENABLE_UPDATE : 1;
      unsigned RESET_ : 1;
      unsigned WDT_RELOAD : 8;
      unsigned SYMMETRY : 1;
      unsigned : 15;
    };
  };
} typeLED0_INST_CONFIGBITS;
sfr far volatile typeLED0_INST_CONFIGBITS LED0_INST_CONFIGbits absolute 0x4000B800;

 typedef struct tagLED0_INST_LIMITSBITS {
  union {
    struct {
      unsigned MINIMUM : 8;
      unsigned MAXIMUM : 8;
      unsigned : 16;
    };
  };
} typeLED0_INST_LIMITSBITS;
sfr far volatile typeLED0_INST_LIMITSBITS LED0_INST_LIMITSbits absolute 0x4000B804;

 typedef struct tagLED0_INST_DELAYBITS {
  union {
    struct {
      unsigned LOW_PULSE : 12;
      unsigned HIGH_PULSE : 12;
      unsigned : 8;
    };
  };
} typeLED0_INST_DELAYBITS;
sfr far volatile typeLED0_INST_DELAYBITS LED0_INST_DELAYbits absolute 0x4000B808;

 typedef struct tagLED0_INST_UPDATE_STEPSIZEBITS {
  union {
    struct {
      unsigned STEP0 : 4;
      unsigned STEP1 : 4;
      unsigned STEP2 : 4;
      unsigned STEP3 : 4;
      unsigned STEP4 : 4;
      unsigned STEP5 : 4;
      unsigned STEP6 : 4;
      unsigned STEP7 : 4;
    };
  };
} typeLED0_INST_UPDATE_STEPSIZEBITS;
sfr far volatile typeLED0_INST_UPDATE_STEPSIZEBITS LED0_INST_UPDATE_STEPSIZEbits absolute 0x4000B80C;

 typedef struct tagLED0_INST_UPDATE_INTERVALBITS {
  union {
    struct {
      unsigned INTERVAL0 : 4;
      unsigned INTERVAL1 : 4;
      unsigned INTERVAL2 : 4;
      unsigned INTERVAL3 : 4;
      unsigned INTERVAL4 : 4;
      unsigned INTERVAL5 : 4;
      unsigned INTERVAL6 : 4;
      unsigned INTERVAL7 : 4;
    };
  };
} typeLED0_INST_UPDATE_INTERVALBITS;
sfr far volatile typeLED0_INST_UPDATE_INTERVALBITS LED0_INST_UPDATE_INTERVALbits absolute 0x4000B810;

 typedef struct tagLED0_INST_LED_OUTPUT_DELAYBITS {
  union {
    struct {
      unsigned OUTPUT_DELAY : 8;
      unsigned : 24;
    };
  };
} typeLED0_INST_LED_OUTPUT_DELAYBITS;
sfr far volatile typeLED0_INST_LED_OUTPUT_DELAYBITS LED0_INST_LED_OUTPUT_DELAYbits absolute 0x4000B814;

 typedef struct tagLED1_INST_CONFIGBITS {
  union {
    struct {
      unsigned CONTROL : 2;
      unsigned CLOCK_SOURCE : 1;
      unsigned SYNCHRONIZE : 1;
      unsigned PWM_SIZE : 2;
      unsigned ENABLE_UPDATE : 1;
      unsigned RESET_ : 1;
      unsigned WDT_RELOAD : 8;
      unsigned SYMMETRY : 1;
      unsigned : 15;
    };
  };
} typeLED1_INST_CONFIGBITS;
sfr far volatile typeLED1_INST_CONFIGBITS LED1_INST_CONFIGbits absolute 0x4000B900;

 typedef struct tagLED1_INST_LIMITSBITS {
  union {
    struct {
      unsigned MINIMUM : 8;
      unsigned MAXIMUM : 8;
      unsigned : 16;
    };
  };
} typeLED1_INST_LIMITSBITS;
sfr far volatile typeLED1_INST_LIMITSBITS LED1_INST_LIMITSbits absolute 0x4000B904;

 typedef struct tagLED1_INST_DELAYBITS {
  union {
    struct {
      unsigned LOW_PULSE : 12;
      unsigned HIGH_PULSE : 12;
      unsigned : 8;
    };
  };
} typeLED1_INST_DELAYBITS;
sfr far volatile typeLED1_INST_DELAYBITS LED1_INST_DELAYbits absolute 0x4000B908;

 typedef struct tagLED1_INST_UPDATE_STEPSIZEBITS {
  union {
    struct {
      unsigned STEP0 : 4;
      unsigned STEP1 : 4;
      unsigned STEP2 : 4;
      unsigned STEP3 : 4;
      unsigned STEP4 : 4;
      unsigned STEP5 : 4;
      unsigned STEP6 : 4;
      unsigned STEP7 : 4;
    };
  };
} typeLED1_INST_UPDATE_STEPSIZEBITS;
sfr far volatile typeLED1_INST_UPDATE_STEPSIZEBITS LED1_INST_UPDATE_STEPSIZEbits absolute 0x4000B90C;

 typedef struct tagLED1_INST_UPDATE_INTERVALBITS {
  union {
    struct {
      unsigned INTERVAL0 : 4;
      unsigned INTERVAL1 : 4;
      unsigned INTERVAL2 : 4;
      unsigned INTERVAL3 : 4;
      unsigned INTERVAL4 : 4;
      unsigned INTERVAL5 : 4;
      unsigned INTERVAL6 : 4;
      unsigned INTERVAL7 : 4;
    };
  };
} typeLED1_INST_UPDATE_INTERVALBITS;
sfr far volatile typeLED1_INST_UPDATE_INTERVALBITS LED1_INST_UPDATE_INTERVALbits absolute 0x4000B910;

 typedef struct tagLED1_INST_LED_OUTPUT_DELAYBITS {
  union {
    struct {
      unsigned OUTPUT_DELAY : 8;
      unsigned : 24;
    };
  };
} typeLED1_INST_LED_OUTPUT_DELAYBITS;
sfr far volatile typeLED1_INST_LED_OUTPUT_DELAYBITS LED1_INST_LED_OUTPUT_DELAYbits absolute 0x4000B914;

 typedef struct tagLED2_INST_CONFIGBITS {
  union {
    struct {
      unsigned CONTROL : 2;
      unsigned CLOCK_SOURCE : 1;
      unsigned SYNCHRONIZE : 1;
      unsigned PWM_SIZE : 2;
      unsigned ENABLE_UPDATE : 1;
      unsigned RESET_ : 1;
      unsigned WDT_RELOAD : 8;
      unsigned SYMMETRY : 1;
      unsigned : 15;
    };
  };
} typeLED2_INST_CONFIGBITS;
sfr far volatile typeLED2_INST_CONFIGBITS LED2_INST_CONFIGbits absolute 0x4000BA00;

 typedef struct tagLED2_INST_LIMITSBITS {
  union {
    struct {
      unsigned MINIMUM : 8;
      unsigned MAXIMUM : 8;
      unsigned : 16;
    };
  };
} typeLED2_INST_LIMITSBITS;
sfr far volatile typeLED2_INST_LIMITSBITS LED2_INST_LIMITSbits absolute 0x4000BA04;

 typedef struct tagLED2_INST_DELAYBITS {
  union {
    struct {
      unsigned LOW_PULSE : 12;
      unsigned HIGH_PULSE : 12;
      unsigned : 8;
    };
  };
} typeLED2_INST_DELAYBITS;
sfr far volatile typeLED2_INST_DELAYBITS LED2_INST_DELAYbits absolute 0x4000BA08;

 typedef struct tagLED2_INST_UPDATE_STEPSIZEBITS {
  union {
    struct {
      unsigned STEP0 : 4;
      unsigned STEP1 : 4;
      unsigned STEP2 : 4;
      unsigned STEP3 : 4;
      unsigned STEP4 : 4;
      unsigned STEP5 : 4;
      unsigned STEP6 : 4;
      unsigned STEP7 : 4;
    };
  };
} typeLED2_INST_UPDATE_STEPSIZEBITS;
sfr far volatile typeLED2_INST_UPDATE_STEPSIZEBITS LED2_INST_UPDATE_STEPSIZEbits absolute 0x4000BA0C;

 typedef struct tagLED2_INST_UPDATE_INTERVALBITS {
  union {
    struct {
      unsigned INTERVAL0 : 4;
      unsigned INTERVAL1 : 4;
      unsigned INTERVAL2 : 4;
      unsigned INTERVAL3 : 4;
      unsigned INTERVAL4 : 4;
      unsigned INTERVAL5 : 4;
      unsigned INTERVAL6 : 4;
      unsigned INTERVAL7 : 4;
    };
  };
} typeLED2_INST_UPDATE_INTERVALBITS;
sfr far volatile typeLED2_INST_UPDATE_INTERVALBITS LED2_INST_UPDATE_INTERVALbits absolute 0x4000BA10;

 typedef struct tagLED2_INST_LED_OUTPUT_DELAYBITS {
  union {
    struct {
      unsigned OUTPUT_DELAY : 8;
      unsigned : 24;
    };
  };
} typeLED2_INST_LED_OUTPUT_DELAYBITS;
sfr far volatile typeLED2_INST_LED_OUTPUT_DELAYBITS LED2_INST_LED_OUTPUT_DELAYbits absolute 0x4000BA14;

 typedef struct tagLED3_INST_CONFIGBITS {
  union {
    struct {
      unsigned CONTROL : 2;
      unsigned CLOCK_SOURCE : 1;
      unsigned SYNCHRONIZE : 1;
      unsigned PWM_SIZE : 2;
      unsigned ENABLE_UPDATE : 1;
      unsigned RESET_ : 1;
      unsigned WDT_RELOAD : 8;
      unsigned SYMMETRY : 1;
      unsigned : 15;
    };
  };
} typeLED3_INST_CONFIGBITS;
sfr far volatile typeLED3_INST_CONFIGBITS LED3_INST_CONFIGbits absolute 0x4000BB00;

 typedef struct tagLED3_INST_LIMITSBITS {
  union {
    struct {
      unsigned MINIMUM : 8;
      unsigned MAXIMUM : 8;
      unsigned : 16;
    };
  };
} typeLED3_INST_LIMITSBITS;
sfr far volatile typeLED3_INST_LIMITSBITS LED3_INST_LIMITSbits absolute 0x4000BB04;

 typedef struct tagLED3_INST_DELAYBITS {
  union {
    struct {
      unsigned LOW_PULSE : 12;
      unsigned HIGH_PULSE : 12;
      unsigned : 8;
    };
  };
} typeLED3_INST_DELAYBITS;
sfr far volatile typeLED3_INST_DELAYBITS LED3_INST_DELAYbits absolute 0x4000BB08;

 typedef struct tagLED3_INST_UPDATE_STEPSIZEBITS {
  union {
    struct {
      unsigned STEP0 : 4;
      unsigned STEP1 : 4;
      unsigned STEP2 : 4;
      unsigned STEP3 : 4;
      unsigned STEP4 : 4;
      unsigned STEP5 : 4;
      unsigned STEP6 : 4;
      unsigned STEP7 : 4;
    };
  };
} typeLED3_INST_UPDATE_STEPSIZEBITS;
sfr far volatile typeLED3_INST_UPDATE_STEPSIZEBITS LED3_INST_UPDATE_STEPSIZEbits absolute 0x4000BB0C;

 typedef struct tagLED3_INST_UPDATE_INTERVALBITS {
  union {
    struct {
      unsigned INTERVAL0 : 4;
      unsigned INTERVAL1 : 4;
      unsigned INTERVAL2 : 4;
      unsigned INTERVAL3 : 4;
      unsigned INTERVAL4 : 4;
      unsigned INTERVAL5 : 4;
      unsigned INTERVAL6 : 4;
      unsigned INTERVAL7 : 4;
    };
  };
} typeLED3_INST_UPDATE_INTERVALBITS;
sfr far volatile typeLED3_INST_UPDATE_INTERVALBITS LED3_INST_UPDATE_INTERVALbits absolute 0x4000BB10;

 typedef struct tagLED3_INST_LED_OUTPUT_DELAYBITS {
  union {
    struct {
      unsigned OUTPUT_DELAY : 8;
      unsigned : 24;
    };
  };
} typeLED3_INST_LED_OUTPUT_DELAYBITS;
sfr far volatile typeLED3_INST_LED_OUTPUT_DELAYBITS LED3_INST_LED_OUTPUT_DELAYbits absolute 0x4000BB14;

 typedef struct tagRC_ID0_INST_RC_ID_CONTROLBITS {
  union {
    struct {
      unsigned DONE : 1;
      unsigned TC : 1;
      unsigned CY_ER : 1;
      unsigned : 3;
      unsigned START : 1;
      unsigned ENABLE_ : 1;
      unsigned CLOCK_SET : 2;
      unsigned : 22;
    };
  };
} typeRC_ID0_INST_RC_ID_CONTROLBITS;
sfr far volatile typeRC_ID0_INST_RC_ID_CONTROLBITS RC_ID0_INST_RC_ID_CONTROLbits absolute 0x40001400;

 typedef struct tagRC_ID0_INST_RC_ID_DATABITS {
  union {
    struct {
      unsigned RCID_DATA : 16;
      unsigned : 16;
    };
  };
} typeRC_ID0_INST_RC_ID_DATABITS;
sfr far volatile typeRC_ID0_INST_RC_ID_DATABITS RC_ID0_INST_RC_ID_DATAbits absolute 0x40001404;

 typedef struct tagRC_ID1_INST_RC_ID_CONTROLBITS {
  union {
    struct {
      unsigned DONE : 1;
      unsigned TC : 1;
      unsigned CY_ER : 1;
      unsigned : 3;
      unsigned START : 1;
      unsigned ENABLE_ : 1;
      unsigned CLOCK_SET : 2;
      unsigned : 22;
    };
  };
} typeRC_ID1_INST_RC_ID_CONTROLBITS;
sfr far volatile typeRC_ID1_INST_RC_ID_CONTROLBITS RC_ID1_INST_RC_ID_CONTROLbits absolute 0x40001480;

 typedef struct tagRC_ID1_INST_RC_ID_DATABITS {
  union {
    struct {
      unsigned RCID_DATA : 16;
      unsigned : 16;
    };
  };
} typeRC_ID1_INST_RC_ID_DATABITS;
sfr far volatile typeRC_ID1_INST_RC_ID_DATABITS RC_ID1_INST_RC_ID_DATAbits absolute 0x40001484;

 typedef struct tagRC_ID2_INST_RC_ID_CONTROLBITS {
  union {
    struct {
      unsigned DONE : 1;
      unsigned TC : 1;
      unsigned CY_ER : 1;
      unsigned : 3;
      unsigned START : 1;
      unsigned ENABLE_ : 1;
      unsigned CLOCK_SET : 2;
      unsigned : 22;
    };
  };
} typeRC_ID2_INST_RC_ID_CONTROLBITS;
sfr far volatile typeRC_ID2_INST_RC_ID_CONTROLBITS RC_ID2_INST_RC_ID_CONTROLbits absolute 0x40001500;

 typedef struct tagRC_ID2_INST_RC_ID_DATABITS {
  union {
    struct {
      unsigned RCID_DATA : 16;
      unsigned : 16;
    };
  };
} typeRC_ID2_INST_RC_ID_DATABITS;
sfr far volatile typeRC_ID2_INST_RC_ID_DATABITS RC_ID2_INST_RC_ID_DATAbits absolute 0x40001504;

 typedef struct tagKMS_INST_KSO_CONTROLBITS {
  union {
    struct {
      unsigned SELECT : 5;
      unsigned ALL : 1;
      unsigned KSEN : 1;
      unsigned INVERT : 1;
      unsigned : 24;
    };
  };
} typeKMS_INST_KSO_CONTROLBITS;
sfr far volatile typeKMS_INST_KSO_CONTROLBITS KMS_INST_KSO_CONTROLbits absolute 0x40009C04;

 typedef struct tagSMB0_INST_CONTROLBITS {
  union {
    struct {
      unsigned ACK : 1;
      unsigned STO : 1;
      unsigned STA : 1;
      unsigned ENI : 1;
      unsigned : 2;
      unsigned ESO : 1;
      unsigned PIN : 1;
      unsigned : 24;
    };
  };
} typeSMB0_INST_CONTROLBITS;
sfr far volatile typeSMB0_INST_CONTROLBITS SMB0_INST_CONTROLbits absolute 0x40004000;

 typedef struct tagSMB0_INST_STATUSBITS {
  union {
    struct {
      unsigned NBB : 1;
      unsigned LAB : 1;
      unsigned AAS : 1;
      unsigned LRB_AD0 : 1;
      unsigned BER : 1;
      unsigned STS : 1;
      unsigned SAD : 1;
      unsigned PIN : 1;
      unsigned : 24;
    };
  };
} typeSMB0_INST_STATUSBITS;
sfr far volatile typeSMB0_INST_STATUSBITS SMB0_INST_STATUSbits absolute 0x40004000;

 typedef struct tagSMB0_INST_OWNBITS {
  union {
    struct {
      unsigned OWN_ADDRESS_1 : 7;
      unsigned : 1;
      unsigned OWN_ADDRESS_2 : 7;
      unsigned : 17;
    };
  };
} typeSMB0_INST_OWNBITS;
sfr far volatile typeSMB0_INST_OWNBITS SMB0_INST_OWNbits absolute 0x40004004;

 typedef struct tagSMB0_INST_MASTER_COMMANDBITS {
  union {
    struct {
      unsigned MRUN : 1;
      unsigned MPROCEED : 1;
      unsigned : 6;
      unsigned START0 : 1;
      unsigned STARTN : 1;
      unsigned STOP_ : 1;
      unsigned PEC_TERM : 1;
      unsigned READM : 1;
      unsigned READ_PEC : 1;
      unsigned : 2;
      unsigned WRITE_COUNT : 8;
      unsigned READ_COUNT : 8;
    };
  };
} typeSMB0_INST_MASTER_COMMANDBITS;
sfr far volatile typeSMB0_INST_MASTER_COMMANDBITS SMB0_INST_MASTER_COMMANDbits absolute 0x4000400C;

 typedef struct tagSMB0_INST_SLAVE_COMMANDBITS {
  union {
    struct {
      unsigned SRUN : 1;
      unsigned SPROCEED : 1;
      unsigned SLAVE_PEC : 1;
      unsigned : 5;
      unsigned SLAVE_WRITECOUNT : 8;
      unsigned SLAVE_READCOUNT : 8;
      unsigned : 8;
    };
  };
} typeSMB0_INST_SLAVE_COMMANDBITS;
sfr far volatile typeSMB0_INST_SLAVE_COMMANDBITS SMB0_INST_SLAVE_COMMANDbits absolute 0x40004010;

 typedef struct tagSMB0_INST_PECBITS {
  union {
    struct {
      unsigned PEC : 8;
      unsigned : 24;
    };
  };
} typeSMB0_INST_PECBITS;
sfr far volatile typeSMB0_INST_PECBITS SMB0_INST_PECbits absolute 0x40004014;

 typedef struct tagSMB0_INST_REPEATED_START_HOLD_TIMEBITS {
  union {
    struct {
      unsigned RPT_START_HOLD_TIME : 8;
      unsigned : 24;
    };
  };
} typeSMB0_INST_REPEATED_START_HOLD_TIMEBITS;
sfr far volatile typeSMB0_INST_REPEATED_START_HOLD_TIMEBITS SMB0_INST_REPEATED_START_HOLD_TIMEbits absolute 0x40004018;

 typedef struct tagSMB0_INST_COMPLETIONBITS {
  union {
    struct {
      unsigned : 2;
      unsigned DTEN : 1;
      unsigned MCEN : 1;
      unsigned SCEN : 1;
      unsigned BIDEN : 1;
      unsigned TIMERR : 1;
      unsigned : 1;
      unsigned DTO : 1;
      unsigned MCTO : 1;
      unsigned SCTO : 1;
      unsigned CHDL : 1;
      unsigned CHDH : 1;
      unsigned BER : 1;
      unsigned LAB : 1;
      unsigned : 1;
      unsigned SNAKR : 1;
      unsigned STR_ : 1;
      unsigned : 1;
      unsigned SPROT : 1;
      unsigned REPEAT_READ : 1;
      unsigned REPEAT_WRITE : 1;
      unsigned : 2;
      unsigned MNAKX : 1;
      unsigned MTR : 1;
      unsigned : 3;
      unsigned IDLE : 1;
      unsigned MDONE : 1;
      unsigned SDONE : 1;
    };
  };
} typeSMB0_INST_COMPLETIONBITS;
sfr far volatile typeSMB0_INST_COMPLETIONBITS SMB0_INST_COMPLETIONbits absolute 0x40004020;

 typedef struct tagSMB0_INST_IDLE_SCALINGBITS {
  union {
    struct {
      unsigned FAIR_BUS_IDLE_MIN : 12;
      unsigned : 4;
      unsigned FAIR_IDLE_DELAY : 12;
      unsigned : 4;
    };
  };
} typeSMB0_INST_IDLE_SCALINGBITS;
sfr far volatile typeSMB0_INST_IDLE_SCALINGBITS SMB0_INST_IDLE_SCALINGbits absolute 0x40004024;

 typedef struct tagSMB0_INST_CONFIGURATIONBITS {
  union {
    struct {
      unsigned PORT_SEL : 4;
      unsigned TCEN : 1;
      unsigned SLOW_CLOCK : 1;
      unsigned TEST : 1;
      unsigned PECEN : 1;
      unsigned FEN : 1;
      unsigned RESET_ : 1;
      unsigned ENAB : 1;
      unsigned DSA : 1;
      unsigned FAIR : 1;
      unsigned TEST0 : 1;
      unsigned GC_DIS : 1;
      unsigned : 1;
      unsigned FLUSH_SXBUF : 1;
      unsigned FLUSH_SRBUF : 1;
      unsigned FLUSH_MXBUF : 1;
      unsigned FLUSH_MRBUF : 1;
      unsigned : 8;
      unsigned EN_AAS : 1;
      unsigned ENIDI : 1;
      unsigned ENMI : 1;
      unsigned ENSI : 1;
    };
  };
} typeSMB0_INST_CONFIGURATIONBITS;
sfr far volatile typeSMB0_INST_CONFIGURATIONBITS SMB0_INST_CONFIGURATIONbits absolute 0x40004028;

 typedef struct tagSMB0_INST_BUS_CLOCKBITS {
  union {
    struct {
      unsigned LOW_PERIOD : 8;
      unsigned HIGH_PERIOD : 8;
      unsigned : 16;
    };
  };
} typeSMB0_INST_BUS_CLOCKBITS;
sfr far volatile typeSMB0_INST_BUS_CLOCKBITS SMB0_INST_BUS_CLOCKbits absolute 0x4000402C;

 typedef struct tagSMB0_INST_BLOCK_IDBITS {
  union {
    struct {
      unsigned ID : 8;
    };
  };
} typeSMB0_INST_BLOCK_IDBITS;
sfr far volatile typeSMB0_INST_BLOCK_IDBITS SMB0_INST_BLOCK_IDbits absolute 0x40004030;

 typedef struct tagSMB0_INST_REVISIONBITS {
  union {
    struct {
      unsigned REVISION : 8;
    };
  };
} typeSMB0_INST_REVISIONBITS;
sfr far volatile typeSMB0_INST_REVISIONBITS SMB0_INST_REVISIONbits absolute 0x40004034;

 typedef struct tagSMB0_INST_BIT_BANG_CONTROLBITS {
  union {
    struct {
      unsigned BBEN : 1;
      unsigned CLDIR : 1;
      unsigned DADIR : 1;
      unsigned BBCLK : 1;
      unsigned BBDAT : 1;
      unsigned BBCLKI : 1;
      unsigned BBDATI : 1;
      unsigned : 25;
    };
  };
} typeSMB0_INST_BIT_BANG_CONTROLBITS;
sfr far volatile typeSMB0_INST_BIT_BANG_CONTROLBITS SMB0_INST_BIT_BANG_CONTROLbits absolute 0x40004038;

 typedef struct tagSMB0_INST_TESTBITS {
  union {
    struct {
      unsigned TEST : 8;
    };
  };
} typeSMB0_INST_TESTBITS;
sfr far volatile typeSMB0_INST_TESTBITS SMB0_INST_TESTbits absolute 0x4000403C;

 typedef struct tagSMB0_INST_DATA_TIMINGBITS {
  union {
    struct {
      unsigned DATA_HOLD : 8;
      unsigned RESTART_SETUP : 8;
      unsigned STOP_SETUP : 8;
      unsigned FIRST_START_HOLD : 8;
    };
  };
} typeSMB0_INST_DATA_TIMINGBITS;
sfr far volatile typeSMB0_INST_DATA_TIMINGBITS SMB0_INST_DATA_TIMINGbits absolute 0x40004040;

 typedef struct tagSMB0_INST_TIME_OUT_SCALINGBITS {
  union {
    struct {
      unsigned CLOCK_HIGH_TIME_OUT : 8;
      unsigned SLAVE_CUM_TIME_OUT : 8;
      unsigned MASTER_CUM_TIME_OUT : 8;
      unsigned BUS_IDLE_MIN : 8;
    };
  };
} typeSMB0_INST_TIME_OUT_SCALINGBITS;
sfr far volatile typeSMB0_INST_TIME_OUT_SCALINGBITS SMB0_INST_TIME_OUT_SCALINGbits absolute 0x40004044;

 typedef struct tagSMB0_INST_SLAVE_TRANSMIT_BUFFERBITS {
  union {
    struct {
      unsigned SLAVE_TRANSMIT_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB0_INST_SLAVE_TRANSMIT_BUFFERBITS;
sfr far volatile typeSMB0_INST_SLAVE_TRANSMIT_BUFFERBITS SMB0_INST_SLAVE_TRANSMIT_BUFFERbits absolute 0x40004048;

 typedef struct tagSMB0_INST_SLAVE_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned SLAVE_RECEIVE_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB0_INST_SLAVE_RECEIVE_BUFFERBITS;
sfr far volatile typeSMB0_INST_SLAVE_RECEIVE_BUFFERBITS SMB0_INST_SLAVE_RECEIVE_BUFFERbits absolute 0x4000404C;

 typedef struct tagSMB0_INST_MASTER_TRANSMIT_BUFERBITS {
  union {
    struct {
      unsigned MASTER_TRANSMIT_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB0_INST_MASTER_TRANSMIT_BUFERBITS;
sfr far volatile typeSMB0_INST_MASTER_TRANSMIT_BUFERBITS SMB0_INST_MASTER_TRANSMIT_BUFERbits absolute 0x40004050;

 typedef struct tagSMB0_INST_MASTER_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned MASTER_RECEIVE_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB0_INST_MASTER_RECEIVE_BUFFERBITS;
sfr far volatile typeSMB0_INST_MASTER_RECEIVE_BUFFERBITS SMB0_INST_MASTER_RECEIVE_BUFFERbits absolute 0x40004054;

 typedef struct tagSMB0_INST_WAKE_STATUSBITS {
  union {
    struct {
      unsigned START_BIT_DETECTION : 1;
      unsigned : 31;
    };
  };
} typeSMB0_INST_WAKE_STATUSBITS;
sfr far volatile typeSMB0_INST_WAKE_STATUSBITS SMB0_INST_WAKE_STATUSbits absolute 0x40004060;

 typedef struct tagSMB0_INST_WAKE_ENABLEBITS {
  union {
    struct {
      unsigned START_DETECT_INT_EN : 1;
      unsigned : 31;
    };
  };
} typeSMB0_INST_WAKE_ENABLEBITS;
sfr far volatile typeSMB0_INST_WAKE_ENABLEBITS SMB0_INST_WAKE_ENABLEbits absolute 0x40004064;

 typedef struct tagSMB1_INST_CONTROLBITS {
  union {
    struct {
      unsigned ACK : 1;
      unsigned STO : 1;
      unsigned STA : 1;
      unsigned ENI : 1;
      unsigned : 2;
      unsigned ESO : 1;
      unsigned PIN : 1;
      unsigned : 24;
    };
  };
} typeSMB1_INST_CONTROLBITS;
sfr far volatile typeSMB1_INST_CONTROLBITS SMB1_INST_CONTROLbits absolute 0x40004400;

 typedef struct tagSMB1_INST_STATUSBITS {
  union {
    struct {
      unsigned NBB : 1;
      unsigned LAB : 1;
      unsigned AAS : 1;
      unsigned LRB_AD0 : 1;
      unsigned BER : 1;
      unsigned STS : 1;
      unsigned SAD : 1;
      unsigned PIN : 1;
      unsigned : 24;
    };
  };
} typeSMB1_INST_STATUSBITS;
sfr far volatile typeSMB1_INST_STATUSBITS SMB1_INST_STATUSbits absolute 0x40004400;

 typedef struct tagSMB1_INST_OWNBITS {
  union {
    struct {
      unsigned OWN_ADDRESS_1 : 7;
      unsigned : 1;
      unsigned OWN_ADDRESS_2 : 7;
      unsigned : 17;
    };
  };
} typeSMB1_INST_OWNBITS;
sfr far volatile typeSMB1_INST_OWNBITS SMB1_INST_OWNbits absolute 0x40004404;

 typedef struct tagSMB1_INST_MASTER_COMMANDBITS {
  union {
    struct {
      unsigned MRUN : 1;
      unsigned MPROCEED : 1;
      unsigned : 6;
      unsigned START0 : 1;
      unsigned STARTN : 1;
      unsigned STOP_ : 1;
      unsigned PEC_TERM : 1;
      unsigned READM : 1;
      unsigned READ_PEC : 1;
      unsigned : 2;
      unsigned WRITE_COUNT : 8;
      unsigned READ_COUNT : 8;
    };
  };
} typeSMB1_INST_MASTER_COMMANDBITS;
sfr far volatile typeSMB1_INST_MASTER_COMMANDBITS SMB1_INST_MASTER_COMMANDbits absolute 0x4000440C;

 typedef struct tagSMB1_INST_SLAVE_COMMANDBITS {
  union {
    struct {
      unsigned SRUN : 1;
      unsigned SPROCEED : 1;
      unsigned SLAVE_PEC : 1;
      unsigned : 5;
      unsigned SLAVE_WRITECOUNT : 8;
      unsigned SLAVE_READCOUNT : 8;
      unsigned : 8;
    };
  };
} typeSMB1_INST_SLAVE_COMMANDBITS;
sfr far volatile typeSMB1_INST_SLAVE_COMMANDBITS SMB1_INST_SLAVE_COMMANDbits absolute 0x40004410;

 typedef struct tagSMB1_INST_PECBITS {
  union {
    struct {
      unsigned PEC : 8;
      unsigned : 24;
    };
  };
} typeSMB1_INST_PECBITS;
sfr far volatile typeSMB1_INST_PECBITS SMB1_INST_PECbits absolute 0x40004414;

 typedef struct tagSMB1_INST_REPEATED_START_HOLD_TIMEBITS {
  union {
    struct {
      unsigned RPT_START_HOLD_TIME : 8;
      unsigned : 24;
    };
  };
} typeSMB1_INST_REPEATED_START_HOLD_TIMEBITS;
sfr far volatile typeSMB1_INST_REPEATED_START_HOLD_TIMEBITS SMB1_INST_REPEATED_START_HOLD_TIMEbits absolute 0x40004418;

 typedef struct tagSMB1_INST_COMPLETIONBITS {
  union {
    struct {
      unsigned : 2;
      unsigned DTEN : 1;
      unsigned MCEN : 1;
      unsigned SCEN : 1;
      unsigned BIDEN : 1;
      unsigned TIMERR : 1;
      unsigned : 1;
      unsigned DTO : 1;
      unsigned MCTO : 1;
      unsigned SCTO : 1;
      unsigned CHDL : 1;
      unsigned CHDH : 1;
      unsigned BER : 1;
      unsigned LAB : 1;
      unsigned : 1;
      unsigned SNAKR : 1;
      unsigned STR_ : 1;
      unsigned : 1;
      unsigned SPROT : 1;
      unsigned REPEAT_READ : 1;
      unsigned REPEAT_WRITE : 1;
      unsigned : 2;
      unsigned MNAKX : 1;
      unsigned MTR : 1;
      unsigned : 3;
      unsigned IDLE : 1;
      unsigned MDONE : 1;
      unsigned SDONE : 1;
    };
  };
} typeSMB1_INST_COMPLETIONBITS;
sfr far volatile typeSMB1_INST_COMPLETIONBITS SMB1_INST_COMPLETIONbits absolute 0x40004420;

 typedef struct tagSMB1_INST_IDLE_SCALINGBITS {
  union {
    struct {
      unsigned FAIR_BUS_IDLE_MIN : 12;
      unsigned : 4;
      unsigned FAIR_IDLE_DELAY : 12;
      unsigned : 4;
    };
  };
} typeSMB1_INST_IDLE_SCALINGBITS;
sfr far volatile typeSMB1_INST_IDLE_SCALINGBITS SMB1_INST_IDLE_SCALINGbits absolute 0x40004424;

 typedef struct tagSMB1_INST_CONFIGURATIONBITS {
  union {
    struct {
      unsigned PORT_SEL : 4;
      unsigned TCEN : 1;
      unsigned SLOW_CLOCK : 1;
      unsigned TEST : 1;
      unsigned PECEN : 1;
      unsigned FEN : 1;
      unsigned RESET_ : 1;
      unsigned ENAB : 1;
      unsigned DSA : 1;
      unsigned FAIR : 1;
      unsigned TEST0 : 1;
      unsigned GC_DIS : 1;
      unsigned : 1;
      unsigned FLUSH_SXBUF : 1;
      unsigned FLUSH_SRBUF : 1;
      unsigned FLUSH_MXBUF : 1;
      unsigned FLUSH_MRBUF : 1;
      unsigned : 8;
      unsigned EN_AAS : 1;
      unsigned ENIDI : 1;
      unsigned ENMI : 1;
      unsigned ENSI : 1;
    };
  };
} typeSMB1_INST_CONFIGURATIONBITS;
sfr far volatile typeSMB1_INST_CONFIGURATIONBITS SMB1_INST_CONFIGURATIONbits absolute 0x40004428;

 typedef struct tagSMB1_INST_BUS_CLOCKBITS {
  union {
    struct {
      unsigned LOW_PERIOD : 8;
      unsigned HIGH_PERIOD : 8;
      unsigned : 16;
    };
  };
} typeSMB1_INST_BUS_CLOCKBITS;
sfr far volatile typeSMB1_INST_BUS_CLOCKBITS SMB1_INST_BUS_CLOCKbits absolute 0x4000442C;

 typedef struct tagSMB1_INST_BLOCK_IDBITS {
  union {
    struct {
      unsigned ID : 8;
    };
  };
} typeSMB1_INST_BLOCK_IDBITS;
sfr far volatile typeSMB1_INST_BLOCK_IDBITS SMB1_INST_BLOCK_IDbits absolute 0x40004430;

 typedef struct tagSMB1_INST_REVISIONBITS {
  union {
    struct {
      unsigned REVISION : 8;
    };
  };
} typeSMB1_INST_REVISIONBITS;
sfr far volatile typeSMB1_INST_REVISIONBITS SMB1_INST_REVISIONbits absolute 0x40004434;

 typedef struct tagSMB1_INST_BIT_BANG_CONTROLBITS {
  union {
    struct {
      unsigned BBEN : 1;
      unsigned CLDIR : 1;
      unsigned DADIR : 1;
      unsigned BBCLK : 1;
      unsigned BBDAT : 1;
      unsigned BBCLKI : 1;
      unsigned BBDATI : 1;
      unsigned : 25;
    };
  };
} typeSMB1_INST_BIT_BANG_CONTROLBITS;
sfr far volatile typeSMB1_INST_BIT_BANG_CONTROLBITS SMB1_INST_BIT_BANG_CONTROLbits absolute 0x40004438;

 typedef struct tagSMB1_INST_TESTBITS {
  union {
    struct {
      unsigned TEST : 8;
    };
  };
} typeSMB1_INST_TESTBITS;
sfr far volatile typeSMB1_INST_TESTBITS SMB1_INST_TESTbits absolute 0x4000443C;

 typedef struct tagSMB1_INST_DATA_TIMINGBITS {
  union {
    struct {
      unsigned DATA_HOLD : 8;
      unsigned RESTART_SETUP : 8;
      unsigned STOP_SETUP : 8;
      unsigned FIRST_START_HOLD : 8;
    };
  };
} typeSMB1_INST_DATA_TIMINGBITS;
sfr far volatile typeSMB1_INST_DATA_TIMINGBITS SMB1_INST_DATA_TIMINGbits absolute 0x40004440;

 typedef struct tagSMB1_INST_TIME_OUT_SCALINGBITS {
  union {
    struct {
      unsigned CLOCK_HIGH_TIME_OUT : 8;
      unsigned SLAVE_CUM_TIME_OUT : 8;
      unsigned MASTER_CUM_TIME_OUT : 8;
      unsigned BUS_IDLE_MIN : 8;
    };
  };
} typeSMB1_INST_TIME_OUT_SCALINGBITS;
sfr far volatile typeSMB1_INST_TIME_OUT_SCALINGBITS SMB1_INST_TIME_OUT_SCALINGbits absolute 0x40004444;

 typedef struct tagSMB1_INST_SLAVE_TRANSMIT_BUFFERBITS {
  union {
    struct {
      unsigned SLAVE_TRANSMIT_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB1_INST_SLAVE_TRANSMIT_BUFFERBITS;
sfr far volatile typeSMB1_INST_SLAVE_TRANSMIT_BUFFERBITS SMB1_INST_SLAVE_TRANSMIT_BUFFERbits absolute 0x40004448;

 typedef struct tagSMB1_INST_SLAVE_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned SLAVE_RECEIVE_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB1_INST_SLAVE_RECEIVE_BUFFERBITS;
sfr far volatile typeSMB1_INST_SLAVE_RECEIVE_BUFFERBITS SMB1_INST_SLAVE_RECEIVE_BUFFERbits absolute 0x4000444C;

 typedef struct tagSMB1_INST_MASTER_TRANSMIT_BUFERBITS {
  union {
    struct {
      unsigned MASTER_TRANSMIT_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB1_INST_MASTER_TRANSMIT_BUFERBITS;
sfr far volatile typeSMB1_INST_MASTER_TRANSMIT_BUFERBITS SMB1_INST_MASTER_TRANSMIT_BUFERbits absolute 0x40004450;

 typedef struct tagSMB1_INST_MASTER_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned MASTER_RECEIVE_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB1_INST_MASTER_RECEIVE_BUFFERBITS;
sfr far volatile typeSMB1_INST_MASTER_RECEIVE_BUFFERBITS SMB1_INST_MASTER_RECEIVE_BUFFERbits absolute 0x40004454;

 typedef struct tagSMB1_INST_WAKE_STATUSBITS {
  union {
    struct {
      unsigned START_BIT_DETECTION : 1;
      unsigned : 31;
    };
  };
} typeSMB1_INST_WAKE_STATUSBITS;
sfr far volatile typeSMB1_INST_WAKE_STATUSBITS SMB1_INST_WAKE_STATUSbits absolute 0x40004460;

 typedef struct tagSMB1_INST_WAKE_ENABLEBITS {
  union {
    struct {
      unsigned START_DETECT_INT_EN : 1;
      unsigned : 31;
    };
  };
} typeSMB1_INST_WAKE_ENABLEBITS;
sfr far volatile typeSMB1_INST_WAKE_ENABLEBITS SMB1_INST_WAKE_ENABLEbits absolute 0x40004464;

 typedef struct tagSMB2_INST_CONTROLBITS {
  union {
    struct {
      unsigned ACK : 1;
      unsigned STO : 1;
      unsigned STA : 1;
      unsigned ENI : 1;
      unsigned : 2;
      unsigned ESO : 1;
      unsigned PIN : 1;
      unsigned : 24;
    };
  };
} typeSMB2_INST_CONTROLBITS;
sfr far volatile typeSMB2_INST_CONTROLBITS SMB2_INST_CONTROLbits absolute 0x40004800;

 typedef struct tagSMB2_INST_STATUSBITS {
  union {
    struct {
      unsigned NBB : 1;
      unsigned LAB : 1;
      unsigned AAS : 1;
      unsigned LRB_AD0 : 1;
      unsigned BER : 1;
      unsigned STS : 1;
      unsigned SAD : 1;
      unsigned PIN : 1;
      unsigned : 24;
    };
  };
} typeSMB2_INST_STATUSBITS;
sfr far volatile typeSMB2_INST_STATUSBITS SMB2_INST_STATUSbits absolute 0x40004800;

 typedef struct tagSMB2_INST_OWNBITS {
  union {
    struct {
      unsigned OWN_ADDRESS_1 : 7;
      unsigned : 1;
      unsigned OWN_ADDRESS_2 : 7;
      unsigned : 17;
    };
  };
} typeSMB2_INST_OWNBITS;
sfr far volatile typeSMB2_INST_OWNBITS SMB2_INST_OWNbits absolute 0x40004804;

 typedef struct tagSMB2_INST_MASTER_COMMANDBITS {
  union {
    struct {
      unsigned MRUN : 1;
      unsigned MPROCEED : 1;
      unsigned : 6;
      unsigned START0 : 1;
      unsigned STARTN : 1;
      unsigned STOP_ : 1;
      unsigned PEC_TERM : 1;
      unsigned READM : 1;
      unsigned READ_PEC : 1;
      unsigned : 2;
      unsigned WRITE_COUNT : 8;
      unsigned READ_COUNT : 8;
    };
  };
} typeSMB2_INST_MASTER_COMMANDBITS;
sfr far volatile typeSMB2_INST_MASTER_COMMANDBITS SMB2_INST_MASTER_COMMANDbits absolute 0x4000480C;

 typedef struct tagSMB2_INST_SLAVE_COMMANDBITS {
  union {
    struct {
      unsigned SRUN : 1;
      unsigned SPROCEED : 1;
      unsigned SLAVE_PEC : 1;
      unsigned : 5;
      unsigned SLAVE_WRITECOUNT : 8;
      unsigned SLAVE_READCOUNT : 8;
      unsigned : 8;
    };
  };
} typeSMB2_INST_SLAVE_COMMANDBITS;
sfr far volatile typeSMB2_INST_SLAVE_COMMANDBITS SMB2_INST_SLAVE_COMMANDbits absolute 0x40004810;

 typedef struct tagSMB2_INST_PECBITS {
  union {
    struct {
      unsigned PEC : 8;
      unsigned : 24;
    };
  };
} typeSMB2_INST_PECBITS;
sfr far volatile typeSMB2_INST_PECBITS SMB2_INST_PECbits absolute 0x40004814;

 typedef struct tagSMB2_INST_REPEATED_START_HOLD_TIMEBITS {
  union {
    struct {
      unsigned RPT_START_HOLD_TIME : 8;
      unsigned : 24;
    };
  };
} typeSMB2_INST_REPEATED_START_HOLD_TIMEBITS;
sfr far volatile typeSMB2_INST_REPEATED_START_HOLD_TIMEBITS SMB2_INST_REPEATED_START_HOLD_TIMEbits absolute 0x40004818;

 typedef struct tagSMB2_INST_COMPLETIONBITS {
  union {
    struct {
      unsigned : 2;
      unsigned DTEN : 1;
      unsigned MCEN : 1;
      unsigned SCEN : 1;
      unsigned BIDEN : 1;
      unsigned TIMERR : 1;
      unsigned : 1;
      unsigned DTO : 1;
      unsigned MCTO : 1;
      unsigned SCTO : 1;
      unsigned CHDL : 1;
      unsigned CHDH : 1;
      unsigned BER : 1;
      unsigned LAB : 1;
      unsigned : 1;
      unsigned SNAKR : 1;
      unsigned STR_ : 1;
      unsigned : 1;
      unsigned SPROT : 1;
      unsigned REPEAT_READ : 1;
      unsigned REPEAT_WRITE : 1;
      unsigned : 2;
      unsigned MNAKX : 1;
      unsigned MTR : 1;
      unsigned : 3;
      unsigned IDLE : 1;
      unsigned MDONE : 1;
      unsigned SDONE : 1;
    };
  };
} typeSMB2_INST_COMPLETIONBITS;
sfr far volatile typeSMB2_INST_COMPLETIONBITS SMB2_INST_COMPLETIONbits absolute 0x40004820;

 typedef struct tagSMB2_INST_IDLE_SCALINGBITS {
  union {
    struct {
      unsigned FAIR_BUS_IDLE_MIN : 12;
      unsigned : 4;
      unsigned FAIR_IDLE_DELAY : 12;
      unsigned : 4;
    };
  };
} typeSMB2_INST_IDLE_SCALINGBITS;
sfr far volatile typeSMB2_INST_IDLE_SCALINGBITS SMB2_INST_IDLE_SCALINGbits absolute 0x40004824;

 typedef struct tagSMB2_INST_CONFIGURATIONBITS {
  union {
    struct {
      unsigned PORT_SEL : 4;
      unsigned TCEN : 1;
      unsigned SLOW_CLOCK : 1;
      unsigned TEST : 1;
      unsigned PECEN : 1;
      unsigned FEN : 1;
      unsigned RESET_ : 1;
      unsigned ENAB : 1;
      unsigned DSA : 1;
      unsigned FAIR : 1;
      unsigned TEST0 : 1;
      unsigned GC_DIS : 1;
      unsigned : 1;
      unsigned FLUSH_SXBUF : 1;
      unsigned FLUSH_SRBUF : 1;
      unsigned FLUSH_MXBUF : 1;
      unsigned FLUSH_MRBUF : 1;
      unsigned : 8;
      unsigned EN_AAS : 1;
      unsigned ENIDI : 1;
      unsigned ENMI : 1;
      unsigned ENSI : 1;
    };
  };
} typeSMB2_INST_CONFIGURATIONBITS;
sfr far volatile typeSMB2_INST_CONFIGURATIONBITS SMB2_INST_CONFIGURATIONbits absolute 0x40004828;

 typedef struct tagSMB2_INST_BUS_CLOCKBITS {
  union {
    struct {
      unsigned LOW_PERIOD : 8;
      unsigned HIGH_PERIOD : 8;
      unsigned : 16;
    };
  };
} typeSMB2_INST_BUS_CLOCKBITS;
sfr far volatile typeSMB2_INST_BUS_CLOCKBITS SMB2_INST_BUS_CLOCKbits absolute 0x4000482C;

 typedef struct tagSMB2_INST_BLOCK_IDBITS {
  union {
    struct {
      unsigned ID : 8;
    };
  };
} typeSMB2_INST_BLOCK_IDBITS;
sfr far volatile typeSMB2_INST_BLOCK_IDBITS SMB2_INST_BLOCK_IDbits absolute 0x40004830;

 typedef struct tagSMB2_INST_REVISIONBITS {
  union {
    struct {
      unsigned REVISION : 8;
    };
  };
} typeSMB2_INST_REVISIONBITS;
sfr far volatile typeSMB2_INST_REVISIONBITS SMB2_INST_REVISIONbits absolute 0x40004834;

 typedef struct tagSMB2_INST_BIT_BANG_CONTROLBITS {
  union {
    struct {
      unsigned BBEN : 1;
      unsigned CLDIR : 1;
      unsigned DADIR : 1;
      unsigned BBCLK : 1;
      unsigned BBDAT : 1;
      unsigned BBCLKI : 1;
      unsigned BBDATI : 1;
      unsigned : 25;
    };
  };
} typeSMB2_INST_BIT_BANG_CONTROLBITS;
sfr far volatile typeSMB2_INST_BIT_BANG_CONTROLBITS SMB2_INST_BIT_BANG_CONTROLbits absolute 0x40004838;

 typedef struct tagSMB2_INST_TESTBITS {
  union {
    struct {
      unsigned TEST : 8;
    };
  };
} typeSMB2_INST_TESTBITS;
sfr far volatile typeSMB2_INST_TESTBITS SMB2_INST_TESTbits absolute 0x4000483C;

 typedef struct tagSMB2_INST_DATA_TIMINGBITS {
  union {
    struct {
      unsigned DATA_HOLD : 8;
      unsigned RESTART_SETUP : 8;
      unsigned STOP_SETUP : 8;
      unsigned FIRST_START_HOLD : 8;
    };
  };
} typeSMB2_INST_DATA_TIMINGBITS;
sfr far volatile typeSMB2_INST_DATA_TIMINGBITS SMB2_INST_DATA_TIMINGbits absolute 0x40004840;

 typedef struct tagSMB2_INST_TIME_OUT_SCALINGBITS {
  union {
    struct {
      unsigned CLOCK_HIGH_TIME_OUT : 8;
      unsigned SLAVE_CUM_TIME_OUT : 8;
      unsigned MASTER_CUM_TIME_OUT : 8;
      unsigned BUS_IDLE_MIN : 8;
    };
  };
} typeSMB2_INST_TIME_OUT_SCALINGBITS;
sfr far volatile typeSMB2_INST_TIME_OUT_SCALINGBITS SMB2_INST_TIME_OUT_SCALINGbits absolute 0x40004844;

 typedef struct tagSMB2_INST_SLAVE_TRANSMIT_BUFFERBITS {
  union {
    struct {
      unsigned SLAVE_TRANSMIT_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB2_INST_SLAVE_TRANSMIT_BUFFERBITS;
sfr far volatile typeSMB2_INST_SLAVE_TRANSMIT_BUFFERBITS SMB2_INST_SLAVE_TRANSMIT_BUFFERbits absolute 0x40004848;

 typedef struct tagSMB2_INST_SLAVE_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned SLAVE_RECEIVE_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB2_INST_SLAVE_RECEIVE_BUFFERBITS;
sfr far volatile typeSMB2_INST_SLAVE_RECEIVE_BUFFERBITS SMB2_INST_SLAVE_RECEIVE_BUFFERbits absolute 0x4000484C;

 typedef struct tagSMB2_INST_MASTER_TRANSMIT_BUFERBITS {
  union {
    struct {
      unsigned MASTER_TRANSMIT_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB2_INST_MASTER_TRANSMIT_BUFERBITS;
sfr far volatile typeSMB2_INST_MASTER_TRANSMIT_BUFERBITS SMB2_INST_MASTER_TRANSMIT_BUFERbits absolute 0x40004850;

 typedef struct tagSMB2_INST_MASTER_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned MASTER_RECEIVE_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB2_INST_MASTER_RECEIVE_BUFFERBITS;
sfr far volatile typeSMB2_INST_MASTER_RECEIVE_BUFFERBITS SMB2_INST_MASTER_RECEIVE_BUFFERbits absolute 0x40004854;

 typedef struct tagSMB2_INST_WAKE_STATUSBITS {
  union {
    struct {
      unsigned START_BIT_DETECTION : 1;
      unsigned : 31;
    };
  };
} typeSMB2_INST_WAKE_STATUSBITS;
sfr far volatile typeSMB2_INST_WAKE_STATUSBITS SMB2_INST_WAKE_STATUSbits absolute 0x40004860;

 typedef struct tagSMB2_INST_WAKE_ENABLEBITS {
  union {
    struct {
      unsigned START_DETECT_INT_EN : 1;
      unsigned : 31;
    };
  };
} typeSMB2_INST_WAKE_ENABLEBITS;
sfr far volatile typeSMB2_INST_WAKE_ENABLEBITS SMB2_INST_WAKE_ENABLEbits absolute 0x40004864;

 typedef struct tagSMB3_INST_CONTROLBITS {
  union {
    struct {
      unsigned ACK : 1;
      unsigned STO : 1;
      unsigned STA : 1;
      unsigned ENI : 1;
      unsigned : 2;
      unsigned ESO : 1;
      unsigned PIN : 1;
      unsigned : 24;
    };
  };
} typeSMB3_INST_CONTROLBITS;
sfr far volatile typeSMB3_INST_CONTROLBITS SMB3_INST_CONTROLbits absolute 0x40004C00;

 typedef struct tagSMB3_INST_STATUSBITS {
  union {
    struct {
      unsigned NBB : 1;
      unsigned LAB : 1;
      unsigned AAS : 1;
      unsigned LRB_AD0 : 1;
      unsigned BER : 1;
      unsigned STS : 1;
      unsigned SAD : 1;
      unsigned PIN : 1;
      unsigned : 24;
    };
  };
} typeSMB3_INST_STATUSBITS;
sfr far volatile typeSMB3_INST_STATUSBITS SMB3_INST_STATUSbits absolute 0x40004C00;

 typedef struct tagSMB3_INST_OWNBITS {
  union {
    struct {
      unsigned OWN_ADDRESS_1 : 7;
      unsigned : 1;
      unsigned OWN_ADDRESS_2 : 7;
      unsigned : 17;
    };
  };
} typeSMB3_INST_OWNBITS;
sfr far volatile typeSMB3_INST_OWNBITS SMB3_INST_OWNbits absolute 0x40004C04;

 typedef struct tagSMB3_INST_MASTER_COMMANDBITS {
  union {
    struct {
      unsigned MRUN : 1;
      unsigned MPROCEED : 1;
      unsigned : 6;
      unsigned START0 : 1;
      unsigned STARTN : 1;
      unsigned STOP_ : 1;
      unsigned PEC_TERM : 1;
      unsigned READM : 1;
      unsigned READ_PEC : 1;
      unsigned : 2;
      unsigned WRITE_COUNT : 8;
      unsigned READ_COUNT : 8;
    };
  };
} typeSMB3_INST_MASTER_COMMANDBITS;
sfr far volatile typeSMB3_INST_MASTER_COMMANDBITS SMB3_INST_MASTER_COMMANDbits absolute 0x40004C0C;

 typedef struct tagSMB3_INST_SLAVE_COMMANDBITS {
  union {
    struct {
      unsigned SRUN : 1;
      unsigned SPROCEED : 1;
      unsigned SLAVE_PEC : 1;
      unsigned : 5;
      unsigned SLAVE_WRITECOUNT : 8;
      unsigned SLAVE_READCOUNT : 8;
      unsigned : 8;
    };
  };
} typeSMB3_INST_SLAVE_COMMANDBITS;
sfr far volatile typeSMB3_INST_SLAVE_COMMANDBITS SMB3_INST_SLAVE_COMMANDbits absolute 0x40004C10;

 typedef struct tagSMB3_INST_PECBITS {
  union {
    struct {
      unsigned PEC : 8;
      unsigned : 24;
    };
  };
} typeSMB3_INST_PECBITS;
sfr far volatile typeSMB3_INST_PECBITS SMB3_INST_PECbits absolute 0x40004C14;

 typedef struct tagSMB3_INST_REPEATED_START_HOLD_TIMEBITS {
  union {
    struct {
      unsigned RPT_START_HOLD_TIME : 8;
      unsigned : 24;
    };
  };
} typeSMB3_INST_REPEATED_START_HOLD_TIMEBITS;
sfr far volatile typeSMB3_INST_REPEATED_START_HOLD_TIMEBITS SMB3_INST_REPEATED_START_HOLD_TIMEbits absolute 0x40004C18;

 typedef struct tagSMB3_INST_COMPLETIONBITS {
  union {
    struct {
      unsigned : 2;
      unsigned DTEN : 1;
      unsigned MCEN : 1;
      unsigned SCEN : 1;
      unsigned BIDEN : 1;
      unsigned TIMERR : 1;
      unsigned : 1;
      unsigned DTO : 1;
      unsigned MCTO : 1;
      unsigned SCTO : 1;
      unsigned CHDL : 1;
      unsigned CHDH : 1;
      unsigned BER : 1;
      unsigned LAB : 1;
      unsigned : 1;
      unsigned SNAKR : 1;
      unsigned STR_ : 1;
      unsigned : 1;
      unsigned SPROT : 1;
      unsigned REPEAT_READ : 1;
      unsigned REPEAT_WRITE : 1;
      unsigned : 2;
      unsigned MNAKX : 1;
      unsigned MTR : 1;
      unsigned : 3;
      unsigned IDLE : 1;
      unsigned MDONE : 1;
      unsigned SDONE : 1;
    };
  };
} typeSMB3_INST_COMPLETIONBITS;
sfr far volatile typeSMB3_INST_COMPLETIONBITS SMB3_INST_COMPLETIONbits absolute 0x40004C20;

 typedef struct tagSMB3_INST_IDLE_SCALINGBITS {
  union {
    struct {
      unsigned FAIR_BUS_IDLE_MIN : 12;
      unsigned : 4;
      unsigned FAIR_IDLE_DELAY : 12;
      unsigned : 4;
    };
  };
} typeSMB3_INST_IDLE_SCALINGBITS;
sfr far volatile typeSMB3_INST_IDLE_SCALINGBITS SMB3_INST_IDLE_SCALINGbits absolute 0x40004C24;

 typedef struct tagSMB3_INST_CONFIGURATIONBITS {
  union {
    struct {
      unsigned PORT_SEL : 4;
      unsigned TCEN : 1;
      unsigned SLOW_CLOCK : 1;
      unsigned TEST : 1;
      unsigned PECEN : 1;
      unsigned FEN : 1;
      unsigned RESET_ : 1;
      unsigned ENAB : 1;
      unsigned DSA : 1;
      unsigned FAIR : 1;
      unsigned TEST0 : 1;
      unsigned GC_DIS : 1;
      unsigned : 1;
      unsigned FLUSH_SXBUF : 1;
      unsigned FLUSH_SRBUF : 1;
      unsigned FLUSH_MXBUF : 1;
      unsigned FLUSH_MRBUF : 1;
      unsigned : 8;
      unsigned EN_AAS : 1;
      unsigned ENIDI : 1;
      unsigned ENMI : 1;
      unsigned ENSI : 1;
    };
  };
} typeSMB3_INST_CONFIGURATIONBITS;
sfr far volatile typeSMB3_INST_CONFIGURATIONBITS SMB3_INST_CONFIGURATIONbits absolute 0x40004C28;

 typedef struct tagSMB3_INST_BUS_CLOCKBITS {
  union {
    struct {
      unsigned LOW_PERIOD : 8;
      unsigned HIGH_PERIOD : 8;
      unsigned : 16;
    };
  };
} typeSMB3_INST_BUS_CLOCKBITS;
sfr far volatile typeSMB3_INST_BUS_CLOCKBITS SMB3_INST_BUS_CLOCKbits absolute 0x40004C2C;

 typedef struct tagSMB3_INST_BLOCK_IDBITS {
  union {
    struct {
      unsigned ID : 8;
    };
  };
} typeSMB3_INST_BLOCK_IDBITS;
sfr far volatile typeSMB3_INST_BLOCK_IDBITS SMB3_INST_BLOCK_IDbits absolute 0x40004C30;

 typedef struct tagSMB3_INST_REVISIONBITS {
  union {
    struct {
      unsigned REVISION : 8;
    };
  };
} typeSMB3_INST_REVISIONBITS;
sfr far volatile typeSMB3_INST_REVISIONBITS SMB3_INST_REVISIONbits absolute 0x40004C34;

 typedef struct tagSMB3_INST_BIT_BANG_CONTROLBITS {
  union {
    struct {
      unsigned BBEN : 1;
      unsigned CLDIR : 1;
      unsigned DADIR : 1;
      unsigned BBCLK : 1;
      unsigned BBDAT : 1;
      unsigned BBCLKI : 1;
      unsigned BBDATI : 1;
      unsigned : 25;
    };
  };
} typeSMB3_INST_BIT_BANG_CONTROLBITS;
sfr far volatile typeSMB3_INST_BIT_BANG_CONTROLBITS SMB3_INST_BIT_BANG_CONTROLbits absolute 0x40004C38;

 typedef struct tagSMB3_INST_TESTBITS {
  union {
    struct {
      unsigned TEST : 8;
    };
  };
} typeSMB3_INST_TESTBITS;
sfr far volatile typeSMB3_INST_TESTBITS SMB3_INST_TESTbits absolute 0x40004C3C;

 typedef struct tagSMB3_INST_DATA_TIMINGBITS {
  union {
    struct {
      unsigned DATA_HOLD : 8;
      unsigned RESTART_SETUP : 8;
      unsigned STOP_SETUP : 8;
      unsigned FIRST_START_HOLD : 8;
    };
  };
} typeSMB3_INST_DATA_TIMINGBITS;
sfr far volatile typeSMB3_INST_DATA_TIMINGBITS SMB3_INST_DATA_TIMINGbits absolute 0x40004C40;

 typedef struct tagSMB3_INST_TIME_OUT_SCALINGBITS {
  union {
    struct {
      unsigned CLOCK_HIGH_TIME_OUT : 8;
      unsigned SLAVE_CUM_TIME_OUT : 8;
      unsigned MASTER_CUM_TIME_OUT : 8;
      unsigned BUS_IDLE_MIN : 8;
    };
  };
} typeSMB3_INST_TIME_OUT_SCALINGBITS;
sfr far volatile typeSMB3_INST_TIME_OUT_SCALINGBITS SMB3_INST_TIME_OUT_SCALINGbits absolute 0x40004C44;

 typedef struct tagSMB3_INST_SLAVE_TRANSMIT_BUFFERBITS {
  union {
    struct {
      unsigned SLAVE_TRANSMIT_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB3_INST_SLAVE_TRANSMIT_BUFFERBITS;
sfr far volatile typeSMB3_INST_SLAVE_TRANSMIT_BUFFERBITS SMB3_INST_SLAVE_TRANSMIT_BUFFERbits absolute 0x40004C48;

 typedef struct tagSMB3_INST_SLAVE_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned SLAVE_RECEIVE_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB3_INST_SLAVE_RECEIVE_BUFFERBITS;
sfr far volatile typeSMB3_INST_SLAVE_RECEIVE_BUFFERBITS SMB3_INST_SLAVE_RECEIVE_BUFFERbits absolute 0x40004C4C;

 typedef struct tagSMB3_INST_MASTER_TRANSMIT_BUFERBITS {
  union {
    struct {
      unsigned MASTER_TRANSMIT_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB3_INST_MASTER_TRANSMIT_BUFERBITS;
sfr far volatile typeSMB3_INST_MASTER_TRANSMIT_BUFERBITS SMB3_INST_MASTER_TRANSMIT_BUFERbits absolute 0x40004C50;

 typedef struct tagSMB3_INST_MASTER_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned MASTER_RECEIVE_BUFFER : 8;
      unsigned : 24;
    };
  };
} typeSMB3_INST_MASTER_RECEIVE_BUFFERBITS;
sfr far volatile typeSMB3_INST_MASTER_RECEIVE_BUFFERBITS SMB3_INST_MASTER_RECEIVE_BUFFERbits absolute 0x40004C54;

 typedef struct tagSMB3_INST_WAKE_STATUSBITS {
  union {
    struct {
      unsigned START_BIT_DETECTION : 1;
      unsigned : 31;
    };
  };
} typeSMB3_INST_WAKE_STATUSBITS;
sfr far volatile typeSMB3_INST_WAKE_STATUSBITS SMB3_INST_WAKE_STATUSbits absolute 0x40004C60;

 typedef struct tagSMB3_INST_WAKE_ENABLEBITS {
  union {
    struct {
      unsigned START_DETECT_INT_EN : 1;
      unsigned : 31;
    };
  };
} typeSMB3_INST_WAKE_ENABLEBITS;
sfr far volatile typeSMB3_INST_WAKE_ENABLEBITS SMB3_INST_WAKE_ENABLEbits absolute 0x40004C64;

 typedef struct tagGP_SPI0_INST_CONTROLBITS {
  union {
    struct {
      unsigned LSBF : 1;
      unsigned BIOEN : 1;
      unsigned SPDIN_SELECT : 2;
      unsigned SOFT_RESET : 1;
      unsigned AUTO_READ : 1;
      unsigned CE : 1;
      unsigned : 25;
    };
  };
} typeGP_SPI0_INST_CONTROLBITS;
sfr far volatile typeGP_SPI0_INST_CONTROLBITS GP_SPI0_INST_CONTROLbits absolute 0x40009404;

 typedef struct tagGP_SPI0_INST_STATUSBITS {
  union {
    struct {
      unsigned TXBE : 1;
      unsigned RXBF : 1;
      unsigned ACTIVE : 1;
      unsigned : 29;
    };
  };
} typeGP_SPI0_INST_STATUSBITS;
sfr far volatile typeGP_SPI0_INST_STATUSBITS GP_SPI0_INST_STATUSbits absolute 0x40009408;

 typedef struct tagGP_SPI0_INST_CLOCK_CONTROLBITS {
  union {
    struct {
      unsigned TCLKPH : 1;
      unsigned RCLKPH : 1;
      unsigned CLKPOL : 1;
      unsigned : 1;
      unsigned CLKSRC : 1;
      unsigned : 27;
    };
  };
} typeGP_SPI0_INST_CLOCK_CONTROLBITS;
sfr far volatile typeGP_SPI0_INST_CLOCK_CONTROLBITS GP_SPI0_INST_CLOCK_CONTROLbits absolute 0x40009414;

 typedef struct tagQMSPI_INST_QMSPI_MODEBITS {
  union {
    struct {
      unsigned ACTIVATE : 1;
      unsigned SOFT_RESET : 1;
      unsigned : 6;
      unsigned CPOL : 1;
      unsigned CHPA_MOSI : 1;
      unsigned CHPA_MISO : 1;
      unsigned : 5;
      unsigned CLOCK_DIVIDE : 9;
      unsigned : 7;
    };
  };
} typeQMSPI_INST_QMSPI_MODEBITS;
sfr far volatile typeQMSPI_INST_QMSPI_MODEBITS QMSPI_INST_QMSPI_MODEbits absolute 0x40005400;

 typedef struct tagQMSPI_INST_QMSPI_CONTROLBITS {
  union {
    struct {
      unsigned INTERFACE_MODE : 2;
      unsigned TX_TRANSFER_ENABLE : 2;
      unsigned TX_DMA_ENABLE : 2;
      unsigned RX_TRANSFER_ENABLE : 1;
      unsigned RX_DMA_ENABLE : 2;
      unsigned CLOSE_TRANSFER_ENABLE : 1;
      unsigned TRANSFER_UNITS : 2;
      unsigned DESCRIPTION_BUFFER_POINTER : 4;
      unsigned DESCRIPTION_BUFFER_ENABLE : 1;
      unsigned TRANSFER_LENGTH : 15;
    };
  };
} typeQMSPI_INST_QMSPI_CONTROLBITS;
sfr far volatile typeQMSPI_INST_QMSPI_CONTROLBITS QMSPI_INST_QMSPI_CONTROLbits absolute 0x40005404;

 typedef struct tagQMSPI_INST_QMSPI_EXECUTEBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned STOP_ : 1;
      unsigned CLEAR_DATA_BUFFER : 1;
      unsigned : 29;
    };
  };
} typeQMSPI_INST_QMSPI_EXECUTEBITS;
sfr far volatile typeQMSPI_INST_QMSPI_EXECUTEBITS QMSPI_INST_QMSPI_EXECUTEbits absolute 0x40005408;

 typedef struct tagQMSPI_INST_QMSPI_INTERFACE_CONTROLBITS {
  union {
    struct {
      unsigned WRITE_PROTECT_OUT_VALUE : 1;
      unsigned WRITE_PROTECT_OUT_ENABLE : 1;
      unsigned HOLD_OUT_VALUE : 1;
      unsigned HOLD_OUT_ENABLE : 1;
      unsigned PULLDOWN_ON_NOT_SELECTED : 1;
      unsigned PULLUP_ON_NOT_SELECTED : 1;
      unsigned PULLDOWN_ON_NOT_DRIVEN : 1;
      unsigned PULLUP_ON_NOT_DRIVEN : 1;
      unsigned : 24;
    };
  };
} typeQMSPI_INST_QMSPI_INTERFACE_CONTROLBITS;
sfr far volatile typeQMSPI_INST_QMSPI_INTERFACE_CONTROLBITS QMSPI_INST_QMSPI_INTERFACE_CONTROLbits absolute 0x4000540C;

 typedef struct tagQMSPI_INST_QMSPI_STATUSBITS {
  union {
    struct {
      unsigned TRANSFER_COMPLETE : 1;
      unsigned DMA_COMPLETE : 1;
      unsigned TRANSMIT_BUFFER_ERROR : 1;
      unsigned RECEIVE_BUFFER_ERROR : 1;
      unsigned PROGRAMMING_ERROR : 1;
      unsigned : 3;
      unsigned TRANSMIT_BUFFER_FULL : 1;
      unsigned TRANSMIT_BUFFER_EMPTY : 1;
      unsigned TRANSMIT_BUFFER_REQUEST : 1;
      unsigned TRANSMIT_BUFFER_STALL : 1;
      unsigned RECEIVE_BUFFER_FULL : 1;
      unsigned RECEIVE_BUFFER_EMPTY : 1;
      unsigned RECEIVE_BUFFER_REQUEST : 1;
      unsigned RECEIVE_BUFFER_STALL : 1;
      unsigned TRANSFER_ACTIVE : 1;
      unsigned : 7;
      unsigned CURRENT_DESCRIPTION_BUFFER : 4;
      unsigned : 4;
    };
  };
} typeQMSPI_INST_QMSPI_STATUSBITS;
sfr far volatile typeQMSPI_INST_QMSPI_STATUSBITS QMSPI_INST_QMSPI_STATUSbits absolute 0x40005410;

 typedef struct tagQMSPI_INST_QMSPI_BUFFER_COUNT_STATUSBITS {
  union {
    struct {
      unsigned TRANSMIT_BUFFER_COUNT : 16;
      unsigned RECEIVE_BUFFER_COUNT : 16;
    };
  };
} typeQMSPI_INST_QMSPI_BUFFER_COUNT_STATUSBITS;
sfr far volatile typeQMSPI_INST_QMSPI_BUFFER_COUNT_STATUSBITS QMSPI_INST_QMSPI_BUFFER_COUNT_STATUSbits absolute 0x40005414;

 typedef struct tagQMSPI_INST_QMSPI_INTERRUPT_ENABLEBITS {
  union {
    struct {
      unsigned TRANSFER_COMPLETE_ENABLE : 1;
      unsigned DMA_COMPLETE_ENABLE : 1;
      unsigned TRANSMIT_BUFFER_ERROR_ENABLE : 1;
      unsigned RECEIVE_BUFFER_ERROR_ENABLE : 1;
      unsigned PROGRAMMING_ERROR_ENABLE : 1;
      unsigned : 3;
      unsigned TRANSMIT_BUFFER_FULL_ENABLE : 1;
      unsigned TRANSMIT_BUFFER_EMPTY_ENABLE : 1;
      unsigned TRANSMIT_BUFFER_REQUEST_ENABLE : 1;
      unsigned : 1;
      unsigned RECEIVE_BUFFER_FULL_ENABLE : 1;
      unsigned RECEIVE_BUFFER_EMPTY_ENABLE : 1;
      unsigned RECEIVE_BUFFER_REQUEST_ENABLE : 1;
      unsigned : 17;
    };
  };
} typeQMSPI_INST_QMSPI_INTERRUPT_ENABLEBITS;
sfr far volatile typeQMSPI_INST_QMSPI_INTERRUPT_ENABLEBITS QMSPI_INST_QMSPI_INTERRUPT_ENABLEbits absolute 0x40005418;

 typedef struct tagQMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGERBITS {
  union {
    struct {
      unsigned TRANSMIT_BUFFER_TRIGGER : 16;
      unsigned RECEIVE_BUFFER_TRIGGER : 16;
    };
  };
} typeQMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGERBITS;
sfr far volatile typeQMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGERBITS QMSPI_INST_QMSPI_BUFFER_COUNT_TRIGGERbits absolute 0x4000541C;

 typedef struct tagQMSPI_INST_QMSPI_TRAMSMIT_BUFFERBITS {
  union {
    struct {
      unsigned TRANSMIT_BUFFER : 32;
    };
  };
} typeQMSPI_INST_QMSPI_TRAMSMIT_BUFFERBITS;
sfr far volatile typeQMSPI_INST_QMSPI_TRAMSMIT_BUFFERBITS QMSPI_INST_QMSPI_TRAMSMIT_BUFFERbits absolute 0x40005420;

 typedef struct tagQMSPI_INST_QMSPI_RECEIVE_BUFFERBITS {
  union {
    struct {
      unsigned RECEIVE_BUFFER : 32;
    };
  };
} typeQMSPI_INST_QMSPI_RECEIVE_BUFFERBITS;
sfr far volatile typeQMSPI_INST_QMSPI_RECEIVE_BUFFERBITS QMSPI_INST_QMSPI_RECEIVE_BUFFERbits absolute 0x40005424;

 typedef struct tagQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0BITS {
  union {
    struct {
      unsigned INTERFACE_MODE : 2;
      unsigned TX_TRANSFER_ENABLE : 2;
      unsigned TX_DMA_ENABLE : 2;
      unsigned RX_TRANSFER_ENABLE : 1;
      unsigned RX_DMA_ENABLE : 2;
      unsigned CLOSE_TRANFSER_ENABLE : 1;
      unsigned TRANSFER_LENGTH_BITS : 1;
      unsigned DESCRIPTION_BUFFER_LAST : 1;
      unsigned DESCRIPTION_BUFFER_NEXT_POINTER : 4;
      unsigned TRANSFER_LENGTH : 16;
    };
  };
} typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0BITS;
sfr far volatile typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0BITS QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_0bits absolute 0x40005430;

 typedef struct tagQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1BITS {
  union {
    struct {
      unsigned INTERFACE_MODE : 2;
      unsigned TX_TRANSFER_ENABLE : 2;
      unsigned TX_DMA_ENABLE : 2;
      unsigned RX_TRANSFER_ENABLE : 1;
      unsigned RX_DMA_ENABLE : 2;
      unsigned CLOSE_TRANFSER_ENABLE : 1;
      unsigned TRANSFER_LENGTH_BITS : 1;
      unsigned DESCRIPTION_BUFFER_LAST : 1;
      unsigned DESCRIPTION_BUFFER_NEXT_POINTER : 4;
      unsigned TRANSFER_LENGTH : 16;
    };
  };
} typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1BITS;
sfr far volatile typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1BITS QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_1bits absolute 0x40005434;

 typedef struct tagQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2BITS {
  union {
    struct {
      unsigned INTERFACE_MODE : 2;
      unsigned TX_TRANSFER_ENABLE : 2;
      unsigned TX_DMA_ENABLE : 2;
      unsigned RX_TRANSFER_ENABLE : 1;
      unsigned RX_DMA_ENABLE : 2;
      unsigned CLOSE_TRANFSER_ENABLE : 1;
      unsigned TRANSFER_LENGTH_BITS : 1;
      unsigned DESCRIPTION_BUFFER_LAST : 1;
      unsigned DESCRIPTION_BUFFER_NEXT_POINTER : 4;
      unsigned TRANSFER_LENGTH : 16;
    };
  };
} typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2BITS;
sfr far volatile typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2BITS QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_2bits absolute 0x40005438;

 typedef struct tagQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3BITS {
  union {
    struct {
      unsigned INTERFACE_MODE : 2;
      unsigned TX_TRANSFER_ENABLE : 2;
      unsigned TX_DMA_ENABLE : 2;
      unsigned RX_TRANSFER_ENABLE : 1;
      unsigned RX_DMA_ENABLE : 2;
      unsigned CLOSE_TRANFSER_ENABLE : 1;
      unsigned TRANSFER_LENGTH_BITS : 1;
      unsigned DESCRIPTION_BUFFER_LAST : 1;
      unsigned DESCRIPTION_BUFFER_NEXT_POINTER : 4;
      unsigned TRANSFER_LENGTH : 16;
    };
  };
} typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3BITS;
sfr far volatile typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3BITS QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_3bits absolute 0x4000543C;

 typedef struct tagQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4BITS {
  union {
    struct {
      unsigned INTERFACE_MODE : 2;
      unsigned TX_TRANSFER_ENABLE : 2;
      unsigned TX_DMA_ENABLE : 2;
      unsigned RX_TRANSFER_ENABLE : 1;
      unsigned RX_DMA_ENABLE : 2;
      unsigned CLOSE_TRANFSER_ENABLE : 1;
      unsigned TRANSFER_LENGTH_BITS : 1;
      unsigned DESCRIPTION_BUFFER_LAST : 1;
      unsigned DESCRIPTION_BUFFER_NEXT_POINTER : 4;
      unsigned TRANSFER_LENGTH : 16;
    };
  };
} typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4BITS;
sfr far volatile typeQMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4BITS QMSPI_INST_QMSPI_DESCRIPTION_BUFFER_4bits absolute 0x40005440;

 typedef struct tagTFDP_INST_DEBUG_CONTROLBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned EDGE_SEL : 1;
      unsigned DIVSEL : 2;
      unsigned IP_DELAY : 3;
      unsigned : 1;
    };
  };
} typeTFDP_INST_DEBUG_CONTROLBITS;
sfr far volatile typeTFDP_INST_DEBUG_CONTROLBITS TFDP_INST_DEBUG_CONTROLbits absolute 0x40008C04;

 typedef struct tagVCI_INST_VCI_REGBITS {
  union {
    struct {
      unsigned VCI_IN : 7;
      unsigned : 1;
      unsigned VCI_OVRD_IN : 1;
      unsigned VCI_OUT : 1;
      unsigned VCI_FW_CNTRL : 1;
      unsigned FW_EXT : 1;
      unsigned FILTERS_BYPASS : 1;
      unsigned : 3;
      unsigned WEEK_ALRM : 1;
      unsigned RTC_ALRM : 1;
      unsigned : 14;
    };
  };
} typeVCI_INST_VCI_REGBITS;
sfr far volatile typeVCI_INST_VCI_REGBITS VCI_INST_VCI_REGbits absolute 0x4000AE00;

 typedef struct tagVCI_INST_LATCH_ENABLEBITS {
  union {
    struct {
      unsigned LE : 7;
      unsigned : 9;
      unsigned WEEK_ALRM_LE : 1;
      unsigned RTC_ALRM_LE : 1;
      unsigned : 14;
    };
  };
} typeVCI_INST_LATCH_ENABLEBITS;
sfr far volatile typeVCI_INST_LATCH_ENABLEBITS VCI_INST_LATCH_ENABLEbits absolute 0x4000AE04;

 typedef struct tagVCI_INST_LATCH_RESETSBITS {
  union {
    struct {
      unsigned LS : 7;
      unsigned : 9;
      unsigned WEEK_ALRM_LS : 1;
      unsigned RTC_ALRM_LS : 1;
      unsigned : 14;
    };
  };
} typeVCI_INST_LATCH_RESETSBITS;
sfr far volatile typeVCI_INST_LATCH_RESETSBITS VCI_INST_LATCH_RESETSbits absolute 0x4000AE08;

 typedef struct tagVCI_INST_VCI_INPUT_ENABLEBITS {
  union {
    struct {
      unsigned IE : 7;
      unsigned : 25;
    };
  };
} typeVCI_INST_VCI_INPUT_ENABLEBITS;
sfr far volatile typeVCI_INST_VCI_INPUT_ENABLEBITS VCI_INST_VCI_INPUT_ENABLEbits absolute 0x4000AE0C;

 typedef struct tagVCI_INST_HOLDOFF_COUNTBITS {
  union {
    struct {
      unsigned HOLDOFF_TIME : 8;
      unsigned : 24;
    };
  };
} typeVCI_INST_HOLDOFF_COUNTBITS;
sfr far volatile typeVCI_INST_HOLDOFF_COUNTBITS VCI_INST_HOLDOFF_COUNTbits absolute 0x4000AE10;

 typedef struct tagVCI_INST_VCI_POLARITYBITS {
  union {
    struct {
      unsigned VCI_IN_POL : 7;
      unsigned : 25;
    };
  };
} typeVCI_INST_VCI_POLARITYBITS;
sfr far volatile typeVCI_INST_VCI_POLARITYBITS VCI_INST_VCI_POLARITYbits absolute 0x4000AE14;

 typedef struct tagVCI_INST_VCI_POSEDGE_DETECTBITS {
  union {
    struct {
      unsigned VCI_IN_POS : 7;
      unsigned : 25;
    };
  };
} typeVCI_INST_VCI_POSEDGE_DETECTBITS;
sfr far volatile typeVCI_INST_VCI_POSEDGE_DETECTBITS VCI_INST_VCI_POSEDGE_DETECTbits absolute 0x4000AE18;

 typedef struct tagVCI_INST_VCI_NEGEDGE_DETECTBITS {
  union {
    struct {
      unsigned VCI_IN_NEG : 7;
      unsigned : 25;
    };
  };
} typeVCI_INST_VCI_NEGEDGE_DETECTBITS;
sfr far volatile typeVCI_INST_VCI_NEGEDGE_DETECTBITS VCI_INST_VCI_NEGEDGE_DETECTbits absolute 0x4000AE1C;

 typedef struct tagVCI_INST_VCI_BUFFER_ENABLEBITS {
  union {
    struct {
      unsigned VCI_BUFFER_EN : 7;
      unsigned : 25;
    };
  };
} typeVCI_INST_VCI_BUFFER_ENABLEBITS;
sfr far volatile typeVCI_INST_VCI_BUFFER_ENABLEBITS VCI_INST_VCI_BUFFER_ENABLEbits absolute 0x4000AE20;

 typedef struct tagVBAT_INST_PFR_STSBITS {
  union {
    struct {
      unsigned : 2;
      unsigned SOFT : 1;
      unsigned TEST : 1;
      unsigned RESETI : 1;
      unsigned WDT_EVT : 1;
      unsigned SYSRESETREQ : 1;
      unsigned VBAT_RST : 1;
    };
  };
} typeVBAT_INST_PFR_STSBITS;
sfr far volatile typeVBAT_INST_PFR_STSBITS VBAT_INST_PFR_STSbits absolute 0x4000A400;

 typedef struct tagVBAT_INST_CLOCK_ENBITS {
  union {
    struct {
      unsigned C32K_SUPPRESS : 1;
      unsigned EXT_32K : 1;
      unsigned C32KHZ_SOURCE : 1;
      unsigned XOSEL : 1;
      unsigned : 28;
    };
  };
} typeVBAT_INST_CLOCK_ENBITS;
sfr far volatile typeVBAT_INST_CLOCK_ENBITS VBAT_INST_CLOCK_ENbits absolute 0x4000A408;

 typedef struct tagVBAT_INST_MONOTONIC_COUNTERBITS {
  union {
    struct {
      unsigned MONOTONIC_COUNTER : 32;
    };
  };
} typeVBAT_INST_MONOTONIC_COUNTERBITS;
sfr far volatile typeVBAT_INST_MONOTONIC_COUNTERBITS VBAT_INST_MONOTONIC_COUNTERbits absolute 0x4000A420;

 typedef struct tagVBAT_INST_COUNTER_HIWORDBITS {
  union {
    struct {
      unsigned COUNTER_HIWORD : 32;
    };
  };
} typeVBAT_INST_COUNTER_HIWORDBITS;
sfr far volatile typeVBAT_INST_COUNTER_HIWORDBITS VBAT_INST_COUNTER_HIWORDbits absolute 0x4000A424;

 typedef struct tagVBAT_INST_VWIRE_BACKUPBITS {
  union {
    struct {
      unsigned M2S_2H_BACKUP : 4;
      unsigned M2S_42H_BACKUP : 4;
      unsigned : 24;
    };
  };
} typeVBAT_INST_VWIRE_BACKUPBITS;
sfr far volatile typeVBAT_INST_VWIRE_BACKUPBITS VBAT_INST_VWIRE_BACKUPbits absolute 0x4000A428;

 typedef struct tagEC_REG_BANK_INST_DEBUG_EnableBITS {
  union {
    struct {
      unsigned DEBUG_EN : 1;
      unsigned DEBUG_PIN_CFG : 2;
      unsigned DEBUG_PU_EN : 1;
      unsigned : 28;
    };
  };
} typeEC_REG_BANK_INST_DEBUG_EnableBITS;
sfr far volatile typeEC_REG_BANK_INST_DEBUG_EnableBITS EC_REG_BANK_INST_DEBUG_Enablebits absolute 0x4000FC20;

 typedef struct tagEC_REG_BANK_INST_OTP_LOCKBITS {
  union {
    struct {
      unsigned TEST : 1;
      unsigned MCHIP_LOCK : 1;
      unsigned PRIVATE_KEY_LOCK : 1;
      unsigned USER_OTP_LOCK : 1;
      unsigned PUBLIC_KEY_LOCK : 1;
      unsigned : 27;
    };
  };
} typeEC_REG_BANK_INST_OTP_LOCKBITS;
sfr far volatile typeEC_REG_BANK_INST_OTP_LOCKBITS EC_REG_BANK_INST_OTP_LOCKbits absolute 0x4000FC24;

 typedef struct tagEC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROLBITS {
  union {
    struct {
      unsigned INPUT_BYTE_SWAP_ENABLE : 1;
      unsigned OUTPUT_BYTE_SWAP_ENABLE : 1;
      unsigned INPUT_BLOCK_SWAP_ENABLE : 3;
      unsigned OUTPUT_BLOCK_SWAP_ENABLE : 3;
      unsigned : 24;
    };
  };
} typeEC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROLBITS;
sfr far volatile typeEC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROLBITS EC_REG_BANK_INST_AES_HASH_BYTE_SWAP_CONTROLbits absolute 0x4000FC2C;

 typedef struct tagEC_REG_BANK_INST_PECI_DISABLEBITS {
  union {
    struct {
      unsigned PECI_DISABLE : 1;
      unsigned : 31;
    };
  };
} typeEC_REG_BANK_INST_PECI_DISABLEBITS;
sfr far volatile typeEC_REG_BANK_INST_PECI_DISABLEBITS EC_REG_BANK_INST_PECI_DISABLEbits absolute 0x4000FC40;

 typedef struct tagEC_REG_BANK_INST_CRYPTO_SOFT_RESETBITS {
  union {
    struct {
      unsigned RNG_SOFT_RESET : 1;
      unsigned PUBLIC_KEY_SOFT_RESET : 1;
      unsigned AES_HASH_SOFT_RESET : 1;
      unsigned : 29;
    };
  };
} typeEC_REG_BANK_INST_CRYPTO_SOFT_RESETBITS;
sfr far volatile typeEC_REG_BANK_INST_CRYPTO_SOFT_RESETBITS EC_REG_BANK_INST_CRYPTO_SOFT_RESETbits absolute 0x4000FC5C;

 typedef struct tagEC_REG_BANK_INST_GPIO_BANK_POWERBITS {
  union {
    struct {
      unsigned VTR_LEVEL1 : 1;
      unsigned VTR_LEVEL2 : 1;
      unsigned VTR_LEVEL3 : 1;
      unsigned : 4;
      unsigned GPIO_BANK_POWER_LOCK : 1;
      unsigned : 24;
    };
  };
} typeEC_REG_BANK_INST_GPIO_BANK_POWERBITS;
sfr far volatile typeEC_REG_BANK_INST_GPIO_BANK_POWERBITS EC_REG_BANK_INST_GPIO_BANK_POWERbits absolute 0x4000FC64;

 typedef struct tagEC_REG_BANK_INST_JTAG_MASTER_CFGBITS {
  union {
    struct {
      unsigned JTM_CLK : 3;
      unsigned MASTER_SLAVE : 1;
      unsigned : 28;
    };
  };
} typeEC_REG_BANK_INST_JTAG_MASTER_CFGBITS;
sfr far volatile typeEC_REG_BANK_INST_JTAG_MASTER_CFGBITS EC_REG_BANK_INST_JTAG_MASTER_CFGbits absolute 0x4000FC70;

 typedef struct tagEC_REG_BANK_INST_JTAG_MASTER_STSBITS {
  union {
    struct {
      unsigned JTM_DONE : 1;
      unsigned : 31;
    };
  };
} typeEC_REG_BANK_INST_JTAG_MASTER_STSBITS;
sfr far volatile typeEC_REG_BANK_INST_JTAG_MASTER_STSBITS EC_REG_BANK_INST_JTAG_MASTER_STSbits absolute 0x4000FC74;

 typedef struct tagEC_REG_BANK_INST_JTAG_MASTER_TDOBITS {
  union {
    struct {
      unsigned JTM_TDO : 32;
    };
  };
} typeEC_REG_BANK_INST_JTAG_MASTER_TDOBITS;
sfr far volatile typeEC_REG_BANK_INST_JTAG_MASTER_TDOBITS EC_REG_BANK_INST_JTAG_MASTER_TDObits absolute 0x4000FC78;

 typedef struct tagEC_REG_BANK_INST_JTAG_MASTER_TDIBITS {
  union {
    struct {
      unsigned JTM_TDI : 32;
    };
  };
} typeEC_REG_BANK_INST_JTAG_MASTER_TDIBITS;
sfr far volatile typeEC_REG_BANK_INST_JTAG_MASTER_TDIBITS EC_REG_BANK_INST_JTAG_MASTER_TDIbits absolute 0x4000FC7C;

 typedef struct tagEC_REG_BANK_INST_JTAG_MASTER_TMSBITS {
  union {
    struct {
      unsigned JTM_TMS : 32;
    };
  };
} typeEC_REG_BANK_INST_JTAG_MASTER_TMSBITS;
sfr far volatile typeEC_REG_BANK_INST_JTAG_MASTER_TMSBITS EC_REG_BANK_INST_JTAG_MASTER_TMSbits absolute 0x4000FC80;

 typedef struct tagEC_REG_BANK_INST_JTAG_MASTER_CMDBITS {
  union {
    struct {
      unsigned JTM_COUNT : 5;
      unsigned : 27;
    };
  };
} typeEC_REG_BANK_INST_JTAG_MASTER_CMDBITS;
sfr far volatile typeEC_REG_BANK_INST_JTAG_MASTER_CMDBITS EC_REG_BANK_INST_JTAG_MASTER_CMDbits absolute 0x4000FC84;

 typedef struct tagEFUSE_INST_CONTROLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned RESET_ : 1;
      unsigned EXT_PGM : 1;
      unsigned FSOURCE_EN_PRGM : 1;
      unsigned FSOURCE_EN_READ : 1;
      unsigned : 27;
    };
  };
} typeEFUSE_INST_CONTROLBITS;
sfr far volatile typeEFUSE_INST_CONTROLBITS EFUSE_INST_CONTROLbits absolute 0x40082000;

 typedef struct tagEFUSE_INST_MANUAL_CONTROLBITS {
  union {
    struct {
      unsigned MAN_ENABLE : 1;
      unsigned IP_CS : 1;
      unsigned IP_PRGM_EN : 1;
      unsigned IP_PRCHG : 1;
      unsigned IP_SENSE_PULSE : 1;
      unsigned IP_OE : 1;
      unsigned : 10;
    };
  };
} typeEFUSE_INST_MANUAL_CONTROLBITS;
sfr far volatile typeEFUSE_INST_MANUAL_CONTROLBITS EFUSE_INST_MANUAL_CONTROLbits absolute 0x40082004;

 typedef struct tagEFUSE_INST_MANUAL_MODE_ADDRESSBITS {
  union {
    struct {
      unsigned IP_ADDR_LO : 10;
      unsigned IP_ADDR_HI : 2;
      unsigned : 4;
    };
  };
} typeEFUSE_INST_MANUAL_MODE_ADDRESSBITS;
sfr far volatile typeEFUSE_INST_MANUAL_MODE_ADDRESSBITS EFUSE_INST_MANUAL_MODE_ADDRESSbits absolute 0x40082006;

 typedef struct tagEFUSE_INST_MANUAL_MODE_DATABITS {
  union {
    struct {
      unsigned IP_DATA : 16;
      unsigned : 16;
    };
  };
} typeEFUSE_INST_MANUAL_MODE_DATABITS;
sfr far volatile typeEFUSE_INST_MANUAL_MODE_DATABITS EFUSE_INST_MANUAL_MODE_DATAbits absolute 0x4008200C;

 typedef struct tagNVIC_ICTRBITS {
  union {
    struct {
      unsigned INTLINESNUM : 4;
      unsigned : 28;
    };
  };
} typeNVIC_ICTRBITS;
sfr far volatile typeNVIC_ICTRBITS NVIC_ICTRbits absolute 0xE000E004;

 typedef struct tagNVIC_ISER0BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER0BITS;
sfr far volatile typeNVIC_ISER0BITS NVIC_ISER0bits absolute 0xE000E100;

 typedef struct tagNVIC_ISER1BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER1BITS;
sfr far volatile typeNVIC_ISER1BITS NVIC_ISER1bits absolute 0xE000E104;

 typedef struct tagNVIC_ISER2BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETENA : 1;
    };
  };
} typeNVIC_ISER2BITS;
sfr far volatile typeNVIC_ISER2BITS NVIC_ISER2bits absolute 0xE000E108;

 typedef struct tagNVIC_ISER3BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETENA : 1;
    };
  };
} typeNVIC_ISER3BITS;
sfr far volatile typeNVIC_ISER3BITS NVIC_ISER3bits absolute 0xE000E10C;

 typedef struct tagNVIC_ISER4BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETENA : 1;
    };
  };
} typeNVIC_ISER4BITS;
sfr far volatile typeNVIC_ISER4BITS NVIC_ISER4bits absolute 0xE000E110;

 typedef struct tagNVIC_ISER5BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETENA : 1;
    };
  };
} typeNVIC_ISER5BITS;
sfr far volatile typeNVIC_ISER5BITS NVIC_ISER5bits absolute 0xE000E114;

 typedef struct tagNVIC_ISER6BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETENA : 1;
    };
  };
} typeNVIC_ISER6BITS;
sfr far volatile typeNVIC_ISER6BITS NVIC_ISER6bits absolute 0xE000E118;

 typedef struct tagNVIC_ISER7BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETENA : 1;
    };
  };
} typeNVIC_ISER7BITS;
sfr far volatile typeNVIC_ISER7BITS NVIC_ISER7bits absolute 0xE000E11C;

 typedef struct tagNVIC_ICER0BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRENA : 1;
    };
  };
} typeNVIC_ICER0BITS;
sfr far volatile typeNVIC_ICER0BITS NVIC_ICER0bits absolute 0xE000E180;

 typedef struct tagNVIC_ICER1BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRENA : 1;
    };
  };
} typeNVIC_ICER1BITS;
sfr far volatile typeNVIC_ICER1BITS NVIC_ICER1bits absolute 0xE000E184;

 typedef struct tagNVIC_ICER2BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRENA : 1;
    };
  };
} typeNVIC_ICER2BITS;
sfr far volatile typeNVIC_ICER2BITS NVIC_ICER2bits absolute 0xE000E188;

 typedef struct tagNVIC_ICER3BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRENA : 1;
    };
  };
} typeNVIC_ICER3BITS;
sfr far volatile typeNVIC_ICER3BITS NVIC_ICER3bits absolute 0xE000E18C;

 typedef struct tagNVIC_ICER4BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRENA : 1;
    };
  };
} typeNVIC_ICER4BITS;
sfr far volatile typeNVIC_ICER4BITS NVIC_ICER4bits absolute 0xE000E190;

 typedef struct tagNVIC_ICER5BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRENA : 1;
    };
  };
} typeNVIC_ICER5BITS;
sfr far volatile typeNVIC_ICER5BITS NVIC_ICER5bits absolute 0xE000E194;

 typedef struct tagNVIC_ICER6BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRENA : 1;
    };
  };
} typeNVIC_ICER6BITS;
sfr far volatile typeNVIC_ICER6BITS NVIC_ICER6bits absolute 0xE000E198;

 typedef struct tagNVIC_ICER7BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRENA : 1;
    };
  };
} typeNVIC_ICER7BITS;
sfr far volatile typeNVIC_ICER7BITS NVIC_ICER7bits absolute 0xE000E19C;

 typedef struct tagNVIC_ISPR0BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETPEND : 1;
    };
  };
} typeNVIC_ISPR0BITS;
sfr far volatile typeNVIC_ISPR0BITS NVIC_ISPR0bits absolute 0xE000E200;

 typedef struct tagNVIC_ISPR1BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETPEND : 1;
    };
  };
} typeNVIC_ISPR1BITS;
sfr far volatile typeNVIC_ISPR1BITS NVIC_ISPR1bits absolute 0xE000E204;

 typedef struct tagNVIC_ISPR2BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETPEND : 1;
    };
  };
} typeNVIC_ISPR2BITS;
sfr far volatile typeNVIC_ISPR2BITS NVIC_ISPR2bits absolute 0xE000E208;

 typedef struct tagNVIC_ISPR3BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETPEND : 1;
    };
  };
} typeNVIC_ISPR3BITS;
sfr far volatile typeNVIC_ISPR3BITS NVIC_ISPR3bits absolute 0xE000E20C;

 typedef struct tagNVIC_ISPR4BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETPEND : 1;
    };
  };
} typeNVIC_ISPR4BITS;
sfr far volatile typeNVIC_ISPR4BITS NVIC_ISPR4bits absolute 0xE000E210;

 typedef struct tagNVIC_ISPR5BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETPEND : 1;
    };
  };
} typeNVIC_ISPR5BITS;
sfr far volatile typeNVIC_ISPR5BITS NVIC_ISPR5bits absolute 0xE000E214;

 typedef struct tagNVIC_ISPR6BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETPEND : 1;
    };
  };
} typeNVIC_ISPR6BITS;
sfr far volatile typeNVIC_ISPR6BITS NVIC_ISPR6bits absolute 0xE000E218;

 typedef struct tagNVIC_ISPR7BITS {
  union {
    struct {
      unsigned : 31;
      unsigned SETPEND : 1;
    };
  };
} typeNVIC_ISPR7BITS;
sfr far volatile typeNVIC_ISPR7BITS NVIC_ISPR7bits absolute 0xE000E21C;

 typedef struct tagNVIC_ICPR0BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRPEND : 1;
    };
  };
} typeNVIC_ICPR0BITS;
sfr far volatile typeNVIC_ICPR0BITS NVIC_ICPR0bits absolute 0xE000E280;

 typedef struct tagNVIC_ICPR1BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRPEND : 1;
    };
  };
} typeNVIC_ICPR1BITS;
sfr far volatile typeNVIC_ICPR1BITS NVIC_ICPR1bits absolute 0xE000E284;

 typedef struct tagNVIC_ICPR2BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRPEND : 1;
    };
  };
} typeNVIC_ICPR2BITS;
sfr far volatile typeNVIC_ICPR2BITS NVIC_ICPR2bits absolute 0xE000E288;

 typedef struct tagNVIC_ICPR3BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRPEND : 1;
    };
  };
} typeNVIC_ICPR3BITS;
sfr far volatile typeNVIC_ICPR3BITS NVIC_ICPR3bits absolute 0xE000E28C;

 typedef struct tagNVIC_ICPR4BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRPEND : 1;
    };
  };
} typeNVIC_ICPR4BITS;
sfr far volatile typeNVIC_ICPR4BITS NVIC_ICPR4bits absolute 0xE000E290;

 typedef struct tagNVIC_ICPR5BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRPEND : 1;
    };
  };
} typeNVIC_ICPR5BITS;
sfr far volatile typeNVIC_ICPR5BITS NVIC_ICPR5bits absolute 0xE000E294;

 typedef struct tagNVIC_ICPR6BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRPEND : 1;
    };
  };
} typeNVIC_ICPR6BITS;
sfr far volatile typeNVIC_ICPR6BITS NVIC_ICPR6bits absolute 0xE000E298;

 typedef struct tagNVIC_ICPR7BITS {
  union {
    struct {
      unsigned : 31;
      unsigned CLRPEND : 1;
    };
  };
} typeNVIC_ICPR7BITS;
sfr far volatile typeNVIC_ICPR7BITS NVIC_ICPR7bits absolute 0xE000E29C;

 typedef struct tagNVIC_IABR0BITS {
  union {
    struct {
      unsigned : 31;
      unsigned ACTIVE : 1;
    };
  };
} typeNVIC_IABR0BITS;
sfr far volatile typeNVIC_IABR0BITS NVIC_IABR0bits absolute 0xE000E300;

 typedef struct tagNVIC_IABR1BITS {
  union {
    struct {
      unsigned : 31;
      unsigned ACTIVE : 1;
    };
  };
} typeNVIC_IABR1BITS;
sfr far volatile typeNVIC_IABR1BITS NVIC_IABR1bits absolute 0xE000E304;

 typedef struct tagNVIC_IABR2BITS {
  union {
    struct {
      unsigned : 31;
      unsigned ACTIVE : 1;
    };
  };
} typeNVIC_IABR2BITS;
sfr far volatile typeNVIC_IABR2BITS NVIC_IABR2bits absolute 0xE000E308;

 typedef struct tagNVIC_IABR3BITS {
  union {
    struct {
      unsigned : 31;
      unsigned ACTIVE : 1;
    };
  };
} typeNVIC_IABR3BITS;
sfr far volatile typeNVIC_IABR3BITS NVIC_IABR3bits absolute 0xE000E30C;

 typedef struct tagNVIC_IABR4BITS {
  union {
    struct {
      unsigned : 31;
      unsigned ACTIVE : 1;
    };
  };
} typeNVIC_IABR4BITS;
sfr far volatile typeNVIC_IABR4BITS NVIC_IABR4bits absolute 0xE000E30C;

 typedef struct tagNVIC_IABR5BITS {
  union {
    struct {
      unsigned : 31;
      unsigned ACTIVE : 1;
    };
  };
} typeNVIC_IABR5BITS;
sfr far volatile typeNVIC_IABR5BITS NVIC_IABR5bits absolute 0xE000E310;

 typedef struct tagNVIC_IABR6BITS {
  union {
    struct {
      unsigned : 31;
      unsigned ACTIVE : 1;
    };
  };
} typeNVIC_IABR6BITS;
sfr far volatile typeNVIC_IABR6BITS NVIC_IABR6bits absolute 0xE000E314;

 typedef struct tagNVIC_IABR7BITS {
  union {
    struct {
      unsigned : 31;
      unsigned ACTIVE : 1;
    };
  };
} typeNVIC_IABR7BITS;
sfr far volatile typeNVIC_IABR7BITS NVIC_IABR7bits absolute 0xE000E318;

 typedef struct tagNVIC_IPR0BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR0BITS;
sfr far volatile typeNVIC_IPR0BITS NVIC_IPR0bits absolute 0xE000E400;

 typedef struct tagNVIC_IPR1BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR1BITS;
sfr far volatile typeNVIC_IPR1BITS NVIC_IPR1bits absolute 0xE000E404;

 typedef struct tagNVIC_IPR2BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR2BITS;
sfr far volatile typeNVIC_IPR2BITS NVIC_IPR2bits absolute 0xE000E408;

 typedef struct tagNVIC_IPR3BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR3BITS;
sfr far volatile typeNVIC_IPR3BITS NVIC_IPR3bits absolute 0xE000E40C;

 typedef struct tagNVIC_IPR4BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR4BITS;
sfr far volatile typeNVIC_IPR4BITS NVIC_IPR4bits absolute 0xE000E410;

 typedef struct tagNVIC_IPR5BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR5BITS;
sfr far volatile typeNVIC_IPR5BITS NVIC_IPR5bits absolute 0xE000E414;

 typedef struct tagNVIC_IPR6BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR6BITS;
sfr far volatile typeNVIC_IPR6BITS NVIC_IPR6bits absolute 0xE000E418;

 typedef struct tagNVIC_IPR7BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR7BITS;
sfr far volatile typeNVIC_IPR7BITS NVIC_IPR7bits absolute 0xE000E41C;

 typedef struct tagNVIC_IPR8BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR8BITS;
sfr far volatile typeNVIC_IPR8BITS NVIC_IPR8bits absolute 0xE000E420;

 typedef struct tagNVIC_IPR9BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR9BITS;
sfr far volatile typeNVIC_IPR9BITS NVIC_IPR9bits absolute 0xE000E424;

 typedef struct tagNVIC_IPR10BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR10BITS;
sfr far volatile typeNVIC_IPR10BITS NVIC_IPR10bits absolute 0xE000E428;

 typedef struct tagNVIC_IPR11BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR11BITS;
sfr far volatile typeNVIC_IPR11BITS NVIC_IPR11bits absolute 0xE000E42C;

 typedef struct tagNVIC_IPR12BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR12BITS;
sfr far volatile typeNVIC_IPR12BITS NVIC_IPR12bits absolute 0xE000E430;

 typedef struct tagNVIC_IPR13BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR13BITS;
sfr far volatile typeNVIC_IPR13BITS NVIC_IPR13bits absolute 0xE000E434;

 typedef struct tagNVIC_IPR14BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR14BITS;
sfr far volatile typeNVIC_IPR14BITS NVIC_IPR14bits absolute 0xE000E438;

 typedef struct tagNVIC_IPR15BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR15BITS;
sfr far volatile typeNVIC_IPR15BITS NVIC_IPR15bits absolute 0xE000E43C;

 typedef struct tagNVIC_IPR16BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR16BITS;
sfr far volatile typeNVIC_IPR16BITS NVIC_IPR16bits absolute 0xE000E440;

 typedef struct tagNVIC_IPR17BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR17BITS;
sfr far volatile typeNVIC_IPR17BITS NVIC_IPR17bits absolute 0xE000E444;

 typedef struct tagNVIC_IPR18BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR18BITS;
sfr far volatile typeNVIC_IPR18BITS NVIC_IPR18bits absolute 0xE000E448;

 typedef struct tagNVIC_IPR19BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR19BITS;
sfr far volatile typeNVIC_IPR19BITS NVIC_IPR19bits absolute 0xE000E44C;

 typedef struct tagNVIC_IPR20BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR20BITS;
sfr far volatile typeNVIC_IPR20BITS NVIC_IPR20bits absolute 0xE000E450;

 typedef struct tagNVIC_STIRBITS {
  union {
    struct {
      unsigned INTID : 9;
      unsigned : 23;
    };
  };
} typeNVIC_STIRBITS;
sfr far volatile typeNVIC_STIRBITS NVIC_STIRbits absolute 0xE000EF00;

 typedef struct tagSTK_CTRLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned TICKINT : 1;
      unsigned CLKSOURCE : 1;
      unsigned : 13;
      unsigned COUNTFLAG : 1;
      unsigned : 15;
    };
  };
} typeSTK_CTRLBITS;
sfr far volatile typeSTK_CTRLBITS STK_CTRLbits absolute 0xE000E010;

 typedef struct tagSTK_LOADBITS {
  union {
    struct {
      unsigned RELOAD : 24;
      unsigned : 8;
    };
  };
} typeSTK_LOADBITS;
sfr far volatile typeSTK_LOADBITS STK_LOADbits absolute 0xE000E014;

 typedef struct tagSTK_VALBITS {
  union {
    struct {
      unsigned CURRENT : 24;
      unsigned : 8;
    };
  };
} typeSTK_VALBITS;
sfr far volatile typeSTK_VALBITS STK_VALbits absolute 0xE000E018;

 typedef struct tagSTK_CALIBBITS {
  union {
    struct {
      unsigned TENMS : 24;
      unsigned : 6;
      unsigned SKEW : 1;
      unsigned NOREF : 1;
    };
  };
} typeSTK_CALIBBITS;
sfr far volatile typeSTK_CALIBBITS STK_CALIBbits absolute 0xE000E01C;

 typedef struct tagSCB_CPUIDBITS {
  union {
    struct {
      unsigned REVISION : 4;
      unsigned PARTNO : 12;
      unsigned CONSTANT : 4;
      unsigned VARIANT : 4;
      unsigned IMPLEMENTER : 8;
    };
  };
} typeSCB_CPUIDBITS;
sfr far volatile typeSCB_CPUIDBITS SCB_CPUIDbits absolute 0xE000ED00;

 typedef struct tagSCB_ICSRBITS {
  union {
    struct {
      unsigned VECTACTIVE : 6;
      unsigned : 5;
      unsigned RETOBASE : 1;
      unsigned VECTPENDING : 6;
      unsigned : 4;
      unsigned ISRPENDING : 1;
      unsigned : 2;
      unsigned PENDSTCLR : 1;
      unsigned PENDSTSET : 1;
      unsigned PENDSVCLR : 1;
      unsigned PENDSVSET : 1;
      unsigned : 2;
      unsigned NMIPENDSET : 1;
    };
  };
} typeSCB_ICSRBITS;
sfr far volatile typeSCB_ICSRBITS SCB_ICSRbits absolute 0xE000ED04;

 typedef struct tagSCB_VTORBITS {
  union {
    struct {
      unsigned : 7;
      unsigned TBLOFF : 25;
    };
  };
} typeSCB_VTORBITS;
sfr far volatile typeSCB_VTORBITS SCB_VTORbits absolute 0xE000ED08;

 typedef struct tagSCB_AIRCRBITS {
  union {
    struct {
      unsigned VECTRESET : 1;
      unsigned VECTCLRACTIVE : 1;
      unsigned SYSRESETREQ : 1;
      unsigned : 5;
      unsigned PRIGROUP : 3;
      unsigned : 4;
      unsigned ENDIANESS : 1;
      unsigned VECTKEY : 16;
    };
  };
} typeSCB_AIRCRBITS;
sfr far volatile typeSCB_AIRCRBITS SCB_AIRCRbits absolute 0xE000ED0C;

 typedef struct tagSCB_SCRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SLEEPONEXIT : 1;
      unsigned SLEEPDEEP : 1;
      unsigned : 1;
      unsigned SEVONPEND : 1;
      unsigned : 27;
    };
  };
} typeSCB_SCRBITS;
sfr far volatile typeSCB_SCRBITS SCB_SCRbits absolute 0xE000ED10;

 typedef struct tagSCB_CCRBITS {
  union {
    struct {
      unsigned USENONBASETHRDENARSETMPEND : 1;
      unsigned USERSETMPEND : 1;
      unsigned : 1;
      unsigned UNALIGN_TRP : 1;
      unsigned DIV_0_TRP : 1;
      unsigned : 3;
      unsigned BFHFNMIGN : 1;
      unsigned STKALIGN : 1;
      unsigned : 22;
    };
  };
} typeSCB_CCRBITS;
sfr far volatile typeSCB_CCRBITS SCB_CCRbits absolute 0xE000ED14;

 typedef struct tagSCB_SHPR1BITS {
  union {
    struct {
      unsigned PRI_4 : 8;
      unsigned PRI_5 : 8;
      unsigned PRI_6 : 8;
      unsigned : 8;
    };
  };
} typeSCB_SHPR1BITS;
sfr far volatile typeSCB_SHPR1BITS SCB_SHPR1bits absolute 0xE000ED18;

 typedef struct tagSCB_SHPR2BITS {
  union {
    struct {
      unsigned : 24;
      unsigned PRI_11 : 8;
    };
  };
} typeSCB_SHPR2BITS;
sfr far volatile typeSCB_SHPR2BITS SCB_SHPR2bits absolute 0xE000ED1C;

 typedef struct tagSCB_SHPR3BITS {
  union {
    struct {
      unsigned : 16;
      unsigned PRI_14 : 8;
      unsigned PRI_15 : 8;
    };
  };
} typeSCB_SHPR3BITS;
sfr far volatile typeSCB_SHPR3BITS SCB_SHPR3bits absolute 0xE000ED20;

 typedef struct tagSCB_SHCRSBITS {
  union {
    struct {
      unsigned MEMFAULTACT : 1;
      unsigned BUSFAULTACT : 1;
      unsigned : 1;
      unsigned USGFAULTACT : 1;
      unsigned : 3;
      unsigned SVCALLACT : 1;
      unsigned MONITORACT : 1;
      unsigned : 1;
      unsigned PENDSVACT : 1;
      unsigned SYSTICKACT : 1;
      unsigned USGFAULTPENDED : 1;
      unsigned MEMFAULTPENDED : 1;
      unsigned BUSFAULTPENDED : 1;
      unsigned SVCALLPENDED : 1;
      unsigned MEMFAULTENA : 1;
      unsigned BUSFAULTENA : 1;
      unsigned USGFAULTENA : 1;
      unsigned : 13;
    };
  };
} typeSCB_SHCRSBITS;
sfr far volatile typeSCB_SHCRSBITS SCB_SHCRSbits absolute 0xE000ED24;