(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:04:27 MDT 2018
# Start time    : Wed Jun 12 16:07:40 +0800 2019
# Command line  : sds++ -L/usr/lib -L/lib {--sysroot=E:\reconfiguration_lab\SYSROOT_arm64} {-Wl,-rpath-link=E:\reconfiguration_lab\SYSROOT_arm64/lib,-rpath-link=E:\reconfiguration_lab\SYSROOT_arm64/usr/lib} --remote_ip_cache E:/C_FPGA_PRO/ip_cache -o cnn_accelerator.elf ./src/main.o -lopencv_core -lopencv_highgui -lopencv_videoio -lopencv_imgcodecs -lopencv_imgproc -dmclkid 3 -sds-sys-config ubuntu -sds-proc ubuntu -sds-pf zcu104_dvfs
# Log file      : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds.log
# Journal file  : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds.jou
# Report file   : E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds.rpt
#-----------------------------------------------------------

Removing implementation files from previous run
Libraries: opencv_core opencv_highgui opencv_videoio opencv_imgcodecs opencv_imgproc
Library Paths /usr/lib /lib {}
Searching for static library libopencv_core.a
Searching for static library libopencv_highgui.a
Searching for static library libopencv_videoio.a
Searching for static library libopencv_imgcodecs.a
Searching for static library libopencv_imgproc.a
Analyzing object files
aarch64-linux-gnu-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo E:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.data/xdinfo.xml
aarch64-linux-gnu-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata E:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.data/convolution_hw.xml
aarch64-linux-gnu-objcopy -O binary --set-section-flags .xdpp=alloc --only-section=.xdpp E:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.pp/main.ii
aarch64-linux-gnu-objcopy -O binary --set-section-flags .xdfcnmap=alloc --only-section=.xdfcnmap E:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.cdb/convolution_hw.convolution_hw.fcnmap.xml
aarch64-linux-gnu-objcopy -O binary --set-section-flags .xdhlscore=alloc --only-section=.xdhlscore E:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/xilinx_com_hls_convolution_hw_1_0.zip
H:/Vivado/SDx/2018.2/bin/unzip.bat -u -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/xilinx_com_hls_convolution_hw_1_0.zip -d E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0
Archive:  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/xilinx_com_hls_convolution_hw_1_0.zip
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/component.xml  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/ip/a0_convolution_hw_ap_fadd_6_full_dsp_32.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/ip/a0_convolution_hw_ap_fmul_3_max_dsp_32.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/constraints/a0_convolution_hw_ooc.xdc  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_conv_read.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_conv_write.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw_cifm_m_axi.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw_cofm_m_axi.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw_fabkb.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw_fibfk.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw_fmcud.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw_ifdEe.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw_ofdzI.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw_tran_wgt_m_axi.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_load_cifm_data.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_load_filter_buffer.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_write_row_ifm.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/verilog/a0_convolution_hw.v  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_conv_read.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_conv_write.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw_cifm_m_axi.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw_cofm_m_axi.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw_fabkb.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw_fibfk.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw_fmcud.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw_ifdEe.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw_ofdzI.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw_tran_wgt_m_axi.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_load_cifm_data.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_load_filter_buffer.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_write_row_ifm.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/hdl/vhdl/a0_convolution_hw.vhd  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/doc/ReleaseNotes.txt  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/misc/logo.png  
  inflating: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/xgui/convolution_hw_v1_0.tcl  
aarch64-linux-gnu-objcopy -O binary --set-section-flags .xdif=alloc --only-section=.xdif E:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.cdb/convolution_hw_if.xml
H:/Vivado/SDx/2018.2/bin/build_xd_ip_db -ip_search 0  -sds-pf E:/C_FPGA_PRO/cnn_accelerator/Release/.Xil/zcu104_dvfs.hpfm  -ip E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0  -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.cdb/xd_ip_db.xml  
INFO: Using user-defined path for XILINX_XD environment variable H:/Vivado/SDx/2018.2
processing accelerators: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0
ip_dir: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0
H:/Vivado/SDx/2018.2/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" H:/Vivado/SDx/2018.2/scripts/xdcc/xpathValueOf.xsl E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo/xilinx_com_hls_convolution_hw_1_0/component.xml
ip_name: convolution_hw
Generating data motion network
H:/Vivado/SDx/2018.2/bin/llvm-link -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/sds_all.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/./src/main.s

E:\C_FPGA_PRO\cnn_accelerator\Release>H:\Vivado\SDx\2018.2\llvm-clang\win64\llvm\bin\llvm-link.exe -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/sds_all.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/./src/main.s 

E:\C_FPGA_PRO\cnn_accelerator\Release>exit /b 0 
H:/Vivado/SDx/2018.2/bin/XidanePass  --platform zcu104_dvfs  --dmclkid 3  --repo E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.cdb/xd_ip_db.xml  --dmdb H:/Vivado/SDx/2018.2/data/DM.db   -os linux -processor cortex-a53 -partition 0  

E:\C_FPGA_PRO\cnn_accelerator\Release\_sds\.llvm>opt -disable-output -mem2reg -basicaa -XidanePass --platform zcu104_dvfs --dmclkid 3 --repo E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.cdb/xd_ip_db.xml --dmdb H:/Vivado/SDx/2018.2/data/DM.db -os linux -processor cortex-a53 -partition 0  0<sds_all.o 
INFO: [DMAnalysis 83-4494] Analyzing hardware accelerators...
INFO: [DMAnalysis 83-4497] Analyzing callers to hardware accelerators...
INFO: [DMAnalysis 83-4444] Scheduling data transfer graph for partition 0
INFO: [DMAnalysis 83-4446] Creating data motion network hardware for partition 0
INFO: [DMAnalysis 83-4448] Creating software stub functions for partition 0
INFO: [DMAnalysis 83-4450] Generating data motion network report for partition 0
INFO: [DMAnalysis 83-4454] Rewriting caller code
Removing implementation files from previous run E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vivado
Removing implementation files from previous run E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vpl
Creating block diagram (BD)
H:/Vivado/SDx/2018.2/bin/sdx_link  -cf-system E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/apsys_0.xml  -cf-db  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.cdb/xd_ip_db.xml  -xpfm H:/Vivado/SDx/2018.2/platforms/zcu104_dvfs/zcu104_dvfs.xpfm   -multi-clks -trace-buffer 1024 -quiet
Creating top.bd.tcl
H:/Vivado/SDx/2018.2/bin/cf2sw  -i E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/apsys_0.xml  -r E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.cdb/xd_ip_db.xml  -pollMode 0 -mc
INFO: [CF2SW 83-2203] Adding accelerator adapters...
INFO: [CF2SW 83-2200] Adding axi_interconnects...
INFO: [CF2SW 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2SW 83-2202] Adding axi_dwidth_converters...
INFO: [CF2SW 83-2208] Adding bus connections for logical connections...
INFO: [CF2SW 83-2205] Adding clock connections...
INFO: [CF2SW 83-2206] Adding reset connections...
Rewrite caller functions
aarch64-linux-gnu-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo E:/C_FPGA_PRO/cnn_accelerator/Release/src/main.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.data/xdinfo.xml
H:/Vivado/SDx/2018.2/bin/caller_rewrite  -rewrite E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/caller0.cfrewrite  -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/unix_main.cpp  --  -c  -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w    -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11
Compile caller rewrite file E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp
aarch64-linux-gnu-g++  -c E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp  -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__      -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include  -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp: In function 'void check(float*, float*)':
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp:163:33: warning: too many arguments for format [-Wformat-extra-args]
  else printf("correct!\n", error);
                                 ^
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp: In function 'void convolution_hw(IPACK*, OPACK*, FPACK*)':
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp:503:24: warning: unused variable 't0' [-Wunused-variable]
     short unsigned int t0, t1, t2;
                        ^~
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp:503:28: warning: unused variable 't1' [-Wunused-variable]
     short unsigned int t0, t1, t2;
                            ^~
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp:503:32: warning: unused variable 't2' [-Wunused-variable]
     short unsigned int t0, t1, t2;
                                ^~
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp:505:24: warning: unused variable 's1' [-Wunused-variable]
     short unsigned int s1;
                        ^~
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp: In function 'void chang_cofm(OPACK*, float*)':
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp:643:9: warning: unused variable 'count' [-Wunused-variable]
     int count = 0;
         ^~~~~
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp: In function 'int main()':
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp:746:17: warning: unused variable 'cifm' [-Wunused-variable]
        FIXDATA* cifm=(FIXDATA*)sds_alloc(N*(IR+2*P)*(IC+2*P)*sizeof(FIXDATA));
                 ^~~~
E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp:749:17: warning: unused variable 'cofm' [-Wunused-variable]
        FIXDATA* cofm=(FIXDATA*)sds_alloc(M*OR*OC*sizeof(FIXDATA));
                 ^~~~
Prepare hardware access API functions
Create accelerator stub functions
H:/Vivado/SDx/2018.2/bin/stub_gen  -func "convolution_hw" -stub E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/convolution_hw.cfrewrite  -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.cpp  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/unix_main.cpp  --  -c  -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -target aarch64-linux-gnu -mcpu=cortex-a53 -O0 -g -w    -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include   -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1 -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/aarch64-linux-gnu -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include/c++/7.2.1/backward -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/lib/gcc/aarch64-linux-gnu/7.2.1/include-fixed -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/include -IH:/Vivado/SDK/2018.2/gnu/aarch64/nt/aarch64-linux/aarch64-linux-gnu/libc/usr/include  -std=c++11
Compile hardware access API functions
aarch64-linux-gnu-gcc       -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include -c  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/portinfo.c
aarch64-linux-gnu-g++      -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include -c  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cf_stub.c
aarch64-linux-gnu-ar crs E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/libxlnk_stub.a E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/portinfo.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cf_stub.o
Compile accelerator stub functions
aarch64-linux-gnu-g++ -c main.cpp  -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/C_FPGA_PRO/cnn_accelerator/src -IE:/reconfiguration_lab/SYSROOT_arm64 -IE:/reconfiguration_lab/SYSROOT_arm64/usr/include -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__      -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include -o main.o
main.cpp: In function 'void check(float*, float*)':
main.cpp:163:33: warning: too many arguments for format [-Wformat-extra-args]
  else printf("correct!\n", error);
                                 ^
main.cpp: In function 'void convolution_hw(IPACK*, OPACK*, FPACK*)':
main.cpp:503:24: warning: unused variable 't0' [-Wunused-variable]
     short unsigned int t0, t1, t2;
                        ^~
main.cpp:503:28: warning: unused variable 't1' [-Wunused-variable]
     short unsigned int t0, t1, t2;
                            ^~
main.cpp:503:32: warning: unused variable 't2' [-Wunused-variable]
     short unsigned int t0, t1, t2;
                                ^~
main.cpp:505:24: warning: unused variable 's1' [-Wunused-variable]
     short unsigned int s1;
                        ^~
main.cpp: In function 'void chang_cofm(OPACK*, float*)':
main.cpp:665:9: warning: unused variable 'count' [-Wunused-variable]
     int count = 0;
         ^~~~~
main.cpp: In function 'int main()':
main.cpp:768:17: warning: unused variable 'cifm' [-Wunused-variable]
        FIXDATA* cifm=(FIXDATA*)sds_alloc(N*(IR+2*P)*(IC+2*P)*sizeof(FIXDATA));
                 ^~~~
main.cpp:771:17: warning: unused variable 'cofm' [-Wunused-variable]
        FIXDATA* cofm=(FIXDATA*)sds_alloc(M*OR*OC*sizeof(FIXDATA));
                 ^~~~
aarch64-linux-gnu-ar crs E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/libcnn_accelerator.a E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/portinfo.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cf_stub.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
Preliminary link application ELF
aarch64-linux-gnu-g++    E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/portinfo.o -L/usr/lib -L/lib {--sysroot=E:\reconfiguration_lab\SYSROOT_arm64} {-Wl,-rpath-link=E:\reconfiguration_lab\SYSROOT_arm64/lib,-rpath-link=E:\reconfiguration_lab\SYSROOT_arm64/usr/lib} -lopencv_core -lopencv_highgui -lopencv_videoio -lopencv_imgcodecs -lopencv_imgproc   -L H:/Vivado/SDx/2018.2/target/aarch64-linux/lib -LE:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -lsds_lib -lxlnk_stub  -Wl,--end-group -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cnn_accelerator.elf
aarch64-linux-gnu-objcopy -R .xdinfo -R .xddata -R .xdasm -R .xdfcnmap -R .xdhlscore -R .xdif -R .xdparams -R .xdcore -R .xdrepo -R .xdsdata -R .xdpp E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cnn_accelerator.elf
Enable generation of hardware programming files
Enable generation of boot files
Calling VPL
H:/Vivado/SDx/2018.2/bin/vpl   --iprepo E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/iprepo/repo  --iprepo H:/Vivado/SDx/2018.2/data/ip/xilinx  --platform H:/Vivado/SDx/2018.2/platforms/zcu104_dvfs/zcu104_dvfs.xpfm  --temp_dir E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0  --output_dir E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vpl  --input_file E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/.xsd/top.bd.tcl  --target hw   --save_temps  --kernels convolution_hw:adapter --webtalk_flag SDSoC  --remote_ip_cache E:/C_FPGA_PRO/ip_cache --xp \"param:compiler.deleteDefaultReportConfigs=false\" 

****** vpl v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
WARNING: [VPL 17-301] Failed to get a license for 'ap_opencl'. Explanation: The license feature ap_opencl could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
Attempting to get a license: ap_sdsoc
Feature available: ap_sdsoc
INFO: [VPL 60-895]   Target platform: H:/Vivado/SDx/2018.2/platforms/zcu104_dvfs\zcu104_dvfs.xpfm
INFO: [VPL 60-423]   Target device: zcu104_dvfs
INFO: [VPL 60-1032] Extracting DSA to E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vivado/.local/dsa
INFO: [VPL 60-251]   Hardware accelerator integration...

INFO: [VPL 60-841] Created output file: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vpl/address_map.xml
INFO: [VPL 60-841] Created output file: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vpl/system.bit
INFO: [VPL 60-841] Created output file: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vpl/system.hdf
INFO: [VPL 60-841] Created output file: E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/p0/vpl/_new_clk_freq
H:/Vivado/SDx/2018.2/bin/cf2sw  -i E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.llvm/apsys_0.xml  -r E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/.cdb/xd_ip_db.xml  -a address_map.xml  -pollMode 0 -mc
INFO: [CF2SW 83-2203] Adding accelerator adapters...
INFO: [CF2SW 83-2200] Adding axi_interconnects...
INFO: [CF2SW 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2SW 83-2202] Adding axi_dwidth_converters...
INFO: [CF2SW 83-2208] Adding bus connections for logical connections...
INFO: [CF2SW 83-2205] Adding clock connections...
INFO: [CF2SW 83-2206] Adding reset connections...
Software tracing enabled
Compile hardware access API functions
aarch64-linux-gnu-gcc       -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include -c  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/portinfo.c
aarch64-linux-gnu-g++      -I H:/Vivado/SDx/2018.2/target/aarch64-linux/include  -D HLS_NO_XIL_FPO_LIB  -I H:/Vivado/Vivado/2018.2/include -c  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cf_stub.c
aarch64-linux-gnu-ar crs E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/libxlnk_stub.a E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/portinfo.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cf_stub.o
aarch64-linux-gnu-ar crs E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/libcnn_accelerator.a E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/portinfo.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cf_stub.o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o
Link application ELF file
aarch64-linux-gnu-g++    E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/main.o  E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/portinfo.o -L/usr/lib -L/lib {--sysroot=E:\reconfiguration_lab\SYSROOT_arm64} {-Wl,-rpath-link=E:\reconfiguration_lab\SYSROOT_arm64/lib,-rpath-link=E:\reconfiguration_lab\SYSROOT_arm64/usr/lib} -lopencv_core -lopencv_highgui -lopencv_videoio -lopencv_imgcodecs -lopencv_imgproc   -L H:/Vivado/SDx/2018.2/target/aarch64-linux/lib -LE:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -lsds_lib -lxlnk_stub  -Wl,--end-group -o E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cnn_accelerator.elf
aarch64-linux-gnu-objcopy -R .xdinfo -R .xddata -R .xdasm -R .xdfcnmap -R .xdhlscore -R .xdif -R .xdparams -R .xdcore -R .xdrepo -R .xdsdata -R .xdpp E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/swstubs/cnn_accelerator.elf
All user specified timing constraints are met.
sds++ log file saved as E:/C_FPGA_PRO/cnn_accelerator/Release/_sds/reports/sds.log
sds++ completed at Wed Jun 12 18:37:11 +0800 2019
