// Seed: 2414215906
module module_0 (
    input wor id_0,
    output supply1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input wire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output logic id_5,
    input supply0 id_6,
    input wand id_7,
    input tri id_8,
    input supply0 id_9,
    input tri1 id_10
);
  bit id_12;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    id_12 <= -1;
    id_5  <= id_3 == -1;
  end
endmodule
