// Seed: 3279934216
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3
    , id_15,
    output supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri id_7,
    output uwire id_8,
    output uwire id_9,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply0 id_13
);
  assign id_8 = id_15;
  assign id_3 = id_12;
  wire  id_16;
  logic id_17 = id_17;
  wire  id_18;
endmodule
module module_1 #(
    parameter id_11 = 32'd60
) (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wor _id_11,
    input wor id_12,
    output supply0 id_13,
    input wand id_14,
    output wand id_15,
    output tri0 id_16
);
  wire id_18[1 'b0 : id_11  &&  1  &&  1];
  module_0 modCall_1 (
      id_15,
      id_12,
      id_3,
      id_5,
      id_16,
      id_4,
      id_8,
      id_13,
      id_16,
      id_7,
      id_4,
      id_2,
      id_10,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
