0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sim_2/new/master_tb.vhd,1582857153,vhdl,,,,master_tb,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/ff_2bSel.vhd,1582681972,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/num_gen.vhd,,,ff_2bsel,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/master.vhd,1582848675,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sim_2/new/master_tb.vhd,,,master,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/num_gen.vhd,1582833531,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/master.vhd,,,num_gen,,,,,,,,
