timestamp 1717453123
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use array_core_block0 array_core_block0_0 1 0 -40000 0 1 61392
use array_core_block1 array_core_block1_0 1 0 -40000 0 1 30000
use array_core_block2 array_core_block2_0 1 0 -40000 0 1 0
use array_core_block_routing array_core_block_routing_1[0:0:39520][0:2:30000] 1 0 -41600 0 1 0
use tg5v0 tg5v0_0[0:0:-1600][0:9:4000] 0 -1 180 -1 0 -1966
use tg5v0 tg5v0_1[0:0:-1600][0:9:4000] 0 1 39738 -1 0 -1966
use lsi1v8o5v0 lsi1v8o5v0_2[0:0:2322][0:15:-800] 0 -1 12710 -1 0 3716
use array_core_block5 array_core_block5_0 -1 0 79966 0 1 0
use array_core_block4 array_core_block4_0 -1 0 79966 0 -1 58822
use array_column_decode array_column_decode_0 0 1 -1040 -1 0 7120
use lsi1v8o5v0 lsi1v8o5v0_1[0:0:2322][0:31:-800] 1 0 29824 0 -1 58614
use lsi1v8o5v0 lsi1v8o5v0_0[0:0:2322][0:31:-800] -1 0 10096 0 -1 58614
use array_row_decode array_row_decode_1 -1 0 13500 0 1 57664
use array_row_decode array_row_decode_0 1 0 26420 0 1 57664
use array_core_block3 array_core_block3_0 -1 0 79966 0 -1 88822
use array_core_block_routing array_core_block_routing_0[0:0:39520][0:2:30000] -1 0 81520 0 1 0
port "vccd2" 1 25400 89800 27000 90000 m3
port "vssd2" 2 27400 89800 29000 90000 m3
port "vssd2" 2 12200 89800 13800 90000 m3
port "vccd2" 1 10200 89800 11800 90000 m3
port "a[4]" 7 19400 89800 19800 90000 m3
port "a[5]" 8 20600 89800 21000 90000 m3
port "a[6]" 9 21800 89800 22200 90000 m3
port "a[7]" 10 23000 89800 23400 90000 m3
port "a[8]" 11 24200 89800 24600 90000 m3
port "a[3]" 6 18200 89800 18600 90000 m3
port "a[2]" 5 17000 89800 17400 90000 m3
port "a[1]" 4 15800 89800 16200 90000 m3
port "a[0]" 3 14600 89800 15000 90000 m3
node "vccd2" 0 0 25400 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vssd2" 0 0 12200 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vccd2" 0 0 10200 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[4]" 0 0 19400 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[5]" 0 0 20600 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[6]" 0 0 21800 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[7]" 0 0 23000 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[8]" 0 0 24200 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_76200_n160#" 0 0 76200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_72200_n160#" 0 0 72200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_68200_n160#" 0 0 68200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_64200_n160#" 0 0 64200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_60200_n160#" 0 0 60200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_56200_n160#" 0 0 56200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_52200_n160#" 0 0 52200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_48200_n160#" 0 0 48200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_44200_n160#" 0 0 44200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_40200_n160#" 0 0 40200 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n28_n2036#" 0 0 -28 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n4028_n2036#" 0 0 -4028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n536_n2036#" 0 0 -536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n8028_n2036#" 0 0 -8028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n4536_n2036#" 0 0 -4536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n12028_n2036#" 0 0 -12028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n8536_n2036#" 0 0 -8536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n16028_n2036#" 0 0 -16028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n12536_n2036#" 0 0 -12536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n20028_n2036#" 0 0 -20028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n16536_n2036#" 0 0 -16536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n24028_n2036#" 0 0 -24028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n20536_n2036#" 0 0 -20536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n28028_n2036#" 0 0 -28028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n24536_n2036#" 0 0 -24536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n32028_n2036#" 0 0 -32028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n28536_n2036#" 0 0 -28536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n36028_n2036#" 0 0 -36028 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n32536_n2036#" 0 0 -32536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n36536_n2036#" 0 0 -36536 -2036 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n440_n160#" 0 0 -440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n4440_n160#" 0 0 -4440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n8440_n160#" 0 0 -8440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n12440_n160#" 0 0 -12440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n16440_n160#" 0 0 -16440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n20440_n160#" 0 0 -20440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n24440_n160#" 0 0 -24440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n28440_n160#" 0 0 -28440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n32440_n160#" 0 0 -32440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n36440_n160#" 0 0 -36440 -160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_24166_3682#" 0 0 24166 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_23366_3682#" 0 0 23366 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_22566_3682#" 0 0 22566 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_21766_3682#" 0 0 21766 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_20966_3682#" 0 0 20966 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_20166_3682#" 0 0 20166 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_19366_3682#" 0 0 19366 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_18566_3682#" 0 0 18566 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_17766_3682#" 0 0 17766 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_16966_3682#" 0 0 16966 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_16166_3682#" 0 0 16166 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_15366_3682#" 0 0 15366 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14566_3682#" 0 0 14566 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_13766_3682#" 0 0 13766 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_12966_3682#" 0 0 12966 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_12166_3682#" 0 0 12166 3682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_11806_3800#" 0 0 11806 3800 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[3]" 0 0 18200 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[2]" 0 0 17000 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[1]" 0 0 15800 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a[0]" 0 0 14600 89800 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[31]" 0 0 32326 58262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_58264#" 0 0 29826 58264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[31]" 0 0 32326 58390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29340_58070#" 0 0 29340 58070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_58070#" 0 0 10062 58070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[31]" 0 0 7494 58262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_58264#" 0 0 9978 58264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[31]" 0 0 7494 58390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[30]" 0 0 32326 59062 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_59064#" 0 0 29826 59064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[30]" 0 0 32326 59190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_58876#" 0 0 29442 58876 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_58870#" 0 0 10062 58870 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[30]" 0 0 7494 59062 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_59064#" 0 0 9978 59064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[30]" 0 0 7494 59190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[29]" 0 0 32326 59862 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_59864#" 0 0 29826 59864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[29]" 0 0 32326 59990 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_59676#" 0 0 29442 59676 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[28]" 0 0 32326 60662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_60664#" 0 0 29826 60664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[28]" 0 0 32326 60790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_59670#" 0 0 10062 59670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_59864#" 0 0 9978 59864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_60476#" 0 0 29442 60476 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_60470#" 0 0 10062 60470 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_60664#" 0 0 9978 60664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[27]" 0 0 32326 61462 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_61464#" 0 0 29826 61464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[27]" 0 0 32326 61590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_61276#" 0 0 29442 61276 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[26]" 0 0 32326 62262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_62264#" 0 0 29826 62264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[26]" 0 0 32326 62390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_61270#" 0 0 10062 61270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_61464#" 0 0 9978 61464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_62076#" 0 0 29442 62076 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_62070#" 0 0 10062 62070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_62264#" 0 0 9978 62264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[25]" 0 0 32326 63062 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_63064#" 0 0 29826 63064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[25]" 0 0 32326 63190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_62876#" 0 0 29442 62876 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[24]" 0 0 32326 63862 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_63864#" 0 0 29826 63864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[24]" 0 0 32326 63990 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_62870#" 0 0 10062 62870 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_63064#" 0 0 9978 63064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_63676#" 0 0 29442 63676 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_63670#" 0 0 10062 63670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_63864#" 0 0 9978 63864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[23]" 0 0 32326 64662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_64664#" 0 0 29826 64664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[23]" 0 0 32326 64790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_64476#" 0 0 29442 64476 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[22]" 0 0 32326 65462 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_65464#" 0 0 29826 65464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[22]" 0 0 32326 65590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_64470#" 0 0 10062 64470 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_64664#" 0 0 9978 64664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_65276#" 0 0 29442 65276 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_65270#" 0 0 10062 65270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_65464#" 0 0 9978 65464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[21]" 0 0 32326 66262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_66264#" 0 0 29826 66264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[21]" 0 0 32326 66390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_66076#" 0 0 29442 66076 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[20]" 0 0 32326 67062 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_67064#" 0 0 29826 67064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[20]" 0 0 32326 67190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_66070#" 0 0 10062 66070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_66264#" 0 0 9978 66264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_66876#" 0 0 29442 66876 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_66870#" 0 0 10062 66870 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_67064#" 0 0 9978 67064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[19]" 0 0 32326 67862 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_67864#" 0 0 29826 67864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[19]" 0 0 32326 67990 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_67676#" 0 0 29442 67676 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[18]" 0 0 32326 68662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_68664#" 0 0 29826 68664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[18]" 0 0 32326 68790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_67670#" 0 0 10062 67670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_67864#" 0 0 9978 67864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_68476#" 0 0 29442 68476 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_68470#" 0 0 10062 68470 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_68664#" 0 0 9978 68664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[17]" 0 0 32326 69462 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_69464#" 0 0 29826 69464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[17]" 0 0 32326 69590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_69276#" 0 0 29442 69276 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[16]" 0 0 32326 70262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_70264#" 0 0 29826 70264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[16]" 0 0 32326 70390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_69270#" 0 0 10062 69270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_69464#" 0 0 9978 69464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_70076#" 0 0 29442 70076 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_70070#" 0 0 10062 70070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_70264#" 0 0 9978 70264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[15]" 0 0 32326 71062 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_71064#" 0 0 29826 71064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[15]" 0 0 32326 71190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_70876#" 0 0 29442 70876 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[14]" 0 0 32326 71862 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_71864#" 0 0 29826 71864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[14]" 0 0 32326 71990 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_70870#" 0 0 10062 70870 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_71064#" 0 0 9978 71064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_71676#" 0 0 29442 71676 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_71670#" 0 0 10062 71670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_71864#" 0 0 9978 71864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[13]" 0 0 32326 72662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_72664#" 0 0 29826 72664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[13]" 0 0 32326 72790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_72476#" 0 0 29442 72476 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[12]" 0 0 32326 73462 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_73464#" 0 0 29826 73464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[12]" 0 0 32326 73590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_72470#" 0 0 10062 72470 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_72664#" 0 0 9978 72664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_73276#" 0 0 29442 73276 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_73270#" 0 0 10062 73270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_73464#" 0 0 9978 73464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[11]" 0 0 32326 74262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_74264#" 0 0 29826 74264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[11]" 0 0 32326 74390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_74076#" 0 0 29442 74076 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[10]" 0 0 32326 75062 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_75064#" 0 0 29826 75064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[10]" 0 0 32326 75190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_74070#" 0 0 10062 74070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_74264#" 0 0 9978 74264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_74876#" 0 0 29442 74876 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_74870#" 0 0 10062 74870 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_75064#" 0 0 9978 75064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[9]" 0 0 32326 75862 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_75864#" 0 0 29826 75864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[9]" 0 0 32326 75990 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_75676#" 0 0 29442 75676 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[8]" 0 0 32326 76662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_76664#" 0 0 29826 76664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[8]" 0 0 32326 76790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_75670#" 0 0 10062 75670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_75864#" 0 0 9978 75864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_76476#" 0 0 29442 76476 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_76470#" 0 0 10062 76470 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_76664#" 0 0 9978 76664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[7]" 0 0 32326 77462 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_77464#" 0 0 29826 77464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[7]" 0 0 32326 77590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_77276#" 0 0 29442 77276 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[6]" 0 0 32326 78262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_78264#" 0 0 29826 78264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[6]" 0 0 32326 78390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_77270#" 0 0 10062 77270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_77464#" 0 0 9978 77464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_78076#" 0 0 29442 78076 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_78070#" 0 0 10062 78070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_78264#" 0 0 9978 78264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[5]" 0 0 32326 79062 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_79064#" 0 0 29826 79064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[5]" 0 0 32326 79190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_78876#" 0 0 29442 78876 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[4]" 0 0 32326 79862 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_79864#" 0 0 29826 79864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[4]" 0 0 32326 79990 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_78870#" 0 0 10062 78870 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_79064#" 0 0 9978 79064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_79676#" 0 0 29442 79676 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_79670#" 0 0 10062 79670 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_79864#" 0 0 9978 79864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[3]" 0 0 32326 80662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_80664#" 0 0 29826 80664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[3]" 0 0 32326 80790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_80476#" 0 0 29442 80476 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[2]" 0 0 32326 81462 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_81464#" 0 0 29826 81464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[2]" 0 0 32326 81590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_80470#" 0 0 10062 80470 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_80664#" 0 0 9978 80664 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[29]" 0 0 368 712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[29]" 0 0 496 892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[28]" 0 0 624 3712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[28]" 0 0 752 3892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[27]" 0 0 880 6712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[27]" 0 0 1008 6892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[26]" 0 0 1136 9712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[26]" 0 0 1264 9892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[25]" 0 0 1392 12712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[25]" 0 0 1520 12892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[24]" 0 0 1648 15712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[24]" 0 0 1776 15892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[23]" 0 0 1904 18712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[23]" 0 0 2032 18892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[22]" 0 0 2160 21712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[22]" 0 0 2288 21892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[21]" 0 0 2416 24712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[21]" 0 0 2544 24892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[20]" 0 0 2672 27712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[20]" 0 0 2800 27892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[19]" 0 0 2928 30712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[19]" 0 0 3056 30892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[18]" 0 0 3184 33712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[18]" 0 0 3312 33892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[17]" 0 0 3440 36712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[17]" 0 0 3568 36892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[16]" 0 0 3696 39712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[16]" 0 0 3824 39892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[15]" 0 0 3952 42712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[15]" 0 0 4080 42892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[14]" 0 0 4208 45712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[14]" 0 0 4336 45892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[13]" 0 0 4464 48712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[13]" 0 0 4592 48892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[12]" 0 0 4720 51712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[12]" 0 0 4848 51892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[11]" 0 0 4976 54712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[11]" 0 0 5104 54892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[10]" 0 0 5232 57712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[10]" 0 0 5360 57892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[9]" 0 0 5488 60712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[9]" 0 0 5616 60892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[8]" 0 0 5744 63712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[8]" 0 0 5872 63892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[7]" 0 0 6000 66712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[7]" 0 0 6128 66892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[6]" 0 0 6256 69712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[6]" 0 0 6384 69892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[5]" 0 0 6512 72712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[5]" 0 0 6640 72892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[4]" 0 0 6768 75712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[4]" 0 0 6896 75892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[3]" 0 0 7024 78712 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[3]" 0 0 7152 78892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_81276#" 0 0 29442 81276 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_81270#" 0 0 10062 81270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_81464#" 0 0 9978 81464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[2]" 0 0 7152 81434 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[1]" 0 0 32326 82262 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_82264#" 0 0 29826 82264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[1]" 0 0 32326 82390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_82076#" 0 0 29442 82076 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en_b[0]" 0 0 32326 83062 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29826_83064#" 0 0 29826 83064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "r_row_en[0]" 0 0 32326 83190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_82070#" 0 0 10062 82070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_82264#" 0 0 9978 82264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[2]" 0 0 7024 81562 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29442_82876#" 0 0 29442 82876 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_10062_82870#" 0 0 10062 82870 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_9978_83064#" 0 0 9978 83064 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_28280_57806#" 0 0 28280 57806 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_7280_57806#" 0 0 7280 57806 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[1]" 0 0 6896 82234 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[1]" 0 0 6768 82362 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en_b[0]" 0 0 6640 83034 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "l_row_en[0]" 0 0 6512 83162 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[26]/out" "r_row_en[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[25]" "lsi1v8o5v0_1[6]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[6]/in" "m1_29826_63064#"
merge "lsi1v8o5v0_2[14]/out_b" "tg5v0_1[1]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[1]/en_b" "tg5v0_0[1]/en_b"
merge "tg5v0_0[1]/en_b" "m1_n4536_n2036#"
merge "lsi1v8o5v0_0[2]/out_b" "array_core_block_routing_1[0]/m2_1600_740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_740#" "l_row_en_b[29]"
merge "lsi1v8o5v0_2[13]/out_b" "tg5v0_1[2]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[2]/en_b" "tg5v0_0[2]/en_b"
merge "tg5v0_0[2]/en_b" "m1_n8536_n2036#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[3]/VPWR" "lsi1v8o5v0_1[6]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[6]/vdd_l" "m1_29442_62876#"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[1]/VPWR" "lsi1v8o5v0_0[2]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[2]/vdd_l" "m1_10062_59670#"
merge "m1_10062_59670#" "lsi1v8o5v0_0[3]/vdd_l"
merge "lsi1v8o5v0_0[3]/vdd_l" "m1_10062_60470#"
merge "array_core_block_routing_0[0]/vout[8]" "tg5v0_1[8]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[8]/vin" "m1_72200_n160#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[14]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[15]/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[15]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[14]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[14]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[14]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[14]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[13]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[13]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[13]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[13]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[12]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[12]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[12]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[12]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[11]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[11]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[11]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[11]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[10]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[10]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[10]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[10]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[9]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[9]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[10]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[10]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[8]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[8]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[9]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[9]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[7]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[7]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[8]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[8]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[7]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[7]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[7]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[7]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[6]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[6]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[6]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[6]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[5]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[5]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[5]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[5]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[3]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[3]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[3]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[3]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[2]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[2]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[3]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[3]/VGND" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[1]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[1]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[2]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[2]/VGND" "array_core_block3_0/VSUBS"
merge "array_core_block3_0/VSUBS" "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[0]/VGND"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[0]/VGND" "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[1]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_3[1]/VGND" "array_core_block0_0/VSUBS"
merge "array_core_block0_0/VSUBS" "lsi1v8o5v0_1[31]/vss"
merge "lsi1v8o5v0_1[31]/vss" "lsi1v8o5v0_1[30]/vss"
merge "lsi1v8o5v0_1[30]/vss" "lsi1v8o5v0_1[29]/vss"
merge "lsi1v8o5v0_1[29]/vss" "lsi1v8o5v0_1[28]/vss"
merge "lsi1v8o5v0_1[28]/vss" "lsi1v8o5v0_1[27]/vss"
merge "lsi1v8o5v0_1[27]/vss" "lsi1v8o5v0_1[26]/vss"
merge "lsi1v8o5v0_1[26]/vss" "lsi1v8o5v0_1[25]/vss"
merge "lsi1v8o5v0_1[25]/vss" "lsi1v8o5v0_1[24]/vss"
merge "lsi1v8o5v0_1[24]/vss" "lsi1v8o5v0_1[23]/vss"
merge "lsi1v8o5v0_1[23]/vss" "lsi1v8o5v0_1[22]/vss"
merge "lsi1v8o5v0_1[22]/vss" "lsi1v8o5v0_1[21]/vss"
merge "lsi1v8o5v0_1[21]/vss" "lsi1v8o5v0_1[20]/vss"
merge "lsi1v8o5v0_1[20]/vss" "lsi1v8o5v0_1[19]/vss"
merge "lsi1v8o5v0_1[19]/vss" "lsi1v8o5v0_1[18]/vss"
merge "lsi1v8o5v0_1[18]/vss" "lsi1v8o5v0_1[17]/vss"
merge "lsi1v8o5v0_1[17]/vss" "lsi1v8o5v0_1[16]/vss"
merge "lsi1v8o5v0_1[16]/vss" "lsi1v8o5v0_1[15]/vss"
merge "lsi1v8o5v0_1[15]/vss" "lsi1v8o5v0_1[14]/vss"
merge "lsi1v8o5v0_1[14]/vss" "lsi1v8o5v0_1[13]/vss"
merge "lsi1v8o5v0_1[13]/vss" "lsi1v8o5v0_1[12]/vss"
merge "lsi1v8o5v0_1[12]/vss" "lsi1v8o5v0_1[11]/vss"
merge "lsi1v8o5v0_1[11]/vss" "lsi1v8o5v0_1[10]/vss"
merge "lsi1v8o5v0_1[10]/vss" "lsi1v8o5v0_1[9]/vss"
merge "lsi1v8o5v0_1[9]/vss" "lsi1v8o5v0_1[8]/vss"
merge "lsi1v8o5v0_1[8]/vss" "lsi1v8o5v0_1[7]/vss"
merge "lsi1v8o5v0_1[7]/vss" "lsi1v8o5v0_1[6]/vss"
merge "lsi1v8o5v0_1[6]/vss" "lsi1v8o5v0_1[5]/vss"
merge "lsi1v8o5v0_1[5]/vss" "lsi1v8o5v0_1[4]/vss"
merge "lsi1v8o5v0_1[4]/vss" "lsi1v8o5v0_1[3]/vss"
merge "lsi1v8o5v0_1[3]/vss" "lsi1v8o5v0_1[2]/vss"
merge "lsi1v8o5v0_1[2]/vss" "lsi1v8o5v0_1[1]/vss"
merge "lsi1v8o5v0_1[1]/vss" "lsi1v8o5v0_1[0]/vss"
merge "lsi1v8o5v0_1[0]/vss" "array_row_decode_1/sky130_fd_sc_hd__decap_3_1[0]/VGND"
merge "array_row_decode_1/sky130_fd_sc_hd__decap_3_1[0]/VGND" "lsi1v8o5v0_0[31]/vss"
merge "lsi1v8o5v0_0[31]/vss" "lsi1v8o5v0_0[30]/vss"
merge "lsi1v8o5v0_0[30]/vss" "lsi1v8o5v0_0[29]/vss"
merge "lsi1v8o5v0_0[29]/vss" "lsi1v8o5v0_0[28]/vss"
merge "lsi1v8o5v0_0[28]/vss" "lsi1v8o5v0_0[27]/vss"
merge "lsi1v8o5v0_0[27]/vss" "lsi1v8o5v0_0[26]/vss"
merge "lsi1v8o5v0_0[26]/vss" "lsi1v8o5v0_0[25]/vss"
merge "lsi1v8o5v0_0[25]/vss" "lsi1v8o5v0_0[24]/vss"
merge "lsi1v8o5v0_0[24]/vss" "lsi1v8o5v0_0[23]/vss"
merge "lsi1v8o5v0_0[23]/vss" "lsi1v8o5v0_0[22]/vss"
merge "lsi1v8o5v0_0[22]/vss" "lsi1v8o5v0_0[21]/vss"
merge "lsi1v8o5v0_0[21]/vss" "lsi1v8o5v0_0[20]/vss"
merge "lsi1v8o5v0_0[20]/vss" "lsi1v8o5v0_0[19]/vss"
merge "lsi1v8o5v0_0[19]/vss" "lsi1v8o5v0_0[18]/vss"
merge "lsi1v8o5v0_0[18]/vss" "lsi1v8o5v0_0[17]/vss"
merge "lsi1v8o5v0_0[17]/vss" "lsi1v8o5v0_0[16]/vss"
merge "lsi1v8o5v0_0[16]/vss" "lsi1v8o5v0_0[15]/vss"
merge "lsi1v8o5v0_0[15]/vss" "lsi1v8o5v0_0[14]/vss"
merge "lsi1v8o5v0_0[14]/vss" "lsi1v8o5v0_0[13]/vss"
merge "lsi1v8o5v0_0[13]/vss" "lsi1v8o5v0_0[12]/vss"
merge "lsi1v8o5v0_0[12]/vss" "lsi1v8o5v0_0[11]/vss"
merge "lsi1v8o5v0_0[11]/vss" "lsi1v8o5v0_0[10]/vss"
merge "lsi1v8o5v0_0[10]/vss" "lsi1v8o5v0_0[9]/vss"
merge "lsi1v8o5v0_0[9]/vss" "lsi1v8o5v0_0[8]/vss"
merge "lsi1v8o5v0_0[8]/vss" "lsi1v8o5v0_0[7]/vss"
merge "lsi1v8o5v0_0[7]/vss" "lsi1v8o5v0_0[6]/vss"
merge "lsi1v8o5v0_0[6]/vss" "lsi1v8o5v0_0[5]/vss"
merge "lsi1v8o5v0_0[5]/vss" "lsi1v8o5v0_0[4]/vss"
merge "lsi1v8o5v0_0[4]/vss" "lsi1v8o5v0_0[3]/vss"
merge "lsi1v8o5v0_0[3]/vss" "lsi1v8o5v0_0[2]/vss"
merge "lsi1v8o5v0_0[2]/vss" "lsi1v8o5v0_0[1]/vss"
merge "lsi1v8o5v0_0[1]/vss" "lsi1v8o5v0_0[0]/vss"
merge "lsi1v8o5v0_0[0]/vss" "array_row_decode_0/VGND"
merge "array_row_decode_0/VGND" "m1_28280_57806#"
merge "m1_28280_57806#" "array_row_decode_1/VGND"
merge "array_row_decode_1/VGND" "m1_7280_57806#"
merge "m1_7280_57806#" "array_core_block4_0/VSUBS"
merge "array_core_block4_0/VSUBS" "array_core_block1_0/VSUBS"
merge "array_core_block1_0/VSUBS" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[6]/VGND"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[6]/VGND" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[6]/VGND"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[6]/VGND" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VGND"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VGND" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[3]/VGND"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[3]/VGND" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[2]/VGND"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[2]/VGND" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[1]/VGND"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[1]/VGND" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[0]/VGND"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[0]/VGND" "array_column_decode_0/VGND"
merge "array_column_decode_0/VGND" "lsi1v8o5v0_2[15]/vss"
merge "lsi1v8o5v0_2[15]/vss" "m1_11806_3800#"
merge "m1_11806_3800#" "lsi1v8o5v0_2[14]/vss"
merge "lsi1v8o5v0_2[14]/vss" "lsi1v8o5v0_2[13]/vss"
merge "lsi1v8o5v0_2[13]/vss" "lsi1v8o5v0_2[12]/vss"
merge "lsi1v8o5v0_2[12]/vss" "lsi1v8o5v0_2[11]/vss"
merge "lsi1v8o5v0_2[11]/vss" "lsi1v8o5v0_2[10]/vss"
merge "lsi1v8o5v0_2[10]/vss" "lsi1v8o5v0_2[9]/vss"
merge "lsi1v8o5v0_2[9]/vss" "lsi1v8o5v0_2[8]/vss"
merge "lsi1v8o5v0_2[8]/vss" "lsi1v8o5v0_2[7]/vss"
merge "lsi1v8o5v0_2[7]/vss" "lsi1v8o5v0_2[6]/vss"
merge "lsi1v8o5v0_2[6]/vss" "lsi1v8o5v0_2[5]/vss"
merge "lsi1v8o5v0_2[5]/vss" "lsi1v8o5v0_2[4]/vss"
merge "lsi1v8o5v0_2[4]/vss" "lsi1v8o5v0_2[3]/vss"
merge "lsi1v8o5v0_2[3]/vss" "lsi1v8o5v0_2[2]/vss"
merge "lsi1v8o5v0_2[2]/vss" "lsi1v8o5v0_2[1]/vss"
merge "lsi1v8o5v0_2[1]/vss" "lsi1v8o5v0_2[0]/vss"
merge "lsi1v8o5v0_2[0]/vss" "array_core_block_routing_0[2]/VSUBS"
merge "array_core_block_routing_0[2]/VSUBS" "array_core_block_routing_0[1]/VSUBS"
merge "array_core_block_routing_0[1]/VSUBS" "array_core_block_routing_0[0]/VSUBS"
merge "array_core_block_routing_0[0]/VSUBS" "array_core_block5_0/VSUBS"
merge "array_core_block5_0/VSUBS" "array_core_block_routing_1[2]/VSUBS"
merge "array_core_block_routing_1[2]/VSUBS" "array_core_block_routing_1[1]/VSUBS"
merge "array_core_block_routing_1[1]/VSUBS" "array_core_block_routing_1[0]/VSUBS"
merge "array_core_block_routing_1[0]/VSUBS" "array_core_block2_0/VSUBS"
merge "array_core_block2_0/VSUBS" "tg5v0_1[9]/vss"
merge "tg5v0_1[9]/vss" "tg5v0_1[8]/vss"
merge "tg5v0_1[8]/vss" "tg5v0_1[7]/vss"
merge "tg5v0_1[7]/vss" "tg5v0_1[6]/vss"
merge "tg5v0_1[6]/vss" "tg5v0_1[5]/vss"
merge "tg5v0_1[5]/vss" "tg5v0_1[4]/vss"
merge "tg5v0_1[4]/vss" "tg5v0_1[3]/vss"
merge "tg5v0_1[3]/vss" "tg5v0_1[2]/vss"
merge "tg5v0_1[2]/vss" "tg5v0_1[1]/vss"
merge "tg5v0_1[1]/vss" "tg5v0_1[0]/vss"
merge "tg5v0_1[0]/vss" "tg5v0_0[9]/vss"
merge "tg5v0_0[9]/vss" "tg5v0_0[8]/vss"
merge "tg5v0_0[8]/vss" "tg5v0_0[7]/vss"
merge "tg5v0_0[7]/vss" "tg5v0_0[6]/vss"
merge "tg5v0_0[6]/vss" "tg5v0_0[5]/vss"
merge "tg5v0_0[5]/vss" "tg5v0_0[4]/vss"
merge "tg5v0_0[4]/vss" "tg5v0_0[3]/vss"
merge "tg5v0_0[3]/vss" "tg5v0_0[2]/vss"
merge "tg5v0_0[2]/vss" "tg5v0_0[1]/vss"
merge "tg5v0_0[1]/vss" "tg5v0_0[0]/vss"
merge "tg5v0_0[0]/vss" "VSUBS"
merge "array_core_block_routing_0[0]/m2_1600_12740#" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,0]/x2/v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,0]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,1]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,1]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,2]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,2]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,3]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,3]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,5]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,5]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,6]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,6]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,7]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,7]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,8]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,8]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[4,9]/x2/v2"
merge "array_row_decode_1/VPWR" "lsi1v8o5v0_0[27]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[27]/vdd_l" "m1_10062_79670#"
merge "m1_10062_79670#" "lsi1v8o5v0_0[25]/vdd_l"
merge "lsi1v8o5v0_0[25]/vdd_l" "m1_10062_78070#"
merge "m1_10062_78070#" "lsi1v8o5v0_0[26]/vdd_l"
merge "lsi1v8o5v0_0[26]/vdd_l" "m1_10062_78870#"
merge "m1_10062_78870#" "lsi1v8o5v0_0[23]/vdd_l"
merge "lsi1v8o5v0_0[23]/vdd_l" "m1_10062_76470#"
merge "m1_10062_76470#" "lsi1v8o5v0_0[24]/vdd_l"
merge "lsi1v8o5v0_0[24]/vdd_l" "m1_10062_77270#"
merge "m1_10062_77270#" "lsi1v8o5v0_0[21]/vdd_l"
merge "lsi1v8o5v0_0[21]/vdd_l" "m1_10062_74870#"
merge "m1_10062_74870#" "lsi1v8o5v0_0[22]/vdd_l"
merge "lsi1v8o5v0_0[22]/vdd_l" "m1_10062_75670#"
merge "m1_10062_75670#" "lsi1v8o5v0_0[20]/vdd_l"
merge "lsi1v8o5v0_0[20]/vdd_l" "m1_10062_74070#"
merge "m1_10062_74070#" "lsi1v8o5v0_0[13]/vdd_l"
merge "lsi1v8o5v0_0[13]/vdd_l" "m1_10062_68470#"
merge "m1_10062_68470#" "lsi1v8o5v0_0[11]/vdd_l"
merge "lsi1v8o5v0_0[11]/vdd_l" "m1_10062_66870#"
merge "m1_10062_66870#" "lsi1v8o5v0_0[12]/vdd_l"
merge "lsi1v8o5v0_0[12]/vdd_l" "m1_10062_67670#"
merge "m1_10062_67670#" "lsi1v8o5v0_0[9]/vdd_l"
merge "lsi1v8o5v0_0[9]/vdd_l" "m1_10062_65270#"
merge "m1_10062_65270#" "lsi1v8o5v0_0[10]/vdd_l"
merge "lsi1v8o5v0_0[10]/vdd_l" "m1_10062_66070#"
merge "m1_10062_66070#" "lsi1v8o5v0_0[7]/vdd_l"
merge "lsi1v8o5v0_0[7]/vdd_l" "m1_10062_63670#"
merge "m1_10062_63670#" "lsi1v8o5v0_0[8]/vdd_l"
merge "lsi1v8o5v0_0[8]/vdd_l" "m1_10062_64470#"
merge "m1_10062_64470#" "lsi1v8o5v0_0[6]/vdd_l"
merge "lsi1v8o5v0_0[6]/vdd_l" "m1_10062_62870#"
merge "array_row_decode_1/w[8]" "lsi1v8o5v0_0[23]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[23]/in" "m1_9978_76664#"
merge "lsi1v8o5v0_2[12]/out" "tg5v0_1[3]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[3]/en" "tg5v0_0[3]/en"
merge "tg5v0_0[3]/en" "m1_n12028_n2036#"
merge "array_core_block_routing_0[0]/m2_1600_3740#" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,0]/x2/v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,0]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,1]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,1]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,2]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,2]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,3]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,3]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,5]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,5]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,6]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,6]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,7]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,7]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,8]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,8]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[1,9]/x2/v2"
merge "array_row_decode_1/w[5]" "lsi1v8o5v0_0[26]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[26]/in" "m1_9978_79064#"
merge "lsi1v8o5v0_0[22]/out" "array_core_block_routing_1[2]/m2_1600_920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_920#" "l_row_en[9]"
merge "array_core_block_routing_0[0]/vout[7]" "tg5v0_1[7]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[7]/vin" "m1_68200_n160#"
merge "array_core_block_routing_1[0]/vout[2]" "tg5v0_0[2]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[2]/vin" "m1_n8440_n160#"
merge "lsi1v8o5v0_1[30]/out" "r_row_en[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[21]/out_b" "r_row_en_b[10]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[14]" "lsi1v8o5v0_1[17]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[17]/in" "m1_29826_71864#"
merge "lsi1v8o5v0_0[3]/out_b" "array_core_block_routing_1[0]/m2_1600_3740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_3740#" "l_row_en_b[28]"
merge "array_core_block_routing_0[0]/m2_1600_21740#" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,0]/tg5v0_0/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,0]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,1]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,1]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,2]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,2]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,3]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,3]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,5]/m1_3508_n6552#"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,5]/m1_3508_n6552#" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,6]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,6]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,7]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,7]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,8]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,8]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[2,9]/tg5v0_0/vin"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[8]/VPWR" "lsi1v8o5v0_1[16]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[16]/vdd_l" "m1_29442_70876#"
merge "m1_29442_70876#" "lsi1v8o5v0_1[17]/vdd_l"
merge "lsi1v8o5v0_1[17]/vdd_l" "m1_29442_71676#"
merge "lsi1v8o5v0_0[16]/out_b" "array_core_block_routing_1[1]/m2_1600_12740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_12740#" "l_row_en_b[15]"
merge "array_row_decode_1/w[24]" "lsi1v8o5v0_0[7]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[7]/in" "m1_9978_63864#"
merge "lsi1v8o5v0_2[11]/out" "tg5v0_1[4]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[4]/en" "tg5v0_0[4]/en"
merge "tg5v0_0[4]/en" "m1_n16028_n2036#"
merge "array_core_block_routing_0[0]/vout[5]" "tg5v0_1[5]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[5]/vin" "m1_60200_n160#"
merge "array_row_decode_1/w[7]" "lsi1v8o5v0_0[24]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[24]/in" "m1_9978_77464#"
merge "lsi1v8o5v0_1[1]/out" "r_row_en[30]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[13]/VPWR" "lsi1v8o5v0_1[27]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[27]/vdd_l" "m1_29442_79676#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[14]/VPWR" "lsi1v8o5v0_1[28]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[28]/vdd_l" "m1_29442_80476#"
merge "m1_29442_80476#" "lsi1v8o5v0_1[29]/vdd_l"
merge "lsi1v8o5v0_1[29]/vdd_l" "m1_29442_81276#"
merge "array_row_decode_0/w[13]" "lsi1v8o5v0_1[18]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[18]/in" "m1_29826_72664#"
merge "lsi1v8o5v0_1[16]/out" "r_row_en[15]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[1]/out_b" "l_row_en_b[30]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[2]/VPWR" "lsi1v8o5v0_2[4]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_2[4]/vdd_l" "m1_15366_3682#"
merge "m1_15366_3682#" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[1]/VPWR"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[1]/VPWR" "lsi1v8o5v0_2[3]/vdd_l"
merge "lsi1v8o5v0_2[3]/vdd_l" "m1_14566_3682#"
merge "m1_14566_3682#" "lsi1v8o5v0_2[2]/vdd_l"
merge "lsi1v8o5v0_2[2]/vdd_l" "m1_13766_3682#"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[2]/VPWR" "lsi1v8o5v0_2[6]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_2[6]/vdd_l" "m1_16966_3682#"
merge "m1_16966_3682#" "lsi1v8o5v0_2[5]/vdd_l"
merge "lsi1v8o5v0_2[5]/vdd_l" "m1_16166_3682#"
merge "array_row_decode_1/w[6]" "lsi1v8o5v0_0[25]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[25]/in" "m1_9978_78264#"
merge "array_row_decode_1/w[4]" "lsi1v8o5v0_0[27]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[27]/in" "m1_9978_79864#"
merge "array_row_decode_1/w[17]" "lsi1v8o5v0_0[14]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[14]/in" "m1_9978_69464#"
merge "array_core_block_routing_1[0]/vout[1]" "tg5v0_0[1]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[1]/vin" "m1_n4440_n160#"
merge "lsi1v8o5v0_2[8]/out" "tg5v0_1[7]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[7]/en" "tg5v0_0[7]/en"
merge "tg5v0_0[7]/en" "m1_n28028_n2036#"
merge "lsi1v8o5v0_1[31]/out" "r_row_en[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[12]" "lsi1v8o5v0_1[19]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[19]/in" "m1_29826_73464#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[3]/VPWR" "lsi1v8o5v0_1[7]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[7]/vdd_l" "m1_29442_63676#"
merge "m1_29442_63676#" "lsi1v8o5v0_1[8]/vdd_l"
merge "lsi1v8o5v0_1[8]/vdd_l" "m1_29442_64476#"
merge "array_core_block_routing_0[0]/m2_1600_27740#" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,0]/x2/v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,0]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,1]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,1]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,2]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,2]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,3]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,3]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,5]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,5]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,6]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,6]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,7]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,7]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,8]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,8]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[4,9]/x2/v2"
merge "array_core_block_routing_0[0]/m2_1600_740#" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,0]/tg5v0_0/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,0]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,1]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,1]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,2]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,2]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,3]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,3]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,5]/m1_3508_n6552#"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,5]/m1_3508_n6552#" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,6]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,6]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,7]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,7]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,8]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,8]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[0,9]/tg5v0_0/vin"
merge "array_core_block_routing_0[0]/vout[4]" "tg5v0_1[4]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[4]/vin" "m1_56200_n160#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[11]/VPWR" "lsi1v8o5v0_1[23]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[23]/vdd_l" "m1_29442_76476#"
merge "m1_29442_76476#" "lsi1v8o5v0_1[24]/vdd_l"
merge "lsi1v8o5v0_1[24]/vdd_l" "m1_29442_77276#"
merge "lsi1v8o5v0_0[22]/out_b" "array_core_block_routing_1[2]/m2_1600_740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_740#" "l_row_en_b[9]"
merge "lsi1v8o5v0_1[29]/out_b" "r_row_en_b[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[4]/out_b" "array_core_block_routing_1[0]/m2_1600_6740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_6740#" "l_row_en_b[27]"
merge "array_core_block_routing_1[2]/m2_1600_24740#" "lsi1v8o5v0_0[30]/out_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[30]/out_b" "l_row_en_b[1]"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[15]/VPWR" "lsi1v8o5v0_1[30]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[30]/vdd_l" "m1_29442_82076#"
merge "m1_29442_82076#" "lsi1v8o5v0_1[31]/vdd_l"
merge "lsi1v8o5v0_1[31]/vdd_l" "m1_29442_82876#"
merge "lsi1v8o5v0_0[27]/out_b" "array_core_block_routing_1[2]/m2_1600_15740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_15740#" "l_row_en_b[4]"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[12]/VPWR" "lsi1v8o5v0_1[25]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[25]/vdd_l" "m1_29442_78076#"
merge "m1_29442_78076#" "lsi1v8o5v0_1[26]/vdd_l"
merge "lsi1v8o5v0_1[26]/vdd_l" "m1_29442_78876#"
merge "array_row_decode_0/w[11]" "lsi1v8o5v0_1[20]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[20]/in" "m1_29826_74264#"
merge "array_core_block_routing_0[0]/m2_1600_15740#" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,0]/x2/v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,0]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,1]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,1]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,2]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,2]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,3]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,3]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,5]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,5]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,6]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,6]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,7]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,7]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,8]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,8]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[0,9]/x2/v2"
merge "lsi1v8o5v0_1[12]/out_b" "r_row_en_b[19]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[6]/VPWR" "lsi1v8o5v0_2[13]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_2[13]/vdd_l" "m1_22566_3682#"
merge "m1_22566_3682#" "lsi1v8o5v0_2[12]/vdd_l"
merge "lsi1v8o5v0_2[12]/vdd_l" "m1_21766_3682#"
merge "array_row_decode_1/w[3]" "lsi1v8o5v0_0[28]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[28]/in" "m1_9978_80664#"
merge "array_core_block_routing_1[2]/m2_1600_24920#" "lsi1v8o5v0_0[30]/out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[30]/out" "l_row_en[1]"
merge "array_core_block_routing_1[0]/vout[3]" "tg5v0_0[3]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[3]/vin" "m1_n12440_n160#"
merge "array_core_block_routing_1[0]/vout[0]" "tg5v0_0[0]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[0]/vin" "m1_n440_n160#"
merge "array_core_block_routing_0[0]/m2_1600_6740#" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,0]/x2/v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,0]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,1]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,1]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,2]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,2]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,3]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,3]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,5]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,5]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,6]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,6]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,7]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,7]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,8]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,8]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[2,9]/x2/v2"
merge "lsi1v8o5v0_1[29]/out" "r_row_en[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[10]" "lsi1v8o5v0_1[21]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[21]/in" "m1_29826_75064#"
merge "array_core_block_routing_0[0]/vout[3]" "tg5v0_1[3]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[3]/vin" "m1_52200_n160#"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[8]/VPWR" "lsi1v8o5v0_0[16]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[16]/vdd_l" "m1_10062_70870#"
merge "m1_10062_70870#" "lsi1v8o5v0_0[17]/vdd_l"
merge "lsi1v8o5v0_0[17]/vdd_l" "m1_10062_71670#"
merge "lsi1v8o5v0_2[15]/out" "tg5v0_1[0]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[0]/en" "tg5v0_0[0]/en"
merge "tg5v0_0[0]/en" "m1_n28_n2036#"
merge "lsi1v8o5v0_0[5]/out_b" "array_core_block_routing_1[0]/m2_1600_9740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_9740#" "l_row_en_b[26]"
merge "lsi1v8o5v0_1[3]/out_b" "r_row_en_b[28]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/w[2]" "lsi1v8o5v0_0[29]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[29]/in" "m1_9978_81464#"
merge "array_core_block_routing_0[0]/m2_1600_24740#" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,0]/x2/v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,0]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,1]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,1]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,2]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,2]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,3]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,3]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,5]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,5]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,6]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,6]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,7]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,7]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,8]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,8]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[3,9]/x2/v2"
merge "array_row_decode_1/sky130_fd_sc_hd__decap_3_0[0]/VPWR" "lsi1v8o5v0_0[0]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[0]/vdd_l" "m1_10062_58070#"
merge "m1_10062_58070#" "lsi1v8o5v0_0[1]/vdd_l"
merge "lsi1v8o5v0_0[1]/vdd_l" "m1_10062_58870#"
merge "array_core_block_routing_1[0]/vout[9]" "tg5v0_0[9]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[9]/vin" "m1_n36440_n160#"
merge "lsi1v8o5v0_1[4]/out" "r_row_en[27]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[7]/out_b" "array_core_block_routing_1[0]/m2_1600_15740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_15740#" "l_row_en_b[24]"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[7]/VPWR" "lsi1v8o5v0_2[15]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_2[15]/vdd_l" "m1_24166_3682#"
merge "m1_24166_3682#" "lsi1v8o5v0_2[14]/vdd_l"
merge "lsi1v8o5v0_2[14]/vdd_l" "m1_23366_3682#"
merge "lsi1v8o5v0_0[20]/out" "array_core_block_routing_1[1]/m2_1600_24920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_24920#" "l_row_en[11]"
merge "array_core_block_routing_0[0]/vout[2]" "tg5v0_1[2]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[2]/vin" "m1_48200_n160#"
merge "lsi1v8o5v0_1[19]/out" "r_row_en[12]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[7]/VPWR" "lsi1v8o5v0_0[14]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[14]/vdd_l" "m1_10062_69270#"
merge "m1_10062_69270#" "lsi1v8o5v0_0[15]/vdd_l"
merge "lsi1v8o5v0_0[15]/vdd_l" "m1_10062_70070#"
merge "lsi1v8o5v0_2[14]/out" "tg5v0_1[1]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[1]/en" "tg5v0_0[1]/en"
merge "tg5v0_0[1]/en" "m1_n4028_n2036#"
merge "lsi1v8o5v0_0[6]/out_b" "array_core_block_routing_1[0]/m2_1600_12740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_12740#" "l_row_en_b[25]"
merge "array_row_decode_1/w[29]" "lsi1v8o5v0_0[2]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[2]/in" "m1_9978_59864#"
merge "array_row_decode_1/w[14]" "lsi1v8o5v0_0[17]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[17]/in" "m1_9978_71864#"
merge "lsi1v8o5v0_2[7]/out_b" "tg5v0_1[8]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[8]/en_b" "tg5v0_0[8]/en_b"
merge "tg5v0_0[8]/en_b" "m1_n32536_n2036#"
merge "array_row_decode_1/w[1]" "lsi1v8o5v0_0[30]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[30]/in" "m1_9978_82264#"
merge "lsi1v8o5v0_0[28]/out_b" "array_core_block_routing_1[2]/m2_1600_18740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_18740#" "l_row_en_b[3]"
merge "array_core_block_routing_0[0]/m2_1600_9740#" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,0]/x2/v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,0]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,1]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,1]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,2]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,2]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,3]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,3]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,5]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,5]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,6]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,6]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,7]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,7]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,8]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,8]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thin_poly_0[3,9]/x2/v2"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[5]/VPWR" "lsi1v8o5v0_1[11]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[11]/vdd_l" "m1_29442_66876#"
merge "m1_29442_66876#" "lsi1v8o5v0_1[12]/vdd_l"
merge "lsi1v8o5v0_1[12]/vdd_l" "m1_29442_67676#"
merge "lsi1v8o5v0_0[11]/out_b" "array_core_block_routing_1[0]/m2_1600_27740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_27740#" "l_row_en_b[20]"
merge "array_row_decode_0/w[31]" "lsi1v8o5v0_1[0]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[0]/in" "m1_29826_58264#"
merge "array_core_block_routing_0[0]/vout[1]" "tg5v0_1[1]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[1]/vin" "m1_44200_n160#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[10]/VPWR" "lsi1v8o5v0_1[21]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[21]/vdd_l" "m1_29442_74876#"
merge "m1_29442_74876#" "lsi1v8o5v0_1[22]/vdd_l"
merge "lsi1v8o5v0_1[22]/vdd_l" "m1_29442_75676#"
merge "array_core_block_routing_1[0]/vout[5]" "tg5v0_0[5]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[5]/vin" "m1_n20440_n160#"
merge "lsi1v8o5v0_1[18]/out_b" "r_row_en_b[13]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_27740#" "lsi1v8o5v0_0[31]/out_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[31]/out_b" "l_row_en_b[0]"
merge "lsi1v8o5v0_2[13]/out" "tg5v0_1[2]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[2]/en" "tg5v0_0[2]/en"
merge "tg5v0_0[2]/en" "m1_n8028_n2036#"
merge "array_row_decode_0/w[20]" "lsi1v8o5v0_1[11]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[11]/in" "m1_29826_67064#"
merge "lsi1v8o5v0_0[10]/out" "array_core_block_routing_1[0]/m2_1600_24920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_24920#" "l_row_en[21]"
merge "array_row_decode_1/w[28]" "lsi1v8o5v0_0[3]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[3]/in" "m1_9978_60664#"
merge "array_core_block_routing_1[0]/vout[6]" "tg5v0_0[6]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[6]/vin" "m1_n24440_n160#"
merge "lsi1v8o5v0_2[6]/out_b" "tg5v0_1[9]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[9]/en_b" "tg5v0_0[9]/en_b"
merge "tg5v0_0[9]/en_b" "m1_n36536_n2036#"
merge "array_row_decode_1/w[0]" "lsi1v8o5v0_0[31]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[31]/in" "m1_9978_83064#"
merge "array_row_decode_0/w[29]" "lsi1v8o5v0_1[2]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[2]/in" "m1_29826_59864#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[1]/VPWR" "lsi1v8o5v0_1[2]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[2]/vdd_l" "m1_29442_59676#"
merge "m1_29442_59676#" "lsi1v8o5v0_1[3]/vdd_l"
merge "lsi1v8o5v0_1[3]/vdd_l" "m1_29442_60476#"
merge "lsi1v8o5v0_0[0]/out" "l_row_en[31]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[9]/VPWR" "lsi1v8o5v0_0[18]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[18]/vdd_l" "m1_10062_72470#"
merge "m1_10062_72470#" "lsi1v8o5v0_0[19]/vdd_l"
merge "lsi1v8o5v0_0[19]/vdd_l" "m1_10062_73270#"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[14]/VPWR" "lsi1v8o5v0_0[28]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[28]/vdd_l" "m1_10062_80470#"
merge "m1_10062_80470#" "lsi1v8o5v0_0[29]/vdd_l"
merge "lsi1v8o5v0_0[29]/vdd_l" "m1_10062_81270#"
merge "lsi1v8o5v0_1[9]/out_b" "r_row_en_b[22]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[0]/vout[0]" "tg5v0_1[0]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[0]/vin" "m1_40200_n160#"
merge "lsi1v8o5v0_1[24]/out_b" "r_row_en_b[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[8]/out_b" "array_core_block_routing_1[0]/m2_1600_18740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_18740#" "l_row_en_b[23]"
merge "array_row_decode_1/w[31]" "lsi1v8o5v0_0[0]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[0]/in" "m1_9978_58264#"
merge "array_row_decode_1/w[27]" "lsi1v8o5v0_0[4]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[4]/in" "m1_9978_61464#"
merge "lsi1v8o5v0_1[7]/out" "r_row_en[24]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[23]/out" "array_core_block_routing_1[2]/m2_1600_3920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_3920#" "l_row_en[8]"
merge "array_row_decode_0/w[28]" "lsi1v8o5v0_1[3]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[3]/in" "m1_29826_60664#"
merge "array_column_decode_0/VPWR" "lsi1v8o5v0_2[11]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_2[11]/vdd_l" "m1_20966_3682#"
merge "m1_20966_3682#" "lsi1v8o5v0_2[1]/vdd_l"
merge "lsi1v8o5v0_2[1]/vdd_l" "m1_12966_3682#"
merge "m1_12966_3682#" "lsi1v8o5v0_2[0]/vdd_l"
merge "lsi1v8o5v0_2[0]/vdd_l" "m1_12166_3682#"
merge "m1_12166_3682#" "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VPWR"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VPWR" "lsi1v8o5v0_2[10]/vdd_l"
merge "lsi1v8o5v0_2[10]/vdd_l" "m1_20166_3682#"
merge "m1_20166_3682#" "lsi1v8o5v0_2[9]/vdd_l"
merge "lsi1v8o5v0_2[9]/vdd_l" "m1_19366_3682#"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[15]/VPWR" "lsi1v8o5v0_0[30]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[30]/vdd_l" "m1_10062_82070#"
merge "m1_10062_82070#" "lsi1v8o5v0_0[31]/vdd_l"
merge "lsi1v8o5v0_0[31]/vdd_l" "m1_10062_82870#"
merge "array_row_decode_1/w[26]" "lsi1v8o5v0_0[5]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[5]/in" "m1_9978_62264#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[6]/VPWR" "lsi1v8o5v0_1[13]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[13]/vdd_l" "m1_29442_68476#"
merge "lsi1v8o5v0_0[9]/out_b" "array_core_block_routing_1[0]/m2_1600_21740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_21740#" "l_row_en_b[22]"
merge "lsi1v8o5v0_1[30]/out_b" "r_row_en_b[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[12]/out" "r_row_en[19]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[9]/VPWR" "lsi1v8o5v0_1[18]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[18]/vdd_l" "m1_29442_72476#"
merge "m1_29442_72476#" "lsi1v8o5v0_1[19]/vdd_l"
merge "lsi1v8o5v0_1[19]/vdd_l" "m1_29442_73276#"
merge "lsi1v8o5v0_0[17]/out_b" "array_core_block_routing_1[1]/m2_1600_15740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_15740#" "l_row_en_b[14]"
merge "lsi1v8o5v0_0[2]/out" "array_core_block_routing_1[0]/m2_1600_920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_920#" "l_row_en[29]"
merge "array_column_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[3]/VPWR" "lsi1v8o5v0_2[8]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_2[8]/vdd_l" "m1_18566_3682#"
merge "m1_18566_3682#" "lsi1v8o5v0_2[7]/vdd_l"
merge "lsi1v8o5v0_2[7]/vdd_l" "m1_17766_3682#"
merge "array_row_decode_1/w[25]" "lsi1v8o5v0_0[6]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[6]/in" "m1_9978_63064#"
merge "array_row_decode_0/w[27]" "lsi1v8o5v0_1[4]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[4]/in" "m1_29826_61464#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[7]/VPWR" "lsi1v8o5v0_1[14]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[14]/vdd_l" "m1_29442_69276#"
merge "m1_29442_69276#" "lsi1v8o5v0_1[15]/vdd_l"
merge "lsi1v8o5v0_1[15]/vdd_l" "m1_29442_70076#"
merge "array_row_decode_0/w[9]" "lsi1v8o5v0_1[22]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[22]/in" "m1_29826_75864#"
merge "lsi1v8o5v0_0[13]/out" "array_core_block_routing_1[1]/m2_1600_3920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_3920#" "l_row_en[18]"
merge "array_row_decode_0/w[8]" "lsi1v8o5v0_1[23]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[23]/in" "m1_29826_76664#"
merge "array_row_decode_0/w[17]" "lsi1v8o5v0_1[14]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[14]/in" "m1_29826_69464#"
merge "lsi1v8o5v0_1[2]/out_b" "r_row_en_b[29]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[4]/VPWR" "lsi1v8o5v0_1[9]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[9]/vdd_l" "m1_29442_65276#"
merge "m1_29442_65276#" "lsi1v8o5v0_1[10]/vdd_l"
merge "lsi1v8o5v0_1[10]/vdd_l" "m1_29442_66076#"
merge "lsi1v8o5v0_0[10]/out_b" "array_core_block_routing_1[0]/m2_1600_24740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_24740#" "l_row_en_b[21]"
merge "lsi1v8o5v0_2[8]/out_b" "tg5v0_1[7]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[7]/en_b" "tg5v0_0[7]/en_b"
merge "tg5v0_0[7]/en_b" "m1_n28536_n2036#"
merge "lsi1v8o5v0_1[13]/out" "r_row_en[18]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_2[7]/out" "tg5v0_1[8]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[8]/en" "tg5v0_0[8]/en"
merge "tg5v0_0[8]/en" "m1_n32028_n2036#"
merge "lsi1v8o5v0_0[3]/out" "array_core_block_routing_1[0]/m2_1600_3920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_3920#" "l_row_en[28]"
merge "lsi1v8o5v0_0[23]/out_b" "array_core_block_routing_1[2]/m2_1600_3740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_3740#" "l_row_en_b[8]"
merge "array_core_block_routing_0[0]/m2_1600_18740#" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,0]/x2/v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,0]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,1]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,1]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,2]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,2]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,3]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,3]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,4]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,4]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,5]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,5]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,5]/tg5v0_0/vin"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,5]/tg5v0_0/vin" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,6]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,6]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,7]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,7]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,8]/x2/v2"
merge "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,8]/x2/v2" "array_core_block5_0/fgcell_amp_MOS_cap_thick_poly_0[1,9]/x2/v2"
merge "lsi1v8o5v0_1[22]/out" "r_row_en[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[26]" "lsi1v8o5v0_1[5]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[5]/in" "m1_29826_62264#"
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_3[10]/VPWR" "lsi1v8o5v0_1[20]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[20]/vdd_l" "m1_29442_74076#"
merge "array_row_decode_1/w[13]" "lsi1v8o5v0_0[18]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[18]/in" "m1_9978_72664#"
merge "lsi1v8o5v0_1[13]/out_b" "r_row_en_b[18]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/w[12]" "lsi1v8o5v0_0[19]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[19]/in" "m1_9978_73464#"
merge "array_row_decode_0/VPWR" "lsi1v8o5v0_1[0]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[0]/vdd_l" "m1_29340_58070#"
merge "m1_29340_58070#" "lsi1v8o5v0_1[1]/vdd_l"
merge "lsi1v8o5v0_1[1]/vdd_l" "m1_29442_58876#"
merge "lsi1v8o5v0_0[26]/out" "array_core_block_routing_1[2]/m2_1600_12920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_12920#" "l_row_en[5]"
merge "lsi1v8o5v0_1[14]/out" "r_row_en[17]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_2[6]/out" "tg5v0_1[9]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[9]/en" "tg5v0_0[9]/en"
merge "tg5v0_0[9]/en" "m1_n36028_n2036#"
merge "lsi1v8o5v0_0[4]/out" "array_core_block_routing_1[0]/m2_1600_6920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_6920#" "l_row_en[27]"
merge "lsi1v8o5v0_2[9]/out_b" "tg5v0_1[6]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[6]/en_b" "tg5v0_0[6]/en_b"
merge "tg5v0_0[6]/en_b" "m1_n24536_n2036#"
merge "array_row_decode_0/w[7]" "lsi1v8o5v0_1[24]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[24]/in" "m1_29826_77464#"
merge "array_row_decode_1/w[11]" "lsi1v8o5v0_0[20]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[20]/in" "m1_9978_74264#"
merge "array_row_decode_1/w[21]" "lsi1v8o5v0_0[10]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[10]/in" "m1_9978_66264#"
merge "lsi1v8o5v0_1[4]/out_b" "r_row_en_b[27]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/w[10]" "lsi1v8o5v0_0[21]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[21]/in" "m1_9978_75064#"
merge "lsi1v8o5v0_1[15]/out" "r_row_en[16]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/w[23]" "lsi1v8o5v0_0[8]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[8]/in" "m1_9978_64664#"
merge "lsi1v8o5v0_0[5]/out" "array_core_block_routing_1[0]/m2_1600_9920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_9920#" "l_row_en[26]"
merge "lsi1v8o5v0_0[16]/out" "array_core_block_routing_1[1]/m2_1600_12920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_12920#" "l_row_en[15]"
merge "array_row_decode_0/w[16]" "lsi1v8o5v0_1[15]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[15]/in" "m1_29826_70264#"
merge "array_row_decode_0/w[24]" "lsi1v8o5v0_1[7]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[7]/in" "m1_29826_63864#"
merge "array_row_decode_0/w[6]" "lsi1v8o5v0_1[25]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[25]/in" "m1_29826_78264#"
merge "array_core_block_routing_1[0]/vout[8]" "tg5v0_0[8]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[8]/vin" "m1_n32440_n160#"
merge "array_row_decode_0/w[5]" "lsi1v8o5v0_1[26]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[26]/in" "m1_29826_79064#"
merge "lsi1v8o5v0_2[10]/out_b" "tg5v0_1[5]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[5]/en_b" "tg5v0_0[5]/en_b"
merge "tg5v0_0[5]/en_b" "m1_n20536_n2036#"
merge "lsi1v8o5v0_0[29]/out_b" "array_core_block_routing_1[2]/m2_1600_21740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_21740#" "l_row_en_b[2]"
merge "array_row_decode_0/w[15]" "lsi1v8o5v0_1[16]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[16]/in" "m1_29826_71064#"
merge "lsi1v8o5v0_2[12]/out_b" "tg5v0_1[3]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[3]/en_b" "tg5v0_0[3]/en_b"
merge "tg5v0_0[3]/en_b" "m1_n12536_n2036#"
merge "lsi1v8o5v0_0[6]/out" "array_core_block_routing_1[0]/m2_1600_12920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_12920#" "l_row_en[25]"
merge "lsi1v8o5v0_1[25]/out" "r_row_en[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[5]/out_b" "r_row_en_b[26]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[12]/out_b" "array_core_block_routing_1[1]/m2_1600_740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_740#" "l_row_en_b[19]"
merge "lsi1v8o5v0_0[24]/out" "array_core_block_routing_1[2]/m2_1600_6920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_6920#" "l_row_en[7]"
merge "array_row_decode_1/w[22]" "lsi1v8o5v0_0[9]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[9]/in" "m1_9978_65464#"
merge "array_column_decode_0/a[3]" "a[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[19]/out_b" "r_row_en_b[12]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[23]" "lsi1v8o5v0_1[8]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[8]/in" "m1_29826_64664#"
merge "array_core_block_routing_0[0]/vout[6]" "tg5v0_1[6]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[6]/vin" "m1_64200_n160#"
merge "array_core_block_routing_1[2]/m2_1600_21920#" "lsi1v8o5v0_0[29]/out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[29]/out" "l_row_en[2]"
merge "lsi1v8o5v0_2[11]/out_b" "tg5v0_1[4]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[4]/en_b" "tg5v0_0[4]/en_b"
merge "tg5v0_0[4]/en_b" "m1_n16536_n2036#"
merge "lsi1v8o5v0_1[6]/out_b" "r_row_en_b[25]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/sky130_fd_sc_hd__tapvpwrvgnd_1_0[2]/VPWR" "lsi1v8o5v0_1[4]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[4]/vdd_l" "m1_29442_61276#"
merge "m1_29442_61276#" "lsi1v8o5v0_1[5]/vdd_l"
merge "lsi1v8o5v0_1[5]/vdd_l" "m1_29442_62076#"
merge "lsi1v8o5v0_1[0]/out" "r_row_en[31]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[3]" "lsi1v8o5v0_1[28]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[28]/in" "m1_29826_80664#"
merge "lsi1v8o5v0_1[17]/out" "r_row_en[14]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[25]/out" "array_core_block_routing_1[2]/m2_1600_9920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_9920#" "l_row_en[6]"
merge "array_column_decode_0/a[2]" "a[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[7]/out" "array_core_block_routing_1[0]/m2_1600_15920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_15920#" "l_row_en[24]"
merge "lsi1v8o5v0_1[25]/out_b" "r_row_en_b[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/w[9]" "lsi1v8o5v0_0[22]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[22]/in" "m1_9978_75864#"
merge "array_row_decode_0/w[22]" "lsi1v8o5v0_1[9]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[9]/in" "m1_29826_65464#"
merge "array_row_decode_1/w[18]" "lsi1v8o5v0_0[13]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[13]/in" "m1_9978_68664#"
merge "array_row_decode_0/w[4]" "lsi1v8o5v0_1[27]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[27]/in" "m1_29826_79864#"
merge "array_row_decode_0/w[2]" "lsi1v8o5v0_1[29]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[29]/in" "m1_29826_81464#"
merge "lsi1v8o5v0_2[15]/out_b" "tg5v0_1[0]/en_b" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[0]/en_b" "tg5v0_0[0]/en_b"
merge "tg5v0_0[0]/en_b" "m1_n536_n2036#"
merge "lsi1v8o5v0_1[7]/out_b" "r_row_en_b[24]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[19]/out" "array_core_block_routing_1[1]/m2_1600_21920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_21920#" "l_row_en[12]"
merge "lsi1v8o5v0_1[18]/out" "r_row_en[13]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/w[20]" "lsi1v8o5v0_0[11]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[11]/in" "m1_9978_67064#"
merge "array_column_decode_0/a[1]" "a[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[1]" "lsi1v8o5v0_1[30]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[30]/in" "m1_29826_82264#"
merge "lsi1v8o5v0_0[8]/out" "array_core_block_routing_1[0]/m2_1600_18920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_18920#" "l_row_en[23]"
merge "lsi1v8o5v0_0[9]/out" "array_core_block_routing_1[0]/m2_1600_21920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_21920#" "l_row_en[22]"
merge "lsi1v8o5v0_2[9]/out" "tg5v0_1[6]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[6]/en" "tg5v0_0[6]/en"
merge "tg5v0_0[6]/en" "m1_n24028_n2036#"
merge "array_row_decode_0/w[21]" "lsi1v8o5v0_1[10]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[10]/in" "m1_29826_66264#"
merge "lsi1v8o5v0_1[31]/out_b" "r_row_en_b[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[18]/out_b" "array_core_block_routing_1[1]/m2_1600_18740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_18740#" "l_row_en_b[13]"
merge "array_row_decode_0/w[0]" "lsi1v8o5v0_1[31]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[31]/in" "m1_29826_83064#"
merge "lsi1v8o5v0_1[28]/out" "r_row_en[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[12]/out" "array_core_block_routing_1[1]/m2_1600_920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_920#" "l_row_en[19]"
merge "lsi1v8o5v0_1[8]/out_b" "r_row_en_b[23]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[27]/out" "array_core_block_routing_1[2]/m2_1600_15920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_15920#" "l_row_en[4]"
merge "array_column_decode_0/a[0]" "a[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[0]/vout[9]" "tg5v0_1[9]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[9]/vin" "m1_76200_n160#"
merge "array_row_decode_1/sky130_fd_sc_hd__tapvpwrvgnd_1_0[2]/VPWR" "lsi1v8o5v0_0[4]/vdd_l" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[4]/vdd_l" "m1_10062_61270#"
merge "m1_10062_61270#" "lsi1v8o5v0_0[5]/vdd_l"
merge "lsi1v8o5v0_0[5]/vdd_l" "m1_10062_62070#"
merge "lsi1v8o5v0_1[3]/out" "r_row_en[28]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[24]/out_b" "array_core_block_routing_1[2]/m2_1600_6740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_6740#" "l_row_en_b[7]"
merge "lsi1v8o5v0_0[28]/out" "array_core_block_routing_1[2]/m2_1600_18920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_18920#" "l_row_en[3]"
merge "lsi1v8o5v0_1[20]/out" "r_row_en[11]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[14]/out_b" "r_row_en_b[17]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/w[15]" "lsi1v8o5v0_0[16]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[16]/in" "m1_9978_71064#"
merge "array_row_decode_0/a[4]" "array_row_decode_1/a[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/a[4]" "a[8]"
merge "lsi1v8o5v0_1[10]/out_b" "r_row_en_b[21]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[21]/out" "r_row_en[10]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[11]/out" "array_core_block_routing_1[0]/m2_1600_27920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/m2_1600_27920#" "l_row_en[20]"
merge "lsi1v8o5v0_1[20]/out_b" "r_row_en_b[11]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[22]/out_b" "r_row_en_b[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[30]" "lsi1v8o5v0_1[1]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[1]/in" "m1_29826_59064#"
merge "array_row_decode_0/a[3]" "array_row_decode_1/a[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/a[3]" "a[7]"
merge "lsi1v8o5v0_1[11]/out_b" "r_row_en_b[20]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[6]/out" "r_row_en[25]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[23]/out_b" "r_row_en_b[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/w[19]" "lsi1v8o5v0_1[12]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[12]/in" "m1_29826_67864#"
merge "lsi1v8o5v0_0[13]/out_b" "array_core_block_routing_1[1]/m2_1600_3740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_3740#" "l_row_en_b[18]"
merge "array_row_decode_0/a[2]" "array_row_decode_1/a[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/a[2]" "a[6]"
merge "array_row_decode_1/w[16]" "lsi1v8o5v0_0[15]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[15]/in" "m1_9978_70264#"
merge "array_row_decode_0/w[18]" "lsi1v8o5v0_1[13]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[13]/in" "m1_29826_68664#"
merge "array_core_block_routing_1[2]/m2_1600_27920#" "lsi1v8o5v0_0[31]/out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[31]/out" "l_row_en[0]"
merge "array_row_decode_0/a[1]" "array_row_decode_1/a[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/a[1]" "a[5]"
merge "lsi1v8o5v0_1[26]/out_b" "r_row_en_b[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_0/a[0]" "array_row_decode_1/a[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/a[0]" "a[4]"
merge "lsi1v8o5v0_1[0]/out_b" "r_row_en_b[31]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[19]/out_b" "array_core_block_routing_1[1]/m2_1600_21740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_21740#" "l_row_en_b[12]"
merge "lsi1v8o5v0_1[9]/out" "r_row_en[22]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[11]/out" "r_row_en[20]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/vout[4]" "tg5v0_0[4]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[4]/vin" "m1_n16440_n160#"
merge "lsi1v8o5v0_0[25]/out_b" "array_core_block_routing_1[2]/m2_1600_9740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_9740#" "l_row_en_b[6]"
merge "lsi1v8o5v0_1[27]/out_b" "r_row_en_b[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[15]/out" "array_core_block_routing_1[1]/m2_1600_9920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_9920#" "l_row_en[16]"
merge "lsi1v8o5v0_1[15]/out_b" "r_row_en_b[16]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[14]/out_b" "array_core_block_routing_1[1]/m2_1600_6740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_6740#" "l_row_en_b[17]"
merge "lsi1v8o5v0_0[14]/out" "array_core_block_routing_1[1]/m2_1600_6920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_6920#" "l_row_en[17]"
merge "lsi1v8o5v0_1[24]/out" "r_row_en[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[28]/out_b" "r_row_en_b[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[15]/out_b" "array_core_block_routing_1[1]/m2_1600_9740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_9740#" "l_row_en_b[16]"
merge "lsi1v8o5v0_2[10]/out" "tg5v0_1[5]/en" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_1[5]/en" "tg5v0_0[5]/en"
merge "tg5v0_0[5]/en" "m1_n20028_n2036#"
merge "lsi1v8o5v0_0[17]/out" "array_core_block_routing_1[1]/m2_1600_15920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_15920#" "l_row_en[14]"
merge "array_row_decode_1/w[19]" "lsi1v8o5v0_0[12]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[12]/in" "m1_9978_67864#"
merge "lsi1v8o5v0_1[2]/out" "r_row_en[29]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_row_decode_1/w[30]" "lsi1v8o5v0_0[1]/in" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[1]/in" "m1_9978_59064#"
merge "lsi1v8o5v0_0[18]/out" "array_core_block_routing_1[1]/m2_1600_18920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_18920#" "l_row_en[13]"
merge "lsi1v8o5v0_0[0]/out_b" "l_row_en_b[31]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[27]/out" "r_row_en[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[20]/out_b" "array_core_block_routing_1[1]/m2_1600_24740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_24740#" "l_row_en_b[11]"
merge "lsi1v8o5v0_0[26]/out_b" "array_core_block_routing_1[2]/m2_1600_12740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[2]/m2_1600_12740#" "l_row_en_b[5]"
merge "lsi1v8o5v0_0[21]/out" "array_core_block_routing_1[1]/m2_1600_27920#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_27920#" "l_row_en[10]"
merge "lsi1v8o5v0_1[1]/out_b" "r_row_en_b[30]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[5]/out" "r_row_en[26]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[0]/vout[7]" "tg5v0_0[7]/vin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "tg5v0_0[7]/vin" "m1_n28440_n160#"
merge "lsi1v8o5v0_1[16]/out_b" "r_row_en_b[15]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[21]/out_b" "array_core_block_routing_1[1]/m2_1600_27740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/m2_1600_27740#" "l_row_en_b[10]"
merge "lsi1v8o5v0_1[8]/out" "r_row_en[23]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[23]/out" "r_row_en[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_0[1]/out" "l_row_en[30]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[10]/out" "r_row_en[21]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "lsi1v8o5v0_1[17]/out_b" "r_row_en_b[14]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[7]" "array_core_block_routing_0[0:1]/vout[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1]/VSUBS" "array_core_block_routing_1[1]/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1]/VSUBS" "VSUBS"
merge "array_core_block_routing_1[1:2]/vout[0]" "array_core_block_routing_1[0:1]/vout[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[6]" "array_core_block_routing_0[0:1]/vout[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[5]" "array_core_block_routing_0[0:1]/vout[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[4]" "array_core_block_routing_0[0:1]/vout[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[3]" "array_core_block_routing_0[0:1]/vout[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[2]" "array_core_block_routing_0[0:1]/vout[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[1]" "array_core_block_routing_0[0:1]/vout[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[8]" "array_core_block_routing_1[0:1]/vout[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[9]" "array_core_block_routing_1[0:1]/vout[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[0]" "array_core_block_routing_0[0:1]/vout[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[7]" "array_core_block_routing_1[0:1]/vout[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[6]" "array_core_block_routing_1[0:1]/vout[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[5]" "array_core_block_routing_1[0:1]/vout[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[4]" "array_core_block_routing_1[0:1]/vout[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[3]" "array_core_block_routing_1[0:1]/vout[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[2]" "array_core_block_routing_1[0:1]/vout[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/vout[1]" "array_core_block_routing_1[0:1]/vout[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/VGND" "array_core_block_routing_1[0:1]/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_1[1:2]/VTUN" "array_core_block_routing_1[0:1]/VTUN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[9]" "array_core_block_routing_0[0:1]/vout[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/vout[8]" "array_core_block_routing_0[0:1]/vout[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/VTUN" "array_core_block_routing_0[0:1]/VTUN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "array_core_block_routing_0[1:2]/VGND" "array_core_block_routing_0[0:1]/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
