//! For now we keep all clock settings on the chip defaults.
//! This code currently assumes the STM32F303xB / STM32F303xC clock configuration.
//! TODO: Do something useful for other STM32f30x chips.
//!
//! Specifically, TIM6 is running on an 8 MHz clock,
//! HSI = 8 MHz is the SYSCLK after reset
//! default AHB prescaler = /1 (= values 0..7):
//!
//! ```
//! registers.RCC.CFGR.modify(.{ .HPRE = 0 });
//! ```
//!
//! so also HCLK = 8 MHz.
//! And with the default APB1 prescaler = /2:
//!
//! ```
//! registers.RCC.CFGR.modify(.{ .PPRE1 = 4 });
//! ```
//!
//! results in PCLK1,
//! and the resulting implicit factor *2 for TIM2/3/4/6/7
//! makes TIM6 run at 8MHz/2*2 = 8 MHz.
//!
//! The above default configuration makes U(S)ART2..5
//! (which use PCLK1 without that implicit *2 factor)
//! run at 4 MHz by default.
//!
//! USART1 uses PCLK2, which uses the APB2 prescaler on HCLK,
//! default APB2 prescaler = /1:
//!
//! ```
//! registers.RCC.CFGR.modify(.{ .PPRE2 = 0 });
//! ```
//!
//! and therefore USART1 runs on 8 MHz.

const std = @import("std");
const micro = @import("microzig");

pub const cpu = @import("cpu");
pub const registers = @import("registers.zig");

pub fn parsePin(comptime spec: []const u8) type {
    const invalid_format_msg = "The given pin '" ++ spec ++ "' has an invalid format. Pins must follow the format \"P{Port}{Pin}\" scheme.";

    if (spec[0] != 'P')
        @compileError(invalid_format_msg);
    if (spec[1] < 'A' or spec[1] > 'H')
        @compileError(invalid_format_msg);

    const pin_number: comptime_int = std.fmt.parseInt(u4, spec[2..], 10) catch @compileError(invalid_format_msg);

    return struct {
        /// 'A'...'H'
        const gpio_port_name = spec[1..2];
        const gpio_port = @field(registers, "GPIO" ++ gpio_port_name);
        const suffix = std.fmt.comptimePrint("{d}", .{pin_number});
    };
}

fn setRegField(reg: anytype, comptime field_name: anytype, value: anytype) void {
    var temp = reg.read();
    @field(temp, field_name) = value;
    reg.write(temp);
}

pub const gpio = struct {
    pub fn setOutput(comptime pin: type) void {
        setRegField(registers.RCC.AHBENR, "IOP" ++ pin.gpio_port_name ++ "EN", 1);
        setRegField(@field(pin.gpio_port, "MODER"), "MODER" ++ pin.suffix, 0b01);
    }

    pub fn setInput(comptime pin: type) void {
        setRegField(registers.RCC.AHBENR, "IOP" ++ pin.gpio_port_name ++ "EN", 1);
        setRegField(@field(pin.gpio_port, "MODER"), "MODER" ++ pin.suffix, 0b00);
    }

    pub fn read(comptime pin: type) micro.gpio.State {
        const idr_reg = pin.gpio_port.IDR;
        const reg_value = @field(idr_reg.read(), "IDR" ++ pin.suffix); // TODO extract to getRegField()?
        return @intToEnum(micro.gpio.State, reg_value);
    }

    pub fn write(comptime pin: type, state: micro.gpio.State) void {
        _ = pin;
        switch (state) {
            .low => setRegField(pin.gpio_port.BRR, "BR" ++ pin.suffix, 1),
            .high => setRegField(pin.gpio_port.BSRR, "BS" ++ pin.suffix, 1),
        }
    }
};

pub const uart = struct {
    pub const DataBits = enum(u2) {
        // seven,
        eight,
        // nine,
    };

    pub const StopBits = enum(u1) {
        one,
        //TODO: Add the other supported options
    };

    pub const Parity = enum(u2) {
        odd,
        even,
    };
};

pub fn Uart(comptime index: usize) type {
    if (!(index == 1)) @compileError("TODO: only USART1 is currently supported");

    return struct {
        const Self = @This();

        pub fn getOrInit(config: micro.uart.Config) !Self {
            if (registers.USART1.CR1.read().UE == 1) {
                // UART1 already enabled, don't reinitialize and disturb things
                return Self{};
            } else return init(config);
        }

        pub fn init(config: micro.uart.Config) !Self {
            // 0b. enable the USART1 clock
            registers.RCC.APB2ENR.modify(.{ .USART1EN = 1 });
            // 0c. enable GPIOC clock
            registers.RCC.AHBENR.modify(.{ .IOPCEN = 1 });
            // 0d. set PC4+PC5 to alternate function 7, USART1_TX + USART1_RX
            registers.GPIOC.MODER.modify(.{ .MODER4 = 0b10, .MODER5 = 0b10 });
            registers.GPIOC.AFRL.modify(.{ .AFRL4 = 7, .AFRL5 = 7 });

            // The following must all be written when the USART is disabled (UE=0).
            // TODO: Disable at this point?  Then wait for something?

            // clear USART1 configuration to its default
            registers.USART1.CR1.writeRaw(@as(u32, 0));
            registers.USART1.CR2.writeRaw(@as(u32, 0));
            registers.USART1.CR3.writeRaw(@as(u32, 0));

            // set word length
            registers.USART1.CR1.modify(switch (config.data_bits) {
                .eight => .{ .padding4 = 0, .M = 0 }, // probably the chip default
                // .nine => .{ .padding4 = 0, .M = 1 },
                // .seven => .{ .padding4 = 1, .M = 0 },
            });
            // Above, .padding4 = bit 28 = .M1 (.svd file bug), and .M == .M0.
            // set parity
            if (config.parity) |p| {
                registers.USART1.CR1.modify(.{
                    .PCE = 1,
                    .PS = @as(u1, switch (p) {
                        .odd => 1,
                        .even => 0,
                    }),
                });
            } else registers.USART1.CR1.modify(.{ .PCE = 0 }); // no parity

            // set number of stop bits
            registers.USART1.CR2.modify(.{
                .STOP = switch (config.stop_bits) {
                    .one => 0b00, // chip default
                },
            });

            // set the baud rate
            // TODO: Do not use the _board_'s frequency, but the _U(S)ARTx_ frequency
            // from the chip, which can be affected by how the board configures the chip.
            // In our case, these are accidentally the same at chip reset,
            // if the board doesn't configure e.g. an HSE external crystal.
            // TODO: Do some checks to see if the baud rate is too high (or perhaps too low)
            const usartdiv = @intCast(u16, @divTrunc(micro.board.cpu_frequency, config.baud_rate));
            registers.USART1.BRR.writeRaw(usartdiv);
            // Above, ignore the BRR struct fields DIV_Mantissa and DIV_Fraction,
            // those seem to be for another chipset; .svd file bug?
            // TODO: We assume the default OVER8=0 configuration here.

            // enable USART1, and its transmitter and receiver
            registers.USART1.CR1.modify(.{ .UE = 1 });
            registers.USART1.CR1.modify(.{ .TE = 1 });
            registers.USART1.CR1.modify(.{ .RE = 1 });

            return Self{};
        }

        pub fn canWrite(self: Self) bool {
            _ = self;
            return switch (registers.USART1.ISR.read().TXE) {
                1 => true,
                0 => false,
            };
        }

        pub fn tx(self: Self, ch: u8) void {
            while (!self.canWrite()) {} // Wait for Previous transmission
            registers.USART1.TDR.modify(.{ .TDR = ch });
        }

        pub fn txflush(_: Self) void {
            while (registers.USART1.ISR.read().TC == 0) {}
        }

        pub fn canRead(self: Self) bool {
            _ = self;
            return switch (registers.USART1.ISR.read().RXNE) {
                1 => true,
                0 => false,
            };
        }

        pub fn rx(self: Self) u8 {
            while (!self.canRead()) {} // Wait till the data is received
            const data_with_parity_bit: u9 = registers.USART1.RDR.read().RDR;
            return @intCast(u8, data_with_parity_bit & 0xFF);
        }
    };
}
