
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,17,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={1,rS,17,offset}                               IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={1,rS,17,offset}                              Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={1,rS,17,offset}                              Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F11)
	S19= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F12)
	S20= GPR.Rdata1=>FU.InID1                                   Premise(F13)
	S21= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F14)
	S22= FU.OutID1=>A_EX.In                                     Premise(F15)
	S23= IR_ID.Out=>IR_EX.In                                    Premise(F16)
	S24= FU.Halt_ID=>CU_ID.Halt                                 Premise(F17)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S26= IR_EX.Out=>FU.IR_EX                                    Premise(F19)
	S27= IR_EX.Out31_26=>CU_EX.Op                               Premise(F20)
	S28= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F21)
	S29= IR_EX.Out15_0=>SEXT.In                                 Premise(F22)
	S30= PC.CIA=>ALU.A                                          Premise(F23)
	S31= SEXT.Out=>ALU.B                                        Premise(F24)
	S32= ALU.Out=>ALUOut_MEM.In                                 Premise(F25)
	S33= A_EX.Out=>CMPU.A                                       Premise(F26)
	S34= B_EX.Out=>CMPU.B                                       Premise(F27)
	S35= CMPU.lt=>ConditionReg_MEM.In                           Premise(F28)
	S36= IR_EX.Out=>IR_MEM.In                                   Premise(F29)
	S37= IR_MEM.Out=>FU.IR_MEM                                  Premise(F30)
	S38= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F31)
	S39= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F32)
	S40= IR_MEM.Out=>IR_WB.In                                   Premise(F33)
	S41= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F34)
	S42= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F35)
	S43= IR_WB.Out=>FU.IR_WB                                    Premise(F36)
	S44= IR_WB.Out31_26=>CU_WB.Op                               Premise(F37)
	S45= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F38)
	S46= PC.Out=>GPR.WData                                      Premise(F39)
	S47= GPR.WData=addr                                         Path(S4,S46)
	S48= PC.Out=>FU.InWB                                        Premise(F40)
	S49= FU.InWB=addr                                           Path(S4,S48)
	S50= ALUOut_WB.Out=>PC.In                                   Premise(F41)
	S51= ConditionReg_WB.Out=>CU_WB.lt                          Premise(F42)
	S52= CtrlPC=0                                               Premise(F43)
	S53= CtrlPCInc=1                                            Premise(F44)
	S54= PC[Out]=addr+4                                         PC-Inc(S1,S52,S53)
	S55= PC[CIA]=addr                                           PC-Inc(S1,S52,S53)
	S56= CtrlIMem=0                                             Premise(F45)
	S57= IMem[{pid,addr}]={1,rS,17,offset}                      IMem-Hold(S2,S56)
	S58= CtrlASIDIn=0                                           Premise(F46)
	S59= CtrlCP0=0                                              Premise(F47)
	S60= CP0[ASID]=pid                                          CP0-Hold(S0,S59)
	S61= CtrlEPCIn=0                                            Premise(F48)
	S62= CtrlExCodeIn=0                                         Premise(F49)
	S63= CtrlIR_ID=1                                            Premise(F50)
	S64= [IR_ID]={1,rS,17,offset}                               IR_ID-Write(S13,S63)
	S65= CtrlGPR=0                                              Premise(F51)
	S66= CtrlA_EX=0                                             Premise(F52)
	S67= CtrlB_EX=0                                             Premise(F53)
	S68= CtrlIR_EX=0                                            Premise(F54)
	S69= CtrlALUOut_MEM=0                                       Premise(F55)
	S70= CtrlConditionReg_MEM=0                                 Premise(F56)
	S71= CtrlIR_MEM=0                                           Premise(F57)
	S72= CtrlIR_WB=0                                            Premise(F58)
	S73= CtrlALUOut_WB=0                                        Premise(F59)
	S74= CtrlConditionReg_WB=0                                  Premise(F60)
	S75= GPR[rS]=a                                              Premise(F61)

ID	S76= PC.Out=addr+4                                          PC-Out(S54)
	S77= PC.CIA=addr                                            PC-Out(S55)
	S78= PC.CIA31_28=addr[31:28]                                PC-Out(S55)
	S79= CP0.ASID=pid                                           CP0-Read-ASID(S60)
	S80= IR_ID.Out={1,rS,17,offset}                             IR-Out(S64)
	S81= IR_ID.Out31_26=1                                       IR-Out(S64)
	S82= IR_ID.Out25_21=rS                                      IR-Out(S64)
	S83= IR_ID.Out20_16=17                                      IR-Out(S64)
	S84= IR_ID.Out15_0=offset                                   IR-Out(S64)
	S85= PC.Out=>IMem.RAddr                                     Premise(F62)
	S86= IMem.RAddr=addr+4                                      Path(S76,S85)
	S87= CP0.ASID=>IMem.ASID                                    Premise(F63)
	S88= IMem.ASID=pid                                          Path(S79,S87)
	S89= IMem.Out=>FU.IR_IF                                     Premise(F64)
	S90= IMem.Out=>IR_ID.In                                     Premise(F65)
	S91= FU.Halt_IF=>CU_IF.Halt                                 Premise(F66)
	S92= FU.Bub_IF=>CU_IF.Bub                                   Premise(F67)
	S93= IR_ID.Out=>FU.IR_ID                                    Premise(F68)
	S94= FU.IR_ID={1,rS,17,offset}                              Path(S80,S93)
	S95= IR_ID.Out31_26=>CU_ID.Op                               Premise(F69)
	S96= CU_ID.Op=1                                             Path(S81,S95)
	S97= IR_ID.Out25_21=>GPR.RReg1                              Premise(F70)
	S98= GPR.RReg1=rS                                           Path(S82,S97)
	S99= GPR.Rdata1=a                                           GPR-Read(S98,S75)
	S100= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F71)
	S101= CU_ID.IRFunc1=17                                      Path(S83,S100)
	S102= GPR.Rdata1=>FU.InID1                                  Premise(F72)
	S103= FU.InID1=a                                            Path(S99,S102)
	S104= FU.OutID1=FU(a)                                       FU-Forward(S103)
	S105= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F73)
	S106= FU.InID1_RReg=rS                                      Path(S82,S105)
	S107= FU.OutID1=>A_EX.In                                    Premise(F74)
	S108= A_EX.In=FU(a)                                         Path(S104,S107)
	S109= B_EX.In=32'b0                                         Premise(F75)
	S110= IR_ID.Out=>IR_EX.In                                   Premise(F76)
	S111= IR_EX.In={1,rS,17,offset}                             Path(S80,S110)
	S112= FU.Halt_ID=>CU_ID.Halt                                Premise(F77)
	S113= FU.Bub_ID=>CU_ID.Bub                                  Premise(F78)
	S114= FU.InID2_RReg=5'b00000                                Premise(F79)
	S115= IR_EX.Out=>FU.IR_EX                                   Premise(F80)
	S116= IR_EX.Out31_26=>CU_EX.Op                              Premise(F81)
	S117= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F82)
	S118= IR_EX.Out15_0=>SEXT.In                                Premise(F83)
	S119= PC.CIA=>ALU.A                                         Premise(F84)
	S120= ALU.A=addr                                            Path(S77,S119)
	S121= SEXT.Out=>ALU.B                                       Premise(F85)
	S122= ALU.Out=>ALUOut_MEM.In                                Premise(F86)
	S123= A_EX.Out=>CMPU.A                                      Premise(F87)
	S124= B_EX.Out=>CMPU.B                                      Premise(F88)
	S125= CMPU.lt=>ConditionReg_MEM.In                          Premise(F89)
	S126= IR_EX.Out=>IR_MEM.In                                  Premise(F90)
	S127= IR_MEM.Out=>FU.IR_MEM                                 Premise(F91)
	S128= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F92)
	S129= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F93)
	S130= IR_MEM.Out=>IR_WB.In                                  Premise(F94)
	S131= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F95)
	S132= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F96)
	S133= IR_WB.Out=>FU.IR_WB                                   Premise(F97)
	S134= IR_WB.Out31_26=>CU_WB.Op                              Premise(F98)
	S135= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F99)
	S136= PC.Out=>GPR.WData                                     Premise(F100)
	S137= GPR.WData=addr+4                                      Path(S76,S136)
	S138= PC.Out=>FU.InWB                                       Premise(F101)
	S139= FU.InWB=addr+4                                        Path(S76,S138)
	S140= ALUOut_WB.Out=>PC.In                                  Premise(F102)
	S141= ConditionReg_WB.Out=>CU_WB.lt                         Premise(F103)
	S142= CtrlPC=0                                              Premise(F104)
	S143= CtrlPCInc=0                                           Premise(F105)
	S144= PC[CIA]=addr                                          PC-Hold(S55,S143)
	S145= PC[Out]=addr+4                                        PC-Hold(S54,S142,S143)
	S146= CtrlIMem=0                                            Premise(F106)
	S147= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S57,S146)
	S148= CtrlASIDIn=0                                          Premise(F107)
	S149= CtrlCP0=0                                             Premise(F108)
	S150= CP0[ASID]=pid                                         CP0-Hold(S60,S149)
	S151= CtrlEPCIn=0                                           Premise(F109)
	S152= CtrlExCodeIn=0                                        Premise(F110)
	S153= CtrlIR_ID=0                                           Premise(F111)
	S154= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S64,S153)
	S155= CtrlGPR=0                                             Premise(F112)
	S156= GPR[rS]=a                                             GPR-Hold(S75,S155)
	S157= CtrlA_EX=1                                            Premise(F113)
	S158= [A_EX]=FU(a)                                          A_EX-Write(S108,S157)
	S159= CtrlB_EX=1                                            Premise(F114)
	S160= [B_EX]=32'b0                                          B_EX-Write(S109,S159)
	S161= CtrlIR_EX=1                                           Premise(F115)
	S162= [IR_EX]={1,rS,17,offset}                              IR_EX-Write(S111,S161)
	S163= CtrlALUOut_MEM=0                                      Premise(F116)
	S164= CtrlConditionReg_MEM=0                                Premise(F117)
	S165= CtrlIR_MEM=0                                          Premise(F118)
	S166= CtrlIR_WB=0                                           Premise(F119)
	S167= CtrlALUOut_WB=0                                       Premise(F120)
	S168= CtrlConditionReg_WB=0                                 Premise(F121)

EX	S169= PC.CIA=addr                                           PC-Out(S144)
	S170= PC.CIA31_28=addr[31:28]                               PC-Out(S144)
	S171= PC.Out=addr+4                                         PC-Out(S145)
	S172= CP0.ASID=pid                                          CP0-Read-ASID(S150)
	S173= IR_ID.Out={1,rS,17,offset}                            IR-Out(S154)
	S174= IR_ID.Out31_26=1                                      IR-Out(S154)
	S175= IR_ID.Out25_21=rS                                     IR-Out(S154)
	S176= IR_ID.Out20_16=17                                     IR-Out(S154)
	S177= IR_ID.Out15_0=offset                                  IR-Out(S154)
	S178= A_EX.Out=FU(a)                                        A_EX-Out(S158)
	S179= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S158)
	S180= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S158)
	S181= B_EX.Out=32'b0                                        B_EX-Out(S160)
	S182= B_EX.Out1_0={32'b0}[1:0]                              B_EX-Out(S160)
	S183= B_EX.Out4_0={32'b0}[4:0]                              B_EX-Out(S160)
	S184= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S162)
	S185= IR_EX.Out31_26=1                                      IR_EX-Out(S162)
	S186= IR_EX.Out25_21=rS                                     IR_EX-Out(S162)
	S187= IR_EX.Out20_16=17                                     IR_EX-Out(S162)
	S188= IR_EX.Out15_0=offset                                  IR_EX-Out(S162)
	S189= PC.Out=>IMem.RAddr                                    Premise(F122)
	S190= IMem.RAddr=addr+4                                     Path(S171,S189)
	S191= CP0.ASID=>IMem.ASID                                   Premise(F123)
	S192= IMem.ASID=pid                                         Path(S172,S191)
	S193= IMem.Out=>FU.IR_IF                                    Premise(F124)
	S194= IMem.Out=>IR_ID.In                                    Premise(F125)
	S195= FU.Halt_IF=>CU_IF.Halt                                Premise(F126)
	S196= FU.Bub_IF=>CU_IF.Bub                                  Premise(F127)
	S197= IR_ID.Out=>FU.IR_ID                                   Premise(F128)
	S198= FU.IR_ID={1,rS,17,offset}                             Path(S173,S197)
	S199= IR_ID.Out31_26=>CU_ID.Op                              Premise(F129)
	S200= CU_ID.Op=1                                            Path(S174,S199)
	S201= IR_ID.Out25_21=>GPR.RReg1                             Premise(F130)
	S202= GPR.RReg1=rS                                          Path(S175,S201)
	S203= GPR.Rdata1=a                                          GPR-Read(S202,S156)
	S204= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F131)
	S205= CU_ID.IRFunc1=17                                      Path(S176,S204)
	S206= GPR.Rdata1=>FU.InID1                                  Premise(F132)
	S207= FU.InID1=a                                            Path(S203,S206)
	S208= FU.OutID1=FU(a)                                       FU-Forward(S207)
	S209= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F133)
	S210= FU.InID1_RReg=rS                                      Path(S175,S209)
	S211= FU.OutID1=>A_EX.In                                    Premise(F134)
	S212= A_EX.In=FU(a)                                         Path(S208,S211)
	S213= IR_ID.Out=>IR_EX.In                                   Premise(F135)
	S214= IR_EX.In={1,rS,17,offset}                             Path(S173,S213)
	S215= FU.Halt_ID=>CU_ID.Halt                                Premise(F136)
	S216= FU.Bub_ID=>CU_ID.Bub                                  Premise(F137)
	S217= IR_EX.Out=>FU.IR_EX                                   Premise(F138)
	S218= FU.IR_EX={1,rS,17,offset}                             Path(S184,S217)
	S219= IR_EX.Out31_26=>CU_EX.Op                              Premise(F139)
	S220= CU_EX.Op=1                                            Path(S185,S219)
	S221= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F140)
	S222= CU_EX.IRFunc1=17                                      Path(S187,S221)
	S223= IR_EX.Out15_0=>SEXT.In                                Premise(F141)
	S224= SEXT.In=offset                                        Path(S188,S223)
	S225= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S224)
	S226= PC.CIA=>ALU.A                                         Premise(F142)
	S227= ALU.A=addr                                            Path(S169,S226)
	S228= SEXT.Out=>ALU.B                                       Premise(F143)
	S229= ALU.B={14{offset[15]},offset,2{0}}                    Path(S225,S228)
	S230= ALU.Func=6'b010010                                    Premise(F144)
	S231= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S227,S229)
	S232= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S227,S229)
	S233= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S227,S229)
	S234= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S227,S229)
	S235= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S227,S229)
	S236= ALU.Out=>ALUOut_MEM.In                                Premise(F145)
	S237= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S231,S236)
	S238= A_EX.Out=>CMPU.A                                      Premise(F146)
	S239= CMPU.A=FU(a)                                          Path(S178,S238)
	S240= B_EX.Out=>CMPU.B                                      Premise(F147)
	S241= CMPU.B=32'b0                                          Path(S181,S240)
	S242= CMPU.Func=6'b000011                                   Premise(F148)
	S243= CMPU.Out=CompareS(FU(a),32'b0)                        CMPU-CMPS(S239,S241)
	S244= CMPU.zero=CompareS(FU(a),32'b0)                       CMPU-CMPS(S239,S241)
	S245= CMPU.gt=CompareS(FU(a),32'b0)                         CMPU-CMPS(S239,S241)
	S246= CMPU.lt=CompareS(FU(a),32'b0)                         CMPU-CMPS(S239,S241)
	S247= CMPU.lt=>ConditionReg_MEM.In                          Premise(F149)
	S248= ConditionReg_MEM.In=CompareS(FU(a),32'b0)             Path(S246,S247)
	S249= IR_EX.Out=>IR_MEM.In                                  Premise(F150)
	S250= IR_MEM.In={1,rS,17,offset}                            Path(S184,S249)
	S251= FU.InEX_WReg=5'd31                                    Premise(F151)
	S252= IR_MEM.Out=>FU.IR_MEM                                 Premise(F152)
	S253= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F153)
	S254= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F154)
	S255= IR_MEM.Out=>IR_WB.In                                  Premise(F155)
	S256= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F156)
	S257= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F157)
	S258= IR_WB.Out=>FU.IR_WB                                   Premise(F158)
	S259= IR_WB.Out31_26=>CU_WB.Op                              Premise(F159)
	S260= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F160)
	S261= PC.Out=>GPR.WData                                     Premise(F161)
	S262= GPR.WData=addr+4                                      Path(S171,S261)
	S263= PC.Out=>FU.InWB                                       Premise(F162)
	S264= FU.InWB=addr+4                                        Path(S171,S263)
	S265= ALUOut_WB.Out=>PC.In                                  Premise(F163)
	S266= ConditionReg_WB.Out=>CU_WB.lt                         Premise(F164)
	S267= CtrlPC=0                                              Premise(F165)
	S268= CtrlPCInc=0                                           Premise(F166)
	S269= PC[CIA]=addr                                          PC-Hold(S144,S268)
	S270= PC[Out]=addr+4                                        PC-Hold(S145,S267,S268)
	S271= CtrlIMem=0                                            Premise(F167)
	S272= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S147,S271)
	S273= CtrlASIDIn=0                                          Premise(F168)
	S274= CtrlCP0=0                                             Premise(F169)
	S275= CP0[ASID]=pid                                         CP0-Hold(S150,S274)
	S276= CtrlEPCIn=0                                           Premise(F170)
	S277= CtrlExCodeIn=0                                        Premise(F171)
	S278= CtrlIR_ID=0                                           Premise(F172)
	S279= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S154,S278)
	S280= CtrlGPR=0                                             Premise(F173)
	S281= GPR[rS]=a                                             GPR-Hold(S156,S280)
	S282= CtrlA_EX=0                                            Premise(F174)
	S283= [A_EX]=FU(a)                                          A_EX-Hold(S158,S282)
	S284= CtrlB_EX=0                                            Premise(F175)
	S285= [B_EX]=32'b0                                          B_EX-Hold(S160,S284)
	S286= CtrlIR_EX=0                                           Premise(F176)
	S287= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S162,S286)
	S288= CtrlALUOut_MEM=1                                      Premise(F177)
	S289= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S237,S288)
	S290= CtrlConditionReg_MEM=1                                Premise(F178)
	S291= [ConditionReg_MEM]=CompareS(FU(a),32'b0)              ConditionReg_MEM-Write(S248,S290)
	S292= CtrlIR_MEM=1                                          Premise(F179)
	S293= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Write(S250,S292)
	S294= CtrlIR_WB=0                                           Premise(F180)
	S295= CtrlALUOut_WB=0                                       Premise(F181)
	S296= CtrlConditionReg_WB=0                                 Premise(F182)

MEM	S297= PC.CIA=addr                                           PC-Out(S269)
	S298= PC.CIA31_28=addr[31:28]                               PC-Out(S269)
	S299= PC.Out=addr+4                                         PC-Out(S270)
	S300= CP0.ASID=pid                                          CP0-Read-ASID(S275)
	S301= IR_ID.Out={1,rS,17,offset}                            IR-Out(S279)
	S302= IR_ID.Out31_26=1                                      IR-Out(S279)
	S303= IR_ID.Out25_21=rS                                     IR-Out(S279)
	S304= IR_ID.Out20_16=17                                     IR-Out(S279)
	S305= IR_ID.Out15_0=offset                                  IR-Out(S279)
	S306= A_EX.Out=FU(a)                                        A_EX-Out(S283)
	S307= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S283)
	S308= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S283)
	S309= B_EX.Out=32'b0                                        B_EX-Out(S285)
	S310= B_EX.Out1_0={32'b0}[1:0]                              B_EX-Out(S285)
	S311= B_EX.Out4_0={32'b0}[4:0]                              B_EX-Out(S285)
	S312= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S287)
	S313= IR_EX.Out31_26=1                                      IR_EX-Out(S287)
	S314= IR_EX.Out25_21=rS                                     IR_EX-Out(S287)
	S315= IR_EX.Out20_16=17                                     IR_EX-Out(S287)
	S316= IR_EX.Out15_0=offset                                  IR_EX-Out(S287)
	S317= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S289)
	S318= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S289)
	S319= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S289)
	S320= ConditionReg_MEM.Out=CompareS(FU(a),32'b0)            ConditionReg_MEM-Out(S291)
	S321= ConditionReg_MEM.Out1_0={CompareS(FU(a),32'b0)}[1:0]  ConditionReg_MEM-Out(S291)
	S322= ConditionReg_MEM.Out4_0={CompareS(FU(a),32'b0)}[4:0]  ConditionReg_MEM-Out(S291)
	S323= IR_MEM.Out={1,rS,17,offset}                           IR_MEM-Out(S293)
	S324= IR_MEM.Out31_26=1                                     IR_MEM-Out(S293)
	S325= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S293)
	S326= IR_MEM.Out20_16=17                                    IR_MEM-Out(S293)
	S327= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S293)
	S328= PC.Out=>IMem.RAddr                                    Premise(F183)
	S329= IMem.RAddr=addr+4                                     Path(S299,S328)
	S330= CP0.ASID=>IMem.ASID                                   Premise(F184)
	S331= IMem.ASID=pid                                         Path(S300,S330)
	S332= IMem.Out=>FU.IR_IF                                    Premise(F185)
	S333= IMem.Out=>IR_ID.In                                    Premise(F186)
	S334= FU.Halt_IF=>CU_IF.Halt                                Premise(F187)
	S335= FU.Bub_IF=>CU_IF.Bub                                  Premise(F188)
	S336= IR_ID.Out=>FU.IR_ID                                   Premise(F189)
	S337= FU.IR_ID={1,rS,17,offset}                             Path(S301,S336)
	S338= IR_ID.Out31_26=>CU_ID.Op                              Premise(F190)
	S339= CU_ID.Op=1                                            Path(S302,S338)
	S340= IR_ID.Out25_21=>GPR.RReg1                             Premise(F191)
	S341= GPR.RReg1=rS                                          Path(S303,S340)
	S342= GPR.Rdata1=a                                          GPR-Read(S341,S281)
	S343= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F192)
	S344= CU_ID.IRFunc1=17                                      Path(S304,S343)
	S345= GPR.Rdata1=>FU.InID1                                  Premise(F193)
	S346= FU.InID1=a                                            Path(S342,S345)
	S347= FU.OutID1=FU(a)                                       FU-Forward(S346)
	S348= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F194)
	S349= FU.InID1_RReg=rS                                      Path(S303,S348)
	S350= FU.OutID1=>A_EX.In                                    Premise(F195)
	S351= A_EX.In=FU(a)                                         Path(S347,S350)
	S352= IR_ID.Out=>IR_EX.In                                   Premise(F196)
	S353= IR_EX.In={1,rS,17,offset}                             Path(S301,S352)
	S354= FU.Halt_ID=>CU_ID.Halt                                Premise(F197)
	S355= FU.Bub_ID=>CU_ID.Bub                                  Premise(F198)
	S356= IR_EX.Out=>FU.IR_EX                                   Premise(F199)
	S357= FU.IR_EX={1,rS,17,offset}                             Path(S312,S356)
	S358= IR_EX.Out31_26=>CU_EX.Op                              Premise(F200)
	S359= CU_EX.Op=1                                            Path(S313,S358)
	S360= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F201)
	S361= CU_EX.IRFunc1=17                                      Path(S315,S360)
	S362= IR_EX.Out15_0=>SEXT.In                                Premise(F202)
	S363= SEXT.In=offset                                        Path(S316,S362)
	S364= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S363)
	S365= PC.CIA=>ALU.A                                         Premise(F203)
	S366= ALU.A=addr                                            Path(S297,S365)
	S367= SEXT.Out=>ALU.B                                       Premise(F204)
	S368= ALU.B={14{offset[15]},offset,2{0}}                    Path(S364,S367)
	S369= ALU.Out=>ALUOut_MEM.In                                Premise(F205)
	S370= A_EX.Out=>CMPU.A                                      Premise(F206)
	S371= CMPU.A=FU(a)                                          Path(S306,S370)
	S372= B_EX.Out=>CMPU.B                                      Premise(F207)
	S373= CMPU.B=32'b0                                          Path(S309,S372)
	S374= CMPU.lt=>ConditionReg_MEM.In                          Premise(F208)
	S375= IR_EX.Out=>IR_MEM.In                                  Premise(F209)
	S376= IR_MEM.In={1,rS,17,offset}                            Path(S312,S375)
	S377= IR_MEM.Out=>FU.IR_MEM                                 Premise(F210)
	S378= FU.IR_MEM={1,rS,17,offset}                            Path(S323,S377)
	S379= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F211)
	S380= CU_MEM.Op=1                                           Path(S324,S379)
	S381= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F212)
	S382= CU_MEM.IRFunc1=17                                     Path(S326,S381)
	S383= IR_MEM.Out=>IR_WB.In                                  Premise(F213)
	S384= IR_WB.In={1,rS,17,offset}                             Path(S323,S383)
	S385= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F214)
	S386= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S317,S385)
	S387= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F215)
	S388= ConditionReg_WB.In=CompareS(FU(a),32'b0)              Path(S320,S387)
	S389= FU.InMEM_WReg=5'd31                                   Premise(F216)
	S390= IR_WB.Out=>FU.IR_WB                                   Premise(F217)
	S391= IR_WB.Out31_26=>CU_WB.Op                              Premise(F218)
	S392= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F219)
	S393= PC.Out=>GPR.WData                                     Premise(F220)
	S394= GPR.WData=addr+4                                      Path(S299,S393)
	S395= PC.Out=>FU.InWB                                       Premise(F221)
	S396= FU.InWB=addr+4                                        Path(S299,S395)
	S397= ALUOut_WB.Out=>PC.In                                  Premise(F222)
	S398= ConditionReg_WB.Out=>CU_WB.lt                         Premise(F223)
	S399= CtrlPC=0                                              Premise(F224)
	S400= CtrlPCInc=0                                           Premise(F225)
	S401= PC[CIA]=addr                                          PC-Hold(S269,S400)
	S402= PC[Out]=addr+4                                        PC-Hold(S270,S399,S400)
	S403= CtrlIMem=0                                            Premise(F226)
	S404= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S272,S403)
	S405= CtrlASIDIn=0                                          Premise(F227)
	S406= CtrlCP0=0                                             Premise(F228)
	S407= CP0[ASID]=pid                                         CP0-Hold(S275,S406)
	S408= CtrlEPCIn=0                                           Premise(F229)
	S409= CtrlExCodeIn=0                                        Premise(F230)
	S410= CtrlIR_ID=0                                           Premise(F231)
	S411= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S279,S410)
	S412= CtrlGPR=0                                             Premise(F232)
	S413= GPR[rS]=a                                             GPR-Hold(S281,S412)
	S414= CtrlA_EX=0                                            Premise(F233)
	S415= [A_EX]=FU(a)                                          A_EX-Hold(S283,S414)
	S416= CtrlB_EX=0                                            Premise(F234)
	S417= [B_EX]=32'b0                                          B_EX-Hold(S285,S416)
	S418= CtrlIR_EX=0                                           Premise(F235)
	S419= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S287,S418)
	S420= CtrlALUOut_MEM=0                                      Premise(F236)
	S421= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S289,S420)
	S422= CtrlConditionReg_MEM=0                                Premise(F237)
	S423= [ConditionReg_MEM]=CompareS(FU(a),32'b0)              ConditionReg_MEM-Hold(S291,S422)
	S424= CtrlIR_MEM=0                                          Premise(F238)
	S425= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Hold(S293,S424)
	S426= CtrlIR_WB=1                                           Premise(F239)
	S427= [IR_WB]={1,rS,17,offset}                              IR_WB-Write(S384,S426)
	S428= CtrlALUOut_WB=1                                       Premise(F240)
	S429= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S386,S428)
	S430= CtrlConditionReg_WB=1                                 Premise(F241)
	S431= [ConditionReg_WB]=CompareS(FU(a),32'b0)               ConditionReg_WB-Write(S388,S430)

WB	S432= PC.CIA=addr                                           PC-Out(S401)
	S433= PC.CIA31_28=addr[31:28]                               PC-Out(S401)
	S434= PC.Out=addr+4                                         PC-Out(S402)
	S435= CP0.ASID=pid                                          CP0-Read-ASID(S407)
	S436= IR_ID.Out={1,rS,17,offset}                            IR-Out(S411)
	S437= IR_ID.Out31_26=1                                      IR-Out(S411)
	S438= IR_ID.Out25_21=rS                                     IR-Out(S411)
	S439= IR_ID.Out20_16=17                                     IR-Out(S411)
	S440= IR_ID.Out15_0=offset                                  IR-Out(S411)
	S441= A_EX.Out=FU(a)                                        A_EX-Out(S415)
	S442= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S415)
	S443= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S415)
	S444= B_EX.Out=32'b0                                        B_EX-Out(S417)
	S445= B_EX.Out1_0={32'b0}[1:0]                              B_EX-Out(S417)
	S446= B_EX.Out4_0={32'b0}[4:0]                              B_EX-Out(S417)
	S447= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S419)
	S448= IR_EX.Out31_26=1                                      IR_EX-Out(S419)
	S449= IR_EX.Out25_21=rS                                     IR_EX-Out(S419)
	S450= IR_EX.Out20_16=17                                     IR_EX-Out(S419)
	S451= IR_EX.Out15_0=offset                                  IR_EX-Out(S419)
	S452= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S421)
	S453= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S421)
	S454= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S421)
	S455= ConditionReg_MEM.Out=CompareS(FU(a),32'b0)            ConditionReg_MEM-Out(S423)
	S456= ConditionReg_MEM.Out1_0={CompareS(FU(a),32'b0)}[1:0]  ConditionReg_MEM-Out(S423)
	S457= ConditionReg_MEM.Out4_0={CompareS(FU(a),32'b0)}[4:0]  ConditionReg_MEM-Out(S423)
	S458= IR_MEM.Out={1,rS,17,offset}                           IR_MEM-Out(S425)
	S459= IR_MEM.Out31_26=1                                     IR_MEM-Out(S425)
	S460= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S425)
	S461= IR_MEM.Out20_16=17                                    IR_MEM-Out(S425)
	S462= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S425)
	S463= IR_WB.Out={1,rS,17,offset}                            IR-Out(S427)
	S464= IR_WB.Out31_26=1                                      IR-Out(S427)
	S465= IR_WB.Out25_21=rS                                     IR-Out(S427)
	S466= IR_WB.Out20_16=17                                     IR-Out(S427)
	S467= IR_WB.Out15_0=offset                                  IR-Out(S427)
	S468= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S429)
	S469= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S429)
	S470= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S429)
	S471= ConditionReg_WB.Out=CompareS(FU(a),32'b0)             ConditionReg_WB-Out(S431)
	S472= ConditionReg_WB.Out1_0={CompareS(FU(a),32'b0)}[1:0]   ConditionReg_WB-Out(S431)
	S473= ConditionReg_WB.Out4_0={CompareS(FU(a),32'b0)}[4:0]   ConditionReg_WB-Out(S431)
	S474= PC.Out=>IMem.RAddr                                    Premise(F242)
	S475= IMem.RAddr=addr+4                                     Path(S434,S474)
	S476= CP0.ASID=>IMem.ASID                                   Premise(F243)
	S477= IMem.ASID=pid                                         Path(S435,S476)
	S478= IMem.Out=>FU.IR_IF                                    Premise(F244)
	S479= IMem.Out=>IR_ID.In                                    Premise(F245)
	S480= FU.Halt_IF=>CU_IF.Halt                                Premise(F246)
	S481= FU.Bub_IF=>CU_IF.Bub                                  Premise(F247)
	S482= IR_ID.Out=>FU.IR_ID                                   Premise(F248)
	S483= FU.IR_ID={1,rS,17,offset}                             Path(S436,S482)
	S484= IR_ID.Out31_26=>CU_ID.Op                              Premise(F249)
	S485= CU_ID.Op=1                                            Path(S437,S484)
	S486= IR_ID.Out25_21=>GPR.RReg1                             Premise(F250)
	S487= GPR.RReg1=rS                                          Path(S438,S486)
	S488= GPR.Rdata1=a                                          GPR-Read(S487,S413)
	S489= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F251)
	S490= CU_ID.IRFunc1=17                                      Path(S439,S489)
	S491= GPR.Rdata1=>FU.InID1                                  Premise(F252)
	S492= FU.InID1=a                                            Path(S488,S491)
	S493= FU.OutID1=FU(a)                                       FU-Forward(S492)
	S494= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F253)
	S495= FU.InID1_RReg=rS                                      Path(S438,S494)
	S496= FU.OutID1=>A_EX.In                                    Premise(F254)
	S497= A_EX.In=FU(a)                                         Path(S493,S496)
	S498= IR_ID.Out=>IR_EX.In                                   Premise(F255)
	S499= IR_EX.In={1,rS,17,offset}                             Path(S436,S498)
	S500= FU.Halt_ID=>CU_ID.Halt                                Premise(F256)
	S501= FU.Bub_ID=>CU_ID.Bub                                  Premise(F257)
	S502= IR_EX.Out=>FU.IR_EX                                   Premise(F258)
	S503= FU.IR_EX={1,rS,17,offset}                             Path(S447,S502)
	S504= IR_EX.Out31_26=>CU_EX.Op                              Premise(F259)
	S505= CU_EX.Op=1                                            Path(S448,S504)
	S506= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F260)
	S507= CU_EX.IRFunc1=17                                      Path(S450,S506)
	S508= IR_EX.Out15_0=>SEXT.In                                Premise(F261)
	S509= SEXT.In=offset                                        Path(S451,S508)
	S510= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S509)
	S511= PC.CIA=>ALU.A                                         Premise(F262)
	S512= ALU.A=addr                                            Path(S432,S511)
	S513= SEXT.Out=>ALU.B                                       Premise(F263)
	S514= ALU.B={14{offset[15]},offset,2{0}}                    Path(S510,S513)
	S515= ALU.Out=>ALUOut_MEM.In                                Premise(F264)
	S516= A_EX.Out=>CMPU.A                                      Premise(F265)
	S517= CMPU.A=FU(a)                                          Path(S441,S516)
	S518= B_EX.Out=>CMPU.B                                      Premise(F266)
	S519= CMPU.B=32'b0                                          Path(S444,S518)
	S520= CMPU.lt=>ConditionReg_MEM.In                          Premise(F267)
	S521= IR_EX.Out=>IR_MEM.In                                  Premise(F268)
	S522= IR_MEM.In={1,rS,17,offset}                            Path(S447,S521)
	S523= IR_MEM.Out=>FU.IR_MEM                                 Premise(F269)
	S524= FU.IR_MEM={1,rS,17,offset}                            Path(S458,S523)
	S525= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F270)
	S526= CU_MEM.Op=1                                           Path(S459,S525)
	S527= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F271)
	S528= CU_MEM.IRFunc1=17                                     Path(S461,S527)
	S529= IR_MEM.Out=>IR_WB.In                                  Premise(F272)
	S530= IR_WB.In={1,rS,17,offset}                             Path(S458,S529)
	S531= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F273)
	S532= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S452,S531)
	S533= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F274)
	S534= ConditionReg_WB.In=CompareS(FU(a),32'b0)              Path(S455,S533)
	S535= IR_WB.Out=>FU.IR_WB                                   Premise(F275)
	S536= FU.IR_WB={1,rS,17,offset}                             Path(S463,S535)
	S537= IR_WB.Out31_26=>CU_WB.Op                              Premise(F276)
	S538= CU_WB.Op=1                                            Path(S464,S537)
	S539= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F277)
	S540= CU_WB.IRFunc1=17                                      Path(S466,S539)
	S541= GPR.WReg=5'd31                                        Premise(F278)
	S542= PC.Out=>GPR.WData                                     Premise(F279)
	S543= GPR.WData=addr+4                                      Path(S434,S542)
	S544= PC.Out=>FU.InWB                                       Premise(F280)
	S545= FU.InWB=addr+4                                        Path(S434,S544)
	S546= FU.InWB_WReg=5'd31                                    Premise(F281)
	S547= ALUOut_WB.Out=>PC.In                                  Premise(F282)
	S548= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S468,S547)
	S549= ConditionReg_WB.Out=>CU_WB.lt                         Premise(F283)
	S550= CU_WB.lt=CompareS(FU(a),32'b0)                        Path(S471,S549)
	S551= CtrlPC=1                                              Premise(F284)
	S552= CtrlPCInc=0                                           Premise(F285)
	S553= PC[CIA]=addr                                          PC-Hold(S401,S552)
	S554= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S548,S551,S552)
	S555= CtrlIMem=0                                            Premise(F286)
	S556= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S404,S555)
	S557= CtrlASIDIn=0                                          Premise(F287)
	S558= CtrlCP0=0                                             Premise(F288)
	S559= CP0[ASID]=pid                                         CP0-Hold(S407,S558)
	S560= CtrlEPCIn=0                                           Premise(F289)
	S561= CtrlExCodeIn=0                                        Premise(F290)
	S562= CtrlIR_ID=0                                           Premise(F291)
	S563= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S411,S562)
	S564= CtrlGPR=1                                             Premise(F292)
	S565= GPR[5'd31]=addr+4                                     GPR-Write(S541,S543,S564)
	S566= CtrlA_EX=0                                            Premise(F293)
	S567= [A_EX]=FU(a)                                          A_EX-Hold(S415,S566)
	S568= CtrlB_EX=0                                            Premise(F294)
	S569= [B_EX]=32'b0                                          B_EX-Hold(S417,S568)
	S570= CtrlIR_EX=0                                           Premise(F295)
	S571= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S419,S570)
	S572= CtrlALUOut_MEM=0                                      Premise(F296)
	S573= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S421,S572)
	S574= CtrlConditionReg_MEM=0                                Premise(F297)
	S575= [ConditionReg_MEM]=CompareS(FU(a),32'b0)              ConditionReg_MEM-Hold(S423,S574)
	S576= CtrlIR_MEM=0                                          Premise(F298)
	S577= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Hold(S425,S576)
	S578= CtrlIR_WB=0                                           Premise(F299)
	S579= [IR_WB]={1,rS,17,offset}                              IR_WB-Hold(S427,S578)
	S580= CtrlALUOut_WB=0                                       Premise(F300)
	S581= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S429,S580)
	S582= CtrlConditionReg_WB=0                                 Premise(F301)
	S583= [ConditionReg_WB]=CompareS(FU(a),32'b0)               ConditionReg_WB-Hold(S431,S582)

POST	S553= PC[CIA]=addr                                          PC-Hold(S401,S552)
	S554= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S548,S551,S552)
	S556= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S404,S555)
	S559= CP0[ASID]=pid                                         CP0-Hold(S407,S558)
	S563= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S411,S562)
	S565= GPR[5'd31]=addr+4                                     GPR-Write(S541,S543,S564)
	S567= [A_EX]=FU(a)                                          A_EX-Hold(S415,S566)
	S569= [B_EX]=32'b0                                          B_EX-Hold(S417,S568)
	S571= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S419,S570)
	S573= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S421,S572)
	S575= [ConditionReg_MEM]=CompareS(FU(a),32'b0)              ConditionReg_MEM-Hold(S423,S574)
	S577= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Hold(S425,S576)
	S579= [IR_WB]={1,rS,17,offset}                              IR_WB-Hold(S427,S578)
	S581= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S429,S580)
	S583= [ConditionReg_WB]=CompareS(FU(a),32'b0)               ConditionReg_WB-Hold(S431,S582)

