#ifndef _RF_REGBANK_DEFINES_H_
#define _RF_REGBANK_DEFINES_H_

// +FHDR
// -----------------------------------------------------------------------------
//  COPYRIGHT MESSAGE
// -----------------------------------------------------------------------------
// Siflower@Shanghai, Chian,
// 2018~2025
//
//  All rights are reserved. Reproduction in whole or in part is
//  prohibited without the written consent of the copyright owner.
//
// -----------------------------------------------------------------------------
//  RELEASE INFORMATION
// -----------------------------------------------------------------------------
//
//
// -----------------------------------------------------------------------------
//  DESCRIPTION
// -----------------------------------------------------------------------------
//   This file was generated by root at Thu Apr 28 10:19:12 2016
//   Command : ../../../catip_dig_global_lib/catip_dig_global/scripts/generate_regbank.pl
//               -module mem_map_inc.sv
//               -start_addr 0000
//               -stop_addr FFFF
//               -address_width 16
//               -data_width 16
//               -serial_bus_fifo_depth 8
//               -interface_type x2 //
//
// -----------------------------------------------------------------------------
//  PARAMETERS
// -----------------------------------------------------------------------------
//
//
// -----------------------------------------------------------------------------
// -FHDR

#ifdef CONFIG_SFA28_FULLMASK
#define HB_ANALOG_ENABLE_RXLO              0x0000
#define HB_ANALOG_ENABLE_TX                0x0001
#define HB_RX_GAIN_PTR                     0x0002
#define HB_TX_GAIN_PTR                     0x0003
#define HB_RX_IQDATA_VALID                 0x0005
#define HB_RX_RF_APPL_CTRL                 0x0006
#define HB_SYNTH_CH0_CALIB                 0x0010
#define HB_SYNTH_CH1_CALIB                 0x0011
#define HB_SYNTH_CALIB_DET                 0x0012
#define HB_CAL_WBPLL_CALIB_DET             0x0013
#define HB_WBPLL_CH0_TUNE_SETTINGS         0x0014
#define HB_WBPLL_CH1_TUNE_SETTINGS         0x0015
#define HB1_WRITE_RADIO_CTRL0              0x0020
#define HB1_READ_RADIO_CTRL0               0x0021
#define HB2_WRITE_RADIO_CTRL0              0x0022
#define HB2_READ_RADIO_CTRL0               0x0023
#define HB_CLOCK_ENABLE                    0x0030
#define HB_RESET                           0x0038
#define HB_RX_SWRESET                      0x0039
#define HB_TX_SWRESET                      0x003a
#define HB_XDMA_SOURCE_ADDR_CH0            0x0080
#define HB_XDMA_SOURCE_ADDR_CH1            0x0081
#define HB_XDMA_SOURCE_ADDR_CH2            0x0082
#define HB_XDMA_SOURCE_ADDR_CH3            0x0083
#define HB_XDMA_SOURCE_ADDR_CH4            0x0084
#define HB_XDMA_SOURCE_ADDR_CH5            0x0085
#define HB_XDMA_SOURCE_ADDR_CH6            0x0086
#define HB_XDMA_SOURCE_ADDR_CH7            0x0087
#define HB_XDMA_DESTINATION_ADDR_CH0       0x0088
#define HB_XDMA_DESTINATION_ADDR_CH1       0x0089
#define HB_XDMA_DESTINATION_ADDR_CH2       0x008a
#define HB_XDMA_DESTINATION_ADDR_CH3       0x008b
#define HB_XDMA_DESTINATION_ADDR_CH4       0x008c
#define HB_XDMA_DESTINATION_ADDR_CH5       0x008d
#define HB_XDMA_DESTINATION_ADDR_CH6       0x008e
#define HB_XDMA_DESTINATION_ADDR_CH7       0x008f
#define HB_XDMA_SIZE_CH0                   0x0090
#define HB_XDMA_SIZE_CH1                   0x0091
#define HB_XDMA_SIZE_CH2                   0x0092
#define HB_XDMA_SIZE_CH3                   0x0093
#define HB_XDMA_SIZE_CH4                   0x0094
#define HB_XDMA_SIZE_CH5                   0x0095
#define HB_XDMA_SIZE_CH6                   0x0096
#define HB_XDMA_SIZE_CH7                   0x0097
#define HB_XDMA_DELAY_CH0                  0x0098
#define HB_XDMA_DELAY_CH1                  0x0099
#define HB_XDMA_DELAY_CH2                  0x009a
#define HB_XDMA_DELAY_CH3                  0x009b
#define HB_XDMA_DELAY_CH4                  0x009c
#define HB_XDMA_DELAY_CH5                  0x009d
#define HB_XDMA_DELAY_CH6                  0x009e
#define HB_XDMA_DELAY_CH7                  0x009f
#define HB_XDMA_LLI_ADDR_CH0               0x00a0
#define HB_XDMA_LLI_ADDR_CH1               0x00a1
#define HB_XDMA_LLI_ADDR_CH2               0x00a2
#define HB_XDMA_LLI_ADDR_CH3               0x00a3
#define HB_XDMA_LLI_ADDR_CH4               0x00a4
#define HB_XDMA_LLI_ADDR_CH5               0x00a5
#define HB_XDMA_LLI_ADDR_CH6               0x00a6
#define HB_XDMA_LLI_ADDR_CH7               0x00a7
#define HB_XDMA_LLI_SIZE_CH0               0x00a8
#define HB_XDMA_LLI_SIZE_CH1               0x00a9
#define HB_XDMA_LLI_SIZE_CH2               0x00aa
#define HB_XDMA_LLI_SIZE_CH3               0x00ab
#define HB_XDMA_LLI_SIZE_CH4               0x00ac
#define HB_XDMA_LLI_SIZE_CH5               0x00ad
#define HB_XDMA_LLI_SIZE_CH6               0x00ae
#define HB_XDMA_LLI_SIZE_CH7               0x00af
#define HB_XDMA_MODE_CH0                   0x00b0
#define HB_XDMA_MODE_CH1                   0x00b1
#define HB_XDMA_MODE_CH2                   0x00b2
#define HB_XDMA_MODE_CH3                   0x00b3
#define HB_XDMA_MODE_CH4                   0x00b4
#define HB_XDMA_MODE_CH5                   0x00b5
#define HB_XDMA_MODE_CH6                   0x00b6
#define HB_XDMA_MODE_CH7                   0x00b7
#define HB_XDMA_ENABLE_CH0                 0x00b8
#define HB_XDMA_ENABLE_CH1                 0x00b9
#define HB_XDMA_ENABLE_CH2                 0x00ba
#define HB_XDMA_ENABLE_CH3                 0x00bb
#define HB_XDMA_ENABLE_CH4                 0x00bc
#define HB_XDMA_ENABLE_CH5                 0x00bd
#define HB_XDMA_ENABLE_CH6                 0x00be
#define HB_XDMA_ENABLE_CH7                 0x00bf
#define HB_XDMA_END_CH0                    0x00c0
#define HB_XDMA_END_CH1                    0x00c1
#define HB_XDMA_END_CH2                    0x00c2
#define HB_XDMA_END_CH3                    0x00c3
#define HB_XDMA_END_CH4                    0x00c4
#define HB_XDMA_END_CH5                    0x00c5
#define HB_XDMA_END_CH6                    0x00c6
#define HB_XDMA_END_CH7                    0x00c7
#define HB_XDMA_STATUS                     0x00c8
#define HB_RX_GAIN_TABLE_0                 0x0100
#define HB_RX_GAIN_TABLE_1                 0x0101
#define HB_RX_GAIN_TABLE_2                 0x0102
#define HB_RX_GAIN_TABLE_3                 0x0103
#define HB_RX_GAIN_TABLE_4                 0x0104
#define HB_RX_GAIN_TABLE_5                 0x0105
#define HB_RX_GAIN_TABLE_6                 0x0106
#define HB_RX_GAIN_TABLE_7                 0x0107
#define HB_RX_GAIN_TABLE_8                 0x0108
#define HB_RX_GAIN_TABLE_9                 0x0109
#define HB_RX_GAIN_TABLE_10                0x010a
#define HB_RX_GAIN_TABLE_11                0x010b
#define HB_RX_GAIN_TABLE_12                0x010c
#define HB_RX_GAIN_TABLE_13                0x010d
#define HB_RX_GAIN_TABLE_14                0x010e
#define HB_RX_GAIN_TABLE_15                0x010f
#define HB_RX_GAIN_TABLE_16                0x0110
#define HB_RX_GAIN_TABLE_17                0x0111
#define HB_RX_GAIN_TABLE_18                0x0112
#define HB_RX_GAIN_TABLE_19                0x0113
#define HB_RX_GAIN_TABLE_20                0x0114
#define HB_RX_GAIN_TABLE_21                0x0115
#define HB_RX_GAIN_TABLE_22                0x0116
#define HB_RX_GAIN_TABLE_23                0x0117
#define HB_RX_GAIN_TABLE_24                0x0118
#define HB_RX_GAIN_TABLE_25                0x0119
#define HB_RX_GAIN_TABLE_26                0x011a
#define HB_RX_GAIN_TABLE_27                0x011b
#define HB_RX_GAIN_TABLE_28                0x011c
#define HB_RX_GAIN_TABLE_29                0x011d
#define HB_RX_GAIN_TABLE_30                0x011e
#define HB_RX_GAIN_TABLE_31                0x011f
#define HB_RX_GAIN_TABLE_32                0x0120
#define HB_RX_GAIN_TABLE_33                0x0121
#define HB_RX_GAIN_TABLE_34                0x0122
#define HB_RX_GAIN_TABLE_35                0x0123
#define HB_RX_GAIN_TABLE_36                0x0124
#define HB_RX_GAIN_TABLE_37                0x0125
#define HB_RX_GAIN_TABLE_38                0x0126
#define HB_RX_GAIN_TABLE_39                0x0127
#define HB_RX_GAIN_TABLE_40                0x0128
#define HB_RX_GAIN_TABLE_41                0x0129
#define HB_RX_GAIN_TABLE_42                0x012a
#define HB_RX_GAIN_TABLE_43                0x012b
#define HB_RX_GAIN_TABLE_44                0x012c
#define HB_RX_GAIN_TABLE_45                0x012d
#define HB_RX_GAIN_TABLE_46                0x012e
#define HB_RX_GAIN_TABLE_47                0x012f
#define HB_RX_GAIN_TABLE_48                0x0130
#define HB_RX_GAIN_TABLE_49                0x0131
#define HB_RX_GAIN_TABLE_50                0x0132
#define HB_RX_GAIN_TABLE_51                0x0133
#define HB_RX_GAIN_TABLE_52                0x0134
#define HB_RX_GAIN_TABLE_53                0x0135
#define HB_RX_GAIN_TABLE_54                0x0136
#define HB_RX_GAIN_TABLE_55                0x0137
#define HB_RX_GAIN_TABLE_56                0x0138
#define HB_RX_GAIN_TABLE_57                0x0139
#define HB_RX_GAIN_TABLE_58                0x013a
#define HB_RX_GAIN_TABLE_59                0x013b
#define HB_RX_GAIN_TABLE_60                0x013c
#define HB_RX_GAIN_TABLE_61                0x013d
#define HB_RX_GAIN_TABLE_62                0x013e
#define HB_RX_GAIN_TABLE_63                0x013f
#define HB_RX_ADC_TMREG0                   0x0140
#define HB_RX_ADC_TMREG1                   0x0141
#define HB_RX_ADC_TMREG2                   0x0142
#define HB_RX_ADC_TMREG3                   0x0143
#define HB_RX_ADC_TMREG4                   0x0144
#define HB_RX_ADC_TMREG5                   0x0145
#define HB_RX_ADC_TMREG6                   0x0146
#define HB_RX_ADC_TMREG7                   0x0147
#define HB_RX_ADC_TMREG8                   0x0148
#define HB_RX_ADC_TMREG9                   0x0149
#define HB_RX_ADC_TMREG10                  0x014a
#define HB_RX_ADC_TMREG11                  0x014b
#define HB_RX_ADC_TMREG12                  0x014c
#define HB_RX_ADC_TMREG13                  0x014d
#define HB_RX_ADC_TMREG14                  0x014e
#define HB_RX_ADC_TMREG15                  0x014f
#define HB_RX_ADC_TMREG16                  0x0150
#define HB_RX_ADC_TMREG17                  0x0151
#define HB_RX_ADC_TMREG18                  0x0152
#define HB_RX_ADC_TMREG19                  0x0153
#define HB_RX_ADC_TMREG20                  0x0154
#define HB_RX_ADC_TMREG21                  0x0155
#define HB_RX_ADC_TMREG22                  0x0156
#define HB_RX_ADC_TMREG23                  0x0157
#define HB_RX_ADC_TMREG24                  0x0158
#define HB_RX_DBB_FINE_GAIN_TABLE_0        0x0160
#define HB_RX_DBB_FINE_GAIN_TABLE_1        0x0161
#define HB_RX_DBB_FINE_GAIN_TABLE_2        0x0162
#define HB_RX_DBB_FINE_GAIN_TABLE_3        0x0163
#define HB_RX_DBB_FINE_GAIN_TABLE_4        0x0164
#define HB_RX_DBB_FINE_GAIN_TABLE_5        0x0165
#define HB_RX_DBB_FINE_GAIN_TABLE_6        0x0166
#define HB_RX_DBB_FINE_GAIN_TABLE_7        0x0167
#define HB_RX_DBB_FINE_GAIN_TABLE_8        0x0168
#define HB_RX_DBB_FINE_GAIN_TABLE_9        0x0169
#define HB_RX_DBB_FINE_GAIN_TABLE_10       0x016a
#define HB_RX_DBB_FINE_GAIN_TABLE_11       0x016b
#define HB_RX_DBB_FINE_GAIN_TABLE_12       0x016c
#define HB_RX_DBB_FINE_GAIN_TABLE_13       0x016d
#define HB_RX_DBB_FINE_GAIN_TABLE_14       0x016e
#define HB_RX_DBB_FINE_GAIN_TABLE_15       0x016f
#define HB_RX_ABB_GAIN_TABLE_0_1           0x0170
#define HB_RX_ABB_GAIN_TABLE_2_3           0x0171
#define HB_RX_ABB_GAIN_TABLE_4_5           0x0172
#define HB_RX_ABB_GAIN_TABLE_6_7           0x0173
#define HB_RX_ABB_GAIN_TABLE_8_9           0x0174
#define HB_RX_ABB_GAIN_TABLE_10_11         0x0175
#define HB_RX_ABB_GAIN_TABLE_12_13         0x0176
#define HB_RX_ABB_GAIN_TABLE_14_15         0x0177
#define HB_RX_RF_GAIN_TABLE_0_1            0x0178
#define HB_RX_RF_GAIN_TABLE_2_3            0x0179
#define HB_RX_RF_GAIN_TABLE_4_5            0x017a
#define HB_RX_RF_GAIN_TABLE_6_7            0x017b
#define HB_RX_DBB_COARSE_GAIN_TABLE        0x017c
#define HB_TX_GAIN_TABLE_0                 0x01a0
#define HB_TX_GAIN_TABLE_1                 0x01a1
#define HB_TX_GAIN_TABLE_2                 0x01a2
#define HB_TX_GAIN_TABLE_3                 0x01a3
#define HB_TX_GAIN_TABLE_4                 0x01a4
#define HB_TX_GAIN_TABLE_5                 0x01a5
#define HB_TX_GAIN_TABLE_6                 0x01a6
#define HB_TX_GAIN_TABLE_7                 0x01a7
#define HB_TX_GAIN_TABLE_8                 0x01a8
#define HB_TX_GAIN_TABLE_9                 0x01a9
#define HB_TX_GAIN_TABLE_10                0x01aa
#define HB_TX_GAIN_TABLE_11                0x01ab
#define HB_TX_GAIN_TABLE_12                0x01ac
#define HB_TX_GAIN_TABLE_13                0x01ad
#define HB_TX_GAIN_TABLE_14                0x01ae
#define HB_TX_GAIN_TABLE_15                0x01af
#define HB_TX_GAIN_TABLE_16                0x01b0
#define HB_TX_GAIN_TABLE_17                0x01b1
#define HB_TX_GAIN_TABLE_18                0x01b2
#define HB_TX_GAIN_TABLE_19                0x01b3
#define HB_TX_GAIN_TABLE_20                0x01b4
#define HB_TX_GAIN_TABLE_21                0x01b5
#define HB_TX_GAIN_TABLE_22                0x01b6
#define HB_TX_GAIN_TABLE_23                0x01b7
#define HB_TX_GAIN_TABLE_24                0x01b8
#define HB_TX_GAIN_TABLE_25                0x01b9
#define HB_TX_GAIN_TABLE_26                0x01ba
#define HB_TX_GAIN_TABLE_27                0x01bb
#define HB_TX_GAIN_TABLE_28                0x01bc
#define HB_TX_GAIN_TABLE_29                0x01bd
#define HB_TX_GAIN_TABLE_30                0x01be
#define HB_TX_GAIN_TABLE_31                0x01bf
#define HB_TX_RF_GAIN_TABLE_0_1            0x01c0
#define HB_TX_RF_GAIN_TABLE_2_3            0x01c1
#define HB_TX_RF_GAIN_TABLE_4_5            0x01c2
#define HB_TX_RF_GAIN_TABLE_6_7            0x01c3
#define HB_TX_RF_GAIN_TABLE_8_9            0x01c4
#define HB_TX_RF_GAIN_TABLE_10_11          0x01c5
#define HB_TX_RF_GAIN_TABLE_12_13          0x01c6
#define HB_TX_RF_GAIN_TABLE_14_15          0x01c7
#define HB_TX_RF_GAIN_TABLE_16_17          0x01c8
#define HB_TX_RF_GAIN_TABLE_18_19          0x01c9
#define HB_TX_RF_GAIN_TABLE_20_21          0x01ca
#define HB_TX_RF_GAIN_TABLE_22_23          0x01cb
#define HB_TX_RF_GAIN_TABLE_24_25          0x01cc
#define HB_TX_RF_GAIN_TABLE_26_27          0x01cd
#define HB_TX_RF_GAIN_TABLE_28_29          0x01ce
#define HB_TX_RF_GAIN_TABLE_30_31          0x01cf
#define HB_TX_DBB_GAIN_TABLE_0             0x01d0
#define HB_TX_DBB_GAIN_TABLE_1             0x01d1
#define HB_TX_DBB_GAIN_TABLE_2             0x01d2
#define HB_TX_DBB_GAIN_TABLE_3             0x01d3
#define HB_TX_DBB_GAIN_TABLE_4             0x01d4
#define HB_TX_DBB_GAIN_TABLE_5             0x01d5
#define HB_TX_DBB_GAIN_TABLE_6             0x01d6
#define HB_TX_DBB_GAIN_TABLE_7             0x01d7
#define HB_TX_DBB_GAIN_TABLE_8             0x01d8
#define HB_TX_DBB_GAIN_TABLE_9             0x01d9
#define HB_TX_DBB_GAIN_TABLE_10            0x01da
#define HB_TX_DBB_GAIN_TABLE_11            0x01db
#define HB_TX_DBB_GAIN_TABLE_12            0x01dc
#define HB_TX_DBB_GAIN_TABLE_13            0x01dd
#define HB_TX_DBB_GAIN_TABLE_14            0x01de
#define HB_TX_DBB_GAIN_TABLE_15            0x01df
#define HB1_RX_CLOCK_ENABLE                0x0200
#define HB1_RX_ADC_ENABLE                  0x0201
#define HB1_RX_BW                          0x0202
#define HB1_RX_BBDET_HPF_COEFF             0x0203
#define HB1_RX_BBDET_LPF_COEFF             0x0204
#define HB1_RX_BBDET_THRESH                0x0205
#define HB1_RX_BBDET_TC                    0x0206
#define HB1_RX_BBDET_LIMIT_VALUE           0x0207
#define HB1_RX_BBDET_COMPARE_VALUE         0x0208
#define HB1_RX_BBDET_INIT                  0x0209
#define HB1_RX_BBDET_LEVEL                 0x020a
#define HB1_RX_BBDET_LEVEL_OVERLOAD        0x020b
#define HB1_RX_BBDET_ACCU                  0x020c
#define HB1_RX_BBDET_STATUS                0x020d
#define HB1_RX_DBB_DCOC_I                  0x020e
#define HB1_RX_DBB_DCOC_Q                  0x020f
#define HB1_RX_DBB_IQC_MEAS0_FREQ0         0x0210
#define HB1_RX_DBB_IQC_MEAS0_FREQ1         0x0211
#define HB1_RX_DBB_IQC_MEAS0_COEFF         0x0212
#define HB1_RX_DBB_IQC_MEAS0_CONFIG        0x0213
#define HB1_RX_DBB_IQC_MEAS0_REAL          0x0214
#define HB1_RX_DBB_IQC_MEAS0_IMAG          0x0215
#define HB1_RX_DBB_IQC_MEAS0_OVERLOAD      0x0216
#define HB1_RX_DBB_IQC_MEAS1_FREQ0         0x0217
#define HB1_RX_DBB_IQC_MEAS1_FREQ1         0x0218
#define HB1_RX_DBB_IQC_MEAS1_COEFF         0x0219
#define HB1_RX_DBB_IQC_MEAS1_CONFIG        0x021a
#define HB1_RX_DBB_IQC_MEAS1_REAL          0x021b
#define HB1_RX_DBB_IQC_MEAS1_IMAG          0x021c
#define HB1_RX_DBB_IQC_MEAS1_OVERLOAD      0x021d
#define HB1_RX_DBB_IQC_MEAS2_FREQ0         0x021e
#define HB1_RX_DBB_IQC_MEAS2_FREQ1         0x021f
#define HB1_RX_DBB_IQC_MEAS2_COEFF         0x0220
#define HB1_RX_DBB_IQC_MEAS2_CONFIG        0x0221
#define HB1_RX_DBB_IQC_MEAS2_REAL          0x0222
#define HB1_RX_DBB_IQC_MEAS2_IMAG          0x0223
#define HB1_RX_DBB_IQC_MEAS2_OVERLOAD      0x0224
#define HB1_RX_DBB_IQC_MEAS3_FREQ0         0x0225
#define HB1_RX_DBB_IQC_MEAS3_FREQ1         0x0226
#define HB1_RX_DBB_IQC_MEAS3_COEFF         0x0227
#define HB1_RX_DBB_IQC_MEAS3_CONFIG        0x0228
#define HB1_RX_DBB_IQC_MEAS3_REAL          0x0229
#define HB1_RX_DBB_IQC_MEAS3_IMAG          0x022a
#define HB1_RX_DBB_IQC_MEAS3_OVERLOAD      0x022b
#define HB1_RX_DBB_IQC_MEAS_FREEZE         0x022c
#define HB1_RX_DBB_CONFIG                  0x022d
#define HB1_DBB_TEST_ENABLES               0x0240
#define HB1_RX_XCORR_MEAS                  0x0241
#define HB1_RX_XCORR0_PH_INCR              0x0242
#define HB1_RX_XCORR1_PH_INCR              0x0243
#define HB1_RX_XCORR0_MEAS_RESULT_RE_15_0  0x0244
#define HB1_RX_XCORR0_MEAS_RESULT_RE_31_16 0x0245
#define HB1_RX_XCORR0_MEAS_RESULT_IM_15_0  0x0246
#define HB1_RX_XCORR0_MEAS_RESULT_IM_31_16 0x0247
#define HB1_RX_XCORR1_MEAS_RESULT_RE_15_0  0x0248
#define HB1_RX_XCORR1_MEAS_RESULT_RE_31_16 0x0249
#define HB1_RX_XCORR1_MEAS_RESULT_IM_15_0  0x024a
#define HB1_RX_XCORR1_MEAS_RESULT_IM_31_16 0x024b
#define HB1_RX_GAIN_READ                   0x0260
#define HB1_RX_DCOC_I_STATUS               0x0261
#define HB1_RX_DCOC_Q_STATUS               0x0262
#define HB1_RX_OVERLOAD_STATUS             0x0263
#define HB1_TX_CLOCK_ENABLE                0x0280
#define HB1_TX_DAC_ENABLE                  0x0281
#define HB1_TX_BW                          0x0282
#define HB1_TX_DBB_CONFIG                  0x0283
#define HB1_TX_DAC_CONFIG                  0x0284
#define HB1_TX_DAC_CONFIG_0_1              0x0285
#define HB1_TX_DAC_CONFIG_2_3              0x0286
#define HB1_TX_DAC_CONFIG_4_5              0x0287
#define HB1_TX_DAC_CONFIG_6_7              0x0288
#define HB1_TX_TONE_FREQ0                  0x0290
#define HB1_TX_TONE_FREQ1                  0x0291
#define HB1_TX_TONE_FREQ2                  0x0292
#define HB1_TX_TONE_FREQ3                  0x0293
#define HB1_TX_TONE_AMPLITUDE0             0x0294
#define HB1_TX_TONE_AMPLITUDE1             0x0295
#define HB1_TX_TONE_AMPLITUDE2             0x0296
#define HB1_TX_TONE_AMPLITUDE3             0x0297
#define HB1_TX_TONE_DC_RE                  0x0298
#define HB1_TX_TONE_DC_IM                  0x0299
#define HB1_TX_GAIN_READ                   0x02a0
#define HB1_TX_DBB_DCOC_I                  0x02a1
#define HB1_TX_DBB_DCOC_Q                  0x02a2
#define HB1_TX_DBB_FINE_SCALE              0x02a3
#define HB1_TX_OVERLOAD_STATUS             0x02a4
#define HB1_RX_ABB_CH0_DCOC_I_TABLE_0      0x0300
#define HB1_RX_ABB_CH0_DCOC_Q_TABLE_0      0x0301
#define HB1_RX_ABB_CH0_DCOC_I_TABLE_1      0x0302
#define HB1_RX_ABB_CH0_DCOC_Q_TABLE_1      0x0303
#define HB1_RX_ABB_CH0_DCOC_I_TABLE_2      0x0304
#define HB1_RX_ABB_CH0_DCOC_Q_TABLE_2      0x0305
#define HB1_RX_ABB_CH0_DCOC_I_TABLE_3      0x0306
#define HB1_RX_ABB_CH0_DCOC_Q_TABLE_3      0x0307
#define HB1_RX_ABB_CH0_DCOC_I_TABLE_4      0x0308
#define HB1_RX_ABB_CH0_DCOC_Q_TABLE_4      0x0309
#define HB1_RX_ABB_CH0_DCOC_I_TABLE_5      0x030a
#define HB1_RX_ABB_CH0_DCOC_Q_TABLE_5      0x030b
#define HB1_RX_ABB_CH0_DCOC_I_TABLE_6      0x030c
#define HB1_RX_ABB_CH0_DCOC_Q_TABLE_6      0x030d
#define HB1_RX_ABB_CH0_DCOC_I_TABLE_7      0x030e
#define HB1_RX_ABB_CH0_DCOC_Q_TABLE_7      0x030f
#define HB1_RX_ABB_CH1_DCOC_I_TABLE_0      0x0310
#define HB1_RX_ABB_CH1_DCOC_Q_TABLE_0      0x0311
#define HB1_RX_ABB_CH1_DCOC_I_TABLE_1      0x0312
#define HB1_RX_ABB_CH1_DCOC_Q_TABLE_1      0x0313
#define HB1_RX_ABB_CH1_DCOC_I_TABLE_2      0x0314
#define HB1_RX_ABB_CH1_DCOC_Q_TABLE_2      0x0315
#define HB1_RX_ABB_CH1_DCOC_I_TABLE_3      0x0316
#define HB1_RX_ABB_CH1_DCOC_Q_TABLE_3      0x0317
#define HB1_RX_ABB_CH1_DCOC_I_TABLE_4      0x0318
#define HB1_RX_ABB_CH1_DCOC_Q_TABLE_4      0x0319
#define HB1_RX_ABB_CH1_DCOC_I_TABLE_5      0x031a
#define HB1_RX_ABB_CH1_DCOC_Q_TABLE_5      0x031b
#define HB1_RX_ABB_CH1_DCOC_I_TABLE_6      0x031c
#define HB1_RX_ABB_CH1_DCOC_Q_TABLE_6      0x031d
#define HB1_RX_ABB_CH1_DCOC_I_TABLE_7      0x031e
#define HB1_RX_ABB_CH1_DCOC_Q_TABLE_7      0x031f
#define HB1_RX_IQC_REAL_0                  0x0320
#define HB1_RX_IQC_IMAG_0                  0x0321
#define HB1_RX_IQC_REAL_1                  0x0322
#define HB1_RX_IQC_IMAG_1                  0x0323
#define HB1_RX_IQC_REAL_2                  0x0324
#define HB1_RX_IQC_IMAG_2                  0x0325
#define HB1_RX_IQC_REAL_3                  0x0326
#define HB1_RX_IQC_IMAG_3                  0x0327
#define HB1_RX_IQC_REAL_4                  0x0328
#define HB1_RX_IQC_IMAG_4                  0x0329
#define HB1_RX_IQC_REAL_5                  0x032a
#define HB1_RX_IQC_IMAG_5                  0x032b
#define HB1_RX_IQC_REAL_6                  0x032c
#define HB1_RX_IQC_IMAG_6                  0x032d
#define HB1_RX_IQC_REAL_7                  0x032e
#define HB1_RX_IQC_IMAG_7                  0x032f
#define HB1_TX_DBB_DCOC_I_TABLE_0          0x0380
#define HB1_TX_DBB_DCOC_Q_TABLE_0          0x0381
#define HB1_TX_DBB_DCOC_I_TABLE_1          0x0382
#define HB1_TX_DBB_DCOC_Q_TABLE_1          0x0383
#define HB1_TX_DBB_DCOC_I_TABLE_2          0x0384
#define HB1_TX_DBB_DCOC_Q_TABLE_2          0x0385
#define HB1_TX_DBB_DCOC_I_TABLE_3          0x0386
#define HB1_TX_DBB_DCOC_Q_TABLE_3          0x0387
#define HB1_TX_DBB_DCOC_I_TABLE_4          0x0388
#define HB1_TX_DBB_DCOC_Q_TABLE_4          0x0389
#define HB1_TX_DBB_DCOC_I_TABLE_5          0x038a
#define HB1_TX_DBB_DCOC_Q_TABLE_5          0x038b
#define HB1_TX_DBB_DCOC_I_TABLE_6          0x038c
#define HB1_TX_DBB_DCOC_Q_TABLE_6          0x038d
#define HB1_TX_DBB_DCOC_I_TABLE_7          0x038e
#define HB1_TX_DBB_DCOC_Q_TABLE_7          0x038f
#define HB1_TX_DBB_DCOC_I_TABLE_8          0x0390
#define HB1_TX_DBB_DCOC_Q_TABLE_8          0x0391
#define HB1_TX_DBB_DCOC_I_TABLE_9          0x0392
#define HB1_TX_DBB_DCOC_Q_TABLE_9          0x0393
#define HB1_TX_DBB_DCOC_I_TABLE_10         0x0394
#define HB1_TX_DBB_DCOC_Q_TABLE_10         0x0395
#define HB1_TX_DBB_DCOC_I_TABLE_11         0x0396
#define HB1_TX_DBB_DCOC_Q_TABLE_11         0x0397
#define HB1_TX_DBB_DCOC_I_TABLE_12         0x0398
#define HB1_TX_DBB_DCOC_Q_TABLE_12         0x0399
#define HB1_TX_DBB_DCOC_I_TABLE_13         0x039a
#define HB1_TX_DBB_DCOC_Q_TABLE_13         0x039b
#define HB1_TX_DBB_DCOC_I_TABLE_14         0x039c
#define HB1_TX_DBB_DCOC_Q_TABLE_14         0x039d
#define HB1_TX_DBB_DCOC_I_TABLE_15         0x039e
#define HB1_TX_DBB_DCOC_Q_TABLE_15         0x039f
#define HB1_TX_DBB_DCOC_I_TABLE_16         0x03a0
#define HB1_TX_DBB_DCOC_Q_TABLE_16         0x03a1
#define HB1_TX_DBB_DCOC_I_TABLE_17         0x03a2
#define HB1_TX_DBB_DCOC_Q_TABLE_17         0x03a3
#define HB1_TX_DBB_DCOC_I_TABLE_18         0x03a4
#define HB1_TX_DBB_DCOC_Q_TABLE_18         0x03a5
#define HB1_TX_DBB_DCOC_I_TABLE_19         0x03a6
#define HB1_TX_DBB_DCOC_Q_TABLE_19         0x03a7
#define HB1_TX_DBB_DCOC_I_TABLE_20         0x03a8
#define HB1_TX_DBB_DCOC_Q_TABLE_20         0x03a9
#define HB1_TX_DBB_DCOC_I_TABLE_21         0x03aa
#define HB1_TX_DBB_DCOC_Q_TABLE_21         0x03ab
#define HB1_TX_DBB_DCOC_I_TABLE_22         0x03ac
#define HB1_TX_DBB_DCOC_Q_TABLE_22         0x03ad
#define HB1_TX_DBB_DCOC_I_TABLE_23         0x03ae
#define HB1_TX_DBB_DCOC_Q_TABLE_23         0x03af
#define HB1_TX_DBB_DCOC_I_TABLE_24         0x03b0
#define HB1_TX_DBB_DCOC_Q_TABLE_24         0x03b1
#define HB1_TX_DBB_DCOC_I_TABLE_25         0x03b2
#define HB1_TX_DBB_DCOC_Q_TABLE_25         0x03b3
#define HB1_TX_DBB_DCOC_I_TABLE_26         0x03b4
#define HB1_TX_DBB_DCOC_Q_TABLE_26         0x03b5
#define HB1_TX_DBB_DCOC_I_TABLE_27         0x03b6
#define HB1_TX_DBB_DCOC_Q_TABLE_27         0x03b7
#define HB1_TX_DBB_DCOC_I_TABLE_28         0x03b8
#define HB1_TX_DBB_DCOC_Q_TABLE_28         0x03b9
#define HB1_TX_DBB_DCOC_I_TABLE_29         0x03ba
#define HB1_TX_DBB_DCOC_Q_TABLE_29         0x03bb
#define HB1_TX_DBB_DCOC_I_TABLE_30         0x03bc
#define HB1_TX_DBB_DCOC_Q_TABLE_30         0x03bd
#define HB1_TX_DBB_DCOC_I_TABLE_31         0x03be
#define HB1_TX_DBB_DCOC_Q_TABLE_31         0x03bf
#define HB1_TX_IQC_REAL_0                  0x03c0
#define HB1_TX_IQC_IMAG_0                  0x03c1
#define HB1_TX_IQC_REAL_1                  0x03c2
#define HB1_TX_IQC_IMAG_1                  0x03c3
#define HB1_TX_IQC_REAL_2                  0x03c4
#define HB1_TX_IQC_IMAG_2                  0x03c5
#define HB1_TX_IQC_REAL_3                  0x03c6
#define HB1_TX_IQC_IMAG_3                  0x03c7
#define HB1_TX_IQC_REAL_4                  0x03c8
#define HB1_TX_IQC_IMAG_4                  0x03c9
#define HB1_TX_IQC_REAL_5                  0x03ca
#define HB1_TX_IQC_IMAG_5                  0x03cb
#define HB1_TX_IQC_REAL_6                  0x03cc
#define HB1_TX_IQC_IMAG_6                  0x03cd
#define HB1_TX_IQC_REAL_7                  0x03ce
#define HB1_TX_IQC_IMAG_7                  0x03cf
#define HB2_RX_CLOCK_ENABLE                0x0a00
#define HB2_RX_ADC_ENABLE                  0x0a01
#define HB2_RX_BW                          0x0a02
#define HB2_RX_BBDET_HPF_COEFF             0x0a03
#define HB2_RX_BBDET_LPF_COEFF             0x0a04
#define HB2_RX_BBDET_THRESH                0x0a05
#define HB2_RX_BBDET_TC                    0x0a06
#define HB2_RX_BBDET_LIMIT_VALUE           0x0a07
#define HB2_RX_BBDET_COMPARE_VALUE         0x0a08
#define HB2_RX_BBDET_INIT                  0x0a09
#define HB2_RX_BBDET_LEVEL                 0x0a0a
#define HB2_RX_BBDET_LEVEL_OVERLOAD        0x0a0b
#define HB2_RX_BBDET_ACCU                  0x0a0c
#define HB2_RX_BBDET_STATUS                0x0a0d
#define HB2_RX_DBB_DCOC_I                  0x0a0e
#define HB2_RX_DBB_DCOC_Q                  0x0a0f
#define HB2_RX_DBB_IQC_MEAS0_FREQ0         0x0a10
#define HB2_RX_DBB_IQC_MEAS0_FREQ1         0x0a11
#define HB2_RX_DBB_IQC_MEAS0_COEFF         0x0a12
#define HB2_RX_DBB_IQC_MEAS0_CONFIG        0x0a13
#define HB2_RX_DBB_IQC_MEAS0_REAL          0x0a14
#define HB2_RX_DBB_IQC_MEAS0_IMAG          0x0a15
#define HB2_RX_DBB_IQC_MEAS0_OVERLOAD      0x0a16
#define HB2_RX_DBB_IQC_MEAS1_FREQ0         0x0a17
#define HB2_RX_DBB_IQC_MEAS1_FREQ1         0x0a18
#define HB2_RX_DBB_IQC_MEAS1_COEFF         0x0a19
#define HB2_RX_DBB_IQC_MEAS1_CONFIG        0x0a1a
#define HB2_RX_DBB_IQC_MEAS1_REAL          0x0a1b
#define HB2_RX_DBB_IQC_MEAS1_IMAG          0x0a1c
#define HB2_RX_DBB_IQC_MEAS1_OVERLOAD      0x0a1d
#define HB2_RX_DBB_IQC_MEAS2_FREQ0         0x0a1e
#define HB2_RX_DBB_IQC_MEAS2_FREQ1         0x0a1f
#define HB2_RX_DBB_IQC_MEAS2_COEFF         0x0a20
#define HB2_RX_DBB_IQC_MEAS2_CONFIG        0x0a21
#define HB2_RX_DBB_IQC_MEAS2_REAL          0x0a22
#define HB2_RX_DBB_IQC_MEAS2_IMAG          0x0a23
#define HB2_RX_DBB_IQC_MEAS2_OVERLOAD      0x0a24
#define HB2_RX_DBB_IQC_MEAS3_FREQ0         0x0a25
#define HB2_RX_DBB_IQC_MEAS3_FREQ1         0x0a26
#define HB2_RX_DBB_IQC_MEAS3_COEFF         0x0a27
#define HB2_RX_DBB_IQC_MEAS3_CONFIG        0x0a28
#define HB2_RX_DBB_IQC_MEAS3_REAL          0x0a29
#define HB2_RX_DBB_IQC_MEAS3_IMAG          0x0a2a
#define HB2_RX_DBB_IQC_MEAS3_OVERLOAD      0x0a2b
#define HB2_RX_DBB_IQC_MEAS_FREEZE         0x0a2c
#define HB2_RX_DBB_CONFIG                  0x0a2d
#define HB2_DBB_TEST_ENABLES               0x0a40
#define HB2_RX_XCORR_MEAS                  0x0a41
#define HB2_RX_XCORR0_PH_INCR              0x0a42
#define HB2_RX_XCORR1_PH_INCR              0x0a43
#define HB2_RX_XCORR0_MEAS_RESULT_RE_15_0  0x0a44
#define HB2_RX_XCORR0_MEAS_RESULT_RE_31_16 0x0a45
#define HB2_RX_XCORR0_MEAS_RESULT_IM_15_0  0x0a46
#define HB2_RX_XCORR0_MEAS_RESULT_IM_31_16 0x0a47
#define HB2_RX_XCORR1_MEAS_RESULT_RE_15_0  0x0a48
#define HB2_RX_XCORR1_MEAS_RESULT_RE_31_16 0x0a49
#define HB2_RX_XCORR1_MEAS_RESULT_IM_15_0  0x0a4a
#define HB2_RX_XCORR1_MEAS_RESULT_IM_31_16 0x0a4b
#define HB2_RX_GAIN_READ                   0x0a60
#define HB2_RX_DCOC_I_STATUS               0x0a61
#define HB2_RX_DCOC_Q_STATUS               0x0a62
#define HB2_RX_OVERLOAD_STATUS             0x0a63
#define HB2_TX_CLOCK_ENABLE                0x0a80
#define HB2_TX_DAC_ENABLE                  0x0a81
#define HB2_TX_BW                          0x0a82
#define HB2_TX_DBB_CONFIG                  0x0a83
#define HB2_TX_DAC_CONFIG                  0x0a84
#define HB2_TX_DAC_CONFIG_0_1              0x0a85
#define HB2_TX_DAC_CONFIG_2_3              0x0a86
#define HB2_TX_DAC_CONFIG_4_5              0x0a87
#define HB2_TX_DAC_CONFIG_6_7              0x0a88
#define HB2_TX_TONE_FREQ0                  0x0a90
#define HB2_TX_TONE_FREQ1                  0x0a91
#define HB2_TX_TONE_FREQ2                  0x0a92
#define HB2_TX_TONE_FREQ3                  0x0a93
#define HB2_TX_TONE_AMPLITUDE0             0x0a94
#define HB2_TX_TONE_AMPLITUDE1             0x0a95
#define HB2_TX_TONE_AMPLITUDE2             0x0a96
#define HB2_TX_TONE_AMPLITUDE3             0x0a97
#define HB2_TX_TONE_DC_RE                  0x0a98
#define HB2_TX_TONE_DC_IM                  0x0a99
#define HB2_TX_GAIN_READ                   0x0aa0
#define HB2_TX_DBB_DCOC_I                  0x0aa1
#define HB2_TX_DBB_DCOC_Q                  0x0aa2
#define HB2_TX_DBB_FINE_SCALE              0x0aa3
#define HB2_TX_OVERLOAD_STATUS             0x0aa4
#define HB2_RX_ABB_CH0_DCOC_I_TABLE_0      0x0b00
#define HB2_RX_ABB_CH0_DCOC_Q_TABLE_0      0x0b01
#define HB2_RX_ABB_CH0_DCOC_I_TABLE_1      0x0b02
#define HB2_RX_ABB_CH0_DCOC_Q_TABLE_1      0x0b03
#define HB2_RX_ABB_CH0_DCOC_I_TABLE_2      0x0b04
#define HB2_RX_ABB_CH0_DCOC_Q_TABLE_2      0x0b05
#define HB2_RX_ABB_CH0_DCOC_I_TABLE_3      0x0b06
#define HB2_RX_ABB_CH0_DCOC_Q_TABLE_3      0x0b07
#define HB2_RX_ABB_CH0_DCOC_I_TABLE_4      0x0b08
#define HB2_RX_ABB_CH0_DCOC_Q_TABLE_4      0x0b09
#define HB2_RX_ABB_CH0_DCOC_I_TABLE_5      0x0b0a
#define HB2_RX_ABB_CH0_DCOC_Q_TABLE_5      0x0b0b
#define HB2_RX_ABB_CH0_DCOC_I_TABLE_6      0x0b0c
#define HB2_RX_ABB_CH0_DCOC_Q_TABLE_6      0x0b0d
#define HB2_RX_ABB_CH0_DCOC_I_TABLE_7      0x0b0e
#define HB2_RX_ABB_CH0_DCOC_Q_TABLE_7      0x0b0f
#define HB2_RX_ABB_CH1_DCOC_I_TABLE_0      0x0b10
#define HB2_RX_ABB_CH1_DCOC_Q_TABLE_0      0x0b11
#define HB2_RX_ABB_CH1_DCOC_I_TABLE_1      0x0b12
#define HB2_RX_ABB_CH1_DCOC_Q_TABLE_1      0x0b13
#define HB2_RX_ABB_CH1_DCOC_I_TABLE_2      0x0b14
#define HB2_RX_ABB_CH1_DCOC_Q_TABLE_2      0x0b15
#define HB2_RX_ABB_CH1_DCOC_I_TABLE_3      0x0b16
#define HB2_RX_ABB_CH1_DCOC_Q_TABLE_3      0x0b17
#define HB2_RX_ABB_CH1_DCOC_I_TABLE_4      0x0b18
#define HB2_RX_ABB_CH1_DCOC_Q_TABLE_4      0x0b19
#define HB2_RX_ABB_CH1_DCOC_I_TABLE_5      0x0b1a
#define HB2_RX_ABB_CH1_DCOC_Q_TABLE_5      0x0b1b
#define HB2_RX_ABB_CH1_DCOC_I_TABLE_6      0x0b1c
#define HB2_RX_ABB_CH1_DCOC_Q_TABLE_6      0x0b1d
#define HB2_RX_ABB_CH1_DCOC_I_TABLE_7      0x0b1e
#define HB2_RX_ABB_CH1_DCOC_Q_TABLE_7      0x0b1f
#define HB2_RX_IQC_REAL_0                  0x0b20
#define HB2_RX_IQC_IMAG_0                  0x0b21
#define HB2_RX_IQC_REAL_1                  0x0b22
#define HB2_RX_IQC_IMAG_1                  0x0b23
#define HB2_RX_IQC_REAL_2                  0x0b24
#define HB2_RX_IQC_IMAG_2                  0x0b25
#define HB2_RX_IQC_REAL_3                  0x0b26
#define HB2_RX_IQC_IMAG_3                  0x0b27
#define HB2_RX_IQC_REAL_4                  0x0b28
#define HB2_RX_IQC_IMAG_4                  0x0b29
#define HB2_RX_IQC_REAL_5                  0x0b2a
#define HB2_RX_IQC_IMAG_5                  0x0b2b
#define HB2_RX_IQC_REAL_6                  0x0b2c
#define HB2_RX_IQC_IMAG_6                  0x0b2d
#define HB2_RX_IQC_REAL_7                  0x0b2e
#define HB2_RX_IQC_IMAG_7                  0x0b2f
#define HB2_TX_DBB_DCOC_I_TABLE_0          0x0b80
#define HB2_TX_DBB_DCOC_Q_TABLE_0          0x0b81
#define HB2_TX_DBB_DCOC_I_TABLE_1          0x0b82
#define HB2_TX_DBB_DCOC_Q_TABLE_1          0x0b83
#define HB2_TX_DBB_DCOC_I_TABLE_2          0x0b84
#define HB2_TX_DBB_DCOC_Q_TABLE_2          0x0b85
#define HB2_TX_DBB_DCOC_I_TABLE_3          0x0b86
#define HB2_TX_DBB_DCOC_Q_TABLE_3          0x0b87
#define HB2_TX_DBB_DCOC_I_TABLE_4          0x0b88
#define HB2_TX_DBB_DCOC_Q_TABLE_4          0x0b89
#define HB2_TX_DBB_DCOC_I_TABLE_5          0x0b8a
#define HB2_TX_DBB_DCOC_Q_TABLE_5          0x0b8b
#define HB2_TX_DBB_DCOC_I_TABLE_6          0x0b8c
#define HB2_TX_DBB_DCOC_Q_TABLE_6          0x0b8d
#define HB2_TX_DBB_DCOC_I_TABLE_7          0x0b8e
#define HB2_TX_DBB_DCOC_Q_TABLE_7          0x0b8f
#define HB2_TX_DBB_DCOC_I_TABLE_8          0x0b90
#define HB2_TX_DBB_DCOC_Q_TABLE_8          0x0b91
#define HB2_TX_DBB_DCOC_I_TABLE_9          0x0b92
#define HB2_TX_DBB_DCOC_Q_TABLE_9          0x0b93
#define HB2_TX_DBB_DCOC_I_TABLE_10         0x0b94
#define HB2_TX_DBB_DCOC_Q_TABLE_10         0x0b95
#define HB2_TX_DBB_DCOC_I_TABLE_11         0x0b96
#define HB2_TX_DBB_DCOC_Q_TABLE_11         0x0b97
#define HB2_TX_DBB_DCOC_I_TABLE_12         0x0b98
#define HB2_TX_DBB_DCOC_Q_TABLE_12         0x0b99
#define HB2_TX_DBB_DCOC_I_TABLE_13         0x0b9a
#define HB2_TX_DBB_DCOC_Q_TABLE_13         0x0b9b
#define HB2_TX_DBB_DCOC_I_TABLE_14         0x0b9c
#define HB2_TX_DBB_DCOC_Q_TABLE_14         0x0b9d
#define HB2_TX_DBB_DCOC_I_TABLE_15         0x0b9e
#define HB2_TX_DBB_DCOC_Q_TABLE_15         0x0b9f
#define HB2_TX_DBB_DCOC_I_TABLE_16         0x0ba0
#define HB2_TX_DBB_DCOC_Q_TABLE_16         0x0ba1
#define HB2_TX_DBB_DCOC_I_TABLE_17         0x0ba2
#define HB2_TX_DBB_DCOC_Q_TABLE_17         0x0ba3
#define HB2_TX_DBB_DCOC_I_TABLE_18         0x0ba4
#define HB2_TX_DBB_DCOC_Q_TABLE_18         0x0ba5
#define HB2_TX_DBB_DCOC_I_TABLE_19         0x0ba6
#define HB2_TX_DBB_DCOC_Q_TABLE_19         0x0ba7
#define HB2_TX_DBB_DCOC_I_TABLE_20         0x0ba8
#define HB2_TX_DBB_DCOC_Q_TABLE_20         0x0ba9
#define HB2_TX_DBB_DCOC_I_TABLE_21         0x0baa
#define HB2_TX_DBB_DCOC_Q_TABLE_21         0x0bab
#define HB2_TX_DBB_DCOC_I_TABLE_22         0x0bac
#define HB2_TX_DBB_DCOC_Q_TABLE_22         0x0bad
#define HB2_TX_DBB_DCOC_I_TABLE_23         0x0bae
#define HB2_TX_DBB_DCOC_Q_TABLE_23         0x0baf
#define HB2_TX_DBB_DCOC_I_TABLE_24         0x0bb0
#define HB2_TX_DBB_DCOC_Q_TABLE_24         0x0bb1
#define HB2_TX_DBB_DCOC_I_TABLE_25         0x0bb2
#define HB2_TX_DBB_DCOC_Q_TABLE_25         0x0bb3
#define HB2_TX_DBB_DCOC_I_TABLE_26         0x0bb4
#define HB2_TX_DBB_DCOC_Q_TABLE_26         0x0bb5
#define HB2_TX_DBB_DCOC_I_TABLE_27         0x0bb6
#define HB2_TX_DBB_DCOC_Q_TABLE_27         0x0bb7
#define HB2_TX_DBB_DCOC_I_TABLE_28         0x0bb8
#define HB2_TX_DBB_DCOC_Q_TABLE_28         0x0bb9
#define HB2_TX_DBB_DCOC_I_TABLE_29         0x0bba
#define HB2_TX_DBB_DCOC_Q_TABLE_29         0x0bbb
#define HB2_TX_DBB_DCOC_I_TABLE_30         0x0bbc
#define HB2_TX_DBB_DCOC_Q_TABLE_30         0x0bbd
#define HB2_TX_DBB_DCOC_I_TABLE_31         0x0bbe
#define HB2_TX_DBB_DCOC_Q_TABLE_31         0x0bbf
#define HB2_TX_IQC_REAL_0                  0x0bc0
#define HB2_TX_IQC_IMAG_0                  0x0bc1
#define HB2_TX_IQC_REAL_1                  0x0bc2
#define HB2_TX_IQC_IMAG_1                  0x0bc3
#define HB2_TX_IQC_REAL_2                  0x0bc4
#define HB2_TX_IQC_IMAG_2                  0x0bc5
#define HB2_TX_IQC_REAL_3                  0x0bc6
#define HB2_TX_IQC_IMAG_3                  0x0bc7
#define HB2_TX_IQC_REAL_4                  0x0bc8
#define HB2_TX_IQC_IMAG_4                  0x0bc9
#define HB2_TX_IQC_REAL_5                  0x0bca
#define HB2_TX_IQC_IMAG_5                  0x0bcb
#define HB2_TX_IQC_REAL_6                  0x0bcc
#define HB2_TX_IQC_IMAG_6                  0x0bcd
#define HB2_TX_IQC_REAL_7                  0x0bce
#define HB2_TX_IQC_IMAG_7                  0x0bcf
#define LB_ANALOG_ENABLE_RXLO              0x1000
#define LB_ANALOG_ENABLE_TX                0x1001
#define LB_RX_GAIN_PTR                     0x1002
#define LB_TX_GAIN_PTR                     0x1003
#define LB_RX_IQDATA_VALID                 0x1005
#define LB_RX_RF_APPL_CTRL                 0x1006
#define LB_SYNTH_CH0_CALIB                 0x1010
#define LB_SYNTH_CH1_CALIB                 0x1011
#define LB_SYNTH_CALIB_DET                 0x1012
#define LB_CAL_WBPLL_CALIB_DET             0x1013
#define LB_WBPLL_CH0_TUNE_SETTINGS         0x1014
#define LB_WBPLL_CH1_TUNE_SETTINGS         0x1015
#define LB1_WRITE_RADIO_CTRL0              0x1020
#define LB1_READ_RADIO_CTRL0               0x1021
#define LB2_WRITE_RADIO_CTRL0              0x1022
#define LB2_READ_RADIO_CTRL0               0x1023
#define LB_CLOCK_ENABLE                    0x1030
#define LB_RESET                           0x1038
#define LB_RX_SWRESET                      0x1039
#define LB_TX_SWRESET                      0x103a
#define LB_XDMA_SOURCE_ADDR_CH0            0x1080
#define LB_XDMA_SOURCE_ADDR_CH1            0x1081
#define LB_XDMA_SOURCE_ADDR_CH2            0x1082
#define LB_XDMA_SOURCE_ADDR_CH3            0x1083
#define LB_XDMA_SOURCE_ADDR_CH4            0x1084
#define LB_XDMA_SOURCE_ADDR_CH5            0x1085
#define LB_XDMA_SOURCE_ADDR_CH6            0x1086
#define LB_XDMA_SOURCE_ADDR_CH7            0x1087
#define LB_XDMA_DESTINATION_ADDR_CH0       0x1088
#define LB_XDMA_DESTINATION_ADDR_CH1       0x1089
#define LB_XDMA_DESTINATION_ADDR_CH2       0x108a
#define LB_XDMA_DESTINATION_ADDR_CH3       0x108b
#define LB_XDMA_DESTINATION_ADDR_CH4       0x108c
#define LB_XDMA_DESTINATION_ADDR_CH5       0x108d
#define LB_XDMA_DESTINATION_ADDR_CH6       0x108e
#define LB_XDMA_DESTINATION_ADDR_CH7       0x108f
#define LB_XDMA_SIZE_CH0                   0x1090
#define LB_XDMA_SIZE_CH1                   0x1091
#define LB_XDMA_SIZE_CH2                   0x1092
#define LB_XDMA_SIZE_CH3                   0x1093
#define LB_XDMA_SIZE_CH4                   0x1094
#define LB_XDMA_SIZE_CH5                   0x1095
#define LB_XDMA_SIZE_CH6                   0x1096
#define LB_XDMA_SIZE_CH7                   0x1097
#define LB_XDMA_DELAY_CH0                  0x1098
#define LB_XDMA_DELAY_CH1                  0x1099
#define LB_XDMA_DELAY_CH2                  0x109a
#define LB_XDMA_DELAY_CH3                  0x109b
#define LB_XDMA_DELAY_CH4                  0x109c
#define LB_XDMA_DELAY_CH5                  0x109d
#define LB_XDMA_DELAY_CH6                  0x109e
#define LB_XDMA_DELAY_CH7                  0x109f
#define LB_XDMA_LLI_ADDR_CH0               0x10a0
#define LB_XDMA_LLI_ADDR_CH1               0x10a1
#define LB_XDMA_LLI_ADDR_CH2               0x10a2
#define LB_XDMA_LLI_ADDR_CH3               0x10a3
#define LB_XDMA_LLI_ADDR_CH4               0x10a4
#define LB_XDMA_LLI_ADDR_CH5               0x10a5
#define LB_XDMA_LLI_ADDR_CH6               0x10a6
#define LB_XDMA_LLI_ADDR_CH7               0x10a7
#define LB_XDMA_LLI_SIZE_CH0               0x10a8
#define LB_XDMA_LLI_SIZE_CH1               0x10a9
#define LB_XDMA_LLI_SIZE_CH2               0x10aa
#define LB_XDMA_LLI_SIZE_CH3               0x10ab
#define LB_XDMA_LLI_SIZE_CH4               0x10ac
#define LB_XDMA_LLI_SIZE_CH5               0x10ad
#define LB_XDMA_LLI_SIZE_CH6               0x10ae
#define LB_XDMA_LLI_SIZE_CH7               0x10af
#define LB_XDMA_MODE_CH0                   0x10b0
#define LB_XDMA_MODE_CH1                   0x10b1
#define LB_XDMA_MODE_CH2                   0x10b2
#define LB_XDMA_MODE_CH3                   0x10b3
#define LB_XDMA_MODE_CH4                   0x10b4
#define LB_XDMA_MODE_CH5                   0x10b5
#define LB_XDMA_MODE_CH6                   0x10b6
#define LB_XDMA_MODE_CH7                   0x10b7
#define LB_XDMA_ENABLE_CH0                 0x10b8
#define LB_XDMA_ENABLE_CH1                 0x10b9
#define LB_XDMA_ENABLE_CH2                 0x10ba
#define LB_XDMA_ENABLE_CH3                 0x10bb
#define LB_XDMA_ENABLE_CH4                 0x10bc
#define LB_XDMA_ENABLE_CH5                 0x10bd
#define LB_XDMA_ENABLE_CH6                 0x10be
#define LB_XDMA_ENABLE_CH7                 0x10bf
#define LB_XDMA_END_CH0                    0x10c0
#define LB_XDMA_END_CH1                    0x10c1
#define LB_XDMA_END_CH2                    0x10c2
#define LB_XDMA_END_CH3                    0x10c3
#define LB_XDMA_END_CH4                    0x10c4
#define LB_XDMA_END_CH5                    0x10c5
#define LB_XDMA_END_CH6                    0x10c6
#define LB_XDMA_END_CH7                    0x10c7
#define LB_XDMA_STATUS                     0x10c8
#define LB_RX_GAIN_TABLE_0                 0x1100
#define LB_RX_GAIN_TABLE_1                 0x1101
#define LB_RX_GAIN_TABLE_2                 0x1102
#define LB_RX_GAIN_TABLE_3                 0x1103
#define LB_RX_GAIN_TABLE_4                 0x1104
#define LB_RX_GAIN_TABLE_5                 0x1105
#define LB_RX_GAIN_TABLE_6                 0x1106
#define LB_RX_GAIN_TABLE_7                 0x1107
#define LB_RX_GAIN_TABLE_8                 0x1108
#define LB_RX_GAIN_TABLE_9                 0x1109
#define LB_RX_GAIN_TABLE_10                0x110a
#define LB_RX_GAIN_TABLE_11                0x110b
#define LB_RX_GAIN_TABLE_12                0x110c
#define LB_RX_GAIN_TABLE_13                0x110d
#define LB_RX_GAIN_TABLE_14                0x110e
#define LB_RX_GAIN_TABLE_15                0x110f
#define LB_RX_GAIN_TABLE_16                0x1110
#define LB_RX_GAIN_TABLE_17                0x1111
#define LB_RX_GAIN_TABLE_18                0x1112
#define LB_RX_GAIN_TABLE_19                0x1113
#define LB_RX_GAIN_TABLE_20                0x1114
#define LB_RX_GAIN_TABLE_21                0x1115
#define LB_RX_GAIN_TABLE_22                0x1116
#define LB_RX_GAIN_TABLE_23                0x1117
#define LB_RX_GAIN_TABLE_24                0x1118
#define LB_RX_GAIN_TABLE_25                0x1119
#define LB_RX_GAIN_TABLE_26                0x111a
#define LB_RX_GAIN_TABLE_27                0x111b
#define LB_RX_GAIN_TABLE_28                0x111c
#define LB_RX_GAIN_TABLE_29                0x111d
#define LB_RX_GAIN_TABLE_30                0x111e
#define LB_RX_GAIN_TABLE_31                0x111f
#define LB_RX_GAIN_TABLE_32                0x1120
#define LB_RX_GAIN_TABLE_33                0x1121
#define LB_RX_GAIN_TABLE_34                0x1122
#define LB_RX_GAIN_TABLE_35                0x1123
#define LB_RX_GAIN_TABLE_36                0x1124
#define LB_RX_GAIN_TABLE_37                0x1125
#define LB_RX_GAIN_TABLE_38                0x1126
#define LB_RX_GAIN_TABLE_39                0x1127
#define LB_RX_GAIN_TABLE_40                0x1128
#define LB_RX_GAIN_TABLE_41                0x1129
#define LB_RX_GAIN_TABLE_42                0x112a
#define LB_RX_GAIN_TABLE_43                0x112b
#define LB_RX_GAIN_TABLE_44                0x112c
#define LB_RX_GAIN_TABLE_45                0x112d
#define LB_RX_GAIN_TABLE_46                0x112e
#define LB_RX_GAIN_TABLE_47                0x112f
#define LB_RX_GAIN_TABLE_48                0x1130
#define LB_RX_GAIN_TABLE_49                0x1131
#define LB_RX_GAIN_TABLE_50                0x1132
#define LB_RX_GAIN_TABLE_51                0x1133
#define LB_RX_GAIN_TABLE_52                0x1134
#define LB_RX_GAIN_TABLE_53                0x1135
#define LB_RX_GAIN_TABLE_54                0x1136
#define LB_RX_GAIN_TABLE_55                0x1137
#define LB_RX_GAIN_TABLE_56                0x1138
#define LB_RX_GAIN_TABLE_57                0x1139
#define LB_RX_GAIN_TABLE_58                0x113a
#define LB_RX_GAIN_TABLE_59                0x113b
#define LB_RX_GAIN_TABLE_60                0x113c
#define LB_RX_GAIN_TABLE_61                0x113d
#define LB_RX_GAIN_TABLE_62                0x113e
#define LB_RX_GAIN_TABLE_63                0x113f
#define LB_RX_ADC_TMREG0                   0x1140
#define LB_RX_ADC_TMREG1                   0x1141
#define LB_RX_ADC_TMREG2                   0x1142
#define LB_RX_ADC_TMREG3                   0x1143
#define LB_RX_ADC_TMREG4                   0x1144
#define LB_RX_ADC_TMREG5                   0x1145
#define LB_RX_ADC_TMREG6                   0x1146
#define LB_RX_ADC_TMREG7                   0x1147
#define LB_RX_ADC_TMREG8                   0x1148
#define LB_RX_ADC_TMREG9                   0x1149
#define LB_RX_ADC_TMREG10                  0x114a
#define LB_RX_ADC_TMREG11                  0x114b
#define LB_RX_ADC_TMREG12                  0x114c
#define LB_RX_ADC_TMREG13                  0x114d
#define LB_RX_ADC_TMREG14                  0x114e
#define LB_RX_ADC_TMREG15                  0x114f
#define LB_RX_ADC_TMREG16                  0x1150
#define LB_RX_ADC_TMREG17                  0x1151
#define LB_RX_ADC_TMREG18                  0x1152
#define LB_RX_ADC_TMREG19                  0x1153
#define LB_RX_ADC_TMREG20                  0x1154
#define LB_RX_ADC_TMREG21                  0x1155
#define LB_RX_ADC_TMREG22                  0x1156
#define LB_RX_ADC_TMREG23                  0x1157
#define LB_RX_ADC_TMREG24                  0x1158
#define LB_RX_DBB_FINE_GAIN_TABLE_0        0x1160
#define LB_RX_DBB_FINE_GAIN_TABLE_1        0x1161
#define LB_RX_DBB_FINE_GAIN_TABLE_2        0x1162
#define LB_RX_DBB_FINE_GAIN_TABLE_3        0x1163
#define LB_RX_DBB_FINE_GAIN_TABLE_4        0x1164
#define LB_RX_DBB_FINE_GAIN_TABLE_5        0x1165
#define LB_RX_DBB_FINE_GAIN_TABLE_6        0x1166
#define LB_RX_DBB_FINE_GAIN_TABLE_7        0x1167
#define LB_RX_DBB_FINE_GAIN_TABLE_8        0x1168
#define LB_RX_DBB_FINE_GAIN_TABLE_9        0x1169
#define LB_RX_DBB_FINE_GAIN_TABLE_10       0x116a
#define LB_RX_DBB_FINE_GAIN_TABLE_11       0x116b
#define LB_RX_DBB_FINE_GAIN_TABLE_12       0x116c
#define LB_RX_DBB_FINE_GAIN_TABLE_13       0x116d
#define LB_RX_DBB_FINE_GAIN_TABLE_14       0x116e
#define LB_RX_DBB_FINE_GAIN_TABLE_15       0x116f
#define LB_RX_ABB_GAIN_TABLE_0_1           0x1170
#define LB_RX_ABB_GAIN_TABLE_2_3           0x1171
#define LB_RX_ABB_GAIN_TABLE_4_5           0x1172
#define LB_RX_ABB_GAIN_TABLE_6_7           0x1173
#define LB_RX_ABB_GAIN_TABLE_8_9           0x1174
#define LB_RX_ABB_GAIN_TABLE_10_11         0x1175
#define LB_RX_ABB_GAIN_TABLE_12_13         0x1176
#define LB_RX_ABB_GAIN_TABLE_14_15         0x1177
#define LB_RX_RF_GAIN_TABLE_0_1            0x1178
#define LB_RX_RF_GAIN_TABLE_2_3            0x1179
#define LB_RX_RF_GAIN_TABLE_4_5            0x117a
#define LB_RX_RF_GAIN_TABLE_6_7            0x117b
#define LB_RX_DBB_COARSE_GAIN_TABLE        0x117c
#define LB_TX_GAIN_TABLE_0                 0x11a0
#define LB_TX_GAIN_TABLE_1                 0x11a1
#define LB_TX_GAIN_TABLE_2                 0x11a2
#define LB_TX_GAIN_TABLE_3                 0x11a3
#define LB_TX_GAIN_TABLE_4                 0x11a4
#define LB_TX_GAIN_TABLE_5                 0x11a5
#define LB_TX_GAIN_TABLE_6                 0x11a6
#define LB_TX_GAIN_TABLE_7                 0x11a7
#define LB_TX_GAIN_TABLE_8                 0x11a8
#define LB_TX_GAIN_TABLE_9                 0x11a9
#define LB_TX_GAIN_TABLE_10                0x11aa
#define LB_TX_GAIN_TABLE_11                0x11ab
#define LB_TX_GAIN_TABLE_12                0x11ac
#define LB_TX_GAIN_TABLE_13                0x11ad
#define LB_TX_GAIN_TABLE_14                0x11ae
#define LB_TX_GAIN_TABLE_15                0x11af
#define LB_TX_GAIN_TABLE_16                0x11b0
#define LB_TX_GAIN_TABLE_17                0x11b1
#define LB_TX_GAIN_TABLE_18                0x11b2
#define LB_TX_GAIN_TABLE_19                0x11b3
#define LB_TX_GAIN_TABLE_20                0x11b4
#define LB_TX_GAIN_TABLE_21                0x11b5
#define LB_TX_GAIN_TABLE_22                0x11b6
#define LB_TX_GAIN_TABLE_23                0x11b7
#define LB_TX_GAIN_TABLE_24                0x11b8
#define LB_TX_GAIN_TABLE_25                0x11b9
#define LB_TX_GAIN_TABLE_26                0x11ba
#define LB_TX_GAIN_TABLE_27                0x11bb
#define LB_TX_GAIN_TABLE_28                0x11bc
#define LB_TX_GAIN_TABLE_29                0x11bd
#define LB_TX_GAIN_TABLE_30                0x11be
#define LB_TX_GAIN_TABLE_31                0x11bf
#define LB_TX_RF_GAIN_TABLE_0_1            0x11c0
#define LB_TX_RF_GAIN_TABLE_2_3            0x11c1
#define LB_TX_RF_GAIN_TABLE_4_5            0x11c2
#define LB_TX_RF_GAIN_TABLE_6_7            0x11c3
#define LB_TX_RF_GAIN_TABLE_8_9            0x11c4
#define LB_TX_RF_GAIN_TABLE_10_11          0x11c5
#define LB_TX_RF_GAIN_TABLE_12_13          0x11c6
#define LB_TX_RF_GAIN_TABLE_14_15          0x11c7
#define LB_TX_RF_GAIN_TABLE_16_17          0x11c8
#define LB_TX_RF_GAIN_TABLE_18_19          0x11c9
#define LB_TX_RF_GAIN_TABLE_20_21          0x11ca
#define LB_TX_RF_GAIN_TABLE_22_23          0x11cb
#define LB_TX_RF_GAIN_TABLE_24_25          0x11cc
#define LB_TX_RF_GAIN_TABLE_26_27          0x11cd
#define LB_TX_RF_GAIN_TABLE_28_29          0x11ce
#define LB_TX_RF_GAIN_TABLE_30_31          0x11cf
#define LB_TX_DBB_GAIN_TABLE_0             0x11d0
#define LB_TX_DBB_GAIN_TABLE_1             0x11d1
#define LB_TX_DBB_GAIN_TABLE_2             0x11d2
#define LB_TX_DBB_GAIN_TABLE_3             0x11d3
#define LB_TX_DBB_GAIN_TABLE_4             0x11d4
#define LB_TX_DBB_GAIN_TABLE_5             0x11d5
#define LB_TX_DBB_GAIN_TABLE_6             0x11d6
#define LB_TX_DBB_GAIN_TABLE_7             0x11d7
#define LB_TX_DBB_GAIN_TABLE_8             0x11d8
#define LB_TX_DBB_GAIN_TABLE_9             0x11d9
#define LB_TX_DBB_GAIN_TABLE_10            0x11da
#define LB_TX_DBB_GAIN_TABLE_11            0x11db
#define LB_TX_DBB_GAIN_TABLE_12            0x11dc
#define LB_TX_DBB_GAIN_TABLE_13            0x11dd
#define LB_TX_DBB_GAIN_TABLE_14            0x11de
#define LB_TX_DBB_GAIN_TABLE_15            0x11df
#define LB1_RX_CLOCK_ENABLE                0x1200
#define LB1_RX_ADC_ENABLE                  0x1201
#define LB1_RX_BW                          0x1202
#define LB1_RX_BBDET_HPF_COEFF             0x1203
#define LB1_RX_BBDET_LPF_COEFF             0x1204
#define LB1_RX_BBDET_THRESH                0x1205
#define LB1_RX_BBDET_TC                    0x1206
#define LB1_RX_BBDET_LIMIT_VALUE           0x1207
#define LB1_RX_BBDET_COMPARE_VALUE         0x1208
#define LB1_RX_BBDET_INIT                  0x1209
#define LB1_RX_BBDET_LEVEL                 0x120a
#define LB1_RX_BBDET_LEVEL_OVERLOAD        0x120b
#define LB1_RX_BBDET_ACCU                  0x120c
#define LB1_RX_BBDET_STATUS                0x120d
#define LB1_RX_DBB_DCOC_I                  0x120e
#define LB1_RX_DBB_DCOC_Q                  0x120f
#define LB1_RX_DBB_IQC_MEAS0_FREQ0         0x1210
#define LB1_RX_DBB_IQC_MEAS0_FREQ1         0x1211
#define LB1_RX_DBB_IQC_MEAS0_COEFF         0x1212
#define LB1_RX_DBB_IQC_MEAS0_CONFIG        0x1213
#define LB1_RX_DBB_IQC_MEAS0_REAL          0x1214
#define LB1_RX_DBB_IQC_MEAS0_IMAG          0x1215
#define LB1_RX_DBB_IQC_MEAS0_OVERLOAD      0x1216
#define LB1_RX_DBB_IQC_MEAS1_FREQ0         0x1217
#define LB1_RX_DBB_IQC_MEAS1_FREQ1         0x1218
#define LB1_RX_DBB_IQC_MEAS1_COEFF         0x1219
#define LB1_RX_DBB_IQC_MEAS1_CONFIG        0x121a
#define LB1_RX_DBB_IQC_MEAS1_REAL          0x121b
#define LB1_RX_DBB_IQC_MEAS1_IMAG          0x121c
#define LB1_RX_DBB_IQC_MEAS1_OVERLOAD      0x121d
#define LB1_RX_DBB_IQC_MEAS2_FREQ0         0x121e
#define LB1_RX_DBB_IQC_MEAS2_FREQ1         0x121f
#define LB1_RX_DBB_IQC_MEAS2_COEFF         0x1220
#define LB1_RX_DBB_IQC_MEAS2_CONFIG        0x1221
#define LB1_RX_DBB_IQC_MEAS2_REAL          0x1222
#define LB1_RX_DBB_IQC_MEAS2_IMAG          0x1223
#define LB1_RX_DBB_IQC_MEAS2_OVERLOAD      0x1224
#define LB1_RX_DBB_IQC_MEAS3_FREQ0         0x1225
#define LB1_RX_DBB_IQC_MEAS3_FREQ1         0x1226
#define LB1_RX_DBB_IQC_MEAS3_COEFF         0x1227
#define LB1_RX_DBB_IQC_MEAS3_CONFIG        0x1228
#define LB1_RX_DBB_IQC_MEAS3_REAL          0x1229
#define LB1_RX_DBB_IQC_MEAS3_IMAG          0x122a
#define LB1_RX_DBB_IQC_MEAS3_OVERLOAD      0x122b
#define LB1_RX_DBB_IQC_MEAS_FREEZE         0x122c
#define LB1_RX_DBB_CONFIG                  0x122d
#define LB1_DBB_TEST_ENABLES               0x1240
#define LB1_RX_XCORR_MEAS                  0x1241
#define LB1_RX_XCORR0_PH_INCR              0x1242
#define LB1_RX_XCORR1_PH_INCR              0x1243
#define LB1_RX_XCORR0_MEAS_RESULT_RE_15_0  0x1244
#define LB1_RX_XCORR0_MEAS_RESULT_RE_31_16 0x1245
#define LB1_RX_XCORR0_MEAS_RESULT_IM_15_0  0x1246
#define LB1_RX_XCORR0_MEAS_RESULT_IM_31_16 0x1247
#define LB1_RX_XCORR1_MEAS_RESULT_RE_15_0  0x1248
#define LB1_RX_XCORR1_MEAS_RESULT_RE_31_16 0x1249
#define LB1_RX_XCORR1_MEAS_RESULT_IM_15_0  0x124a
#define LB1_RX_XCORR1_MEAS_RESULT_IM_31_16 0x124b
#define LB1_RX_GAIN_READ                   0x1260
#define LB1_RX_DCOC_I_STATUS               0x1261
#define LB1_RX_DCOC_Q_STATUS               0x1262
#define LB1_RX_OVERLOAD_STATUS             0x1263
#define LB1_TX_CLOCK_ENABLE                0x1280
#define LB1_TX_DAC_ENABLE                  0x1281
#define LB1_TX_BW                          0x1282
#define LB1_TX_DBB_CONFIG                  0x1283
#define LB1_TX_DAC_CONFIG                  0x1284
#define LB1_TX_DAC_CONFIG_0_1              0x1285
#define LB1_TX_DAC_CONFIG_2_3              0x1286
#define LB1_TX_DAC_CONFIG_4_5              0x1287
#define LB1_TX_DAC_CONFIG_6_7              0x1288
#define LB1_TX_TONE_FREQ0                  0x1290
#define LB1_TX_TONE_FREQ1                  0x1291
#define LB1_TX_TONE_FREQ2                  0x1292
#define LB1_TX_TONE_FREQ3                  0x1293
#define LB1_TX_TONE_AMPLITUDE0             0x1294
#define LB1_TX_TONE_AMPLITUDE1             0x1295
#define LB1_TX_TONE_AMPLITUDE2             0x1296
#define LB1_TX_TONE_AMPLITUDE3             0x1297
#define LB1_TX_TONE_DC_RE                  0x1298
#define LB1_TX_TONE_DC_IM                  0x1299
#define LB1_TX_GAIN_READ                   0x12a0
#define LB1_TX_DBB_DCOC_I                  0x12a1
#define LB1_TX_DBB_DCOC_Q                  0x12a2
#define LB1_TX_DBB_FINE_SCALE              0x12a3
#define LB1_TX_OVERLOAD_STATUS             0x12a4
#define LB1_RX_ABB_CH0_DCOC_I_TABLE_0      0x1300
#define LB1_RX_ABB_CH0_DCOC_Q_TABLE_0      0x1301
#define LB1_RX_ABB_CH0_DCOC_I_TABLE_1      0x1302
#define LB1_RX_ABB_CH0_DCOC_Q_TABLE_1      0x1303
#define LB1_RX_ABB_CH0_DCOC_I_TABLE_2      0x1304
#define LB1_RX_ABB_CH0_DCOC_Q_TABLE_2      0x1305
#define LB1_RX_ABB_CH0_DCOC_I_TABLE_3      0x1306
#define LB1_RX_ABB_CH0_DCOC_Q_TABLE_3      0x1307
#define LB1_RX_ABB_CH0_DCOC_I_TABLE_4      0x1308
#define LB1_RX_ABB_CH0_DCOC_Q_TABLE_4      0x1309
#define LB1_RX_ABB_CH0_DCOC_I_TABLE_5      0x130a
#define LB1_RX_ABB_CH0_DCOC_Q_TABLE_5      0x130b
#define LB1_RX_ABB_CH0_DCOC_I_TABLE_6      0x130c
#define LB1_RX_ABB_CH0_DCOC_Q_TABLE_6      0x130d
#define LB1_RX_ABB_CH0_DCOC_I_TABLE_7      0x130e
#define LB1_RX_ABB_CH0_DCOC_Q_TABLE_7      0x130f
#define LB1_RX_ABB_CH1_DCOC_I_TABLE_0      0x1310
#define LB1_RX_ABB_CH1_DCOC_Q_TABLE_0      0x1311
#define LB1_RX_ABB_CH1_DCOC_I_TABLE_1      0x1312
#define LB1_RX_ABB_CH1_DCOC_Q_TABLE_1      0x1313
#define LB1_RX_ABB_CH1_DCOC_I_TABLE_2      0x1314
#define LB1_RX_ABB_CH1_DCOC_Q_TABLE_2      0x1315
#define LB1_RX_ABB_CH1_DCOC_I_TABLE_3      0x1316
#define LB1_RX_ABB_CH1_DCOC_Q_TABLE_3      0x1317
#define LB1_RX_ABB_CH1_DCOC_I_TABLE_4      0x1318
#define LB1_RX_ABB_CH1_DCOC_Q_TABLE_4      0x1319
#define LB1_RX_ABB_CH1_DCOC_I_TABLE_5      0x131a
#define LB1_RX_ABB_CH1_DCOC_Q_TABLE_5      0x131b
#define LB1_RX_ABB_CH1_DCOC_I_TABLE_6      0x131c
#define LB1_RX_ABB_CH1_DCOC_Q_TABLE_6      0x131d
#define LB1_RX_ABB_CH1_DCOC_I_TABLE_7      0x131e
#define LB1_RX_ABB_CH1_DCOC_Q_TABLE_7      0x131f
#define LB1_RX_IQC_REAL_0                  0x1320
#define LB1_RX_IQC_IMAG_0                  0x1321
#define LB1_RX_IQC_REAL_1                  0x1322
#define LB1_RX_IQC_IMAG_1                  0x1323
#define LB1_RX_IQC_REAL_2                  0x1324
#define LB1_RX_IQC_IMAG_2                  0x1325
#define LB1_RX_IQC_REAL_3                  0x1326
#define LB1_RX_IQC_IMAG_3                  0x1327
#define LB1_RX_IQC_REAL_4                  0x1328
#define LB1_RX_IQC_IMAG_4                  0x1329
#define LB1_RX_IQC_REAL_5                  0x132a
#define LB1_RX_IQC_IMAG_5                  0x132b
#define LB1_RX_IQC_REAL_6                  0x132c
#define LB1_RX_IQC_IMAG_6                  0x132d
#define LB1_RX_IQC_REAL_7                  0x132e
#define LB1_RX_IQC_IMAG_7                  0x132f
#define LB1_TX_DBB_DCOC_I_TABLE_0          0x1380
#define LB1_TX_DBB_DCOC_Q_TABLE_0          0x1381
#define LB1_TX_DBB_DCOC_I_TABLE_1          0x1382
#define LB1_TX_DBB_DCOC_Q_TABLE_1          0x1383
#define LB1_TX_DBB_DCOC_I_TABLE_2          0x1384
#define LB1_TX_DBB_DCOC_Q_TABLE_2          0x1385
#define LB1_TX_DBB_DCOC_I_TABLE_3          0x1386
#define LB1_TX_DBB_DCOC_Q_TABLE_3          0x1387
#define LB1_TX_DBB_DCOC_I_TABLE_4          0x1388
#define LB1_TX_DBB_DCOC_Q_TABLE_4          0x1389
#define LB1_TX_DBB_DCOC_I_TABLE_5          0x138a
#define LB1_TX_DBB_DCOC_Q_TABLE_5          0x138b
#define LB1_TX_DBB_DCOC_I_TABLE_6          0x138c
#define LB1_TX_DBB_DCOC_Q_TABLE_6          0x138d
#define LB1_TX_DBB_DCOC_I_TABLE_7          0x138e
#define LB1_TX_DBB_DCOC_Q_TABLE_7          0x138f
#define LB1_TX_DBB_DCOC_I_TABLE_8          0x1390
#define LB1_TX_DBB_DCOC_Q_TABLE_8          0x1391
#define LB1_TX_DBB_DCOC_I_TABLE_9          0x1392
#define LB1_TX_DBB_DCOC_Q_TABLE_9          0x1393
#define LB1_TX_DBB_DCOC_I_TABLE_10         0x1394
#define LB1_TX_DBB_DCOC_Q_TABLE_10         0x1395
#define LB1_TX_DBB_DCOC_I_TABLE_11         0x1396
#define LB1_TX_DBB_DCOC_Q_TABLE_11         0x1397
#define LB1_TX_DBB_DCOC_I_TABLE_12         0x1398
#define LB1_TX_DBB_DCOC_Q_TABLE_12         0x1399
#define LB1_TX_DBB_DCOC_I_TABLE_13         0x139a
#define LB1_TX_DBB_DCOC_Q_TABLE_13         0x139b
#define LB1_TX_DBB_DCOC_I_TABLE_14         0x139c
#define LB1_TX_DBB_DCOC_Q_TABLE_14         0x139d
#define LB1_TX_DBB_DCOC_I_TABLE_15         0x139e
#define LB1_TX_DBB_DCOC_Q_TABLE_15         0x139f
#define LB1_TX_DBB_DCOC_I_TABLE_16         0x13a0
#define LB1_TX_DBB_DCOC_Q_TABLE_16         0x13a1
#define LB1_TX_DBB_DCOC_I_TABLE_17         0x13a2
#define LB1_TX_DBB_DCOC_Q_TABLE_17         0x13a3
#define LB1_TX_DBB_DCOC_I_TABLE_18         0x13a4
#define LB1_TX_DBB_DCOC_Q_TABLE_18         0x13a5
#define LB1_TX_DBB_DCOC_I_TABLE_19         0x13a6
#define LB1_TX_DBB_DCOC_Q_TABLE_19         0x13a7
#define LB1_TX_DBB_DCOC_I_TABLE_20         0x13a8
#define LB1_TX_DBB_DCOC_Q_TABLE_20         0x13a9
#define LB1_TX_DBB_DCOC_I_TABLE_21         0x13aa
#define LB1_TX_DBB_DCOC_Q_TABLE_21         0x13ab
#define LB1_TX_DBB_DCOC_I_TABLE_22         0x13ac
#define LB1_TX_DBB_DCOC_Q_TABLE_22         0x13ad
#define LB1_TX_DBB_DCOC_I_TABLE_23         0x13ae
#define LB1_TX_DBB_DCOC_Q_TABLE_23         0x13af
#define LB1_TX_DBB_DCOC_I_TABLE_24         0x13b0
#define LB1_TX_DBB_DCOC_Q_TABLE_24         0x13b1
#define LB1_TX_DBB_DCOC_I_TABLE_25         0x13b2
#define LB1_TX_DBB_DCOC_Q_TABLE_25         0x13b3
#define LB1_TX_DBB_DCOC_I_TABLE_26         0x13b4
#define LB1_TX_DBB_DCOC_Q_TABLE_26         0x13b5
#define LB1_TX_DBB_DCOC_I_TABLE_27         0x13b6
#define LB1_TX_DBB_DCOC_Q_TABLE_27         0x13b7
#define LB1_TX_DBB_DCOC_I_TABLE_28         0x13b8
#define LB1_TX_DBB_DCOC_Q_TABLE_28         0x13b9
#define LB1_TX_DBB_DCOC_I_TABLE_29         0x13ba
#define LB1_TX_DBB_DCOC_Q_TABLE_29         0x13bb
#define LB1_TX_DBB_DCOC_I_TABLE_30         0x13bc
#define LB1_TX_DBB_DCOC_Q_TABLE_30         0x13bd
#define LB1_TX_DBB_DCOC_I_TABLE_31         0x13be
#define LB1_TX_DBB_DCOC_Q_TABLE_31         0x13bf
#define LB1_TX_IQC_REAL_0                  0x13c0
#define LB1_TX_IQC_IMAG_0                  0x13c1
#define LB1_TX_IQC_REAL_1                  0x13c2
#define LB1_TX_IQC_IMAG_1                  0x13c3
#define LB1_TX_IQC_REAL_2                  0x13c4
#define LB1_TX_IQC_IMAG_2                  0x13c5
#define LB1_TX_IQC_REAL_3                  0x13c6
#define LB1_TX_IQC_IMAG_3                  0x13c7
#define LB1_TX_IQC_REAL_4                  0x13c8
#define LB1_TX_IQC_IMAG_4                  0x13c9
#define LB1_TX_IQC_REAL_5                  0x13ca
#define LB1_TX_IQC_IMAG_5                  0x13cb
#define LB1_TX_IQC_REAL_6                  0x13cc
#define LB1_TX_IQC_IMAG_6                  0x13cd
#define LB1_TX_IQC_REAL_7                  0x13ce
#define LB1_TX_IQC_IMAG_7                  0x13cf
#define LB2_RX_CLOCK_ENABLE                0x1a00
#define LB2_RX_ADC_ENABLE                  0x1a01
#define LB2_RX_BW                          0x1a02
#define LB2_RX_BBDET_HPF_COEFF             0x1a03
#define LB2_RX_BBDET_LPF_COEFF             0x1a04
#define LB2_RX_BBDET_THRESH                0x1a05
#define LB2_RX_BBDET_TC                    0x1a06
#define LB2_RX_BBDET_LIMIT_VALUE           0x1a07
#define LB2_RX_BBDET_COMPARE_VALUE         0x1a08
#define LB2_RX_BBDET_INIT                  0x1a09
#define LB2_RX_BBDET_LEVEL                 0x1a0a
#define LB2_RX_BBDET_LEVEL_OVERLOAD        0x1a0b
#define LB2_RX_BBDET_ACCU                  0x1a0c
#define LB2_RX_BBDET_STATUS                0x1a0d
#define LB2_RX_DBB_DCOC_I                  0x1a0e
#define LB2_RX_DBB_DCOC_Q                  0x1a0f
#define LB2_RX_DBB_IQC_MEAS0_FREQ0         0x1a10
#define LB2_RX_DBB_IQC_MEAS0_FREQ1         0x1a11
#define LB2_RX_DBB_IQC_MEAS0_COEFF         0x1a12
#define LB2_RX_DBB_IQC_MEAS0_CONFIG        0x1a13
#define LB2_RX_DBB_IQC_MEAS0_REAL          0x1a14
#define LB2_RX_DBB_IQC_MEAS0_IMAG          0x1a15
#define LB2_RX_DBB_IQC_MEAS0_OVERLOAD      0x1a16
#define LB2_RX_DBB_IQC_MEAS1_FREQ0         0x1a17
#define LB2_RX_DBB_IQC_MEAS1_FREQ1         0x1a18
#define LB2_RX_DBB_IQC_MEAS1_COEFF         0x1a19
#define LB2_RX_DBB_IQC_MEAS1_CONFIG        0x1a1a
#define LB2_RX_DBB_IQC_MEAS1_REAL          0x1a1b
#define LB2_RX_DBB_IQC_MEAS1_IMAG          0x1a1c
#define LB2_RX_DBB_IQC_MEAS1_OVERLOAD      0x1a1d
#define LB2_RX_DBB_IQC_MEAS2_FREQ0         0x1a1e
#define LB2_RX_DBB_IQC_MEAS2_FREQ1         0x1a1f
#define LB2_RX_DBB_IQC_MEAS2_COEFF         0x1a20
#define LB2_RX_DBB_IQC_MEAS2_CONFIG        0x1a21
#define LB2_RX_DBB_IQC_MEAS2_REAL          0x1a22
#define LB2_RX_DBB_IQC_MEAS2_IMAG          0x1a23
#define LB2_RX_DBB_IQC_MEAS2_OVERLOAD      0x1a24
#define LB2_RX_DBB_IQC_MEAS3_FREQ0         0x1a25
#define LB2_RX_DBB_IQC_MEAS3_FREQ1         0x1a26
#define LB2_RX_DBB_IQC_MEAS3_COEFF         0x1a27
#define LB2_RX_DBB_IQC_MEAS3_CONFIG        0x1a28
#define LB2_RX_DBB_IQC_MEAS3_REAL          0x1a29
#define LB2_RX_DBB_IQC_MEAS3_IMAG          0x1a2a
#define LB2_RX_DBB_IQC_MEAS3_OVERLOAD      0x1a2b
#define LB2_RX_DBB_IQC_MEAS_FREEZE         0x1a2c
#define LB2_RX_DBB_CONFIG                  0x1a2d
#define LB2_DBB_TEST_ENABLES               0x1a40
#define LB2_RX_XCORR_MEAS                  0x1a41
#define LB2_RX_XCORR0_PH_INCR              0x1a42
#define LB2_RX_XCORR1_PH_INCR              0x1a43
#define LB2_RX_XCORR0_MEAS_RESULT_RE_15_0  0x1a44
#define LB2_RX_XCORR0_MEAS_RESULT_RE_31_16 0x1a45
#define LB2_RX_XCORR0_MEAS_RESULT_IM_15_0  0x1a46
#define LB2_RX_XCORR0_MEAS_RESULT_IM_31_16 0x1a47
#define LB2_RX_XCORR1_MEAS_RESULT_RE_15_0  0x1a48
#define LB2_RX_XCORR1_MEAS_RESULT_RE_31_16 0x1a49
#define LB2_RX_XCORR1_MEAS_RESULT_IM_15_0  0x1a4a
#define LB2_RX_XCORR1_MEAS_RESULT_IM_31_16 0x1a4b
#define LB2_RX_GAIN_READ                   0x1a60
#define LB2_RX_DCOC_I_STATUS               0x1a61
#define LB2_RX_DCOC_Q_STATUS               0x1a62
#define LB2_RX_OVERLOAD_STATUS             0x1a63
#define LB2_TX_CLOCK_ENABLE                0x1a80
#define LB2_TX_DAC_ENABLE                  0x1a81
#define LB2_TX_BW                          0x1a82
#define LB2_TX_DBB_CONFIG                  0x1a83
#define LB2_TX_DAC_CONFIG                  0x1a84
#define LB2_TX_DAC_CONFIG_0_1              0x1a85
#define LB2_TX_DAC_CONFIG_2_3              0x1a86
#define LB2_TX_DAC_CONFIG_4_5              0x1a87
#define LB2_TX_DAC_CONFIG_6_7              0x1a88
#define LB2_TX_TONE_FREQ0                  0x1a90
#define LB2_TX_TONE_FREQ1                  0x1a91
#define LB2_TX_TONE_FREQ2                  0x1a92
#define LB2_TX_TONE_FREQ3                  0x1a93
#define LB2_TX_TONE_AMPLITUDE0             0x1a94
#define LB2_TX_TONE_AMPLITUDE1             0x1a95
#define LB2_TX_TONE_AMPLITUDE2             0x1a96
#define LB2_TX_TONE_AMPLITUDE3             0x1a97
#define LB2_TX_TONE_DC_RE                  0x1a98
#define LB2_TX_TONE_DC_IM                  0x1a99
#define LB2_TX_GAIN_READ                   0x1aa0
#define LB2_TX_DBB_DCOC_I                  0x1aa1
#define LB2_TX_DBB_DCOC_Q                  0x1aa2
#define LB2_TX_DBB_FINE_SCALE              0x1aa3
#define LB2_TX_OVERLOAD_STATUS             0x1aa4
#define LB2_RX_ABB_CH0_DCOC_I_TABLE_0      0x1b00
#define LB2_RX_ABB_CH0_DCOC_Q_TABLE_0      0x1b01
#define LB2_RX_ABB_CH0_DCOC_I_TABLE_1      0x1b02
#define LB2_RX_ABB_CH0_DCOC_Q_TABLE_1      0x1b03
#define LB2_RX_ABB_CH0_DCOC_I_TABLE_2      0x1b04
#define LB2_RX_ABB_CH0_DCOC_Q_TABLE_2      0x1b05
#define LB2_RX_ABB_CH0_DCOC_I_TABLE_3      0x1b06
#define LB2_RX_ABB_CH0_DCOC_Q_TABLE_3      0x1b07
#define LB2_RX_ABB_CH0_DCOC_I_TABLE_4      0x1b08
#define LB2_RX_ABB_CH0_DCOC_Q_TABLE_4      0x1b09
#define LB2_RX_ABB_CH0_DCOC_I_TABLE_5      0x1b0a
#define LB2_RX_ABB_CH0_DCOC_Q_TABLE_5      0x1b0b
#define LB2_RX_ABB_CH0_DCOC_I_TABLE_6      0x1b0c
#define LB2_RX_ABB_CH0_DCOC_Q_TABLE_6      0x1b0d
#define LB2_RX_ABB_CH0_DCOC_I_TABLE_7      0x1b0e
#define LB2_RX_ABB_CH0_DCOC_Q_TABLE_7      0x1b0f
#define LB2_RX_ABB_CH1_DCOC_I_TABLE_0      0x1b10
#define LB2_RX_ABB_CH1_DCOC_Q_TABLE_0      0x1b11
#define LB2_RX_ABB_CH1_DCOC_I_TABLE_1      0x1b12
#define LB2_RX_ABB_CH1_DCOC_Q_TABLE_1      0x1b13
#define LB2_RX_ABB_CH1_DCOC_I_TABLE_2      0x1b14
#define LB2_RX_ABB_CH1_DCOC_Q_TABLE_2      0x1b15
#define LB2_RX_ABB_CH1_DCOC_I_TABLE_3      0x1b16
#define LB2_RX_ABB_CH1_DCOC_Q_TABLE_3      0x1b17
#define LB2_RX_ABB_CH1_DCOC_I_TABLE_4      0x1b18
#define LB2_RX_ABB_CH1_DCOC_Q_TABLE_4      0x1b19
#define LB2_RX_ABB_CH1_DCOC_I_TABLE_5      0x1b1a
#define LB2_RX_ABB_CH1_DCOC_Q_TABLE_5      0x1b1b
#define LB2_RX_ABB_CH1_DCOC_I_TABLE_6      0x1b1c
#define LB2_RX_ABB_CH1_DCOC_Q_TABLE_6      0x1b1d
#define LB2_RX_ABB_CH1_DCOC_I_TABLE_7      0x1b1e
#define LB2_RX_ABB_CH1_DCOC_Q_TABLE_7      0x1b1f
#define LB2_RX_IQC_REAL_0                  0x1b20
#define LB2_RX_IQC_IMAG_0                  0x1b21
#define LB2_RX_IQC_REAL_1                  0x1b22
#define LB2_RX_IQC_IMAG_1                  0x1b23
#define LB2_RX_IQC_REAL_2                  0x1b24
#define LB2_RX_IQC_IMAG_2                  0x1b25
#define LB2_RX_IQC_REAL_3                  0x1b26
#define LB2_RX_IQC_IMAG_3                  0x1b27
#define LB2_RX_IQC_REAL_4                  0x1b28
#define LB2_RX_IQC_IMAG_4                  0x1b29
#define LB2_RX_IQC_REAL_5                  0x1b2a
#define LB2_RX_IQC_IMAG_5                  0x1b2b
#define LB2_RX_IQC_REAL_6                  0x1b2c
#define LB2_RX_IQC_IMAG_6                  0x1b2d
#define LB2_RX_IQC_REAL_7                  0x1b2e
#define LB2_RX_IQC_IMAG_7                  0x1b2f
#define LB2_TX_DBB_DCOC_I_TABLE_0          0x1b80
#define LB2_TX_DBB_DCOC_Q_TABLE_0          0x1b81
#define LB2_TX_DBB_DCOC_I_TABLE_1          0x1b82
#define LB2_TX_DBB_DCOC_Q_TABLE_1          0x1b83
#define LB2_TX_DBB_DCOC_I_TABLE_2          0x1b84
#define LB2_TX_DBB_DCOC_Q_TABLE_2          0x1b85
#define LB2_TX_DBB_DCOC_I_TABLE_3          0x1b86
#define LB2_TX_DBB_DCOC_Q_TABLE_3          0x1b87
#define LB2_TX_DBB_DCOC_I_TABLE_4          0x1b88
#define LB2_TX_DBB_DCOC_Q_TABLE_4          0x1b89
#define LB2_TX_DBB_DCOC_I_TABLE_5          0x1b8a
#define LB2_TX_DBB_DCOC_Q_TABLE_5          0x1b8b
#define LB2_TX_DBB_DCOC_I_TABLE_6          0x1b8c
#define LB2_TX_DBB_DCOC_Q_TABLE_6          0x1b8d
#define LB2_TX_DBB_DCOC_I_TABLE_7          0x1b8e
#define LB2_TX_DBB_DCOC_Q_TABLE_7          0x1b8f
#define LB2_TX_DBB_DCOC_I_TABLE_8          0x1b90
#define LB2_TX_DBB_DCOC_Q_TABLE_8          0x1b91
#define LB2_TX_DBB_DCOC_I_TABLE_9          0x1b92
#define LB2_TX_DBB_DCOC_Q_TABLE_9          0x1b93
#define LB2_TX_DBB_DCOC_I_TABLE_10         0x1b94
#define LB2_TX_DBB_DCOC_Q_TABLE_10         0x1b95
#define LB2_TX_DBB_DCOC_I_TABLE_11         0x1b96
#define LB2_TX_DBB_DCOC_Q_TABLE_11         0x1b97
#define LB2_TX_DBB_DCOC_I_TABLE_12         0x1b98
#define LB2_TX_DBB_DCOC_Q_TABLE_12         0x1b99
#define LB2_TX_DBB_DCOC_I_TABLE_13         0x1b9a
#define LB2_TX_DBB_DCOC_Q_TABLE_13         0x1b9b
#define LB2_TX_DBB_DCOC_I_TABLE_14         0x1b9c
#define LB2_TX_DBB_DCOC_Q_TABLE_14         0x1b9d
#define LB2_TX_DBB_DCOC_I_TABLE_15         0x1b9e
#define LB2_TX_DBB_DCOC_Q_TABLE_15         0x1b9f
#define LB2_TX_DBB_DCOC_I_TABLE_16         0x1ba0
#define LB2_TX_DBB_DCOC_Q_TABLE_16         0x1ba1
#define LB2_TX_DBB_DCOC_I_TABLE_17         0x1ba2
#define LB2_TX_DBB_DCOC_Q_TABLE_17         0x1ba3
#define LB2_TX_DBB_DCOC_I_TABLE_18         0x1ba4
#define LB2_TX_DBB_DCOC_Q_TABLE_18         0x1ba5
#define LB2_TX_DBB_DCOC_I_TABLE_19         0x1ba6
#define LB2_TX_DBB_DCOC_Q_TABLE_19         0x1ba7
#define LB2_TX_DBB_DCOC_I_TABLE_20         0x1ba8
#define LB2_TX_DBB_DCOC_Q_TABLE_20         0x1ba9
#define LB2_TX_DBB_DCOC_I_TABLE_21         0x1baa
#define LB2_TX_DBB_DCOC_Q_TABLE_21         0x1bab
#define LB2_TX_DBB_DCOC_I_TABLE_22         0x1bac
#define LB2_TX_DBB_DCOC_Q_TABLE_22         0x1bad
#define LB2_TX_DBB_DCOC_I_TABLE_23         0x1bae
#define LB2_TX_DBB_DCOC_Q_TABLE_23         0x1baf
#define LB2_TX_DBB_DCOC_I_TABLE_24         0x1bb0
#define LB2_TX_DBB_DCOC_Q_TABLE_24         0x1bb1
#define LB2_TX_DBB_DCOC_I_TABLE_25         0x1bb2
#define LB2_TX_DBB_DCOC_Q_TABLE_25         0x1bb3
#define LB2_TX_DBB_DCOC_I_TABLE_26         0x1bb4
#define LB2_TX_DBB_DCOC_Q_TABLE_26         0x1bb5
#define LB2_TX_DBB_DCOC_I_TABLE_27         0x1bb6
#define LB2_TX_DBB_DCOC_Q_TABLE_27         0x1bb7
#define LB2_TX_DBB_DCOC_I_TABLE_28         0x1bb8
#define LB2_TX_DBB_DCOC_Q_TABLE_28         0x1bb9
#define LB2_TX_DBB_DCOC_I_TABLE_29         0x1bba
#define LB2_TX_DBB_DCOC_Q_TABLE_29         0x1bbb
#define LB2_TX_DBB_DCOC_I_TABLE_30         0x1bbc
#define LB2_TX_DBB_DCOC_Q_TABLE_30         0x1bbd
#define LB2_TX_DBB_DCOC_I_TABLE_31         0x1bbe
#define LB2_TX_DBB_DCOC_Q_TABLE_31         0x1bbf
#define LB2_TX_IQC_REAL_0                  0x1bc0
#define LB2_TX_IQC_IMAG_0                  0x1bc1
#define LB2_TX_IQC_REAL_1                  0x1bc2
#define LB2_TX_IQC_IMAG_1                  0x1bc3
#define LB2_TX_IQC_REAL_2                  0x1bc4
#define LB2_TX_IQC_IMAG_2                  0x1bc5
#define LB2_TX_IQC_REAL_3                  0x1bc6
#define LB2_TX_IQC_IMAG_3                  0x1bc7
#define LB2_TX_IQC_REAL_4                  0x1bc8
#define LB2_TX_IQC_IMAG_4                  0x1bc9
#define LB2_TX_IQC_REAL_5                  0x1bca
#define LB2_TX_IQC_IMAG_5                  0x1bcb
#define LB2_TX_IQC_REAL_6                  0x1bcc
#define LB2_TX_IQC_IMAG_6                  0x1bcd
#define LB2_TX_IQC_REAL_7                  0x1bce
#define LB2_TX_IQC_IMAG_7                  0x1bcf
#define CATIP_ID                           0x2000
#define CLOCK_ENABLES1                     0x2001
#define CLOCK_ENABLES2                     0x2002
#define CLOCK_SELECTION                    0x2003
#define CPU_CONTROL                        0x2004
#define GO_GEN_REQ0                        0x2005
#define GO_GEN_REQ1                        0x2006
#define GO_GEN_REQ_ENABLE0                 0x2007
#define GO_GEN_REQ_ENABLE1                 0x2008
#define WATCHDOG_ALIVE                     0x2009
#define WATCHDOG_LOAD                      0x200a
#define WATCHDOG_CNT                       0x200b
#define WATCHDOG_STOP                      0x200c
#define TIMER_EN                           0x200d
#define TIMER_A_LOAD_LO                    0x200e
#define TIMER_A_LOAD_HI                    0x200f
#define TIMER_A_COUNT_LO                   0x2010
#define TIMER_A_COUNT_HI                   0x2011
#define TIMER_B_LOAD_LO                    0x2012
#define TIMER_B_LOAD_HI                    0x2013
#define TIMER_B_COUNT_LO                   0x2014
#define TIMER_B_COUNT_HI                   0x2015
#define TIMER_C_LOAD_LO                    0x2016
#define TIMER_C_LOAD_HI                    0x2017
#define TIMER_C_COUNT_LO                   0x2018
#define TIMER_C_COUNT_HI                   0x2019
#define LOG2LIN0                           0x201a
#define LOG2LIN1                           0x201b
#define LIN2LOG0                           0x201c
#define LIN2LOG1                           0x201d
#define LIN2LOG2                           0x201e
#define CORDIC_COPRO_X_IN                  0x201f
#define CORDIC_COPRO_Y_IN                  0x2020
#define CORDIC_COPRO_Z_IN                  0x2021
#define CORDIC_COPRO_CTRL                  0x2022
#define CORDIC_COPRO_EN                    0x2023
#define CORDIC_COPRO_X_OUT                 0x2024
#define CORDIC_COPRO_Y_OUT                 0x2025
#define CORDIC_COPRO_Z_OUT                 0x2026
#define HB_DSM_CTRL_REG                    0x2028
#define LB_DSM_CTRL_REG                    0x2029
#define DSM_DMA_SRC_SEL                    0x202a
#define HB_DMA1_CTRL                       0x2030
#define HB_DMA1_STATUS                     0x2031
#define HB_DMA1_START                      0x2032
#define HB_DMA1_START_ADDR                 0x2033
#define HB_DMA1_END_ADDR                   0x2034
#define HB_DMA2_CTRL                       0x2035
#define HB_DMA2_STATUS                     0x2036
#define HB_DMA2_START                      0x2037
#define HB_DMA2_START_ADDR                 0x2038
#define HB_DMA2_END_ADDR                   0x2039
#define LB_DMA1_CTRL                       0x2040
#define LB_DMA1_STATUS                     0x2041
#define LB_DMA1_START                      0x2042
#define LB_DMA1_START_ADDR                 0x2043
#define LB_DMA1_END_ADDR                   0x2044
#define LB_DMA2_CTRL                       0x2045
#define LB_DMA2_STATUS                     0x2046
#define LB_DMA2_START                      0x2047
#define LB_DMA2_START_ADDR                 0x2048
#define LB_DMA2_END_ADDR                   0x2049
#define CLK_SYNTH_CALIB_CTRL               0x2050
#define CLK_SYNTH_CALIB_DET                0x2051
#define FREQ_CNT_1_REF_LSB                 0x2060
#define FREQ_CNT_1_REF_MSB                 0x2061
#define FREQ_CNT_1_CTRL                    0x2062
#define FREQ_CNT_1_RESULT_LSB              0x2063
#define FREQ_CNT_1_RESULT_MSB              0x2064
#define FREQ_CNT_2_REF_LSB                 0x2068
#define FREQ_CNT_2_REF_MSB                 0x2069
#define FREQ_CNT_2_CTRL                    0x206a
#define FREQ_CNT_2_RESULT_LSB              0x206b
#define FREQ_CNT_2_RESULT_MSB              0x206c
#define AUX_ADC_CTRL1                      0x2070
#define AUX_ADC_CTRL2                      0x2071
#define AUX_ADC_RESULT                     0x2072
#define AUX_ANALOG_CTRL                    0x2073
#define SWRESET1                           0x2080
#define SWRESET2                           0x2081
#define MISC_DEBUG                         0x2082
#define DTEST_SEL_AB                       0x2083
#define DTEST_SEL_CD                       0x2084
#define DTEST_OE                           0x2085
#define DTEST_DATA                         0x2086
#define DTEST_IE                           0x2087
#define DTEST_PULLUP                       0x2088
#define DTEST_PULLDOWN                     0x2089
#define DTEST_WR                           0x208a
#define TIMESTAMP_A_TIMER_CTRL             0x2100
#define XDMA_HB_TIMESTAMP_A_LO             0x2101
#define XDMA_HB_TIMESTAMP_A_HI             0x2102
#define XDMA_LB_TIMESTAMP_A_LO             0x2103
#define XDMA_LB_TIMESTAMP_A_HI             0x2104
#define TIMER_A_TIMESTAMP_A_LO             0x2105
#define TIMER_A_TIMESTAMP_A_HI             0x2106
#define TIMER_B_TIMESTAMP_A_LO             0x2107
#define TIMER_B_TIMESTAMP_A_HI             0x2108
#define TIMER_C_TIMESTAMP_A_LO             0x2109
#define TIMER_C_TIMESTAMP_A_HI             0x210a
#define EXT_TRIGGER_TIMESTAMP_A_LO         0x210b
#define EXT_TRIGGER_TIMESTAMP_A_HI         0x210c
#define INT_TRIGGER_TIMESTAMP_A_LO         0x210d
#define INT_TRIGGER_TIMESTAMP_A_HI         0x210e
#define HB_LL_CMDIF_TIMESTAMP_A_LO         0x210f
#define HB_LL_CMDIF_TIMESTAMP_A_HI         0x2110
#define HB_HL_CMDIF_TIMESTAMP_A_LO         0x2111
#define HB_HL_CMDIF_TIMESTAMP_A_HI         0x2112
#define LB_LL_CMDIF_TIMESTAMP_A_LO         0x2113
#define LB_LL_CMDIF_TIMESTAMP_A_HI         0x2114
#define LB_HL_CMDIF_TIMESTAMP_A_LO         0x2115
#define LB_HL_CMDIF_TIMESTAMP_A_HI         0x2116
#define ML_CMDIF_TIMESTAMP_A_LO            0x2117
#define ML_CMDIF_TIMESTAMP_A_HI            0x2118
#define FREQ_CNT_1_TIMESTAMP_A_LO          0x2119
#define FREQ_CNT_1_TIMESTAMP_A_HI          0x211a
#define FREQ_CNT_2_TIMESTAMP_A_LO          0x211b
#define FREQ_CNT_2_TIMESTAMP_A_HI          0x211c
#define AUX_ADC_TIMESTAMP_A_LO             0x211d
#define AUX_ADC_TIMESTAMP_A_HI             0x211e
#define TIMESTAMP_B_TIMER_CTRL             0x2120
#define XDMA_HB_TIMESTAMP_B_LO             0x2121
#define XDMA_HB_TIMESTAMP_B_HI             0x2122
#define XDMA_LB_TIMESTAMP_B_LO             0x2123
#define XDMA_LB_TIMESTAMP_B_HI             0x2124
#define TIMER_A_TIMESTAMP_B_LO             0x2125
#define TIMER_A_TIMESTAMP_B_HI             0x2126
#define TIMER_B_TIMESTAMP_B_LO             0x2127
#define TIMER_B_TIMESTAMP_B_HI             0x2128
#define TIMER_C_TIMESTAMP_B_LO             0x2129
#define TIMER_C_TIMESTAMP_B_HI             0x212a
#define EXT_TRIGGER_TIMESTAMP_B_LO         0x212b
#define EXT_TRIGGER_TIMESTAMP_B_HI         0x212c
#define INT_TRIGGER_TIMESTAMP_B_LO         0x212d
#define INT_TRIGGER_TIMESTAMP_B_HI         0x212e
#define HB_LL_CMDIF_TIMESTAMP_B_LO         0x212f
#define HB_LL_CMDIF_TIMESTAMP_B_HI         0x2130
#define HB_HL_CMDIF_TIMESTAMP_B_LO         0x2131
#define HB_HL_CMDIF_TIMESTAMP_B_HI         0x2132
#define LB_LL_CMDIF_TIMESTAMP_B_LO         0x2133
#define LB_LL_CMDIF_TIMESTAMP_B_HI         0x2134
#define LB_HL_CMDIF_TIMESTAMP_B_LO         0x2135
#define LB_HL_CMDIF_TIMESTAMP_B_HI         0x2136
#define ML_CMDIF_TIMESTAMP_B_LO            0x2137
#define ML_CMDIF_TIMESTAMP_B_HI            0x2138
#define FREQ_CNT_1_TIMESTAMP_B_LO          0x2139
#define FREQ_CNT_1_TIMESTAMP_B_HI          0x213a
#define FREQ_CNT_2_TIMESTAMP_B_LO          0x213b
#define FREQ_CNT_2_TIMESTAMP_B_HI          0x213c
#define AUX_ADC_TIMESTAMP_B_LO             0x213d
#define AUX_ADC_TIMESTAMP_B_HI             0x213e
#define HB_LL_CMDIF_CONFIG                 0x2180
#define HB_HL_CMDIF_CONFIG                 0x2181
#define LB_LL_CMDIF_CONFIG                 0x2182
#define LB_HL_CMDIF_CONFIG                 0x2183
#define ML_CMDIF_CONFIG                    0x2184
#define RSBUS_STATUS                       0x2400
#define RSBUS_READ                         0x2401
#define ICU_3A_CONTROL                     0x2500
#define ICU_3A_IENB0                       0x2501
#define ICU_3A_ISERVE0                     0x2502
#define ICU_3A_ITEST0                      0x2503
#define ICU_3A_IENB1                       0x2504
#define ICU_3A_ISERVE1                     0x2505
#define ICU_3A_ITEST1                      0x2506
#define DBG_3A_CONTROL                     0x2507
#define DBG_3A_CONT                        0x2508
#define DBG_3A_STEP                        0x2509
#define DBG_3A_STOP                        0x250a
#define DBG_3A_BREAK_ENB                   0x250b
#define DBG_3A_CORE_STATE                  0x250c
#define DBG_3A_CORE_ERR                    0x250d
#define DBG_3A_PC_BREAK_ADDR_0             0x250e
#define DBG_3A_PC_BREAK_ADDR_1             0x250f
#define DBG_3A_PC_BREAK_ADDR_2             0x2510
#define DBG_3A_PC_BREAK_ADDR_3             0x2511
#define DBG_3A_DATA_BREAK_ADDR_LO_0        0x2512
#define DBG_3A_DATA_BREAK_ADDR_LO_1        0x2513
#define DBG_3A_DATA_BREAK_ADDR_LO_2        0x2514
#define DBG_3A_DATA_BREAK_ADDR_LO_3        0x2515
#define DBG_3A_DATA_BREAK_ADDR_HI_0        0x2516
#define DBG_3A_DATA_BREAK_ADDR_HI_1        0x2517
#define DBG_3A_DATA_BREAK_ADDR_HI_2        0x2518
#define DBG_3A_DATA_BREAK_ADDR_HI_3        0x2519
#define DBG_3A_DATA_BREAK_TYPE_0           0x251a
#define DBG_3A_DATA_BREAK_TYPE_1           0x251b
#define DBG_3A_DATA_BREAK_TYPE_2           0x251c
#define DBG_3A_DATA_BREAK_TYPE_3           0x251d
#define DBG_3A_PC                          0x251e
#define DBG_3A_UNLOCK_KEY                  0x251f
#define DBG_3A_DATA_BREAK_HIT              0x2520
#define DBG_3A_DREG_FILE_ADDR              0x2521
#define DBG_3A_AREG_FILE_ADDR              0x2522
#define DBG_3A_REG_FILE_DATA_L             0x2523
#define DBG_3A_REG_FILE_DATA_H             0x2524
#define DBG_3A_REG_FILE_DATA_G             0x2525
#define DBG_3A_REG_FILE_DATA_RL            0x2526
#define DBG_3A_REG_FILE_DATA_RH            0x2527
#define DBG_3A_REG_FILE_DATA_FLAGS         0x2528
#define DBG_3A_STACK_ADDR                  0x2529
#define DBG_3A_STACK_DATA                  0x252a
#define DBG_3A_STACK_PTR                   0x252b
#define DBG_3A_LOOP_STACK_ADDR             0x252c
#define DBG_3A_LOOP_STACK_DATA             0x252d
#define DBG_3A_LOOP_STACK_PTR              0x252e
#define DBG_3A_SW_INTERRUPT_1              0x252f
#define DBG_3A_SW_INTERRUPT_0              0x2530
#define HB_LL_CMD_P0_COMMAND_HEADER        0x3000
#define HB_LL_CMD_P0_COMMAND_DATA_1        0x3001
#define HB_LL_CMD_P0_COMMAND_DATA_2        0x3002
#define HB_LL_CMD_P0_COMMAND_DATA_3        0x3003
#define HB_LL_CMD_P0_COMMAND_DATA_4        0x3004
#define HB_LL_CMD_P0_COMMAND_DATA_5        0x3005
#define HB_LL_CMD_P0_COMMAND_DATA_6        0x3006
#define HB_LL_CMD_P0_COMMAND_DATA_7        0x3007
#define HB_LL_CMD_P0_COMMAND_DATA_8        0x3008
#define HB_LL_CMD_P0_COMMAND_DATA_9        0x3009
#define HB_LL_CMD_P0_RESPONSE_HEADER       0x300a
#define HB_LL_CMD_P0_RESPONSE_DATA_1       0x300b
#define HB_LL_CMD_P0_RESPONSE_DATA_2       0x300c
#define HB_LL_CMD_P0_RESPONSE_DATA_3       0x300d
#define HB_LL_CMD_P0_RESPONSE_DATA_4       0x300e
#define HB_LL_CMD_P0_RESPONSE_DATA_5       0x300f
#define HB_LL_CMD_P0_RESPONSE_DATA_6       0x3010
#define HB_LL_CMD_P0_RESPONSE_DATA_7       0x3011
#define HB_LL_CMD_P0_RESPONSE_DATA_8       0x3012
#define HB_LL_CMD_P0_RESPONSE_DATA_9       0x3013
#define HB_LL_CMD_P0_NOTIFICATION_HEADER   0x3014
#define HB_LL_CMD_P0_NOTIFICATION_DATA_1   0x3015
#define HB_LL_CMD_P0_NOTIFICATION_DATA_2   0x3016
#define HB_LL_CMD_P0_NOTIFICATION_DATA_3   0x3017
#define HB_LL_CMD_P0_NOTIFICATION_DATA_4   0x3018
#define HB_LL_CMD_P0_NOTIFICATION_DATA_5   0x3019
#define HB_LL_CMD_P0_NOTIFICATION_DATA_6   0x301a
#define HB_LL_CMD_P0_NOTIFICATION_DATA_7   0x301b
#define HB_LL_CMD_P0_NOTIFICATION_DATA_8   0x301c
#define HB_LL_CMD_P0_NOTIFICATION_DATA_9   0x301d
#define HB_LL_CMD_P0_NOTIFICATION_DATA_10  0x301e
#define HB_LL_CMD_P0_NOTIFICATION_DATA_11  0x301f
#define HB_LL_CMD_P0_IRQ_SOURCE            0x3020
#define HB_LL_CMD_P0_IRQ_ENABLE            0x3021
#define HB_LL_CMD_P0_IRQ_CONTROL           0x3022
#define HB_LL_CMD_P1_COMMAND_HEADER        0x3040
#define HB_LL_CMD_P1_COMMAND_DATA_1        0x3041
#define HB_LL_CMD_P1_COMMAND_DATA_2        0x3042
#define HB_LL_CMD_P1_COMMAND_DATA_3        0x3043
#define HB_LL_CMD_P1_COMMAND_DATA_4        0x3044
#define HB_LL_CMD_P1_COMMAND_DATA_5        0x3045
#define HB_LL_CMD_P1_COMMAND_DATA_6        0x3046
#define HB_LL_CMD_P1_COMMAND_DATA_7        0x3047
#define HB_LL_CMD_P1_COMMAND_DATA_8        0x3048
#define HB_LL_CMD_P1_COMMAND_DATA_9        0x3049
#define HB_LL_CMD_P1_RESPONSE_HEADER       0x304a
#define HB_LL_CMD_P1_RESPONSE_DATA_1       0x304b
#define HB_LL_CMD_P1_RESPONSE_DATA_2       0x304c
#define HB_LL_CMD_P1_RESPONSE_DATA_3       0x304d
#define HB_LL_CMD_P1_RESPONSE_DATA_4       0x304e
#define HB_LL_CMD_P1_RESPONSE_DATA_5       0x304f
#define HB_LL_CMD_P1_RESPONSE_DATA_6       0x3050
#define HB_LL_CMD_P1_RESPONSE_DATA_7       0x3051
#define HB_LL_CMD_P1_RESPONSE_DATA_8       0x3052
#define HB_LL_CMD_P1_RESPONSE_DATA_9       0x3053
#define HB_LL_CMD_P1_NOTIFICATION_HEADER   0x3054
#define HB_LL_CMD_P1_NOTIFICATION_DATA_1   0x3055
#define HB_LL_CMD_P1_NOTIFICATION_DATA_2   0x3056
#define HB_LL_CMD_P1_NOTIFICATION_DATA_3   0x3057
#define HB_LL_CMD_P1_NOTIFICATION_DATA_4   0x3058
#define HB_LL_CMD_P1_NOTIFICATION_DATA_5   0x3059
#define HB_LL_CMD_P1_NOTIFICATION_DATA_6   0x305a
#define HB_LL_CMD_P1_NOTIFICATION_DATA_7   0x305b
#define HB_LL_CMD_P1_NOTIFICATION_DATA_8   0x305c
#define HB_LL_CMD_P1_NOTIFICATION_DATA_9   0x305d
#define HB_LL_CMD_P1_NOTIFICATION_DATA_10  0x305e
#define HB_LL_CMD_P1_NOTIFICATION_DATA_11  0x305f
#define HB_LL_CMD_P1_IRQ_SOURCE            0x3060
#define HB_LL_CMD_P1_IRQ_ENABLE            0x3061
#define HB_LL_CMD_P1_IRQ_CONTROL           0x3062
#define HB_HL_CMD_P0_COMMAND_HEADER        0x3080
#define HB_HL_CMD_P0_COMMAND_DATA_1        0x3081
#define HB_HL_CMD_P0_COMMAND_DATA_2        0x3082
#define HB_HL_CMD_P0_COMMAND_DATA_3        0x3083
#define HB_HL_CMD_P0_COMMAND_DATA_4        0x3084
#define HB_HL_CMD_P0_COMMAND_DATA_5        0x3085
#define HB_HL_CMD_P0_COMMAND_DATA_6        0x3086
#define HB_HL_CMD_P0_COMMAND_DATA_7        0x3087
#define HB_HL_CMD_P0_COMMAND_DATA_8        0x3088
#define HB_HL_CMD_P0_COMMAND_DATA_9        0x3089
#define HB_HL_CMD_P0_RESPONSE_HEADER       0x308a
#define HB_HL_CMD_P0_RESPONSE_DATA_1       0x308b
#define HB_HL_CMD_P0_RESPONSE_DATA_2       0x308c
#define HB_HL_CMD_P0_RESPONSE_DATA_3       0x308d
#define HB_HL_CMD_P0_RESPONSE_DATA_4       0x308e
#define HB_HL_CMD_P0_RESPONSE_DATA_5       0x308f
#define HB_HL_CMD_P0_RESPONSE_DATA_6       0x3090
#define HB_HL_CMD_P0_RESPONSE_DATA_7       0x3091
#define HB_HL_CMD_P0_RESPONSE_DATA_8       0x3092
#define HB_HL_CMD_P0_RESPONSE_DATA_9       0x3093
#define HB_HL_CMD_P0_NOTIFICATION_HEADER   0x3094
#define HB_HL_CMD_P0_NOTIFICATION_DATA_1   0x3095
#define HB_HL_CMD_P0_NOTIFICATION_DATA_2   0x3096
#define HB_HL_CMD_P0_NOTIFICATION_DATA_3   0x3097
#define HB_HL_CMD_P0_NOTIFICATION_DATA_4   0x3098
#define HB_HL_CMD_P0_NOTIFICATION_DATA_5   0x3099
#define HB_HL_CMD_P0_NOTIFICATION_DATA_6   0x309a
#define HB_HL_CMD_P0_NOTIFICATION_DATA_7   0x309b
#define HB_HL_CMD_P0_NOTIFICATION_DATA_8   0x309c
#define HB_HL_CMD_P0_NOTIFICATION_DATA_9   0x309d
#define HB_HL_CMD_P0_NOTIFICATION_DATA_10  0x309e
#define HB_HL_CMD_P0_NOTIFICATION_DATA_11  0x309f
#define HB_HL_CMD_P0_IRQ_SOURCE            0x30a0
#define HB_HL_CMD_P0_IRQ_ENABLE            0x30a1
#define HB_HL_CMD_P0_IRQ_CONTROL           0x30a2
#define HB_HL_CMD_P1_COMMAND_HEADER        0x30c0
#define HB_HL_CMD_P1_COMMAND_DATA_1        0x30c1
#define HB_HL_CMD_P1_COMMAND_DATA_2        0x30c2
#define HB_HL_CMD_P1_COMMAND_DATA_3        0x30c3
#define HB_HL_CMD_P1_COMMAND_DATA_4        0x30c4
#define HB_HL_CMD_P1_COMMAND_DATA_5        0x30c5
#define HB_HL_CMD_P1_COMMAND_DATA_6        0x30c6
#define HB_HL_CMD_P1_COMMAND_DATA_7        0x30c7
#define HB_HL_CMD_P1_COMMAND_DATA_8        0x30c8
#define HB_HL_CMD_P1_COMMAND_DATA_9        0x30c9
#define HB_HL_CMD_P1_RESPONSE_HEADER       0x30ca
#define HB_HL_CMD_P1_RESPONSE_DATA_1       0x30cb
#define HB_HL_CMD_P1_RESPONSE_DATA_2       0x30cc
#define HB_HL_CMD_P1_RESPONSE_DATA_3       0x30cd
#define HB_HL_CMD_P1_RESPONSE_DATA_4       0x30ce
#define HB_HL_CMD_P1_RESPONSE_DATA_5       0x30cf
#define HB_HL_CMD_P1_RESPONSE_DATA_6       0x30d0
#define HB_HL_CMD_P1_RESPONSE_DATA_7       0x30d1
#define HB_HL_CMD_P1_RESPONSE_DATA_8       0x30d2
#define HB_HL_CMD_P1_RESPONSE_DATA_9       0x30d3
#define HB_HL_CMD_P1_NOTIFICATION_HEADER   0x30d4
#define HB_HL_CMD_P1_NOTIFICATION_DATA_1   0x30d5
#define HB_HL_CMD_P1_NOTIFICATION_DATA_2   0x30d6
#define HB_HL_CMD_P1_NOTIFICATION_DATA_3   0x30d7
#define HB_HL_CMD_P1_NOTIFICATION_DATA_4   0x30d8
#define HB_HL_CMD_P1_NOTIFICATION_DATA_5   0x30d9
#define HB_HL_CMD_P1_NOTIFICATION_DATA_6   0x30da
#define HB_HL_CMD_P1_NOTIFICATION_DATA_7   0x30db
#define HB_HL_CMD_P1_NOTIFICATION_DATA_8   0x30dc
#define HB_HL_CMD_P1_NOTIFICATION_DATA_9   0x30dd
#define HB_HL_CMD_P1_NOTIFICATION_DATA_10  0x30de
#define HB_HL_CMD_P1_NOTIFICATION_DATA_11  0x30df
#define HB_HL_CMD_P1_IRQ_SOURCE            0x30e0
#define HB_HL_CMD_P1_IRQ_ENABLE            0x30e1
#define HB_HL_CMD_P1_IRQ_CONTROL           0x30e2
#define LB_LL_CMD_P0_COMMAND_HEADER        0x3100
#define LB_LL_CMD_P0_COMMAND_DATA_1        0x3101
#define LB_LL_CMD_P0_COMMAND_DATA_2        0x3102
#define LB_LL_CMD_P0_COMMAND_DATA_3        0x3103
#define LB_LL_CMD_P0_COMMAND_DATA_4        0x3104
#define LB_LL_CMD_P0_COMMAND_DATA_5        0x3105
#define LB_LL_CMD_P0_COMMAND_DATA_6        0x3106
#define LB_LL_CMD_P0_COMMAND_DATA_7        0x3107
#define LB_LL_CMD_P0_COMMAND_DATA_8        0x3108
#define LB_LL_CMD_P0_COMMAND_DATA_9        0x3109
#define LB_LL_CMD_P0_RESPONSE_HEADER       0x310a
#define LB_LL_CMD_P0_RESPONSE_DATA_1       0x310b
#define LB_LL_CMD_P0_RESPONSE_DATA_2       0x310c
#define LB_LL_CMD_P0_RESPONSE_DATA_3       0x310d
#define LB_LL_CMD_P0_RESPONSE_DATA_4       0x310e
#define LB_LL_CMD_P0_RESPONSE_DATA_5       0x310f
#define LB_LL_CMD_P0_RESPONSE_DATA_6       0x3110
#define LB_LL_CMD_P0_RESPONSE_DATA_7       0x3111
#define LB_LL_CMD_P0_RESPONSE_DATA_8       0x3112
#define LB_LL_CMD_P0_RESPONSE_DATA_9       0x3113
#define LB_LL_CMD_P0_NOTIFICATION_HEADER   0x3114
#define LB_LL_CMD_P0_NOTIFICATION_DATA_1   0x3115
#define LB_LL_CMD_P0_NOTIFICATION_DATA_2   0x3116
#define LB_LL_CMD_P0_NOTIFICATION_DATA_3   0x3117
#define LB_LL_CMD_P0_NOTIFICATION_DATA_4   0x3118
#define LB_LL_CMD_P0_NOTIFICATION_DATA_5   0x3119
#define LB_LL_CMD_P0_NOTIFICATION_DATA_6   0x311a
#define LB_LL_CMD_P0_NOTIFICATION_DATA_7   0x311b
#define LB_LL_CMD_P0_NOTIFICATION_DATA_8   0x311c
#define LB_LL_CMD_P0_NOTIFICATION_DATA_9   0x311d
#define LB_LL_CMD_P0_NOTIFICATION_DATA_10  0x311e
#define LB_LL_CMD_P0_NOTIFICATION_DATA_11  0x311f
#define LB_LL_CMD_P0_IRQ_SOURCE            0x3120
#define LB_LL_CMD_P0_IRQ_ENABLE            0x3121
#define LB_LL_CMD_P0_IRQ_CONTROL           0x3122
#define LB_LL_CMD_P1_COMMAND_HEADER        0x3140
#define LB_LL_CMD_P1_COMMAND_DATA_1        0x3141
#define LB_LL_CMD_P1_COMMAND_DATA_2        0x3142
#define LB_LL_CMD_P1_COMMAND_DATA_3        0x3143
#define LB_LL_CMD_P1_COMMAND_DATA_4        0x3144
#define LB_LL_CMD_P1_COMMAND_DATA_5        0x3145
#define LB_LL_CMD_P1_COMMAND_DATA_6        0x3146
#define LB_LL_CMD_P1_COMMAND_DATA_7        0x3147
#define LB_LL_CMD_P1_COMMAND_DATA_8        0x3148
#define LB_LL_CMD_P1_COMMAND_DATA_9        0x3149
#define LB_LL_CMD_P1_RESPONSE_HEADER       0x314a
#define LB_LL_CMD_P1_RESPONSE_DATA_1       0x314b
#define LB_LL_CMD_P1_RESPONSE_DATA_2       0x314c
#define LB_LL_CMD_P1_RESPONSE_DATA_3       0x314d
#define LB_LL_CMD_P1_RESPONSE_DATA_4       0x314e
#define LB_LL_CMD_P1_RESPONSE_DATA_5       0x314f
#define LB_LL_CMD_P1_RESPONSE_DATA_6       0x3150
#define LB_LL_CMD_P1_RESPONSE_DATA_7       0x3151
#define LB_LL_CMD_P1_RESPONSE_DATA_8       0x3152
#define LB_LL_CMD_P1_RESPONSE_DATA_9       0x3153
#define LB_LL_CMD_P1_NOTIFICATION_HEADER   0x3154
#define LB_LL_CMD_P1_NOTIFICATION_DATA_1   0x3155
#define LB_LL_CMD_P1_NOTIFICATION_DATA_2   0x3156
#define LB_LL_CMD_P1_NOTIFICATION_DATA_3   0x3157
#define LB_LL_CMD_P1_NOTIFICATION_DATA_4   0x3158
#define LB_LL_CMD_P1_NOTIFICATION_DATA_5   0x3159
#define LB_LL_CMD_P1_NOTIFICATION_DATA_6   0x315a
#define LB_LL_CMD_P1_NOTIFICATION_DATA_7   0x315b
#define LB_LL_CMD_P1_NOTIFICATION_DATA_8   0x315c
#define LB_LL_CMD_P1_NOTIFICATION_DATA_9   0x315d
#define LB_LL_CMD_P1_NOTIFICATION_DATA_10  0x315e
#define LB_LL_CMD_P1_NOTIFICATION_DATA_11  0x315f
#define LB_LL_CMD_P1_IRQ_SOURCE            0x3160
#define LB_LL_CMD_P1_IRQ_ENABLE            0x3161
#define LB_LL_CMD_P1_IRQ_CONTROL           0x3162
#define LB_HL_CMD_P0_COMMAND_HEADER        0x3180
#define LB_HL_CMD_P0_COMMAND_DATA_1        0x3181
#define LB_HL_CMD_P0_COMMAND_DATA_2        0x3182
#define LB_HL_CMD_P0_COMMAND_DATA_3        0x3183
#define LB_HL_CMD_P0_COMMAND_DATA_4        0x3184
#define LB_HL_CMD_P0_COMMAND_DATA_5        0x3185
#define LB_HL_CMD_P0_COMMAND_DATA_6        0x3186
#define LB_HL_CMD_P0_COMMAND_DATA_7        0x3187
#define LB_HL_CMD_P0_COMMAND_DATA_8        0x3188
#define LB_HL_CMD_P0_COMMAND_DATA_9        0x3189
#define LB_HL_CMD_P0_RESPONSE_HEADER       0x318a
#define LB_HL_CMD_P0_RESPONSE_DATA_1       0x318b
#define LB_HL_CMD_P0_RESPONSE_DATA_2       0x318c
#define LB_HL_CMD_P0_RESPONSE_DATA_3       0x318d
#define LB_HL_CMD_P0_RESPONSE_DATA_4       0x318e
#define LB_HL_CMD_P0_RESPONSE_DATA_5       0x318f
#define LB_HL_CMD_P0_RESPONSE_DATA_6       0x3190
#define LB_HL_CMD_P0_RESPONSE_DATA_7       0x3191
#define LB_HL_CMD_P0_RESPONSE_DATA_8       0x3192
#define LB_HL_CMD_P0_RESPONSE_DATA_9       0x3193
#define LB_HL_CMD_P0_NOTIFICATION_HEADER   0x3194
#define LB_HL_CMD_P0_NOTIFICATION_DATA_1   0x3195
#define LB_HL_CMD_P0_NOTIFICATION_DATA_2   0x3196
#define LB_HL_CMD_P0_NOTIFICATION_DATA_3   0x3197
#define LB_HL_CMD_P0_NOTIFICATION_DATA_4   0x3198
#define LB_HL_CMD_P0_NOTIFICATION_DATA_5   0x3199
#define LB_HL_CMD_P0_NOTIFICATION_DATA_6   0x319a
#define LB_HL_CMD_P0_NOTIFICATION_DATA_7   0x319b
#define LB_HL_CMD_P0_NOTIFICATION_DATA_8   0x319c
#define LB_HL_CMD_P0_NOTIFICATION_DATA_9   0x319d
#define LB_HL_CMD_P0_NOTIFICATION_DATA_10  0x319e
#define LB_HL_CMD_P0_NOTIFICATION_DATA_11  0x319f
#define LB_HL_CMD_P0_IRQ_SOURCE            0x31a0
#define LB_HL_CMD_P0_IRQ_ENABLE            0x31a1
#define LB_HL_CMD_P0_IRQ_CONTROL           0x31a2
#define LB_HL_CMD_P1_COMMAND_HEADER        0x31c0
#define LB_HL_CMD_P1_COMMAND_DATA_1        0x31c1
#define LB_HL_CMD_P1_COMMAND_DATA_2        0x31c2
#define LB_HL_CMD_P1_COMMAND_DATA_3        0x31c3
#define LB_HL_CMD_P1_COMMAND_DATA_4        0x31c4
#define LB_HL_CMD_P1_COMMAND_DATA_5        0x31c5
#define LB_HL_CMD_P1_COMMAND_DATA_6        0x31c6
#define LB_HL_CMD_P1_COMMAND_DATA_7        0x31c7
#define LB_HL_CMD_P1_COMMAND_DATA_8        0x31c8
#define LB_HL_CMD_P1_COMMAND_DATA_9        0x31c9
#define LB_HL_CMD_P1_RESPONSE_HEADER       0x31ca
#define LB_HL_CMD_P1_RESPONSE_DATA_1       0x31cb
#define LB_HL_CMD_P1_RESPONSE_DATA_2       0x31cc
#define LB_HL_CMD_P1_RESPONSE_DATA_3       0x31cd
#define LB_HL_CMD_P1_RESPONSE_DATA_4       0x31ce
#define LB_HL_CMD_P1_RESPONSE_DATA_5       0x31cf
#define LB_HL_CMD_P1_RESPONSE_DATA_6       0x31d0
#define LB_HL_CMD_P1_RESPONSE_DATA_7       0x31d1
#define LB_HL_CMD_P1_RESPONSE_DATA_8       0x31d2
#define LB_HL_CMD_P1_RESPONSE_DATA_9       0x31d3
#define LB_HL_CMD_P1_NOTIFICATION_HEADER   0x31d4
#define LB_HL_CMD_P1_NOTIFICATION_DATA_1   0x31d5
#define LB_HL_CMD_P1_NOTIFICATION_DATA_2   0x31d6
#define LB_HL_CMD_P1_NOTIFICATION_DATA_3   0x31d7
#define LB_HL_CMD_P1_NOTIFICATION_DATA_4   0x31d8
#define LB_HL_CMD_P1_NOTIFICATION_DATA_5   0x31d9
#define LB_HL_CMD_P1_NOTIFICATION_DATA_6   0x31da
#define LB_HL_CMD_P1_NOTIFICATION_DATA_7   0x31db
#define LB_HL_CMD_P1_NOTIFICATION_DATA_8   0x31dc
#define LB_HL_CMD_P1_NOTIFICATION_DATA_9   0x31dd
#define LB_HL_CMD_P1_NOTIFICATION_DATA_10  0x31de
#define LB_HL_CMD_P1_NOTIFICATION_DATA_11  0x31df
#define LB_HL_CMD_P1_IRQ_SOURCE            0x31e0
#define LB_HL_CMD_P1_IRQ_ENABLE            0x31e1
#define LB_HL_CMD_P1_IRQ_CONTROL           0x31e2
#define ML_CMD_P0_COMMAND_HEADER           0x3200
#define ML_CMD_P0_COMMAND_DATA_1           0x3201
#define ML_CMD_P0_COMMAND_DATA_2           0x3202
#define ML_CMD_P0_COMMAND_DATA_3           0x3203
#define ML_CMD_P0_COMMAND_DATA_4           0x3204
#define ML_CMD_P0_COMMAND_DATA_5           0x3205
#define ML_CMD_P0_COMMAND_DATA_6           0x3206
#define ML_CMD_P0_COMMAND_DATA_7           0x3207
#define ML_CMD_P0_COMMAND_DATA_8           0x3208
#define ML_CMD_P0_COMMAND_DATA_9           0x3209
#define ML_CMD_P0_RESPONSE_HEADER          0x320a
#define ML_CMD_P0_RESPONSE_DATA_1          0x320b
#define ML_CMD_P0_RESPONSE_DATA_2          0x320c
#define ML_CMD_P0_RESPONSE_DATA_3          0x320d
#define ML_CMD_P0_RESPONSE_DATA_4          0x320e
#define ML_CMD_P0_RESPONSE_DATA_5          0x320f
#define ML_CMD_P0_RESPONSE_DATA_6          0x3210
#define ML_CMD_P0_RESPONSE_DATA_7          0x3211
#define ML_CMD_P0_RESPONSE_DATA_8          0x3212
#define ML_CMD_P0_RESPONSE_DATA_9          0x3213
#define ML_CMD_P0_NOTIFICATION_HEADER      0x3214
#define ML_CMD_P0_NOTIFICATION_DATA_1      0x3215
#define ML_CMD_P0_NOTIFICATION_DATA_2      0x3216
#define ML_CMD_P0_NOTIFICATION_DATA_3      0x3217
#define ML_CMD_P0_NOTIFICATION_DATA_4      0x3218
#define ML_CMD_P0_NOTIFICATION_DATA_5      0x3219
#define ML_CMD_P0_NOTIFICATION_DATA_6      0x321a
#define ML_CMD_P0_NOTIFICATION_DATA_7      0x321b
#define ML_CMD_P0_NOTIFICATION_DATA_8      0x321c
#define ML_CMD_P0_NOTIFICATION_DATA_9      0x321d
#define ML_CMD_P0_NOTIFICATION_DATA_10     0x321e
#define ML_CMD_P0_NOTIFICATION_DATA_11     0x321f
#define ML_CMD_P0_IRQ_SOURCE               0x3220
#define ML_CMD_P0_IRQ_ENABLE               0x3221
#define ML_CMD_P0_IRQ_CONTROL              0x3222
#define ML_CMD_P1_COMMAND_HEADER           0x3240
#define ML_CMD_P1_COMMAND_DATA_1           0x3241
#define ML_CMD_P1_COMMAND_DATA_2           0x3242
#define ML_CMD_P1_COMMAND_DATA_3           0x3243
#define ML_CMD_P1_COMMAND_DATA_4           0x3244
#define ML_CMD_P1_COMMAND_DATA_5           0x3245
#define ML_CMD_P1_COMMAND_DATA_6           0x3246
#define ML_CMD_P1_COMMAND_DATA_7           0x3247
#define ML_CMD_P1_COMMAND_DATA_8           0x3248
#define ML_CMD_P1_COMMAND_DATA_9           0x3249
#define ML_CMD_P1_RESPONSE_HEADER          0x324a
#define ML_CMD_P1_RESPONSE_DATA_1          0x324b
#define ML_CMD_P1_RESPONSE_DATA_2          0x324c
#define ML_CMD_P1_RESPONSE_DATA_3          0x324d
#define ML_CMD_P1_RESPONSE_DATA_4          0x324e
#define ML_CMD_P1_RESPONSE_DATA_5          0x324f
#define ML_CMD_P1_RESPONSE_DATA_6          0x3250
#define ML_CMD_P1_RESPONSE_DATA_7          0x3251
#define ML_CMD_P1_RESPONSE_DATA_8          0x3252
#define ML_CMD_P1_RESPONSE_DATA_9          0x3253
#define ML_CMD_P1_NOTIFICATION_HEADER      0x3254
#define ML_CMD_P1_NOTIFICATION_DATA_1      0x3255
#define ML_CMD_P1_NOTIFICATION_DATA_2      0x3256
#define ML_CMD_P1_NOTIFICATION_DATA_3      0x3257
#define ML_CMD_P1_NOTIFICATION_DATA_4      0x3258
#define ML_CMD_P1_NOTIFICATION_DATA_5      0x3259
#define ML_CMD_P1_NOTIFICATION_DATA_6      0x325a
#define ML_CMD_P1_NOTIFICATION_DATA_7      0x325b
#define ML_CMD_P1_NOTIFICATION_DATA_8      0x325c
#define ML_CMD_P1_NOTIFICATION_DATA_9      0x325d
#define ML_CMD_P1_NOTIFICATION_DATA_10     0x325e
#define ML_CMD_P1_NOTIFICATION_DATA_11     0x325f
#define ML_CMD_P1_IRQ_SOURCE               0x3260
#define ML_CMD_P1_IRQ_ENABLE               0x3261
#define ML_CMD_P1_IRQ_CONTROL              0x3262
#define PMEM_POINTER                       0x3800
#define PMEM_CTRL                          0x3801
#define MEMORY_ACCESS_AREA                 0x3802
#define XO_AUX_RSBUS_CTRL0                 0x2300
#define XO_AUX_RSBUS_CTRL1                 0x2301
#define XO_AUX_RSBUS_CTRL4                 0x2304
#define XO_AUX_RSBUS_CTRL8                 0x2308
#define XO_AUX_RSBUS_CTRL9                 0x2309
#define XO_AUX_RSBUS_CTRL10                0x230a
#define XO_AUX_RSBUS_CTRL11                0x230b
#define XO_AUX_RSBUS_CTRL12                0x230c
#define CLK_SYNTH_RSBUS_CTRL0              0x2310
#define CLK_SYNTH_RSBUS_CTRL1              0x2311
#define CLK_SYNTH_RSBUS_CTRL2              0x2312
#define CLK_SYNTH_RSBUS_CTRL3              0x2313
#define CLK_SYNTH_RSBUS_CTRL4              0x2314
#define CLK_SYNTH_RSBUS_CTRL5              0x2315
#define HB_SYNTH_RSBUS_CTRL0               0x2320
#define HB_SYNTH_RSBUS_CTRL1               0x2321
#define HB_SYNTH_RSBUS_CTRL2               0x2322
#define HB_SYNTH_RSBUS_CTRL3               0x2323
#define HB_SYNTH_RSBUS_CTRL4               0x2324
#define HB_SYNTH_RSBUS_CTRL5               0x2325
#define HB_SYNTH_RSBUS_CTRL6               0x2326
#define HB_SYNTH_RSBUS_CTRL8               0x2328
#define HB_SYNTH_RSBUS_CTRL9               0x2329
#define HB_SYNTH_RSBUS_CTRL10              0x232a
#define HB_SYNTH_RSBUS_CTRL11              0x232b
#define HB_SYNTH_RSBUS_CTRL12              0x232c
#define HB_SYNTH_RSBUS_CTRL13              0x232d
#define HB1_RF_RSBUS_CTRL0                 0x2330
#define HB1_RF_RSBUS_CTRL1                 0x2331
#define HB1_RF_RSBUS_CTRL2                 0x2332
#define HB1_RF_RSBUS_CTRL3                 0x2333
#define HB1_RF_RSBUS_CTRL4                 0x2334
#define HB1_RF_RSBUS_CTRL5                 0x2335
#define HB1_RF_RSBUS_CTRL6                 0x2336
#define HB1_RF_RSBUS_CTRL8                 0x2338
#define HB1_RF_RSBUS_CTRL9                 0x2339
#define HB1_RF_RSBUS_CTRL10                0x233a
#define HB1_RF_RSBUS_CTRL11                0x233b
#define HB1_RF_RSBUS_CTRL12                0x233c
#define HB1_RF_RSBUS_CTRL13                0x233d
#define HB1_RF_RSBUS_CTRL14                0x233e
#define HB1_RF_RSBUS_CTRL15                0x233f
#define HB1_BB_RSBUS_CTRL0                 0x2340
#define HB1_BB_RSBUS_CTRL1                 0x2341
#define HB1_BB_RSBUS_CTRL2                 0x2342
#define HB1_BB_RSBUS_CTRL3                 0x2343
#define HB1_BB_RSBUS_CTRL8                 0x2348
#define HB1_BB_RSBUS_CTRL9                 0x2349
#define HB1_BB_RSBUS_CTRL10                0x234a
#define HB1_BB_RSBUS_CTRL12                0x234c
#define HB1_BB_RSBUS_CTRL13                0x234d
#define HB1_BB_RSBUS_CTRL14                0x234e
#define HB2_RF_RSBUS_CTRL0                 0x2350
#define HB2_RF_RSBUS_CTRL1                 0x2351
#define HB2_RF_RSBUS_CTRL2                 0x2352
#define HB2_RF_RSBUS_CTRL3                 0x2353
#define HB2_RF_RSBUS_CTRL4                 0x2354
#define HB2_RF_RSBUS_CTRL5                 0x2355
#define HB2_RF_RSBUS_CTRL6                 0x2356
#define HB2_RF_RSBUS_CTRL8                 0x2358
#define HB2_RF_RSBUS_CTRL9                 0x2359
#define HB2_RF_RSBUS_CTRL10                0x235a
#define HB2_RF_RSBUS_CTRL11                0x235b
#define HB2_RF_RSBUS_CTRL12                0x235c
#define HB2_RF_RSBUS_CTRL13                0x235d
#define HB2_RF_RSBUS_CTRL14                0x235e
#define HB2_RF_RSBUS_CTRL15                0x235f
#define HB2_BB_RSBUS_CTRL0                 0x2360
#define HB2_BB_RSBUS_CTRL1                 0x2361
#define HB2_BB_RSBUS_CTRL2                 0x2362
#define HB2_BB_RSBUS_CTRL3                 0x2363
#define HB2_BB_RSBUS_CTRL8                 0x2368
#define HB2_BB_RSBUS_CTRL9                 0x2369
#define HB2_BB_RSBUS_CTRL10                0x236a
#define HB2_BB_RSBUS_CTRL12                0x236c
#define HB2_BB_RSBUS_CTRL13                0x236d
#define HB2_BB_RSBUS_CTRL14                0x236e
#define LB_SYNTH_RSBUS_CTRL0               0x2370
#define LB_SYNTH_RSBUS_CTRL1               0x2371
#define LB_SYNTH_RSBUS_CTRL2               0x2372
#define LB_SYNTH_RSBUS_CTRL3               0x2373
#define LB_SYNTH_RSBUS_CTRL4               0x2374
#define LB_SYNTH_RSBUS_CTRL5               0x2375
#define LB_SYNTH_RSBUS_CTRL6               0x2376
#define LB_SYNTH_RSBUS_CTRL8               0x2378
#define LB_SYNTH_RSBUS_CTRL9               0x2379
#define LB_SYNTH_RSBUS_CTRL10              0x237a
#define LB_SYNTH_RSBUS_CTRL11              0x237b
#define LB_SYNTH_RSBUS_CTRL12              0x237c
#define LB_SYNTH_RSBUS_CTRL13              0x237d
#define LB1_RF_RSBUS_CTRL0                 0x2380
#define LB1_RF_RSBUS_CTRL1                 0x2381
#define LB1_RF_RSBUS_CTRL2                 0x2382
#define LB1_RF_RSBUS_CTRL3                 0x2383
#define LB1_RF_RSBUS_CTRL4                 0x2384
#define LB1_RF_RSBUS_CTRL5                 0x2385
#define LB1_RF_RSBUS_CTRL6                 0x2386
#define LB1_RF_RSBUS_CTRL8                 0x2388
#define LB1_RF_RSBUS_CTRL9                 0x2389
#define LB1_RF_RSBUS_CTRL10                0x238a
#define LB1_RF_RSBUS_CTRL11                0x238b
#define LB1_RF_RSBUS_CTRL12                0x238c
#define LB1_RF_RSBUS_CTRL13                0x238d
#define LB1_RF_RSBUS_CTRL14                0x238e
#define LB1_RF_RSBUS_CTRL15                0x238f
#define LB1_BB_RSBUS_CTRL0                 0x2390
#define LB1_BB_RSBUS_CTRL1                 0x2391
#define LB1_BB_RSBUS_CTRL2                 0x2392
#define LB1_BB_RSBUS_CTRL3                 0x2393
#define LB1_BB_RSBUS_CTRL8                 0x2398
#define LB1_BB_RSBUS_CTRL9                 0x2399
#define LB1_BB_RSBUS_CTRL10                0x239a
#define LB1_BB_RSBUS_CTRL12                0x239c
#define LB1_BB_RSBUS_CTRL13                0x239d
#define LB1_BB_RSBUS_CTRL14                0x239e
#define LB2_RF_RSBUS_CTRL0                 0x23a0
#define LB2_RF_RSBUS_CTRL1                 0x23a1
#define LB2_RF_RSBUS_CTRL2                 0x23a2
#define LB2_RF_RSBUS_CTRL3                 0x23a3
#define LB2_RF_RSBUS_CTRL4                 0x23a4
#define LB2_RF_RSBUS_CTRL5                 0x23a5
#define LB2_RF_RSBUS_CTRL6                 0x23a6
#define LB2_RF_RSBUS_CTRL8                 0x23a8
#define LB2_RF_RSBUS_CTRL9                 0x23a9
#define LB2_RF_RSBUS_CTRL10                0x23aa
#define LB2_RF_RSBUS_CTRL11                0x23ab
#define LB2_RF_RSBUS_CTRL12                0x23ac
#define LB2_RF_RSBUS_CTRL13                0x23ad
#define LB2_RF_RSBUS_CTRL14                0x23ae
#define LB2_RF_RSBUS_CTRL15                0x23af
#define LB2_BB_RSBUS_CTRL0                 0x23b0
#define LB2_BB_RSBUS_CTRL1                 0x23b1
#define LB2_BB_RSBUS_CTRL2                 0x23b2
#define LB2_BB_RSBUS_CTRL3                 0x23b3
#define LB2_BB_RSBUS_CTRL8                 0x23b8
#define LB2_BB_RSBUS_CTRL9                 0x23b9
#define LB2_BB_RSBUS_CTRL10                0x23ba
#define LB2_BB_RSBUS_CTRL12                0x23bc
#define LB2_BB_RSBUS_CTRL13                0x23bd
#define LB2_BB_RSBUS_CTRL14                0x23be

#if 0
// RBUS parameters
// #define                                    RSBUS_COUNT     = 12;
// #define                                    ADDR_WIDTH      = 16;
// #define  [RSBUS_COUNT-1:0][ADDR_WIDTH-1:0] RSBUS_BASE_ADDR = {
//                                                                  23b0,
//                                                                  23a0,
//                                                                  2390,
//                                                                  2380,
//                                                                  2370,
//                                                                  2360,
//                                                                  2350,
//                                                                  2340,
//                                                                  2330,
//                                                                  2320,
//                                                                  2310,
//                                                                  2300
//                                                                 };
#endif
// X2-bus address map
#define REGBANK_LL_HB_SPACE_BASE     0x0000
#define REGBANK_LL_HB_SPACE_TOP      0x0FFF
#define REGBANK_LL_HB_SPACE_DEPTH    4096
#define REGBANK_LL_HB_ADDR_WIDTH     16

#define REGBANK_LL_LB_SPACE_BASE     0x1000
#define REGBANK_LL_LB_SPACE_TOP      0x1FFF
#define REGBANK_LL_LB_SPACE_DEPTH    4096
#define REGBANK_LL_LB_ADDR_WIDTH     16

#define REGBANK_DIG_CTRL_SPACE_BASE  0x2000
#define REGBANK_DIG_CTRL_SPACE_TOP   0x27FF
#define REGBANK_DIG_CTRL_SPACE_DEPTH 2048
#define REGBANK_DIG_CTRL_ADDR_WIDTH  16

#define HB_LL_CMD_IF_p0_BASE         0x3000
#define HB_LL_CMD_IF_p0_TOP          0x303F
#define HB_LL_CMD_IF_p0_DEPTH        64
#define HB_LL_CMD_IF_p0_WIDTH        16

#define HB_LL_CMD_IF_p1_BASE         0x3040
#define HB_LL_CMD_IF_p1_TOP          0x307F
#define HB_LL_CMD_IF_p1_DEPTH        64
#define HB_LL_CMD_IF_p1_WIDTH        16

#define HB_HL_CMD_IF_p0_BASE         0x3080
#define HB_HL_CMD_IF_p0_TOP          0x30BF
#define HB_HL_CMD_IF_p0_DEPTH        64
#define HB_HL_CMD_IF_p0_WIDTH        16

#define HB_HL_CMD_IF_p1_BASE         0x30C0
#define HB_HL_CMD_IF_p1_TOP          0x30FF
#define HB_HL_CMD_IF_p1_DEPTH        64
#define HB_HL_CMD_IF_p1_WIDTH        16

#define LB_LL_CMD_IF_p0_BASE         0x3100
#define LB_LL_CMD_IF_p0_TOP          0x313F
#define LB_LL_CMD_IF_p0_DEPTH        64
#define LB_LL_CMD_IF_p0_WIDTH        16

#define LB_LL_CMD_IF_p1_BASE         0x3140
#define LB_LL_CMD_IF_p1_TOP          0x317F
#define LB_LL_CMD_IF_p1_DEPTH        64
#define LB_LL_CMD_IF_p1_WIDTH        16

#define LB_HL_CMD_IF_p0_BASE         0x3180
#define LB_HL_CMD_IF_p0_TOP          0x31BF
#define LB_HL_CMD_IF_p0_DEPTH        64
#define LB_HL_CMD_IF_p0_WIDTH        16

#define LB_HL_CMD_IF_p1_BASE         0x31C0
#define LB_HL_CMD_IF_p1_TOP          0x31FF
#define LB_HL_CMD_IF_p1_DEPTH        64
#define LB_HL_CMD_IF_p1_WIDTH        16

#define ML_CMD_IF_p0_BASE            0x3200
#define ML_CMD_IF_p0_TOP             0x323F
#define ML_CMD_IF_p0_DEPTH           64
#define ML_CMD_IF_p0_WIDTH           16

#define ML_CMD_IF_p1_BASE            0x3240
#define ML_CMD_IF_p1_TOP             0x327F
#define ML_CMD_IF_p1_DEPTH           64
#define ML_CMD_IF_p1_WIDTH           16

#define XDMA_TABLE_HB_SPACE_BASE     0x3400
#define XDMA_TABLE_HB_SPACE_TOP      0x35FF
#define XDMA_TABLE_HB_SPACE_DEPTH    512
#define XDMA_TABLE_HB_ADDR_WIDTH     16

#define XDMA_TABLE_LB_SPACE_BASE     0x3600
#define XDMA_TABLE_LB_SPACE_TOP      0x37FF
#define XDMA_TABLE_LB_SPACE_DEPTH    512
#define XDMA_TABLE_LB_ADDR_WIDTH     16

#define PROG_MEM_BASE                0x3800
#define PROG_MEM_TOP                 0x3803
#define PROG_MEM_DEPTH               16384
#define PROG_MEM_WIDTH               88

#define DATA_RAM_0_BASE              0x4000
#define DATA_RAM_0_TOP               0x5FFF
#define DATA_RAM_0_DEPTH             8192
#define DATA_RAM_0_WIDTH             16

#define DATA_RAM_1_BASE              0x6000
#define DATA_RAM_1_TOP               0x7FFF
#define DATA_RAM_1_DEPTH             8192
#define DATA_RAM_1_WIDTH             16

#endif// CONFIG_SFA28_FULLMASK
#endif
