Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 18 17:32:50 2025
| Host         : DESKTOP-BMP3654 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fwrit_main_timing_summary_routed.rpt -pb fwrit_main_timing_summary_routed.pb -rpx fwrit_main_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrit_main
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     118         
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (198)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (321)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (198)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: datavalid (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: done (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: array_el_reg_rep[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: array_el_reg_rep[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: array_el_reg_rep[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: array_el_reg_rep[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: array_el_reg_rep[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: array_el_reg_rep[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: array_el_reg_rep[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: array_el_reg_rep[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: eoi_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (321)
--------------------------------------------------
 There are 321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  355          inf        0.000                      0                  355           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           355 Endpoints
Min Delay           355 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 array_el_reg_rep[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 1.014ns (14.738%)  route 5.866ns (85.262%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE                         0.000     0.000 r  array_el_reg_rep[8]/C
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  array_el_reg_rep[8]/Q
                         net (fo=12, routed)          0.868     1.386    array_el_reg_rep[8]
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.124     1.510 r  writing_proc.datareg[7]_i_12/O
                         net (fo=13, routed)          0.874     2.384    writing_proc.datareg[7]_i_12_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.508 r  writing_proc.datareg[31]_i_9/O
                         net (fo=32, routed)          2.711     5.219    writing_proc.datareg[31]_i_9_n_0
    SLICE_X105Y95        LUT6 (Prop_lut6_I0_O)        0.124     5.343 r  writing_proc.datareg[2]_i_2/O
                         net (fo=2, routed)           1.413     6.756    writing_proc.datareg[2]_i_2_n_0
    SLICE_X112Y95        LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  axi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.880    axi_data[2]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  axi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.724ns  (logic 3.088ns (45.929%)  route 3.636ns (54.071%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=21, routed)          3.636     4.092    dataready_OBUF
    P16                  OBUF (Prop_obuf_I_O)         2.632     6.724 r  dataready_OBUF_inst/O
                         net (fo=0)                   0.000     6.724    dataready
    P16                                                               r  dataready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 array_el_reg_rep[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            writing_proc.datareg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.480ns  (logic 1.014ns (15.648%)  route 5.466ns (84.352%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE                         0.000     0.000 r  array_el_reg_rep[8]/C
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  array_el_reg_rep[8]/Q
                         net (fo=12, routed)          0.868     1.386    array_el_reg_rep[8]
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.124     1.510 r  writing_proc.datareg[7]_i_12/O
                         net (fo=13, routed)          0.874     2.384    writing_proc.datareg[7]_i_12_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.508 r  writing_proc.datareg[31]_i_9/O
                         net (fo=32, routed)          2.711     5.219    writing_proc.datareg[31]_i_9_n_0
    SLICE_X105Y95        LUT6 (Prop_lut6_I0_O)        0.124     5.343 r  writing_proc.datareg[2]_i_2/O
                         net (fo=2, routed)           1.013     6.356    writing_proc.datareg[2]_i_2_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I1_O)        0.124     6.480 r  writing_proc.datareg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.480    datareg[2]
    SLICE_X111Y95        FDRE                                         r  writing_proc.datareg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writing_proc.byte_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            writing_proc.datareg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 1.182ns (18.823%)  route 5.097ns (81.177%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE                         0.000     0.000 r  writing_proc.byte_count_reg[2]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  writing_proc.byte_count_reg[2]/Q
                         net (fo=52, routed)          2.135     2.591    byte_count[2]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.152     2.743 r  writing_proc.datareg[29]_i_6/O
                         net (fo=7, routed)           0.689     3.432    writing_proc.datareg[29]_i_6_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.326     3.758 r  writing_proc.datareg[15]_i_9/O
                         net (fo=5, routed)           1.083     4.841    writing_proc.datareg[15]_i_9_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.124     4.965 r  writing_proc.datareg[15]_i_4/O
                         net (fo=2, routed)           1.190     6.155    writing_proc.datareg[15]_i_4_n_0
    SLICE_X110Y95        LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  writing_proc.datareg[15]_i_2/O
                         net (fo=1, routed)           0.000     6.279    datareg[15]
    SLICE_X110Y95        FDRE                                         r  writing_proc.datareg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 array_el_reg_rep[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 1.014ns (16.263%)  route 5.221ns (83.737%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE                         0.000     0.000 r  array_el_reg_rep[8]/C
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  array_el_reg_rep[8]/Q
                         net (fo=12, routed)          0.868     1.386    array_el_reg_rep[8]
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.124     1.510 r  writing_proc.datareg[7]_i_12/O
                         net (fo=13, routed)          0.874     2.384    writing_proc.datareg[7]_i_12_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.508 r  writing_proc.datareg[31]_i_9/O
                         net (fo=32, routed)          2.566     5.074    writing_proc.datareg[31]_i_9_n_0
    SLICE_X103Y95        LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  writing_proc.datareg[4]_i_2/O
                         net (fo=2, routed)           0.913     6.111    writing_proc.datareg[4]_i_2_n_0
    SLICE_X113Y95        LUT6 (Prop_lut6_I1_O)        0.124     6.235 r  axi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.235    axi_data[4]_i_1_n_0
    SLICE_X113Y95        FDRE                                         r  axi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 3.090ns (49.563%)  route 3.145ns (50.437%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE                         0.000     0.000 r  valid_reg/C
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  valid_reg/Q
                         net (fo=1, routed)           3.145     3.601    axi_valid_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.634     6.235 r  axi_valid_OBUF_inst/O
                         net (fo=0)                   0.000     6.235    axi_valid
    T19                                                               r  axi_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_data_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 3.114ns (50.622%)  route 3.037ns (49.378%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE                         0.000     0.000 r  axi_data_reg[30]/C
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  axi_data_reg[30]/Q
                         net (fo=1, routed)           3.037     3.493    axi_data_OBUF[30]
    K19                  OBUF (Prop_obuf_I_O)         2.658     6.151 r  axi_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.151    axi_data[30]
    K19                                                               r  axi_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 array_el_reg_rep[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            writing_proc.datareg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 1.014ns (16.509%)  route 5.128ns (83.491%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE                         0.000     0.000 r  array_el_reg_rep[8]/C
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  array_el_reg_rep[8]/Q
                         net (fo=12, routed)          0.868     1.386    array_el_reg_rep[8]
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.124     1.510 r  writing_proc.datareg[7]_i_12/O
                         net (fo=13, routed)          0.874     2.384    writing_proc.datareg[7]_i_12_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.508 r  writing_proc.datareg[31]_i_9/O
                         net (fo=32, routed)          2.566     5.074    writing_proc.datareg[31]_i_9_n_0
    SLICE_X103Y95        LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  writing_proc.datareg[4]_i_2/O
                         net (fo=2, routed)           0.820     6.018    writing_proc.datareg[4]_i_2_n_0
    SLICE_X113Y94        LUT6 (Prop_lut6_I1_O)        0.124     6.142 r  writing_proc.datareg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.142    datareg[4]
    SLICE_X113Y94        FDRE                                         r  writing_proc.datareg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writing_proc.byte_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.139ns  (logic 1.182ns (19.253%)  route 4.957ns (80.747%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE                         0.000     0.000 r  writing_proc.byte_count_reg[2]/C
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  writing_proc.byte_count_reg[2]/Q
                         net (fo=52, routed)          2.135     2.591    byte_count[2]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.152     2.743 r  writing_proc.datareg[29]_i_6/O
                         net (fo=7, routed)           0.689     3.432    writing_proc.datareg[29]_i_6_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.326     3.758 r  writing_proc.datareg[15]_i_9/O
                         net (fo=5, routed)           1.083     4.841    writing_proc.datareg[15]_i_9_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.124     4.965 r  writing_proc.datareg[15]_i_4/O
                         net (fo=2, routed)           1.050     6.015    writing_proc.datareg[15]_i_4_n_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.124     6.139 r  axi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     6.139    axi_data[15]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  axi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 array_el_reg_rep[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            writing_proc.datareg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 1.014ns (16.688%)  route 5.062ns (83.312%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE                         0.000     0.000 r  array_el_reg_rep[8]/C
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  array_el_reg_rep[8]/Q
                         net (fo=12, routed)          0.868     1.386    array_el_reg_rep[8]
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.124     1.510 r  writing_proc.datareg[7]_i_12/O
                         net (fo=13, routed)          0.874     2.384    writing_proc.datareg[7]_i_12_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.508 r  writing_proc.datareg[31]_i_9/O
                         net (fo=32, routed)          2.412     4.920    writing_proc.datareg[31]_i_9_n_0
    SLICE_X104Y95        LUT6 (Prop_lut6_I0_O)        0.124     5.044 r  writing_proc.datareg[3]_i_2/O
                         net (fo=2, routed)           0.909     5.952    writing_proc.datareg[3]_i_2_n_0
    SLICE_X113Y96        LUT6 (Prop_lut6_I1_O)        0.124     6.076 r  writing_proc.datareg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.076    datareg[3]
    SLICE_X113Y96        FDRE                                         r  writing_proc.datareg_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 writing_proc.datareg_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE                         0.000     0.000 r  writing_proc.datareg_reg[22]/C
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  writing_proc.datareg_reg[22]/Q
                         net (fo=3, routed)           0.077     0.218    writing_proc.datareg_reg_n_0_[22]
    SLICE_X108Y93        LUT5 (Prop_lut5_I4_O)        0.045     0.263 r  axi_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.263    axi_data[22]_i_1_n_0
    SLICE_X108Y93        FDRE                                         r  axi_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.158ns (59.232%)  route 0.109ns (40.768%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[0]/G
    SLICE_X106Y94        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.109     0.267    FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X107Y94        FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.178ns (64.204%)  route 0.099ns (35.796%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        LDCE                         0.000     0.000 r  FSM_onehot_next_state_reg[3]/G
    SLICE_X108Y94        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.099     0.277    FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X107Y94        FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writing_proc.datareg_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.209ns (74.270%)  route 0.072ns (25.730%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE                         0.000     0.000 r  writing_proc.datareg_reg[27]/C
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  writing_proc.datareg_reg[27]/Q
                         net (fo=3, routed)           0.072     0.236    writing_proc.datareg_reg_n_0_[27]
    SLICE_X113Y92        LUT5 (Prop_lut5_I4_O)        0.045     0.281 r  axi_data[27]_i_1/O
                         net (fo=1, routed)           0.000     0.281    axi_data[27]_i_1_n_0
    SLICE_X113Y92        FDRE                                         r  axi_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writing_proc.datareg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE                         0.000     0.000 r  writing_proc.datareg_reg[11]/C
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  writing_proc.datareg_reg[11]/Q
                         net (fo=3, routed)           0.109     0.250    writing_proc.datareg_reg_n_0_[11]
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.045     0.295 r  axi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.295    axi_data[11]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  axi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 array_el_reg_rep[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            array_el_reg_rep[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.168%)  route 0.110ns (36.832%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE                         0.000     0.000 r  array_el_reg_rep[3]/C
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  array_el_reg_rep[3]/Q
                         net (fo=44, routed)          0.110     0.251    array_el_reg_rep[3]
    SLICE_X108Y90        LUT4 (Prop_lut4_I2_O)        0.048     0.299 r  array_el_rep_rep_rep[5]_i_1/O
                         net (fo=4, routed)           0.000     0.299    array_el_rep_rep_rep[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  array_el_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writing_proc.datareg_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE                         0.000     0.000 r  writing_proc.datareg_reg[20]/C
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  writing_proc.datareg_reg[20]/Q
                         net (fo=3, routed)           0.114     0.255    writing_proc.datareg_reg_n_0_[20]
    SLICE_X108Y93        LUT5 (Prop_lut5_I4_O)        0.045     0.300 r  axi_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.300    axi_data[20]_i_1_n_0
    SLICE_X108Y93        FDRE                                         r  axi_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.697%)  route 0.168ns (54.303%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=21, routed)          0.168     0.309    dataready_OBUF
    SLICE_X108Y94        LDCE                                         r  FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.016%)  route 0.184ns (58.984%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[4]/C
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=37, routed)          0.184     0.312    FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X106Y94        LDCE                                         r  FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ent_buf_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            writing_proc.datareg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE                         0.000     0.000 r  ent_buf_reg[2]/C
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ent_buf_reg[2]/Q
                         net (fo=7, routed)           0.105     0.269    ent_buf[2]
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.314 r  writing_proc.datareg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.314    datareg[10]
    SLICE_X109Y95        FDRE                                         r  writing_proc.datareg_reg[10]/D
  -------------------------------------------------------------------    -------------------





