
*** Running vivado
    with args -log design_1_viterbi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_viterbi_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_viterbi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Downloads/project/test_bram'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/User/Downloads/project/test_bram' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_viterbi_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_viterbi_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 395.070 ; gain = 98.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_viterbi_0_0' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_viterbi_0_0/synth/design_1_viterbi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'viterbi' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:23]
	Parameter BIT_SIZE bound to: 28 - type: integer 
	Parameter T0 bound to: 0 - type: integer 
	Parameter T1 bound to: 1 - type: integer 
	Parameter T2 bound to: 2 - type: integer 
	Parameter T3 bound to: 3 - type: integer 
	Parameter T4 bound to: 4 - type: integer 
	Parameter T5 bound to: 5 - type: integer 
	Parameter T6 bound to: 6 - type: integer 
	Parameter T7 bound to: 7 - type: integer 
	Parameter T8 bound to: 8 - type: integer 
	Parameter T9 bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:128]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:218]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:241]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:264]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:287]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:312]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:326]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:333]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:343]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:366]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:389]
INFO: [Synth 8-226] default block is never used [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:412]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:456]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:461]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:174]
INFO: [Synth 8-6155] done synthesizing module 'viterbi' (1#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_viterbi_0_0' (2#1) [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_viterbi_0_0/synth/design_1_viterbi_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 451.922 ; gain = 155.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 451.922 ; gain = 155.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 451.922 ; gain = 155.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 808.223 ; gain = 2.113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 808.223 ; gain = 511.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 808.223 ; gain = 511.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 808.223 ; gain = 511.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'viterbi'
INFO: [Synth 8-5544] ROM "data_000" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_000" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "com00" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "com01" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "com10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "com11" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_reg' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_reg' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:129]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      T0 |                             0000 |                             0000
                      T1 |                             0001 |                             0001
                      T2 |                             0010 |                             0010
                      T3 |                             0011 |                             0011
                      T4 |                             0100 |                             0100
                      T5 |                             0101 |                             0101
                      T6 |                             0110 |                             0110
                      T7 |                             0111 |                             0111
                      T8 |                             1000 |                             1000
                      T9 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'viterbi'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_reg' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'com00_reg' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'com10_reg' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'com01_reg' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'com11_reg' [c:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ipshared/f4ad/src/dec_test.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 808.223 ; gain = 511.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Registers : 
	               28 Bit    Registers := 11    
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 22    
	   2 Input     28 Bit        Muxes := 6     
	   3 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 4     
	   9 Input     28 Bit        Muxes := 8     
	  10 Input     28 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module viterbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
+---Registers : 
	               28 Bit    Registers := 11    
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 22    
	   2 Input     28 Bit        Muxes := 6     
	   3 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 4     
	   9 Input     28 Bit        Muxes := 8     
	  10 Input     28 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (com00_reg[1]) is unused and will be removed from module viterbi.
WARNING: [Synth 8-3332] Sequential element (com00_reg[0]) is unused and will be removed from module viterbi.
WARNING: [Synth 8-3332] Sequential element (com10_reg[1]) is unused and will be removed from module viterbi.
WARNING: [Synth 8-3332] Sequential element (com10_reg[0]) is unused and will be removed from module viterbi.
WARNING: [Synth 8-3332] Sequential element (com01_reg[1]) is unused and will be removed from module viterbi.
WARNING: [Synth 8-3332] Sequential element (com01_reg[0]) is unused and will be removed from module viterbi.
WARNING: [Synth 8-3332] Sequential element (com11_reg[1]) is unused and will be removed from module viterbi.
WARNING: [Synth 8-3332] Sequential element (com11_reg[0]) is unused and will be removed from module viterbi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 809.090 ; gain = 512.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 814.559 ; gain = 518.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 816.406 ; gain = 519.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 909.465 ; gain = 613.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_9' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 909.465 ; gain = 613.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 909.465 ; gain = 613.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 909.465 ; gain = 613.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 909.465 ; gain = 613.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 909.465 ; gain = 613.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 909.465 ; gain = 613.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    21|
|2     |LUT2   |    54|
|3     |LUT3   |    29|
|4     |LUT4   |   294|
|5     |LUT5   |   376|
|6     |LUT6   |   868|
|7     |FDRE   |   384|
|8     |LD     |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  2030|
|2     |  inst   |viterbi |  2030|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 909.465 ; gain = 613.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 909.465 ; gain = 256.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 909.465 ; gain = 613.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_viterbi_0_0' is not ideal for floorplanning, since the cellview 'viterbi' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 18 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 909.465 ; gain = 621.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_viterbi_0_0_synth_1/design_1_viterbi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_viterbi_0_0, cache-ID = d46b2babcd5f1b39
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/project/test_bram/project_1.runs/design_1_viterbi_0_0_synth_1/design_1_viterbi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_viterbi_0_0_utilization_synth.rpt -pb design_1_viterbi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 23:34:16 2023...
