<def f='linux-4.18.y/drivers/bus/dpaa/include/fman.h' l='81' ll='224'/>
<size>896</size>
<mbr r='memac_regs::res0000' o='0' t='uint32_t [2]'/>
<mbr r='memac_regs::command_config' o='64' t='uint32_t'/>
<mbr r='memac_regs::mac_addr0' o='96' t='struct mac_addr'/>
<mbr r='memac_regs::maxfrm' o='160' t='uint32_t'/>
<mbr r='memac_regs::res0018' o='192' t='uint32_t [5]'/>
<mbr r='memac_regs::hashtable_ctrl' o='352' t='uint32_t'/>
<mbr r='memac_regs::res0030' o='384' t='uint32_t [4]'/>
<mbr r='memac_regs::ievent' o='512' t='uint32_t'/>
<mbr r='memac_regs::tx_ipg_length' o='544' t='uint32_t'/>
<mbr r='memac_regs::res0048' o='576' t='uint32_t'/>
<mbr r='memac_regs::imask' o='608' t='uint32_t'/>
<mbr r='memac_regs::res0050' o='640' t='uint32_t'/>
<mbr r='memac_regs::pause_quanta' o='672' t='uint32_t [4]'/>
<mbr r='memac_regs::pause_thresh' o='800' t='uint32_t [4]'/>
<mbr r='memac_regs::rx_pause_status' o='928' t='uint32_t'/>
<mbr r='memac_regs::res0078' o='960' t='uint32_t [2]'/>
<mbr r='memac_regs::mac_addr' o='1024' t='struct mac_addr [7]'/>
<mbr r='memac_regs::lpwake_timer' o='1472' t='uint32_t'/>
<mbr r='memac_regs::sleep_timer' o='1504' t='uint32_t'/>
<mbr r='memac_regs::res00c0' o='1536' t='uint32_t [8]'/>
<mbr r='memac_regs::statn_config' o='1792' t='uint32_t'/>
<mbr r='memac_regs::res00e4' o='1824' t='uint32_t [7]'/>
<mbr r='memac_regs::reoct_l' o='2048' t='uint32_t'/>
<mbr r='memac_regs::reoct_u' o='2080' t='uint32_t'/>
<mbr r='memac_regs::roct_l' o='2112' t='uint32_t'/>
<mbr r='memac_regs::roct_u' o='2144' t='uint32_t'/>
<mbr r='memac_regs::raln_l' o='2176' t='uint32_t'/>
<mbr r='memac_regs::raln_u' o='2208' t='uint32_t'/>
<mbr r='memac_regs::rxpf_l' o='2240' t='uint32_t'/>
<mbr r='memac_regs::rxpf_u' o='2272' t='uint32_t'/>
<mbr r='memac_regs::rfrm_l' o='2304' t='uint32_t'/>
<mbr r='memac_regs::rfrm_u' o='2336' t='uint32_t'/>
<mbr r='memac_regs::rfcs_l' o='2368' t='uint32_t'/>
<mbr r='memac_regs::rfcs_u' o='2400' t='uint32_t'/>
<mbr r='memac_regs::rvlan_l' o='2432' t='uint32_t'/>
<mbr r='memac_regs::rvlan_u' o='2464' t='uint32_t'/>
<mbr r='memac_regs::rerr_l' o='2496' t='uint32_t'/>
<mbr r='memac_regs::rerr_u' o='2528' t='uint32_t'/>
<mbr r='memac_regs::ruca_l' o='2560' t='uint32_t'/>
<mbr r='memac_regs::ruca_u' o='2592' t='uint32_t'/>
<mbr r='memac_regs::rmca_l' o='2624' t='uint32_t'/>
<mbr r='memac_regs::rmca_u' o='2656' t='uint32_t'/>
<mbr r='memac_regs::rbca_l' o='2688' t='uint32_t'/>
<mbr r='memac_regs::rbca_u' o='2720' t='uint32_t'/>
<mbr r='memac_regs::rdrp_l' o='2752' t='uint32_t'/>
<mbr r='memac_regs::rdrp_u' o='2784' t='uint32_t'/>
<mbr r='memac_regs::rpkt_l' o='2816' t='uint32_t'/>
<mbr r='memac_regs::rpkt_u' o='2848' t='uint32_t'/>
<mbr r='memac_regs::rund_l' o='2880' t='uint32_t'/>
<mbr r='memac_regs::rund_u' o='2912' t='uint32_t'/>
<mbr r='memac_regs::r64_l' o='2944' t='uint32_t'/>
<mbr r='memac_regs::r64_u' o='2976' t='uint32_t'/>
<mbr r='memac_regs::r127_l' o='3008' t='uint32_t'/>
<mbr r='memac_regs::r127_u' o='3040' t='uint32_t'/>
<mbr r='memac_regs::r255_l' o='3072' t='uint32_t'/>
<mbr r='memac_regs::r255_u' o='3104' t='uint32_t'/>
<mbr r='memac_regs::r511_l' o='3136' t='uint32_t'/>
<mbr r='memac_regs::r511_u' o='3168' t='uint32_t'/>
<mbr r='memac_regs::r1023_l' o='3200' t='uint32_t'/>
<mbr r='memac_regs::r1023_u' o='3232' t='uint32_t'/>
<mbr r='memac_regs::r1518_l' o='3264' t='uint32_t'/>
<mbr r='memac_regs::r1518_u' o='3296' t='uint32_t'/>
<mbr r='memac_regs::r1519x_l' o='3328' t='uint32_t'/>
<mbr r='memac_regs::r1519x_u' o='3360' t='uint32_t'/>
<mbr r='memac_regs::rovr_l' o='3392' t='uint32_t'/>
<mbr r='memac_regs::rovr_u' o='3424' t='uint32_t'/>
<mbr r='memac_regs::rjbr_l' o='3456' t='uint32_t'/>
<mbr r='memac_regs::rjbr_u' o='3488' t='uint32_t'/>
<mbr r='memac_regs::rfrg_l' o='3520' t='uint32_t'/>
<mbr r='memac_regs::rfrg_u' o='3552' t='uint32_t'/>
<mbr r='memac_regs::rcnp_l' o='3584' t='uint32_t'/>
<mbr r='memac_regs::rcnp_u' o='3616' t='uint32_t'/>
<mbr r='memac_regs::rdrntp_l' o='3648' t='uint32_t'/>
<mbr r='memac_regs::rdrntp_u' o='3680' t='uint32_t'/>
<mbr r='memac_regs::res01d0' o='3712' t='uint32_t [12]'/>
<mbr r='memac_regs::teoct_l' o='4096' t='uint32_t'/>
<mbr r='memac_regs::teoct_u' o='4128' t='uint32_t'/>
<mbr r='memac_regs::toct_l' o='4160' t='uint32_t'/>
<mbr r='memac_regs::toct_u' o='4192' t='uint32_t'/>
<mbr r='memac_regs::res0210' o='4224' t='uint32_t [2]'/>
<mbr r='memac_regs::txpf_l' o='4288' t='uint32_t'/>
<mbr r='memac_regs::txpf_u' o='4320' t='uint32_t'/>
<mbr r='memac_regs::tfrm_l' o='4352' t='uint32_t'/>
<mbr r='memac_regs::tfrm_u' o='4384' t='uint32_t'/>
<mbr r='memac_regs::tfcs_l' o='4416' t='uint32_t'/>
<mbr r='memac_regs::tfcs_u' o='4448' t='uint32_t'/>
<mbr r='memac_regs::tvlan_l' o='4480' t='uint32_t'/>
<mbr r='memac_regs::tvlan_u' o='4512' t='uint32_t'/>
<mbr r='memac_regs::terr_l' o='4544' t='uint32_t'/>
<mbr r='memac_regs::terr_u' o='4576' t='uint32_t'/>
<mbr r='memac_regs::tuca_l' o='4608' t='uint32_t'/>
<mbr r='memac_regs::tuca_u' o='4640' t='uint32_t'/>
<mbr r='memac_regs::tmca_l' o='4672' t='uint32_t'/>
<mbr r='memac_regs::tmca_u' o='4704' t='uint32_t'/>
<mbr r='memac_regs::tbca_l' o='4736' t='uint32_t'/>
<mbr r='memac_regs::tbca_u' o='4768' t='uint32_t'/>
<mbr r='memac_regs::res0258' o='4800' t='uint32_t [2]'/>
<mbr r='memac_regs::tpkt_l' o='4864' t='uint32_t'/>
<mbr r='memac_regs::tpkt_u' o='4896' t='uint32_t'/>
<mbr r='memac_regs::tund_l' o='4928' t='uint32_t'/>
<mbr r='memac_regs::tund_u' o='4960' t='uint32_t'/>
<mbr r='memac_regs::t64_l' o='4992' t='uint32_t'/>
<mbr r='memac_regs::t64_u' o='5024' t='uint32_t'/>
<mbr r='memac_regs::t127_l' o='5056' t='uint32_t'/>
<mbr r='memac_regs::t127_u' o='5088' t='uint32_t'/>
<mbr r='memac_regs::t255_l' o='5120' t='uint32_t'/>
<mbr r='memac_regs::t255_u' o='5152' t='uint32_t'/>
<mbr r='memac_regs::t511_l' o='5184' t='uint32_t'/>
<mbr r='memac_regs::t511_u' o='5216' t='uint32_t'/>
<mbr r='memac_regs::t1023_l' o='5248' t='uint32_t'/>
<mbr r='memac_regs::t1023_u' o='5280' t='uint32_t'/>
<mbr r='memac_regs::t1518_l' o='5312' t='uint32_t'/>
<mbr r='memac_regs::t1518_u' o='5344' t='uint32_t'/>
<mbr r='memac_regs::t1519x_l' o='5376' t='uint32_t'/>
<mbr r='memac_regs::t1519x_u' o='5408' t='uint32_t'/>
<mbr r='memac_regs::res02a8' o='5440' t='uint32_t [6]'/>
<mbr r='memac_regs::tcnp_l' o='5632' t='uint32_t'/>
<mbr r='memac_regs::tcnp_u' o='5664' t='uint32_t'/>
<mbr r='memac_regs::res02c8' o='5696' t='uint32_t [14]'/>
<mbr r='memac_regs::if_mode' o='6144' t='uint32_t'/>
<mbr r='memac_regs::if_status' o='6176' t='uint32_t'/>
<mbr r='memac_regs::res0308' o='6208' t='uint32_t [14]'/>
<mbr r='memac_regs::hg_config' o='6656' t='uint32_t'/>
<mbr r='memac_regs::res0344' o='6688' t='uint32_t [3]'/>
<mbr r='memac_regs::hg_pause_quanta' o='6784' t='uint32_t'/>
<mbr r='memac_regs::res0354' o='6816' t='uint32_t [3]'/>
<mbr r='memac_regs::hg_pause_thresh' o='6912' t='uint32_t'/>
<mbr r='memac_regs::res0364' o='6944' t='uint32_t [3]'/>
<mbr r='memac_regs::hgrx_pause_status' o='7040' t='uint32_t'/>
<mbr r='memac_regs::hg_fifos_status' o='7072' t='uint32_t'/>
<mbr r='memac_regs::rhm' o='7104' t='uint32_t'/>
<mbr r='memac_regs::thm' o='7136' t='uint32_t'/>
