

================================================================
== Vivado HLS Report for 'BitShift'
================================================================
* Date:           Thu Oct 18 19:38:52 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        BitShift
* Solution:       solution1
* Product family: qkintexu
* Target device:  xqku115-rlf1924-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      1|        -|       -|
|Expression           |        -|      -|        0|      49|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       2|
|Register             |        -|      -|       21|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      1|       21|      51|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |BitShift_mul_mul_bkb_U1  |BitShift_mul_mul_bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |p_neg_fu_91_p2   |     -    |      0|  0|  24|           1|          24|
    |r_V_2_fu_113_p2  |     -    |      0|  0|  25|          25|          25|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  49|          26|          49|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |a_V_address0  |   1|          3|    1|          3|
    |ap_NS_fsm     |   1|          4|    1|          4|
    +--------------+----+-----------+-----+-----------+
    |Total         |   2|          7|    2|          7|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_V_load_1_reg_160  |  18|   0|   18|          0|
    |ap_CS_fsm           |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  21|   0|   21|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   BitShift   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   BitShift   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   BitShift   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   BitShift   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   BitShift   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   BitShift   | return value |
|a_V_address0  | out |    1|  ap_memory |      a_V     |     array    |
|a_V_ce0       | out |    1|  ap_memory |      a_V     |     array    |
|a_V_q0        |  in |   18|  ap_memory |      a_V     |     array    |
|b_V_address0  | out |    1|  ap_memory |      b_V     |     array    |
|b_V_ce0       | out |    1|  ap_memory |      b_V     |     array    |
|b_V_we0       | out |    1|  ap_memory |      b_V     |     array    |
|b_V_d0        | out |   19|  ap_memory |      b_V     |     array    |
|b_V_address1  | out |    1|  ap_memory |      b_V     |     array    |
|b_V_ce1       | out |    1|  ap_memory |      b_V     |     array    |
|b_V_we1       | out |    1|  ap_memory |      b_V     |     array    |
|b_V_d1        | out |   19|  ap_memory |      b_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

