# Compile of RAM.vhd was successful.
# Compile of RAMTestBench.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:02:42 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 14 (13 downto 0). Right is 13 (12 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /test_ram/line__42 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd
# Fatal error in Process line__42 at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd line 44
# 
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 44 Process line__42
# 
quit -sim
# End time: 02:04:30 on Apr 14,2020, Elapsed time: 0:01:48
# Errors: 12, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:04:47 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 14 (13 downto 0). Right is 12 (11 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /test_ram/line__42 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd
# Fatal error in Process line__42 at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd line 44
# 
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 44 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 44 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 44 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 44 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 44 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 44 Process line__42
# 
quit -sim
# End time: 02:08:06 on Apr 14,2020, Elapsed time: 0:03:19
# Errors: 18, Warnings: 0
# Compile of RAM.vhd was successful.
# Compile of RAMTestBench.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:08:19 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Write&Read
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 02:24:54 on Apr 14,2020, Elapsed time: 0:16:35
# Errors: 11, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:25:19 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Read
#    Time: 10 ns  Iteration: 0  Instance: /test_ram
run
run
quit -sim
# End time: 02:33:21 on Apr 14,2020, Elapsed time: 0:08:02
# Errors: 11, Warnings: 0
# Compile of RAMTestBench.vhd failed with 3 errors.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:34:01 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
quit -sim
# End time: 02:34:15 on Apr 14,2020, Elapsed time: 0:00:14
# Errors: 10, Warnings: 0
# Compile of RAMTestBench.vhd failed with 3 errors.
# Compile of RAMTestBench.vhd failed with 3 errors.
# Compile of RAMTestBench.vhd failed with 3 errors.
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:36:07 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Read
#    Time: 10 ns  Iteration: 0  Instance: /test_ram
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 14 (13 downto 0). Right is 32 (13 downto -18).
#    Time: 10 ns  Iteration: 0  Process: /test_ram/line__42 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd
# Fatal error in Process line__42 at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd line 62
# 
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 62 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 62 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 62 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 62 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 62 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 62 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 62 Process line__42
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAMTestBench.vhd 62 Process line__42
# 
quit -sim
# End time: 02:38:03 on Apr 14,2020, Elapsed time: 0:01:56
# Errors: 20, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:38:45 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Read
#    Time: 10 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read with no order
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read 
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 02:41:13 on Apr 14,2020, Elapsed time: 0:02:28
# Errors: 13, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:41:23 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
# ** Error: error in Ram Read with no order
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 02:44:36 on Apr 14,2020, Elapsed time: 0:03:13
# Errors: 11, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:44:46 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
run
run
# ** Error: error in Ram Read with no order
#    Time: 35 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 02:50:03 on Apr 14,2020, Elapsed time: 0:05:17
# Errors: 11, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 02:50:15 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
run
# ** Error: error in S_WR1 not equal U
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 03:01:06 on Apr 14,2020, Elapsed time: 0:10:51
# Errors: 11, Warnings: 0
# Compile of RAMTestBench.vhd failed with 2 errors.
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 03:01:32 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
run
# ** Error: error in Ram Read
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 03:03:39 on Apr 14,2020, Elapsed time: 0:02:07
# Errors: 12, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 03:04:44 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
run
# ** Error: error in S_WR1 not equal U
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 03:14:16 on Apr 14,2020, Elapsed time: 0:09:32
# Errors: 11, Warnings: 0
# Compile of RAM.vhd was successful.
# Compile of RAMTestBench.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 03:14:25 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
force -freeze sim:/ram/data_Euler1 00001111000011110000111100001111 0
run
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
force -freeze sim:/ram/address_Euler2 00000000000011 0
run
noforce sim:/ram/WR2
run
force -freeze sim:/ram/WR2 U 0
run
noforce sim:/ram/WR2
run
force -freeze sim:/ram/WR2 0 0
run
noforce sim:/ram/WR2
run
quit -sim
# End time: 03:17:52 on Apr 14,2020, Elapsed time: 0:03:27
# Errors: 10, Warnings: 0
# Compile of RAM.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 11:14:37 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/word_size 1 0, 0 {5 ps} -r 10
# ** Error: (vish-4009) Cannot force 'sim:/ram/word_size'.
# 
force -freeze sim:/ram/address_width 1 0, 0 {5 ps} -r 10
# ** Error: (vish-4009) Cannot force 'sim:/ram/address_width'.
# 
# WARNING: No extended dataflow license exists
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
force -freeze sim:/ram/data_Euler1 00001111000011110000111100001111 0
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
noforce sim:/ram/WR1
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 11:22:04 on Apr 14,2020, Elapsed time: 0:07:27
# Errors: 16, Warnings: 1
# Compile of RAM.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 11:22:21 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
force -freeze sim:/ram/data_Euler1 00001111000011110000111100001111 0
run
noforce sim:/ram/WR1
run
noforce sim:/ram/data_Euler1
run
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler2 00000000000011 0
run
noforce sim:/ram/WR2
run
force -freeze sim:/ram/WRIO 1 0
force -freeze sim:/ram/address_IO 00000000000011 0
force -freeze sim:/ram/data_IO 00001111000011110000111100001111 0
run
noforce sim:/ram/data_IO
noforce sim:/ram/WRIO
run
quit -sim
# End time: 11:36:36 on Apr 14,2020, Elapsed time: 0:14:15
# Errors: 10, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 11:36:47 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
run
# ** Error: error in Ram Read
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 11:46:14 on Apr 14,2020, Elapsed time: 0:09:27
# Errors: 13, Warnings: 0
# Compile of RAM.vhd failed with 3 errors.
# Compile of RAM.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 11:46:53 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
force -freeze sim:/ram/data_Euler1 00001111000011110000111100001111 0
run
noforce sim:/ram/WR1
run
noforce sim:/ram/data_Euler1
run
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler2 00000000000011 0
run
noforce sim:/ram/WR2
run
force -freeze sim:/ram/WRIO 1 0
force -freeze sim:/ram/address_IO 00000000000011 0
force -freeze sim:/ram/data_IO 00001111000011110000111100001111 0
run
noforce sim:/ram/data_IO
noforce sim:/ram/WRIO
run
quit -sim
# End time: 11:48:19 on Apr 14,2020, Elapsed time: 0:01:26
# Errors: 10, Warnings: 0
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 11:48:36 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
run
# ** Error: error in S_WR1 not equal U
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 15:09:09 on Apr 14,2020, Elapsed time: 3:20:33
# Errors: 11, Warnings: 0
# Compile of RAMTestBench.vhd failed with 6 errors.
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 15:10:09 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
run
# ** Error: error in Ram Read
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 15:20:38 on Apr 14,2020, Elapsed time: 0:10:29
# Errors: 13, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 15:20:49 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Read
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
run
quit -sim
# End time: 15:58:32 on Apr 14,2020, Elapsed time: 0:37:43
# Errors: 13, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 15:58:40 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Read
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
run
run
run
# ** Error: error in Ram Read
#    Time: 35 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 35 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 35 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 16:07:07 on Apr 14,2020, Elapsed time: 0:08:27
# Errors: 16, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 16:07:38 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /test_ram/R1 File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Read
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
quit -sim
# Compile of RAM.vhd was successful.
# End time: 16:09:02 on Apr 14,2020, Elapsed time: 0:01:24
# Errors: 16, Warnings: 0
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 16:09:08 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler2 00000000000001 0
run
run
quit -sim
# End time: 16:14:01 on Apr 14,2020, Elapsed time: 0:04:53
# Errors: 10, Warnings: 0
# Compile of RAM.vhd failed with 2 errors.
# Compile of RAM.vhd failed with 2 errors.
# Compile of RAM.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 16:16:17 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: H:/equ/third year/second term/VLSI/vlsiProject/ODE-Solver/RAM/RAM.vhd
quit -sim
vsim -gui work.ram
# End time: 16:17:47 on Apr 14,2020, Elapsed time: 0:01:30
# Errors: 10, Warnings: 0
# vsim -gui work.ram 
# Start time: 16:17:47 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler2 00000000000011 0
run
force -freeze sim:/ram/address_Euler2 00000000000010 0
run
force -freeze sim:/ram/WR1 0 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
run
noforce sim:/ram/WR2
run
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
noforce sim:/ram/WR2
run
noforce sim:/ram/WR1
run
run
noforce sim:/ram/data_Euler1
run
quit -sim
# End time: 16:24:14 on Apr 14,2020, Elapsed time: 0:06:27
# Errors: 0, Warnings: 0
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 16:24:20 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Read
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
add wave -position insertpoint sim:/test_ram/R1/*
run
run
run
# ** Error: error in Ram Read
#    Time: 45 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 45 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 45 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram read two times at the same cycle
#    Time: 55 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order2
#    Time: 55 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram read two times with no order
#    Time: 65 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read 
#    Time: 65 ns  Iteration: 0  Instance: /test_ram
run
run
run
run
run
run
quit -sim
# End time: 16:26:38 on Apr 14,2020, Elapsed time: 0:02:18
# Errors: 13, Warnings: 0
# Compile of RAMTestBench.vhd was successful with warnings.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 16:31:29 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
# ** Error: error in Ram Read
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 16:32:32 on Apr 14,2020, Elapsed time: 0:01:03
# Errors: 3, Warnings: 0
# Compile of RAMTestBench.vhd failed with 14 errors.
# Compile of RAMTestBench.vhd failed with 2 errors.
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 16:38:20 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/RAM_data \
sim:/test_ram/CLK_PERIOD
# (vsim-4077) Logging very large object: /test_ram/RAM_data 
run
# ** Error: error in Ram Read
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
run
run
quit -sim
# End time: 16:42:19 on Apr 14,2020, Elapsed time: 0:03:59
# Errors: 7, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 16:43:15 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/RAM_data \
sim:/test_ram/CLK_PERIOD
# (vsim-4077) Logging very large object: /test_ram/RAM_data 
run
# ** Error: error in Ram write
#    Time: 5 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram write
#    Time: 15 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in S_WR1 not equal U
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 17:02:04 on Apr 14,2020, Elapsed time: 0:18:49
# Errors: 6, Warnings: 0
# Compile of RAMTestBench.vhd failed with 2 errors.
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 17:03:02 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/RAM_data \
sim:/test_ram/CLK_PERIOD
# (vsim-4077) Logging very large object: /test_ram/RAM_data 
run
run
run
# ** Error: error in S_WR1 not equal U
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 17:08:26 on Apr 14,2020, Elapsed time: 0:05:24
# Errors: 1, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 17:09:43 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/RAM_data \
sim:/test_ram/CLK_PERIOD
# (vsim-4077) Logging very large object: /test_ram/RAM_data 
run
run
run
# ** Error: error in Ram Read
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
run
quit -sim
# End time: 17:14:38 on Apr 14,2020, Elapsed time: 0:04:55
# Errors: 1, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 17:16:30 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/RAM_data \
sim:/test_ram/CLK_PERIOD
# (vsim-4077) Logging very large object: /test_ram/RAM_data 
run
run
run
# ** Error: error in Ram Read
#    Time: 25 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 35 ns  Iteration: 0  Instance: /test_ram
run
quit -sim
# End time: 17:22:35 on Apr 14,2020, Elapsed time: 0:06:05
# Errors: 2, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 17:22:46 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
# ** Error: error in Ram Read
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 17:24:29 on Apr 14,2020, Elapsed time: 0:01:43
# Errors: 2, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 17:24:59 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
# ** Error: error in Ram Read
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 40 ns  Iteration: 0  Instance: /test_ram
run
quit -sim
# End time: 17:31:28 on Apr 14,2020, Elapsed time: 0:06:29
# Errors: 3, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 17:31:54 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
# ** Error: error in Ram Read
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 40 ns  Iteration: 0  Instance: /test_ram
run
quit -sim
# End time: 17:32:52 on Apr 14,2020, Elapsed time: 0:00:58
# Errors: 3, Warnings: 0
# Compile of RAM.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 17:33:01 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler2 00000000000010 0
run
run
quit -sim
vsim -gui work.test_ram
# End time: 17:34:25 on Apr 14,2020, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
# vsim -gui work.test_ram 
# Start time: 17:34:25 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/R1/word_size \
sim:/test_ram/R1/address_width \
sim:/test_ram/R1/RAM_size \
sim:/test_ram/R1/CLK \
sim:/test_ram/R1/WR1 \
sim:/test_ram/R1/WR2 \
sim:/test_ram/R1/WRIO \
sim:/test_ram/R1/address_Euler1 \
sim:/test_ram/R1/address_Euler2 \
sim:/test_ram/R1/address_IO \
sim:/test_ram/R1/data_Euler2OUT \
sim:/test_ram/R1/data_Euler1 \
sim:/test_ram/R1/data_IO \
sim:/test_ram/R1/RAM_data
# (vsim-4077) Logging very large object: /test_ram/R1/RAM_data 
add wave -position insertpoint sim:/test_ram/R1/*
run
run
# ** Error: error in Ram Read
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 17:35:59 on Apr 14,2020, Elapsed time: 0:01:34
# Errors: 1, Warnings: 0
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 17:36:04 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
add wave -r /*
add wave -position insertpoint sim:/test_ram/R1/*
run
run
# ** Error: error in Ram Read
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 17:39:05 on Apr 14,2020, Elapsed time: 0:03:01
# Errors: 2, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 17:40:05 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
add wave -position insertpoint sim:/test_ram/R1/*
run
run
# ** Error: error in Ram Read
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
noforce sim:/test_ram/s_data_Euler2OUT
run
# ** Error: error in Ram Read
#    Time: 40 ns  Iteration: 0  Instance: /test_ram
quit -sim
# End time: 18:01:16 on Apr 14,2020, Elapsed time: 0:21:11
# Errors: 3, Warnings: 0
# Compile of RAM2.vhd failed with 2 errors.
# Compile of RAM2.vhd failed with 1 errors.
# Compile of RAM2.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
quit -sim
# End time: 18:06:55 on Apr 14,2020, Elapsed time: 0:04:14
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:08:13 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
vsim -gui work.ram
# End time: 18:08:40 on Apr 14,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim -gui work.ram 
# Start time: 18:08:40 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
quit -sim
# internal error on MenuItemCan
# m is .mBar.file label is Save Transcript state is disabled
#  Trace back: 
#    <5:eval:1: ::Vsimmenu::MenuItemCan .mBar.file {Save Transcript} disabled
#    >4:proc:527: ::.main_pane.source2.interior.cs.body.srcobj Action .main_pane.source2 SetMenuState {{can_open {::Vsimmenu::MenuItemCan .mBar.file Open...}} {can_close_file {::Vsimmenu::MenuItemCan .mBar.file Close}} {can_save {::Vsimmenu::MenuItemCan .mBar.file {Save Transcript}}} {can_saveas {::Vsimmenu::MenuItemCan .mBar.file {Save Transcript As...}}} {can_report {::Vsimmenu::MenuItemCan .mBar.file Report...}} {can_use_source_file {::Vsimmenu::MenuItemCan .mBar.file {Use Source...}}} {can_environment {::Vsimmenu::MenuItemCan .mBar.file Environment}} {can_page_setup {::Vsimmenu::MenuItemCan .mBar.file {Page Setup...}}} {can_print {::Vsimmenu::MenuItemCan .mBar.file Print...}} {can_print_postscript {::Vsimmenu::MenuItemCan .mBar.file {Print Postscript...}}} {can_close_window {::Vsimmenu::MenuItemCan .mBar.file {Close Window}}}}
#    <3:eval:1: ::namespace inscope ::vsimwidgets::Srcobj {.main_pane.source2.interior.cs.body.srcobj Action} .main_pane.source2 SetMenuState {{can_open {::Vsimmenu::MenuItemCan .mBar.file Open...}} {can_close_file {::Vsimmenu::MenuItemCan .mBar.file Close}} {can_save {::Vsimmenu::MenuItemCan .mBar.file {Save Transcript}}} {can_saveas {::Vsimmenu::MenuItemCan .mBar.file {Save Transcript As...}}} {can_report {::Vsimmenu::MenuItemCan .mBar.file Report...}} {can_use_source_file {::Vsimmenu::MenuItemCan .mBar.file {Use Source...}}} {can_environment {::Vsimmenu::MenuItemCan .mBar.file Environment}} {can_page_setup {::Vsimmenu::MenuItemCan .mBar.file {Page Setup...}}} {can_print {::Vsimmenu::MenuItemCan .mBar.file Print...}} {can_print_postscript {::Vsimmenu::MenuItemCan .mBar.file {Print Postscript...}}} {can_close_window {::Vsimmenu::MenuItemCan .mBar.file {Close Window}}}}
#    >2:eval:1: ::.vcop Action SetMenuState {{can_open {::Vsimmenu::MenuItemCan .mBar.file Open...}} {can_close_file {::Vsimmenu::MenuItemCan .mBar.file Close}} {can_save {::Vsimmenu::MenuItemCan .mBar.file {Save Transcript}}} {can_saveas {::Vsimmenu::MenuItemCan .mBar.file {Save Transcript As...}}} {can_report {::Vsimmenu::MenuItemCan .mBar.file Report...}} {can_use_source_file {::Vsimmenu::MenuItemCan .mBar.file {Use Source...}}} {can_environment {::Vsimmenu::MenuItemCan .mBar.file Environment}} {can_page_setup {::Vsimmenu::MenuItemCan .mBar.file {Page Setup...}}} {can_print {::Vsimmenu::MenuItemCan .mBar.file Print...}} {can_print_postscript {::Vsimmenu::MenuItemCan .mBar.file {Print Postscript...}}} {can_close_window {::Vsimmenu::MenuItemCan .mBar.file {Close Window}}}}
#    <1:proc:107: ::Vsimmenu::DefaultMenuPostCmd .mBar.file {FileMenuPostCmd .mBar.file} SetMenuState
# End time: 18:11:12 on Apr 14,2020, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd failed with 13 errors.
# Compile of RAM2.vhd failed with 13 errors.
# Compile of RAM2.vhd failed with 13 errors.
# Compile of RAM2.vhd failed with 13 errors.
# Compile of RAM2.vhd failed with 9 errors.
# Compile of RAM2.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:15:33 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
vsim -gui work.ram
# End time: 18:15:53 on Apr 14,2020, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -gui work.ram 
# Start time: 18:15:54 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
noforce sim:/ram/PORT1EN
run
run
quit -sim
# End time: 18:20:06 on Apr 14,2020, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:20:15 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
restart -f
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0

run
run
run
run
run
restart -f
force -freeze sim:/ram/CLK 1 0, 0 {100 ps} -r 10
# ** Error: (vsim-3464) Period of -repeat must not be less than the waveform length.
# 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100

force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
noforce sim:/ram/data_Euler1
run
quit -sim
# End time: 18:25:13 on Apr 14,2020, Elapsed time: 0:04:58
# Errors: 1, Warnings: 0
# Compile of RAM2.vhd was successful.

vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:25:54 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
quit -sim
# End time: 18:26:55 on Apr 14,2020, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:27:03 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
quit -sim
# End time: 18:28:01 on Apr 14,2020, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:32:49 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
force -freeze sim:/ram/PORT2EN 0 0
run
force -freeze sim:/ram/PORT3EN 0 0
run
force -freeze sim:/ram/PORT1EN 1 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
run
quit -sim
# End time: 18:36:01 on Apr 14,2020, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:36:18 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
restart -f
quit -sim
# End time: 18:37:15 on Apr 14,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:37:17 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
force -freeze sim:/ram/PORT1EN 0 0
run
force -freeze sim:/ram/WR1 0 0
run
force -freeze sim:/ram/PORT1EN 0 0
run
noforce sim:/ram/data_Euler1
run
run
noforce sim:/ram/data_Euler1
run
run
run
quit -sim
# End time: 18:45:42 on Apr 14,2020, Elapsed time: 0:08:25
# Errors: 0, Warnings: 0
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:45:44 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
quit -sim
# End time: 18:46:01 on Apr 14,2020, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd failed with 3 errors.
# Compile of RAM2.vhd failed with 3 errors.
# Compile of RAM2.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 18:46:49 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 18:02:41 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/PORT1EN \
sim:/ram/PORT2EN \
sim:/ram/PORT3EN \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/PORT1EN 1 0
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
force -freeze sim:/ram/PORT1EN 0 0
run
quit -sim
# End time: 18:47:54 on Apr 14,2020, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 18:48:06 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/PORT1EN 0 0
run
quit -sim
# End time: 18:49:44 on Apr 14,2020, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 18:49:58 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/PORT1EN 0 0
force -freeze sim:/ram2/PORT2EN 0 0
force -freeze sim:/ram2/PORT3EN 0 0
run
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/WRIO 0 0
force -freeze sim:/ram2/WR2 0 0
run
run
quit -sim
# End time: 18:51:18 on Apr 14,2020, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 18:51:40 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/PORT2EN 0 0
force -freeze sim:/ram2/PORT3EN 0 0
force -freeze sim:/ram2/WR1 0 0
force -freeze sim:/ram2/address_Euler1 00000000000010 0
noforce sim:/ram2/data_Euler1
run
force -freeze sim:/ram2/PORT1EN 0 0
run
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/WR1 1 0
noforce sim:/ram2/data_Euler1
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/address_Euler1 00000000000011 0
force -freeze sim:/ram2/PORT2EN 1 0
force -freeze sim:/ram2/WR2 0 0
force -freeze sim:/ram2/address_Euler2 00000000000010 0
force -freeze sim:/ram2/WR2 0 0
run
force -freeze sim:/ram2/PORT1EN 0 0
noforce sim:/ram2/address_Euler2
force -freeze sim:/ram2/address_Euler2 00000000000011 0
run
noforce sim:/ram2/data_Euler1
run
force -freeze sim:/ram2/PORT3EN 1 0
force -freeze sim:/ram2/PORT1EN 0 0
force -freeze sim:/ram2/WRIO 0 0
force -freeze sim:/ram2/WRIO 1 0
force -freeze sim:/ram2/data_IO 00001111000011110000111100001111 0
force -freeze sim:/ram2/address_IO 00000000000011 0
run
run
force -freeze sim:/ram2/PORT3EN 0 0
run
run
force -freeze sim:/ram2/PORT2EN 0 0
force -freeze sim:/ram2/PORT3EN 0 0
force -freeze sim:/ram2/PORT1EN 1 0
run
run
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
noforce sim:/ram2/data_IO
run
force -freeze sim:/ram2/address_Euler1 00000000000111 0
run
run
quit -sim
# End time: 19:37:23 on Apr 14,2020, Elapsed time: 0:45:43
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd failed with 4 errors.
# Compile of RAM2.vhd failed with 4 errors.
# Compile of RAM2.vhd failed with 4 errors.
# Compile of RAM2.vhd was successful.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 19:39:11 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/PORT2EN 0 0
force -freeze sim:/ram2/PORT3EN 0 0
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/address_Euler1 {00000000000010 } 0
# Value length (15) does not equal array index length (14).
# 
# ** Error: (vsim-4011) Invalid force value: {00000000000010 } 0.
# 
force -freeze sim:/ram2/address_Euler1 00000000000010 0
force -drive sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/address_Euler1 00000000001000 0
run
force -freeze sim:/ram2/address_Euler1 00000000010000 0
run
run
quit -sim
# End time: 19:45:13 on Apr 14,2020, Elapsed time: 0:06:02
# Errors: 1, Warnings: 0
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 19:46:05 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
# vsim -gui work.ram2 
# Start time: 19:39:11 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/PORT2EN 0 0
force -freeze sim:/ram2/PORT3EN 0 0
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/address_Euler1 {00000000000010 } 0
# Value length (15) does not equal array index length (14).
# 
# ** Error: (vsim-4011) Invalid force value: {00000000000010 } 0.
# 
# Value length (15) does not equal array index length (14).
# 
# ** Error: (vsim-4011) Invalid force value: {00000000000010 } 0.
# 
force -freeze sim:/ram2/address_Euler1 00000000000010 0
force -drive sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/address_Euler1 00000000001000 0
run
force -freeze sim:/ram2/address_Euler1 00000000010000 0
run
run
quit -sim
# End time: 19:48:28 on Apr 14,2020, Elapsed time: 0:02:23
# Errors: 1, Warnings: 0
# Compile of RAM2.vhd failed with 3 errors.
# Compile of RAM2.vhd was successful.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 19:50:32 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/address_Euler1 00000000000011 0
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
run
run
quit -sim
# End time: 19:54:23 on Apr 14,2020, Elapsed time: 0:03:51
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 19:54:38 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/address_Euler1 00000000000011 0
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
quit -sim
# End time: 19:56:21 on Apr 14,2020, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 19:56:36 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
# vsim -gui work.ram2 
# Start time: 19:54:38 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/address_Euler1 00000000000011 0
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
run
quit -sim
# End time: 19:58:09 on Apr 14,2020, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd failed with 9 errors.
# Compile of RAM2.vhd failed with 3 errors.
# Compile of RAM2.vhd was successful.
# vsim -gui work.ram2 
# Start time: 19:54:38 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# (vsim-4077) Logging very large object: /ram2/RAM_data 
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/ram2/WR1 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/ram2/PORT1EN 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/ram2/address_Euler1 00000000000011 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
run
# No Design Loaded!
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 20:00:06 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/address_Euler1 00000000000011 0
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/PORT1EN 0 0
force -freeze sim:/ram2/PORT2EN 1 0
force -freeze sim:/ram2/PORT3EN 0 0
force -freeze sim:/ram2/address_Euler2 00000000000011 0
run
run
quit -sim
# End time: 20:05:15 on Apr 14,2020, Elapsed time: 0:05:09
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd was successful.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 20:05:43 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
# vsim -gui work.ram2 
# Start time: 20:00:06 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/address_Euler1 00000000000011 0
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/PORT1EN 0 0
force -freeze sim:/ram2/PORT2EN 1 0
force -freeze sim:/ram2/PORT3EN 0 0
force -freeze sim:/ram2/address_Euler2 00000000000011 0
run
add wave -position insertpoint  \
sim:/ram2/SigRAM_data
# (vsim-4077) Logging very large object: /ram2/SigRAM_data 
run
run
quit -sim
# End time: 20:07:17 on Apr 14,2020, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
# Compile of RAM.vhd was successful.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 20:07:54 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler2 00000000000011 0
run
force -freeze sim:/ram/address_Euler2 00000000000010 0
run
force -freeze sim:/ram/WR1 0 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
run
noforce sim:/ram/WR2
run
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
noforce sim:/ram/WR2
run
noforce sim:/ram/WR1
run
run
noforce sim:/ram/data_Euler1
run
quit -sim
# End time: 20:08:51 on Apr 14,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/ram/WR2 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/ram/address_Euler2 00000000000011 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
force -freeze sim:/ram/address_Euler2 00000000000010 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
force -freeze sim:/ram/WR1 0 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/ram/address_Euler1 00000000000011 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
noforce sim:/ram/WR2
# Error while executing: noforce
# Usage: noforce <object_name> ...
run
# No Design Loaded!
force -freeze sim:/ram/WR1 1 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
# Error while executing: force
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
run
# No Design Loaded!
noforce sim:/ram/WR2
# Error while executing: noforce
# Usage: noforce <object_name> ...
run
# No Design Loaded!
noforce sim:/ram/WR1
# Error while executing: noforce
# Usage: noforce <object_name> ...
run
# No Design Loaded!
run
# No Design Loaded!
noforce sim:/ram/data_Euler1
# Error while executing: noforce
# Usage: noforce <object_name> ...
run
# No Design Loaded!
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 20:09:18 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler2 00000000000011 0
run
noforce sim:/ram/WR2
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000010 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
quit -sim
# End time: 20:15:30 on Apr 14,2020, Elapsed time: 0:06:12
# Errors: 0, Warnings: 0
# Compile of RAM.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 20:15:52 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
run
quit -sim
# End time: 20:18:06 on Apr 14,2020, Elapsed time: 0:02:14
# Errors: 0, Warnings: 0
# Compile of RAM.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 20:18:17 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
# vsim -gui work.ram 
# Start time: 20:15:52 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram(ram_arch)
add wave -position insertpoint  \
sim:/ram/word_size \
sim:/ram/address_width \
sim:/ram/RAM_size \
sim:/ram/CLK \
sim:/ram/WR1 \
sim:/ram/WR2 \
sim:/ram/WRIO \
sim:/ram/address_Euler1 \
sim:/ram/address_Euler2 \
sim:/ram/address_IO \
sim:/ram/data_Euler2OUT \
sim:/ram/data_Euler1 \
sim:/ram/data_IO \
sim:/ram/RAM_data
# (vsim-4077) Logging very large object: /ram/RAM_data 
# (vsim-4077) Logging very large object: /ram/RAM_data 
force -freeze sim:/ram/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram/WR1 1 0
force -freeze sim:/ram/address_Euler1 00000000000011 0
force -freeze sim:/ram/data_Euler1 00000000111100001111000011110000 0
run
run
force -freeze sim:/ram/WR1 U 0
force -freeze sim:/ram/WR2 0 0
force -freeze sim:/ram/address_Euler2 00000000000011 0
run
quit -sim
# End time: 20:19:48 on Apr 14,2020, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# Compile of RAM2.vhd failed with 7 errors.
# Compile of RAM2.vhd was successful with warnings.
vsim -gui work.ram2
# vsim -gui work.ram2 
# Start time: 20:21:07 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/ram2/word_size \
sim:/ram2/address_width \
sim:/ram2/RAM_size \
sim:/ram2/CLK \
sim:/ram2/WR1 \
sim:/ram2/WR2 \
sim:/ram2/WRIO \
sim:/ram2/PORT1EN \
sim:/ram2/PORT2EN \
sim:/ram2/PORT3EN \
sim:/ram2/address_Euler1 \
sim:/ram2/address_Euler2 \
sim:/ram2/address_IO \
sim:/ram2/data_Euler2OUT \
sim:/ram2/data_Euler1 \
sim:/ram2/data_IO \
sim:/ram2/RAM_data
# (vsim-4077) Logging very large object: /ram2/RAM_data 
force -freeze sim:/ram2/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/PORT2EN U 0
force -freeze sim:/ram2/PORT2EN 0 0
force -freeze sim:/ram2/PORT3EN 0 0
force -freeze sim:/ram2/WR1 1 0
force -freeze sim:/ram2/address_Euler1 00000000000011 0
force -drive sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/data_Euler1 00000000111100001111000011110000 0
run
noforce sim:/ram2/data_Euler1
force -freeze sim:/ram2/PORT1EN 0 0
force -freeze sim:/ram2/PORT2EN 1 0
force -freeze sim:/ram2/address_Euler2 00000000000011 0
run
force -freeze sim:/ram2/WR2 0 0
run
force -freeze sim:/ram2/WRIO 0 0
force -freeze sim:/ram2/PORT3EN 1 0
force -freeze sim:/ram2/address_IO 00000000000011 0
run
force -freeze sim:/ram2/address_Euler1 00000000000010 0
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/data_Euler1 11111100111100001111000011110000 0
force -freeze sim:/ram2/PORT3EN 1 0
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/address_Euler2 00000000000100 0
force -freeze sim:/ram2/WR2 1 0
force -freeze sim:/ram2/WR2 0 0
force -freeze sim:/ram2/WRIO 1 0
force -freeze sim:/ram2/address_IO 00000000000111 0
force -freeze sim:/ram2/data_IO 00000000111100001111000011110000 0
run
force -freeze sim:/ram2/PORT3EN 0 0
noforce sim:/ram2/data_IO
noforce sim:/ram2/data_Euler1
force -freeze sim:/ram2/PORT1EN 1 0
force -freeze sim:/ram2/WR1 0 0
run
quit -sim
# End time: 20:36:10 on Apr 14,2020, Elapsed time: 0:15:03
# Errors: 0, Warnings: 0
# Compile of RAMTestBench.vhd failed with 7 errors.
# Compile of RAMTestBench.vhd failed with 7 errors.
# Compile of RAMTestBench.vhd failed with 6 errors.
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 20:46:36 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_PORT1EN \
sim:/test_ram/s_PORT2EN \
sim:/test_ram/s_PORT3EN \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
# ** Error: error in Ram Read
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read in 2 ports at same cycle
#    Time: 40 ns  Iteration: 0  Instance: /test_ram
run
run
run
quit -sim
# End time: 21:02:34 on Apr 14,2020, Elapsed time: 0:15:58
# Errors: 4, Warnings: 0
# Compile of RAMTestBench.vhd was successful.
vsim -gui work.test_ram
# vsim -gui work.test_ram 
# Start time: 21:03:01 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_ram(ramtest)
# Loading work.ram2(ram_arch)
add wave -position insertpoint  \
sim:/test_ram/word_size \
sim:/test_ram/address_width \
sim:/test_ram/RAM_size \
sim:/test_ram/s_clk \
sim:/test_ram/s_WR1 \
sim:/test_ram/s_WR2 \
sim:/test_ram/s_WRIO \
sim:/test_ram/s_PORT1EN \
sim:/test_ram/s_PORT2EN \
sim:/test_ram/s_PORT3EN \
sim:/test_ram/s_address_Euler1 \
sim:/test_ram/s_address_Euler2 \
sim:/test_ram/s_address_IO \
sim:/test_ram/s_data_Euler1 \
sim:/test_ram/s_data_Euler2OUT \
sim:/test_ram/s_data_IO \
sim:/test_ram/CLK_PERIOD
run
run
# ** Error: error in Ram Read
#    Time: 20 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
# ** Error: error in Ram Read with no order
#    Time: 30 ns  Iteration: 0  Instance: /test_ram
run
# ** Error: error in Ram Read in 2 ports at same cycle
#    Time: 40 ns  Iteration: 0  Instance: /test_ram
run
run
quit -sim
# End time: 21:03:55 on Apr 14,2020, Elapsed time: 0:00:54
# Errors: 4, Warnings: 0
