# Object files
*.o
*.ko
*.obj

/fpga_prj

*.bin
*.elf
*.objdump
*.reference_output

.venv
verdiLog
novas.conf

sim
.git

vcs_compile_lib
*.daidir
64
csrc
*.verilog
*.dump
