
*** Running vivado
    with args -log MICRO_inverse_divisor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MICRO_inverse_divisor_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MICRO_inverse_divisor_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alireza/AppData/Roaming/Xilinx/Vivado/kos/micro/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Games/xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top MICRO_inverse_divisor_0_0 -part xc7s100fgga676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 815.578 ; gain = 183.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MICRO_inverse_divisor_0_0' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ip/MICRO_inverse_divisor_0_0/synth/MICRO_inverse_divisor_0_0.vhd:81]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:12' bound to instance 'U0' of component 'inverse_divisor' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ip/MICRO_inverse_divisor_0_0/synth/MICRO_inverse_divisor_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:40]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:222]
	Parameter DataWidth bound to: 52 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_mbkb' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_mbkb.vhd:113' bound to instance 'mask_table1_U' of component 'inverse_divisor_mbkb' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:364]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_mbkb' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_mbkb.vhd:126]
	Parameter DataWidth bound to: 52 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_mbkb_rom' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_mbkb.vhd:9' bound to instance 'inverse_divisor_mbkb_rom_U' of component 'inverse_divisor_mbkb_rom' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_mbkb.vhd:138]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_mbkb_rom' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_mbkb.vhd:24]
	Parameter DWIDTH bound to: 52 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_mbkb_rom' (1#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_mbkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_mbkb' (2#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_mbkb.vhd:126]
	Parameter DataWidth bound to: 53 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_ocud' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ocud.vhd:114' bound to instance 'one_half_table2_U' of component 'inverse_divisor_ocud' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:376]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_ocud' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ocud.vhd:127]
	Parameter DataWidth bound to: 53 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_ocud_rom' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ocud.vhd:9' bound to instance 'inverse_divisor_ocud_rom_U' of component 'inverse_divisor_ocud_rom' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ocud.vhd:139]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_ocud_rom' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ocud.vhd:24]
	Parameter DWIDTH bound to: 53 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_ocud_rom' (3#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ocud.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_ocud' (4#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ocud.vhd:127]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_CTRL_BUS_s_axi' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_CTRL_BUS_s_axi.vhd:9' bound to instance 'inverse_divisor_CTRL_BUS_s_axi_U' of component 'inverse_divisor_CTRL_BUS_s_axi' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:388]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_CTRL_BUS_s_axi' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_CTRL_BUS_s_axi.vhd:111]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_CTRL_BUS_s_axi' (5#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_CTRL_BUS_s_axi.vhd:111]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_ddEe' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ddEe.vhd:8' bound to instance 'inverse_divisor_ddEe_U1' of component 'inverse_divisor_ddEe' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:429]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_ddEe' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ddEe.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_ap_dmul_3_max_dsp_64' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_dmul_3_max_dsp_64.vhd:59' bound to instance 'inverse_divisor_ap_dmul_3_max_dsp_64_u' of component 'inverse_divisor_ap_dmul_3_max_dsp_64' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ddEe.vhd:56]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_ap_dmul_3_max_dsp_64' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_dmul_3_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_dmul_3_max_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_ap_dmul_3_max_dsp_64' (22#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_dmul_3_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_ddEe' (23#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ddEe.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_deOg' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_deOg.vhd:8' bound to instance 'inverse_divisor_deOg_U2' of component 'inverse_divisor_deOg' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:444]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_deOg' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_deOg.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_ap_ddiv_29_no_dsp_64' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_ddiv_29_no_dsp_64.vhd:59' bound to instance 'inverse_divisor_ap_ddiv_29_no_dsp_64_u' of component 'inverse_divisor_ap_ddiv_29_no_dsp_64' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_deOg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_ap_ddiv_29_no_dsp_64' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_ddiv_29_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_ddiv_29_no_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_ap_ddiv_29_no_dsp_64' (28#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_deOg' (29#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_deOg.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_ufYi' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ufYi.vhd:8' bound to instance 'inverse_divisor_ufYi_U3' of component 'inverse_divisor_ufYi' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:459]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_ufYi' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ufYi.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'inverse_divisor_ap_uitodp_3_no_dsp_32' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_uitodp_3_no_dsp_32.vhd:59' bound to instance 'inverse_divisor_ap_uitodp_3_no_dsp_32_u' of component 'inverse_divisor_ap_uitodp_3_no_dsp_32' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ufYi.vhd:49]
INFO: [Synth 8-638] synthesizing module 'inverse_divisor_ap_uitodp_3_no_dsp_32' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_uitodp_3_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_uitodp_3_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_ap_uitodp_3_no_dsp_32' (37#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/ip/inverse_divisor_ap_uitodp_3_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor_ufYi' (38#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor_ufYi.vhd:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln849_1_fu_425_p3_reg' and it is trimmed from '64' to '63' bits. [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:730]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln849_fu_404_p3_reg' and it is trimmed from '64' to '63' bits. [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'inverse_divisor' (39#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ipshared/5ab7/hdl/vhdl/inverse_divisor.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MICRO_inverse_divisor_0_0' (40#1) [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ip/MICRO_inverse_divisor_0_0/synth/MICRO_inverse_divisor_0_0.vhd:81]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized82 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized82 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized82 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[10]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[9]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[8]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized8 has unconnected port B[63]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[62]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[61]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[60]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[59]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[58]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[57]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[56]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[55]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[54]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[53]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[52]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[51]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[50]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[49]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[48]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[47]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[46]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[45]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[44]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[43]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[42]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[41]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[40]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[39]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[38]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[37]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[36]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[35]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[34]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[33]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[32]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[31]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 994.516 ; gain = 362.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 994.516 ; gain = 362.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 994.516 ; gain = 362.594
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ip/MICRO_inverse_divisor_0_0/constraints/inverse_divisor_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Alireza/kos/micro.srcs/sources_1/bd/MICRO/ip/MICRO_inverse_divisor_0_0/constraints/inverse_divisor_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Alireza/kos/micro.runs/MICRO_inverse_divisor_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Alireza/kos/micro.runs/MICRO_inverse_divisor_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1082.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1095.648 ; gain = 13.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1095.648 ; gain = 463.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1095.648 ; gain = 463.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Alireza/kos/micro.runs/MICRO_inverse_divisor_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1095.648 ; gain = 463.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'inverse_divisor_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'inverse_divisor_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'inverse_divisor_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'inverse_divisor_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1095.648 ; gain = 463.727
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'U0/inverse_divisor_ddEe_U1/inverse_divisor_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'U0/inverse_divisor_ufYi_U3/inverse_divisor_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ufYi_U3/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_ufYi_U3/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_deOg_U2/din0_buf1_reg[51] )
INFO: [Synth 8-3886] merging instance 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/inverse_divisor_deOg_U2/inverse_divisor_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\inverse_divisor_deOg_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\inverse_divisor_ddEe_U1/din1_buf1_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (inverse_divisor_CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module inverse_divisor.
WARNING: [Synth 8-3332] Sequential element (inverse_divisor_CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module inverse_divisor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1095.648 ; gain = 463.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/i_13/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_13/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_13/i_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1117.402 ; gain = 485.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1139.535 ; gain = 507.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1163.434 ; gain = 531.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1166.480 ; gain = 534.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1166.480 ; gain = 534.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1166.480 ; gain = 534.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1166.480 ; gain = 534.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1170.070 ; gain = 538.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1170.070 ; gain = 538.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    36|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     1|
|8     |DSP48E1_6  |     1|
|9     |DSP48E1_7  |     1|
|10    |DSP48E1_8  |     1|
|11    |DSP48E1_9  |     1|
|12    |LUT1       |    98|
|13    |LUT2       |   271|
|14    |LUT3       |  2978|
|15    |LUT4       |   233|
|16    |LUT5       |   148|
|17    |LUT6       |   468|
|18    |MUXCY      |  3190|
|19    |MUXF7      |    13|
|20    |MUXF8      |     2|
|21    |RAMB18E1_2 |     1|
|22    |RAMB18E1_3 |     1|
|23    |SRL16E     |    30|
|24    |SRLC32E    |    37|
|25    |XORCY      |  3142|
|26    |FDRE       |  4095|
|27    |FDSE       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1170.070 ; gain = 538.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 354 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1170.070 ; gain = 437.016
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1170.070 ; gain = 538.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1196.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 842 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 842 instances

INFO: [Common 17-83] Releasing license: Synthesis
232 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 1196.848 ; gain = 805.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1196.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alireza/kos/micro.runs/MICRO_inverse_divisor_0_0_synth_1/MICRO_inverse_divisor_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MICRO_inverse_divisor_0_0, cache-ID = 55beb181b66e01d3
INFO: [Coretcl 2-1174] Renamed 357 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1196.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alireza/kos/micro.runs/MICRO_inverse_divisor_0_0_synth_1/MICRO_inverse_divisor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MICRO_inverse_divisor_0_0_utilization_synth.rpt -pb MICRO_inverse_divisor_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 23:17:36 2025...
