# DataCacheSim_C
High-performance cache simulator implementing set-associative architecture with LRU replacement. Features configurable parameters, write-through policy, and no-write-allocate. Includes complete LRU implementation with counter-based tracking, accurate memory reference counting, and comprehensive performance analysis tools.
