{"data": [{"name": "Exploring serial vertical interconnects for 3D ICs.", "category": "3"}, {"name": "Application-aware prioritization mechanisms for on-chip networks.", "category": "6"}, {"name": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "category": "0"}, {"name": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "category": "4"}, {"name": "The Power of Priority - NoC Based Distributed Cache Coherency", "category": "5"}, {"name": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "category": "2"}, {"name": "Express Cube Topologies for on-Chip Interconnects.", "category": "3"}, {"name": "A low latency router supporting adaptivity for on-chip interconnects.", "category": "6"}, {"name": "Approaching Ideal NoC Latency with Pre-Configured Routes", "category": "3"}, {"name": "A Delay Model and Speculative Architecture for Pipelined Routers.", "category": "0"}, {"name": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "category": "6"}, {"name": "Networks on Chips - A New SoC Paradigm.", "category": "1"}, {"name": "Preemptive virtual clock - a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "category": "6"}, {"name": "Network-on-Chip Architectures for Neural Networks", "category": "5"}, {"name": "Firefly - illuminating future network-on-chip with nanophotonics.", "category": "5"}, {"name": "FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.", "category": "3"}, {"name": "A case for bufferless routing in on-chip networks.", "category": "2"}, {"name": "Rotary router - an efficient architecture for CMP interconnection networks.", "category": "6"}, {"name": "DyAD - smart routing for networks-on-chip.", "category": "1"}, {"name": "GARNET - A detailed on-chip network model inside a full-system simulator.", "category": "3"}, {"name": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "category": "6"}, {"name": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "category": "1"}, {"name": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "category": "4"}, {"name": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "category": "5"}, {"name": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "category": "2"}, {"name": "Applying CDMA Technique to Network-on-Chip.", "category": "2"}, {"name": "A fully-asynchronous low-power framework for GALS NoC integration.", "category": "6"}, {"name": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "category": "2"}, {"name": "BIST for Network-on-Chip Interconnect Infrastructures.", "category": "3"}, {"name": "Using the inter- and intra-switch regularity in NoC switch testing.", "category": "4"}, {"name": "A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks.", "category": "5"}, {"name": "Route Packets, Not Wires - On-Chip Interconnection Networks.", "category": "3"}, {"name": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "category": "2"}, {"name": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "category": "3"}, {"name": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "category": "2"}, {"name": "MIRA - A Multi-layered On-Chip Interconnect Router Architecture.", "category": "6"}, {"name": "Connection-centric network for spiking neural networks", "category": "0"}, {"name": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "category": "5"}, {"name": "Application-specific network-on-chip architecture customization via long-range link insertion.", "category": "0"}, {"name": "An Analytical Approach for Network-on-Chip Performance Analysis.", "category": "4"}, {"name": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "category": "4"}, {"name": "A communication characterisation of Splash-2 and Parsec.", "category": "1"}, {"name": "SCARAB - a single cycle adaptive routing and bufferless network.", "category": "5"}, {"name": "Low-cost router microarchitecture for on-chip networks.", "category": "0"}, {"name": "Evaluating Bufferless Flow Control for On-chip Networks", "category": "4"}, {"name": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "category": "3"}, {"name": "On-Chip Interconnection Architecture of the Tile Processor.", "category": "4"}, {"name": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "category": "4"}, {"name": "Run-time power gating of on-chip routers using look-ahead routing.", "category": "3"}, {"name": "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS.", "category": "5"}, {"name": "Low-Latency Virtual-Channel Routers for On-Chip Networks.", "category": "5"}, {"name": "A Statistical Traffic Model for On-Chip Interconnection Networks.", "category": "3"}, {"name": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "category": "2"}, {"name": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "category": "3"}, {"name": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "category": "0"}, {"name": "Access Regulation to Hot-Modules in Wormhole NoCs", "category": "5"}], "links": [{"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "target": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "value": ""}, {"source": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "Express Cube Topologies for on-Chip Interconnects.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "Express Cube Topologies for on-Chip Interconnects.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A Delay Model and Speculative Architecture for Pipelined Routers.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "A Delay Model and Speculative Architecture for Pipelined Routers.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Preemptive virtual clock - a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "value": ""}, {"source": "Firefly - illuminating future network-on-chip with nanophotonics.", "target": "FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "Rotary router - an efficient architecture for CMP interconnection networks.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Rotary router - an efficient architecture for CMP interconnection networks.", "target": "DyAD - smart routing for networks-on-chip.", "value": ""}, {"source": "Rotary router - an efficient architecture for CMP interconnection networks.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "DyAD - smart routing for networks-on-chip.", "target": "GARNET - A detailed on-chip network model inside a full-system simulator.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Virtual Circuit Tree Multicasting - A Case for On-Chip Hardware Multicast Support.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "Applying CDMA Technique to Network-on-Chip.", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Applying CDMA Technique to Network-on-Chip.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A fully-asynchronous low-power framework for GALS NoC integration.", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A fully-asynchronous low-power framework for GALS NoC integration.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "BIST for Network-on-Chip Interconnect Infrastructures.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "Using the inter- and intra-switch regularity in NoC switch testing.", "value": ""}, {"source": "BIST for Network-on-Chip Interconnect Infrastructures.", "target": "Using the inter- and intra-switch regularity in NoC switch testing.", "value": ""}, {"source": "A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks.", "target": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "value": ""}, {"source": "Route Packets, Not Wires - On-Chip Interconnection Networks.", "target": "Networks on Chips - A New SoC Paradigm.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "value": ""}, {"source": "GARNET - A detailed on-chip network model inside a full-system simulator.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors.", "target": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "MIRA - A Multi-layered On-Chip Interconnect Router Architecture.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Application-specific network-on-chip architecture customization via long-range link insertion.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "target": "Application-specific network-on-chip architecture customization via long-range link insertion.", "value": ""}, {"source": "SUNMAP - a tool for automatic topology selection and generation for NoCs.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Application-specific network-on-chip architecture customization via long-range link insertion.", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "An Analytical Approach for Network-on-Chip Performance Analysis.", "value": ""}, {"source": "Networks on Chips - A New SoC Paradigm.", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "An Analytical Approach for Network-on-Chip Performance Analysis.", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "SCARAB - a single cycle adaptive routing and bufferless network.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A case for bufferless routing in on-chip networks.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "A case for bufferless routing in on-chip networks.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "On-Chip Interconnection Architecture of the Tile Processor.", "target": "Packetized On-Chip Interconnect Communication Analysis for MPSoC.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "target": "Run-time power gating of on-chip routers using look-ahead routing.", "value": ""}, {"source": "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS.", "target": "Low-Latency Virtual-Channel Routers for On-Chip Networks.", "value": ""}, {"source": "A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS.", "target": "A Statistical Traffic Model for On-Chip Interconnection Networks.", "value": ""}, {"source": "Low-Latency Virtual-Channel Routers for On-Chip Networks.", "target": "A Statistical Traffic Model for On-Chip Interconnection Networks.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "The aethereal network on chip after ten years - goals, evolution, lessons, and future.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "On-Chip Interconnection Architecture of the Tile Processor.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "On-Chip Interconnection Architecture of the Tile Processor.", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}]}