// Seed: 479800613
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input wire id_4,
    output wor id_5,
    output wand id_6
);
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wand id_5
);
  logic id_7;
  assign id_1 = 1'b0;
  assign id_1 = id_5 - id_0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_2,
      id_5,
      id_3,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    output wor id_8,
    input wand id_9
    , id_14,
    input supply1 id_10,
    output tri0 id_11,
    output supply0 id_12
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_11,
      id_11,
      id_9,
      id_11,
      id_12
  );
endmodule
