$date
Thursday, 15 April 2021 8:34:26 PM
$end
$version
Quokka VCD Generator
$end
$timescale
1s
$end
$scope module TOP $end
$scope module Control $end
$var wire 1 TOP_Control_Clock TOP_Control_Clock $end
$upscope
$end
$scope module Inputs $end
$var wire 1 TOP_Inputs_WE TOP_Inputs_WE $end
$var wire 2 TOP_Inputs_WriteAddr TOP_Inputs_WriteAddr[1:0] $end
$var wire 8 TOP_Inputs_WriteData TOP_Inputs_WriteData[7:0] $end
$var wire 2 TOP_Inputs_ReadAddr TOP_Inputs_ReadAddr[1:0] $end
$var wire 8 TOP_Inputs_OpData TOP_Inputs_OpData[7:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 8 TOP_Outputs_MemLhsRhs TOP_Outputs_MemLhsRhs[7:0] $end
$var wire 8 TOP_Outputs_MathMemLhs TOP_Outputs_MathMemLhs[7:0] $end
$var wire 8 TOP_Outputs_MathMemRhs TOP_Outputs_MathMemRhs[7:0] $end
$var wire 8 TOP_Outputs_LogicMemLhs TOP_Outputs_LogicMemLhs[7:0] $end
$var wire 8 TOP_Outputs_LogicMemRhs TOP_Outputs_LogicMemRhs[7:0] $end
$var wire 1 TOP_Outputs_CmpMemLhs TOP_Outputs_CmpMemLhs $end
$var wire 1 TOP_Outputs_CmpMemRhs TOP_Outputs_CmpMemRhs $end
$upscope
$end
$scope module Internals $end
$upscope
$end
$scope module State $end
$upscope
$end
$scope module NextState $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$enddefinitions
$end
#0
1TOP_Control_Clock
0TOP_Inputs_WE
b00 TOP_Inputs_WriteAddr
b00000000 TOP_Inputs_WriteData
b00 TOP_Inputs_ReadAddr
b00000000 TOP_Inputs_OpData
b00000000 TOP_Outputs_MemLhsRhs
b00000000 TOP_Outputs_MathMemLhs
b00000000 TOP_Outputs_MathMemRhs
b00000000 TOP_Outputs_LogicMemLhs
b00000000 TOP_Outputs_LogicMemRhs
0TOP_Outputs_CmpMemLhs
0TOP_Outputs_CmpMemRhs
#1
1TOP_Inputs_WE
b01100110 TOP_Inputs_WriteData
#1000
0TOP_Control_Clock
#2000
1TOP_Control_Clock
b01100110 TOP_Outputs_MemLhsRhs
b01100110 TOP_Outputs_MathMemLhs
b01100110 TOP_Outputs_MathMemRhs
b01100110 TOP_Outputs_LogicMemLhs
1TOP_Outputs_CmpMemLhs
#2001
b00000000000000000000000000000001 TOP_Inputs_WriteAddr
b10101010 TOP_Inputs_WriteData
#3000
0TOP_Control_Clock
#4000
1TOP_Control_Clock
b00010000 TOP_Outputs_MemLhsRhs
#4001
b00000000000000000000000000000010 TOP_Inputs_WriteAddr
b01010101 TOP_Inputs_WriteData
#5000
0TOP_Control_Clock
#6000
1TOP_Control_Clock
#6001
b00000000000000000000000000000011 TOP_Inputs_WriteAddr
b11111111 TOP_Inputs_WriteData
#7000
0TOP_Control_Clock
#8000
1TOP_Control_Clock
#8001
0TOP_Inputs_WE
b00 TOP_Inputs_WriteAddr
b00000000 TOP_Inputs_WriteData
b00000000000000000000000000000010 TOP_Inputs_ReadAddr
b11110000 TOP_Inputs_OpData
b11111111 TOP_Outputs_MemLhsRhs
b01100101 TOP_Outputs_MathMemLhs
b01000101 TOP_Outputs_MathMemRhs
b11110101 TOP_Outputs_LogicMemLhs
b01010000 TOP_Outputs_LogicMemRhs
0TOP_Outputs_CmpMemLhs
1TOP_Outputs_CmpMemRhs
#9000
0TOP_Control_Clock
#10000
1TOP_Control_Clock
#10001
b00000000000000000000000000000000 TOP_Inputs_ReadAddr
b01010000 TOP_Inputs_OpData
b00010000 TOP_Outputs_MemLhsRhs
b00010110 TOP_Outputs_MathMemLhs
b10110110 TOP_Outputs_MathMemRhs
b01110110 TOP_Outputs_LogicMemLhs
b01000000 TOP_Outputs_LogicMemRhs
1TOP_Outputs_CmpMemLhs
0TOP_Outputs_CmpMemRhs
#11000
0TOP_Control_Clock
#12000
1TOP_Control_Clock
