;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 20, 9
	JMN -404, 710
	MOV <104, <-120
	ADD #240, @371
	SPL 200, 94
	SUB 20, 9
	CMP @124, 106
	ADD #240, @371
	ADD #240, @371
	SPL 300, 90
	SUB -207, <-120
	CMP -401, 710
	CMP -401, 710
	ADD -10, -6
	JMP 1, 420
	SLT <-10, @12
	SPL <127, 100
	JMN 0, @0
	SUB -207, <-120
	SLT <-10, @12
	SLT <-10, @12
	ADD <100, 61
	ADD <100, 61
	CMP 210, 0
	JMP 300, #742
	SUB @124, <106
	SUB @0, @2
	SPL 0, <-2
	ADD 130, 9
	SUB #12, @0
	SPL 0, <-2
	MOV -300, @742
	ADD #240, @371
	CMP -7, <-120
	MOV 300, @742
	SPL 0, <-2
	SUB 1, <-1
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	MOV -4, <-20
	MOV -1, <-20
	MOV -4, <-20
	CMP -401, 710
	MOV -1, <-20
	MOV -4, <-20
	SLT <-10, @12
	ADD #240, @371
	MOV <104, <-120
	MOV <104, <-120
