From 1632a9c3b9572c635d6c007c37481b4b9c744ee3 Mon Sep 17 00:00:00 2001
From: Huang Jiachai <hjc@rock-chips.com>
Date: Thu, 3 Dec 2015 14:41:48 +0800
Subject: [PATCH] dtsi: screen-timing: move lcd screen timing config to
 include/dt-bindings/display

Change-Id: I7fedb340387a5e70f6e842fec12426d77687ff6a
Signed-off-by: Huang Jiachai <hjc@rock-chips.com>
---
 arch/arm/boot/dts/lcd-86v-rgb1024x600.dtsi    |  31 ---
 arch/arm/boot/dts/lcd-F402.dtsi               | 125 -----------
 arch/arm/boot/dts/lcd-LP097Qx1.dtsi           |  31 ---
 arch/arm/boot/dts/lcd-b080xan03.0-mipi.dtsi   |  84 -------
 arch/arm/boot/dts/lcd-b101ew05.dtsi           |  67 ------
 arch/arm/boot/dts/lcd-box.dtsi                | 100 ---------
 arch/arm/boot/dts/lcd-ld089wu1-mipi.dtsi      | 140 ------------
 arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi   | 130 -----------
 .../boot/dts/lcd-rk3128-86v-LVDS1024x600.dtsi |  35 ---
 arch/arm/boot/dts/lcd-td043mgeal.dtsi         |  31 ---
 arch/arm/boot/dts/lcd-tv080wum-mipi.dtsi      | 140 ------------
 arch/arm/boot/dts/lcd-vga.dtsi                |  75 -------
 arch/arm/boot/dts/lcd-wqxga-mipi.dtsi         | 206 ------------------
 arch/arm/boot/dts/lcd-y81349.dtsi             |  31 ---
 .../screen-timing/lcd-86v-rgb1024x600.dtsi    |  29 +++
 .../display/screen-timing/lcd-F402.dtsi       | 123 +++++++++++
 .../display/screen-timing/lcd-LP097Qx1.dtsi   |  29 +++
 .../screen-timing/lcd-b080xan03.0-mipi.dtsi   |  82 +++++++
 .../display/screen-timing/lcd-b101ew05.dtsi   |  65 ++++++
 .../display/screen-timing/lcd-box.dtsi        |  98 +++++++++
 .../screen-timing/lcd-ld089wu1-mipi.dtsi      | 138 ++++++++++++
 .../screen-timing/lcd-lq070m1sx01-mipi.dtsi   | 128 +++++++++++
 .../lcd-rk3128-86v-LVDS1024x600.dtsi          |  33 +++
 .../display/screen-timing/lcd-td043mgeal.dtsi |  29 +++
 .../screen-timing/lcd-tv080wum-mipi.dtsi      | 138 ++++++++++++
 .../display/screen-timing/lcd-vga.dtsi        |  73 +++++++
 .../display/screen-timing/lcd-wqxga-mipi.dtsi | 204 +++++++++++++++++
 .../display/screen-timing/lcd-y81349.dtsi     |  29 +++
 28 files changed, 1198 insertions(+), 1226 deletions(-)
 delete mode 100755 arch/arm/boot/dts/lcd-86v-rgb1024x600.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-F402.dtsi
 delete mode 100644 arch/arm/boot/dts/lcd-LP097Qx1.dtsi
 delete mode 100644 arch/arm/boot/dts/lcd-b080xan03.0-mipi.dtsi
 delete mode 100644 arch/arm/boot/dts/lcd-b101ew05.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-box.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-ld089wu1-mipi.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-rk3128-86v-LVDS1024x600.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-td043mgeal.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-tv080wum-mipi.dtsi
 delete mode 100644 arch/arm/boot/dts/lcd-vga.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-wqxga-mipi.dtsi
 delete mode 100755 arch/arm/boot/dts/lcd-y81349.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-86v-rgb1024x600.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-F402.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-LP097Qx1.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-b080xan03.0-mipi.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-b101ew05.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-box.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-ld089wu1-mipi.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-lq070m1sx01-mipi.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-rk3128-86v-LVDS1024x600.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-td043mgeal.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-tv080wum-mipi.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-vga.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-wqxga-mipi.dtsi
 create mode 100644 include/dt-bindings/display/screen-timing/lcd-y81349.dtsi

diff --git a/arch/arm/boot/dts/lcd-86v-rgb1024x600.dtsi b/arch/arm/boot/dts/lcd-86v-rgb1024x600.dtsi
deleted file mode 100755
index 0a6f7e0d233c..000000000000
--- a/arch/arm/boot/dts/lcd-86v-rgb1024x600.dtsi
+++ /dev/null
@@ -1,31 +0,0 @@
-/*
- * RockChip. LCD_RGB1024x600 FOR 86V
- *
- */
-
-/ {
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        timing0: timing0 {
-				screen-type = <SCREEN_RGB>;
-				out-face    = <OUT_P666>;
-				clock-frequency = <60000000>;
-				hactive = <1024>;
-				vactive = <600>;
-				hback-porch = <100>;
-				hfront-porch = <120>;
-				vback-porch = <10>;
-				vfront-porch = <15>;
-				hsync-len = <100>;
-				vsync-len = <10>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/arch/arm/boot/dts/lcd-F402.dtsi b/arch/arm/boot/dts/lcd-F402.dtsi
deleted file mode 100755
index 3862b056ba1c..000000000000
--- a/arch/arm/boot/dts/lcd-F402.dtsi
+++ /dev/null
@@ -1,125 +0,0 @@
-/*
- * RockChip. DisplayPort screen LP097QX1
- *
- */
-
-/ {
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        timing0: timing0 {
-				screen-type = <SCREEN_EDP>;
-				out-face    = <OUT_P666>;
-				clock-frequency = <205000000>;
-				hactive = <1536>;
-				vactive = <2048>;
-				hback-porch = <48>;
-				hfront-porch = <12>;
-				vback-porch = <8>;
-				vfront-porch = <8>;
-				hsync-len = <16>;
-				vsync-len = <4>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <1>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-				dsp-lut = <0x00000000 0x00010101 0x00020202 0x00030303 0x00040404 0x00050505 0x00060606 0x00070707 0x00080808 0x00090909 
-						0x000a0a0a 0x000b0b0b 0x000c0c0c 0x000d0d0d 0x000e0e0e 0x000f0f0f 0x00101010 0x00111111 0x00121212 0x00131313 
-						0x00141414 0x00151515 0x00161616 0x00171717 0x00181818 0x00191919 0x001a1a1a 0x001b1b1b 0x001c1c1c 0x001d1d1d 
-						0x001e1e1e 0x001f1f1f 0x00202020 0x00212121 0x00222222 0x00232323 0x00242424 0x00252525 0x00262626 0x00272727 
-						0x00282828 0x00292929 0x002a2a2a 0x002b2b2b 0x002c2c2c 0x002d2d2d 0x002e2e2e 0x002f2f2f 0x00303030 0x00313131 
-						0x00323232 0x00333333 0x00343434 0x00353535 0x00363636 0x00373737 0x00383838 0x00393939 0x003a3a3a 0x003b3b3b 
-						0x003c3c3c 0x003d3d3d 0x003e3e3e 0x003f3f3f 0x00404040 0x00414141 0x00424242 0x00434343 0x00444444 0x00454545 
-						0x00464646 0x00474747 0x00484848 0x00494949 0x004a4a4a 0x004b4b4b 0x004c4c4c 0x004d4d4d 0x004e4e4e 0x004f4f4f 
-						0x00505050 0x00515151 0x00525252 0x00535353 0x00545454 0x00555555 0x00565656 0x00575757 0x00585858 0x00595959 
-						0x005a5a5a 0x005b5b5b 0x005c5c5c 0x005d5d5d 0x005e5e5e 0x005f5f5f 0x00606060 0x00616161 0x00626262 0x00636363 
-						0x00646464 0x00656565 0x00666666 0x00676767 0x00686868 0x00696969 0x006a6a6a 0x006b6b6b 0x006c6c6c 0x006d6d6d 
-						0x006e6e6e 0x006f6f6f 0x00707070 0x00717171 0x00727272 0x00737373 0x00747474 0x00757575 0x00767676 0x00777777 
-						0x00787878 0x00797979 0x007a7a7a 0x007b7b7b 0x007c7c7c 0x007d7d7d 0x007e7e7e 0x007f7f7f 0x00808080 0x00818181 
-						0x00828282 0x00838383 0x00848484 0x00858585 0x00868686 0x00878787 0x00888888 0x00898989 0x008a8a8a 0x008b8b8b 
-						0x008c8c8c 0x008d8d8d 0x008e8e8e 0x008f8f8f 0x00909090 0x00919191 0x00929292 0x00939393 0x00949494 0x00959595 
-						0x00969696 0x00979797 0x00989898 0x00999999 0x009a9a9a 0x009b9b9b 0x009c9c9c 0x009d9d9d 0x009e9e9e 0x009f9f9f 
-						0x00a0a0a0 0x00a1a1a1 0x00a2a2a2 0x00a3a3a3 0x00a4a4a4 0x00a5a5a5 0x00a6a6a6 0x00a7a7a7 0x00a8a8a8 0x00a9a9a9 
-						0x00aaaaaa 0x00ababab 0x00acacac 0x00adadad 0x00aeaeae 0x00afafaf 0x00b0b0b0 0x00b1b1b1 0x00b2b2b2 0x00b3b3b3 
-						0x00b4b4b4 0x00b5b5b5 0x00b6b6b6 0x00b7b7b7 0x00b8b8b8 0x00b9b9b9 0x00bababa 0x00bbbbbb 0x00bcbcbc 0x00bdbdbd 
-						0x00bebebe 0x00bfbfbf 0x00c0c0c0 0x00c1c1c1 0x00c2c2c2 0x00c3c3c3 0x00c4c4c4 0x00c5c5c5 0x00c6c6c6 0x00c7c7c7 
-						0x00c8c8c8 0x00c9c9c9 0x00cacaca 0x00cbcbcb 0x00cccccc 0x00cdcdcd 0x00cecece 0x00cfcfcf 0x00d0d0d0 0x00d1d1d1 
-						0x00d2d2d2 0x00d3d3d3 0x00d4d4d4 0x00d5d5d5 0x00d6d6d6 0x00d7d7d7 0x00d8d8d8 0x00d9d9d9 0x00dadada 0x00dbdbdb 
-						0x00dcdcdc 0x00dddddd 0x00dedede 0x00dfdfdf 0x00e0e0e0 0x00e1e1e1 0x00e2e2e2 0x00e3e3e3 0x00e4e4e4 0x00e5e5e5 
-						0x00e6e6e6 0x00e7e7e7 0x00e8e8e8 0x00e9e9e9 0x00eaeaea 0x00ebebeb 0x00ececec 0x00ededed 0x00eeeeee 0x00efefef 
-						0x00f0f0f0 0x00f1f1f1 0x00f2f2f2 0x00f3f3f3 0x00f4f4f4 0x00f5f5f5 0x00f6f6f6 0x00f7f7f7 0x00f8f8f8 0x00f9f9f9 
-						0x00fafafa 0x00fbfbfb 0x00fcfcfc 0x00fdfdfd 0x00fefefe 0x00ffffff>; 
-				cabc-lut = <
-					/*gamma = 2.2*/
-						0x00000383 0x00000392 0x000003a2 0x000003b2 0x000003c2 0x000003d2 0x000003e2 0x000003f3
-						0x00000403 0x00000414 0x00000425 0x00000436 0x00000447 0x00000458 0x0000046a 0x0000047b
-						0x0000048d 0x0000049f 0x000004b1 0x000004c3 0x000004d5 0x000004e8 0x000004fa 0x0000050d
-						0x00000520 0x00000533 0x00000546 0x0000055a 0x0000056d 0x00000581 0x00000595 0x000005a9
-						0x000005bd 0x000005d1 0x000005e5 0x000005fa 0x0000060f 0x00000624 0x00000639 0x0000064e
-						0x00000663 0x00000679 0x0000068e 0x000006a4 0x000006ba 0x000006d0 0x000006e6 0x000006fd
-						0x00000713 0x0000072a 0x00000741 0x00000758 0x0000076f 0x00000786 0x0000079e 0x000007b6
-						0x000007cd 0x000007e5 0x000007fd 0x00000816 0x0000082e 0x00000847 0x0000085f 0x00000878
-						0x00000891 0x000008ab 0x000008c4 0x000008de 0x000008f7 0x00000911 0x0000092b 0x00000945
-						0x00000960 0x0000097a 0x00000995 0x000009af 0x000009ca 0x000009e6 0x00000a01 0x00000a1c
-						0x00000a38 0x00000a54 0x00000a6f 0x00000a8c 0x00000aa8 0x00000ac4 0x00000ae1 0x00000afd
-						0x00000b1a 0x00000b37 0x00000b54 0x00000b72 0x00000b8f 0x00000bad 0x00000bcb 0x00000be9
-						0x00000c07 0x00000c25 0x00000c44 0x00000c62 0x00000c81 0x00000ca0 0x00000cbf 0x00000cdf
-						0x00000cfe 0x00000d1e 0x00000d3e 0x00000d5d 0x00000d7e 0x00000d9e 0x00000dbe 0x00000ddf
-						0x00000e00 0x00000e21 0x00000e42 0x00000e63 0x00000e84 0x00000ea6 0x00000ec8 0x00000eea
-						0x00000f0c 0x00000f2e 0x00000f50 0x00000f73 0x00000f96 0x00000fb9 0x00000fdc 0x00000fff
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-						0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
-				cabc-gamma-base = <
-					/*gamma = 2.2*/
-					0x00010000 0x0000fdd0 0x0000fba8 0x0000f986 0x0000f76a 0x0000f556 0x0000f347 0x0000f140
-					0x0000ef3e 0x0000ed43 0x0000eb4e 0x0000e95e 0x0000e775 0x0000e592 0x0000e3b4 0x0000e1dc
-					0x0000e009 0x0000de3c 0x0000dc74 0x0000dab2 0x0000d8f4 0x0000d73c 0x0000d589 0x0000d3db
-					0x0000d232 0x0000d08d 0x0000ceee 0x0000cd53 0x0000cbbc 0x0000ca2b 0x0000c89d 0x0000c714
-					0x0000c590 0x0000c410 0x0000c294 0x0000c11c 0x0000bfa8 0x0000be39 0x0000bccd 0x0000bb65
-					0x0000ba01 0x0000b8a1 0x0000b745 0x0000b5ed 0x0000b498 0x0000b347 0x0000b1f9 0x0000b0af
-					0x0000af68 0x0000ae25 0x0000ace5 0x0000aba8 0x0000aa6f 0x0000a939 0x0000a806 0x0000a6d7
-					0x0000a5aa 0x0000a480 0x0000a35a 0x0000a236 0x0000a116 0x00009ff8 0x00009edd 0x00009dc5
-					0x00009cb0 0x00009b9e 0x00009a8e 0x00009981 0x00009877 0x0000976f 0x0000966a 0x00009567
-					0x00009467 0x0000936a 0x0000926f 0x00009176 0x00009080 0x00008f8c 0x00008e9a 0x00008dab
-					0x00008cbe 0x00008bd3 0x00008aea 0x00008a04 0x00008920 0x0000883e 0x0000875e 0x00008680
-					0x000085a4 0x000084ca 0x000083f3 0x0000831d 0x00008249 0x00008177 0x000080a7 0x00007fd9
-					0x00007f0d 0x00007e42 0x00007d7a 0x00007cb3 0x00007bee 0x00007b2b 0x00007a6a 0x000079aa
-					0x000078ec 0x0000782f 0x00007775 0x000076bc 0x00007604 0x0000754f 0x0000749a 0x000073e8
-					0x00007337 0x00007287 0x000071d9 0x0000712c 0x00007081 0x00006fd8 0x00006f30 0x00006e89
-					0x00006de4 0x00006d40 0x00006c9d 0x00006bfc 0x00006b5c 0x00006abe 0x00006a21 0x00006985
-					0x000068ea 0x00006851 0x000067b9 0x00006722 0x0000668d 0x000065f9 0x00006566 0x000064d4
-					0x00006443 0x000063b4 0x00006325 0x00006298 0x0000620c 0x00006181 0x000060f8 0x0000606f
-					0x00005fe7 0x00005f61 0x00005edb 0x00005e57 0x00005dd4 0x00005d51 0x00005cd0 0x00005c50
-					0x00005bd1 0x00005b52 0x00005ad5 0x00005a59 0x000059de 0x00005963 0x000058ea 0x00005871
-					0x000057fa 0x00005783 0x0000570d 0x00005699 0x00005625 0x000055b2 0x0000553f 0x000054ce
-					0x0000545d 0x000053ee 0x0000537f 0x00005311 0x000052a4 0x00005238 0x000051cc 0x00005161
-					0x000050f7 0x0000508e 0x00005026 0x00004fbe 0x00004f57 0x00004ef1 0x00004e8c 0x00004e27
-					0x00004dc3 0x00004d60 0x00004cfe 0x00004c9c 0x00004c3b 0x00004bdb 0x00004b7b 0x00004b1c
-					0x00004abe 0x00004a60 0x00004a03 0x000049a7 0x0000494b 0x000048f0 0x00004896 0x0000483c
-					0x000047e3 0x0000478a 0x00004733 0x000046db 0x00004685 0x0000462f 0x000045d9 0x00004584
-					0x00004530 0x000044dc 0x00004489 0x00004437 0x000043e5 0x00004393 0x00004342 0x000042f2
-					0x000042a2 0x00004253 0x00004204 0x000041b6 0x00004169 0x0000411b 0x000040cf 0x00004083
-					0x00004037 0x00003fec 0x00003fa1 0x00003f57 0x00003f0e 0x00003ec5 0x00003e7c 0x00003e34
-					0x00003dec 0x00003da5 0x00003d5e 0x00003d18 0x00003cd2 0x00003c8c 0x00003c48 0x00003c03
-					0x00003bbf 0x00003b7b 0x00003b38 0x00003af5 0x00003ab3 0x00003a71 0x00003a30 0x000039ef
-					0x000039ae 0x0000396e 0x0000392e 0x000038ee 0x000038af 0x00003871 0x00003832 0x000037f5>;
-					};
-			};
-};
diff --git a/arch/arm/boot/dts/lcd-LP097Qx1.dtsi b/arch/arm/boot/dts/lcd-LP097Qx1.dtsi
deleted file mode 100644
index 33626cee3d66..000000000000
--- a/arch/arm/boot/dts/lcd-LP097Qx1.dtsi
+++ /dev/null
@@ -1,31 +0,0 @@
-/*
- * RockChip. DisplayPort screen LP097QX1
- *
- */
-
-/ {
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        timing0: timing0 {
-				screen-type = <SCREEN_EDP>;
-				out-face    = <OUT_P666>;
-				clock-frequency = <205000000>;
-				hactive = <2048>;
-				vactive = <1536>;
-				hback-porch = <5>;
-				hfront-porch = <150>;
-				vback-porch = <9>;
-				vfront-porch = <3>;
-				hsync-len = <5>;
-				vsync-len = <1>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <1>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/arch/arm/boot/dts/lcd-b080xan03.0-mipi.dtsi b/arch/arm/boot/dts/lcd-b080xan03.0-mipi.dtsi
deleted file mode 100644
index 4cc8c09f44b7..000000000000
--- a/arch/arm/boot/dts/lcd-b080xan03.0-mipi.dtsi
+++ /dev/null
@@ -1,84 +0,0 @@
-/*
- * Copyright (C) 2014 ROCKCHIP, Inc.
- * Licensed under GPLv2 or later.
- * arch/arm/boot/dts/lcd-b080xan03.0-mipi.dtsi
- * author: chenyf@rock-chips.com
- * create date: 2014-09-11
- * lcd model: b080xan03.0
- * resolution: 768 X 1024
- * mipi channel: single
- */
-
-/ {
-		/* about mipi */
-		disp_mipi_init: mipi_dsi_init{
-					compatible = "rockchip,mipi_dsi_init";
-					rockchip,screen_init	= <0>;
-					rockchip,dsi_lane		= <4>;
-					rockchip,dsi_hs_clk		= <528>;
-					rockchip,mipi_dsi_num	= <1>;
-		};
-		disp_mipi_power_ctr: mipi_power_ctr {
-					compatible = "rockchip,mipi_power_ctr";
-					mipi_lcd_rst:mipi_lcd_rst{
-							compatible = "rockchip,lcd_rst";
-							rockchip,gpios = <&gpio2 GPIO_C2 GPIO_ACTIVE_HIGH>;
-							rockchip,delay = <20>;
-					};
-				/*	mipi_lcd_en:mipi_lcd_en {
-							compatible = "rockchip,lcd_en";
-							rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
-							rockchip,delay = <100>;
-					};*/
-		};
-		disp_mipi_init_cmds: screen-on-cmds {
-					compatible = "rockchip,screen-on-cmds";
-					/*rockchip,cmd_debug = <1>;
-					rockchip,on-cmds1 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <HSDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0xb0 0x02>;
-							rockchip,cmd_delay = <0>;
-					};
-					*/
-		};
-
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        compatible = "rockchip,display-timings";
-                        timing0: timing0 {
-				screen-type = <SCREEN_MIPI>;
-				lvds-format = <LVDS_8BIT_2>;
-				out-face    = <OUT_P666>;
-				clock-frequency = <67000000>;
-				hactive = <768>;
-				vactive = <1024>;
-				hback-porch = <56>;
-				hfront-porch = <60>;
-				vback-porch = <30>;
-				vfront-porch = <36>;
-				hsync-len = <64>;
-				vsync-len = <14>;
-
-				/*
-				hactive = <1024>;
-				vactive = <768>;
-				hback-porch = <56>;
-				hfront-porch = <60>;
-				vback-porch = <30>;
-				vfront-porch = <36>;
-				hsync-len = <64>;
-				vsync-len = <14>;
-				*/
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/arch/arm/boot/dts/lcd-b101ew05.dtsi b/arch/arm/boot/dts/lcd-b101ew05.dtsi
deleted file mode 100644
index fc6385cedab7..000000000000
--- a/arch/arm/boot/dts/lcd-b101ew05.dtsi
+++ /dev/null
@@ -1,67 +0,0 @@
-/*
- * RockChip. LCD_B101ew05
- *
- */
-
-/ {
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        timing0: timing0 {
-				screen-type = <SCREEN_LVDS>;
-				lvds-format = <LVDS_8BIT_2>;
-				out-face    = <OUT_D888_P666>;
-				color-mode = <COLOR_RGB>;
-				clock-frequency = <71000000>;
-				hactive = <1280>;
-				vactive = <800>;
-				hback-porch = <100>;
-				hfront-porch = <18>;
-				vback-porch = <8>;
-				vfront-porch = <6>;
-				hsync-len = <10>;
-				vsync-len = <2>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-				cabc-lut = <
-					/*gamma = 2.0*/
-					 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-					 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-					 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000002
-					 0x00000002 0x00000002 0x00000002 0x00000002 0x00000003 0x00000003 0x00000003 0x00000003
-					 0x00000004 0x00000004 0x00000004 0x00000004 0x00000005 0x00000005 0x00000005 0x00000005
-					 0x00000006 0x00000006 0x00000006 0x00000007 0x00000007 0x00000007 0x00000008 0x00000008
-					 0x00000009 0x00000009 0x00000009 0x0000000a 0x0000000a 0x0000000b 0x0000000b 0x0000000b
-					 0x0000000c 0x0000000c 0x0000000d 0x0000000d 0x0000000e 0x0000000e 0x0000000f 0x0000000f
-					 0x00000010 0x00000010 0x00000011 0x00000011 0x00000012 0x00000012 0x00000013 0x00000013
-					 0x00000014 0x00000014 0x00000015 0x00000016 0x00000016 0x00000017 0x00000017 0x00000018
-					 0x00000019 0x00000019 0x0000001a 0x0000001b 0x0000001b 0x0000001c 0x0000001d 0x0000001d
-					 0x0000001e 0x0000001f 0x0000001f 0x00000020 0x00000021 0x00000021 0x00000022 0x00000023
-					 0x00000024 0x00000024 0x00000025 0x00000026 0x00000027 0x00000028 0x00000028 0x00000029
-					 0x0000002a 0x0000002b 0x0000002c 0x0000002c 0x0000002d 0x0000002e 0x0000002f 0x00000030
-					 0x00000031 0x00000032 0x00000032 0x00000033 0x00000034 0x00000035 0x00000036 0x00000037
-					 0x00000038 0x00000039 0x0000003a 0x0000003b 0x0000003c 0x0000003d 0x0000003e 0x0000003f
-					 0x00000040 0x00000041 0x00000042 0x00000043 0x00000044 0x00000045 0x00000046 0x00000047
-					 0x00000048 0x00000049 0x0000004a 0x0000004b 0x0000004c 0x0000004d 0x0000004f 0x00000050
-					 0x00000051 0x00000052 0x00000053 0x00000054 0x00000055 0x00000057 0x00000058 0x00000059
-					 0x0000005a 0x0000005b 0x0000005d 0x0000005e 0x0000005f 0x00000060 0x00000061 0x00000063
-					 0x00000064 0x00000065 0x00000066 0x00000068 0x00000069 0x0000006a 0x0000006c 0x0000006d
-					 0x0000006e 0x00000070 0x00000071 0x00000072 0x00000074 0x00000075 0x00000076 0x00000078
-					 0x00000079 0x0000007a 0x0000007c 0x0000007d 0x0000007f 0x00000080 0x00000081 0x00000083
-					 0x00000084 0x00000086 0x00000087 0x00000089 0x0000008a 0x0000008c 0x0000008d 0x0000008f
-					 0x00000090 0x00000092 0x00000093 0x00000095 0x00000096 0x00000098 0x00000099 0x0000009b
-					 0x0000009c 0x0000009e 0x000000a0 0x000000a1 0x000000a3 0x000000a4 0x000000a6 0x000000a8
-					 0x000000a9 0x000000ab 0x000000ac 0x000000ae 0x000000b0 0x000000b1 0x000000b3 0x000000b5
-					 0x000000b6 0x000000b8 0x000000ba 0x000000bc 0x000000bd 0x000000bf 0x000000c1 0x000000c3
-					 0x000000c4 0x000000c6 0x000000c8 0x000000ca 0x000000cb 0x000000cd 0x000000cf 0x000000d1
-					 0x000000d3 0x000000d4 0x000000d6 0x000000d8 0x000000da 0x000000dc 0x000000de 0x000000e0
-					 0x000000e1 0x000000e3 0x000000e5 0x000000e7 0x000000e9 0x000000eb 0x000000ed 0x000000ef
-					 0x000000f1 0x000000f3 0x000000f5 0x000000f7 0x000000f9 0x000000fb 0x000000fd 0x000000ff>;
-			};
-		};
-};
diff --git a/arch/arm/boot/dts/lcd-box.dtsi b/arch/arm/boot/dts/lcd-box.dtsi
deleted file mode 100755
index e6fca36081c9..000000000000
--- a/arch/arm/boot/dts/lcd-box.dtsi
+++ /dev/null
@@ -1,100 +0,0 @@
-/*
- * RockChip. LCD_BOX
- *
- */
-
-/ {
-	 	disp_power_ctr: power_ctr {
-                     /*                        rockchip,debug = <0>;
-                        lcd_en:lcd_en {
-                                rockchip,power_type = <GPIO>;
-                                gpios = <&gpio0 GPIO_B0 GPIO_ACTIVE_HIGH>;
-                                rockchip,delay = <10>;
-                        };
-
-                        bl_en:bl_en {
-                                rockchip,power_type = <GPIO>;
-                                gpios = <&gpio0 GPIO_A2 GPIO_ACTIVE_HIGH>;
-                                rockchip,delay = <10>;
-                        };
-
-                        bl_ctr:bl_ctr {
-                                rockchip,power_type = <GPIO>;
-                                gpios = <&gpio3 GPIO_D6 GPIO_ACTIVE_HIGH>;
-                                rockchip,delay = <10>;
-                        };
-
-                        lcd_rst:lcd_rst {
-                                rockchip,power_type = <REGULATOR>;
-                                rockchip,delay = <5>;
-                        };*/
-
-                };
-
-		disp_timings: display-timings {
-			native-mode = <&timing0>;
-			timing0: timing0 {
-				screen-type = <SCREEN_RGB>;
-				out-face    = <OUT_P888>;
-				color-mode = <COLOR_YCBCR>;
-				clock-frequency = <74250000>;
-				hactive = <1280>;
-				vactive = <720>;
-				hback-porch = <220>;
-				hfront-porch = <110>;
-				vback-porch = <20>;
-				vfront-porch = <5>;
-				hsync-len = <40>;
-				vsync-len = <5>;
-				hsync-active = <1>;
-				vsync-active = <1>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-                     	timing1: timing1 {
-				screen-type = <SCREEN_RGB>;
-				out-face    = <OUT_P888>;
-				color-mode = <COLOR_YCBCR>;
-				clock-frequency = <148500000>;
-				hactive = <1920>;
-				vactive = <1080>;
-				hback-porch = <148>;
-				hfront-porch = <88>;
-				vback-porch = <36>;
-				vfront-porch = <4>;
-				hsync-len = <44>;
-				vsync-len = <5>;
-				hsync-active = <1>;
-				vsync-active = <1>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-                     	timing2: timing2 {
-				screen-type = <SCREEN_RGB>;
-				out-face    = <OUT_P888>;
-				color-mode = <COLOR_YCBCR>;
-				clock-frequency = <297000000>;
-				hactive = <3840>;
-				vactive = <2160>;
-				hback-porch = <296>;
-				hfront-porch = <176>;
-				vback-porch = <72>;
-				vfront-porch = <8>;
-				hsync-len = <88>;
-				vsync-len = <10>;
-				hsync-active = <1>;
-				vsync-active = <1>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/arch/arm/boot/dts/lcd-ld089wu1-mipi.dtsi b/arch/arm/boot/dts/lcd-ld089wu1-mipi.dtsi
deleted file mode 100755
index a377f1e9c2ab..000000000000
--- a/arch/arm/boot/dts/lcd-ld089wu1-mipi.dtsi
+++ /dev/null
@@ -1,140 +0,0 @@
-/*
- * Copyright (C) 2014 ROCKCHIP, Inc.
- * arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
- * author: libing@rock-chips.com
- * create date: 2014-04-15
- * lcd model: ld089wu1 
- * resolution: 1920 X 1200
- * mipi channel: single
- */
-
-/ {
-		/* about mipi */
-		disp_mipi_init: mipi_dsi_init{
-					compatible = "rockchip,mipi_dsi_init";
-					rockchip,screen_init	= <0>;
-					rockchip,dsi_lane		= <4>;
-					rockchip,dsi_hs_clk		= <1000>;
-					rockchip,mipi_dsi_num	= <1>;
-		};
-		disp_mipi_power_ctr: mipi_power_ctr {
-					compatible = "rockchip,mipi_power_ctr";
-					/*mipi_lcd_rst:mipi_lcd_rst{
-							compatible = "rockchip,lcd_rst";
-							rockchip,gpios = <&gpio2 GPIO_B7 GPIO_ACTIVE_LOW>;
-							rockchip,delay = <100>;
-					};
-					mipi_lcd_en:mipi_lcd_en {
-							compatible = "rockchip,lcd_en";
-							rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
-							rockchip,delay = <100>;
-					};*/
-		};
-		disp_mipi_init_cmds: screen-on-cmds {
-					compatible = "rockchip,screen-on-cmds";
-					/*rockchip,cmd_debug = <1>;
-					rockchip,on-cmds1 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <HSDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0xb0 0x02>;
-							rockchip,cmd_delay = <0>;
-					};
-					*/
-		};
-
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        compatible = "rockchip,display-timings";
-                        timing0: timing0 {
-				screen-type = <SCREEN_MIPI>;
-				lvds-format = <LVDS_8BIT_2>;
-				out-face    = <OUT_P888>;
-				clock-frequency = <145000000>;
-				hactive = <1920>;
-				vactive = <1200>;
-				hback-porch = <16>;
-				hfront-porch = <24>;
-				vback-porch = <10>;
-				vfront-porch = <16>;
-				hsync-len = <10>;
-				vsync-len = <3>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-				cabc-lut = <
-					/*gamma = 2.2*/
-					0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-					0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000001
-					0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001
-					0x00000001 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002
-					0x00000003 0x00000003 0x00000003 0x00000003 0x00000003 0x00000004 0x00000004 0x00000004
-					0x00000004 0x00000005 0x00000005 0x00000005 0x00000005 0x00000006 0x00000006 0x00000006
-					0x00000006 0x00000007 0x00000007 0x00000007 0x00000008 0x00000008 0x00000008 0x00000009
-					0x00000009 0x00000009 0x0000000a 0x0000000a 0x0000000b 0x0000000b 0x0000000b 0x0000000c
-					0x0000000c 0x0000000d 0x0000000d 0x0000000d 0x0000000e 0x0000000e 0x0000000f 0x0000000f
-					0x00000010 0x00000010 0x00000011 0x00000011 0x00000012 0x00000012 0x00000013 0x00000013
-					0x00000014 0x00000014 0x00000015 0x00000016 0x00000016 0x00000017 0x00000017 0x00000018
-					0x00000019 0x00000019 0x0000001a 0x0000001a 0x0000001b 0x0000001c 0x0000001c 0x0000001d
-					0x0000001e 0x0000001e 0x0000001f 0x00000020 0x00000021 0x00000021 0x00000022 0x00000023
-					0x00000023 0x00000024 0x00000025 0x00000026 0x00000027 0x00000027 0x00000028 0x00000029
-					0x0000002a 0x0000002b 0x0000002b 0x0000002c 0x0000002d 0x0000002e 0x0000002f 0x00000030
-					0x00000031 0x00000031 0x00000032 0x00000033 0x00000034 0x00000035 0x00000036 0x00000037
-					0x00000038 0x00000039 0x0000003a 0x0000003b 0x0000003c 0x0000003d 0x0000003e 0x0000003f
-					0x00000040 0x00000041 0x00000042 0x00000043 0x00000044 0x00000045 0x00000046 0x00000047
-					0x00000049 0x0000004a 0x0000004b 0x0000004c 0x0000004d 0x0000004e 0x0000004f 0x00000051
-					0x00000052 0x00000053 0x00000054 0x00000055 0x00000057 0x00000058 0x00000059 0x0000005a
-					0x0000005b 0x0000005d 0x0000005e 0x0000005f 0x00000061 0x00000062 0x00000063 0x00000064
-					0x00000066 0x00000067 0x00000069 0x0000006a 0x0000006b 0x0000006d 0x0000006e 0x0000006f
-					0x00000071 0x00000072 0x00000074 0x00000075 0x00000077 0x00000078 0x00000079 0x0000007b
-					0x0000007c 0x0000007e 0x0000007f 0x00000081 0x00000082 0x00000084 0x00000085 0x00000087
-					0x00000089 0x0000008a 0x0000008c 0x0000008d 0x0000008f 0x00000091 0x00000092 0x00000094
-					0x00000095 0x00000097 0x00000099 0x0000009a 0x0000009c 0x0000009e 0x0000009f 0x000000a1
-					0x000000a3 0x000000a5 0x000000a6 0x000000a8 0x000000aa 0x000000ac 0x000000ad 0x000000af
-					0x000000b1 0x000000b3 0x000000b5 0x000000b6 0x000000b8 0x000000ba 0x000000bc 0x000000be
-					0x000000c0 0x000000c2 0x000000c4 0x000000c5 0x000000c7 0x000000c9 0x000000cb 0x000000cd
-					0x000000cf 0x000000d1 0x000000d3 0x000000d5 0x000000d7 0x000000d9 0x000000db 0x000000dd
-					0x000000df 0x000000e1 0x000000e3 0x000000e5 0x000000e7 0x000000ea 0x000000ec 0x000000ee
-					0x000000f0 0x000000f2 0x000000f4 0x000000f6 0x000000f8 0x000000fb 0x000000fd 0x000000ff>;
-				cabc-gamma-base = <
-					/*gamma = 2.2*/
-					0x00010000 0x0000fdd0 0x0000fba8 0x0000f986 0x0000f76a 0x0000f556 0x0000f347 0x0000f140
-					0x0000ef3e 0x0000ed43 0x0000eb4e 0x0000e95e 0x0000e775 0x0000e592 0x0000e3b4 0x0000e1dc
-					0x0000e009 0x0000de3c 0x0000dc74 0x0000dab2 0x0000d8f4 0x0000d73c 0x0000d589 0x0000d3db
-					0x0000d232 0x0000d08d 0x0000ceee 0x0000cd53 0x0000cbbc 0x0000ca2b 0x0000c89d 0x0000c714
-					0x0000c590 0x0000c410 0x0000c294 0x0000c11c 0x0000bfa8 0x0000be39 0x0000bccd 0x0000bb65
-					0x0000ba01 0x0000b8a1 0x0000b745 0x0000b5ed 0x0000b498 0x0000b347 0x0000b1f9 0x0000b0af
-					0x0000af68 0x0000ae25 0x0000ace5 0x0000aba8 0x0000aa6f 0x0000a939 0x0000a806 0x0000a6d7
-					0x0000a5aa 0x0000a480 0x0000a35a 0x0000a236 0x0000a116 0x00009ff8 0x00009edd 0x00009dc5
-					0x00009cb0 0x00009b9e 0x00009a8e 0x00009981 0x00009877 0x0000976f 0x0000966a 0x00009567
-					0x00009467 0x0000936a 0x0000926f 0x00009176 0x00009080 0x00008f8c 0x00008e9a 0x00008dab
-					0x00008cbe 0x00008bd3 0x00008aea 0x00008a04 0x00008920 0x0000883e 0x0000875e 0x00008680
-					0x000085a4 0x000084ca 0x000083f3 0x0000831d 0x00008249 0x00008177 0x000080a7 0x00007fd9
-					0x00007f0d 0x00007e42 0x00007d7a 0x00007cb3 0x00007bee 0x00007b2b 0x00007a6a 0x000079aa
-					0x000078ec 0x0000782f 0x00007775 0x000076bc 0x00007604 0x0000754f 0x0000749a 0x000073e8
-					0x00007337 0x00007287 0x000071d9 0x0000712c 0x00007081 0x00006fd8 0x00006f30 0x00006e89
-					0x00006de4 0x00006d40 0x00006c9d 0x00006bfc 0x00006b5c 0x00006abe 0x00006a21 0x00006985
-					0x000068ea 0x00006851 0x000067b9 0x00006722 0x0000668d 0x000065f9 0x00006566 0x000064d4
-					0x00006443 0x000063b4 0x00006325 0x00006298 0x0000620c 0x00006181 0x000060f8 0x0000606f
-					0x00005fe7 0x00005f61 0x00005edb 0x00005e57 0x00005dd4 0x00005d51 0x00005cd0 0x00005c50
-					0x00005bd1 0x00005b52 0x00005ad5 0x00005a59 0x000059de 0x00005963 0x000058ea 0x00005871
-					0x000057fa 0x00005783 0x0000570d 0x00005699 0x00005625 0x000055b2 0x0000553f 0x000054ce
-					0x0000545d 0x000053ee 0x0000537f 0x00005311 0x000052a4 0x00005238 0x000051cc 0x00005161
-					0x000050f7 0x0000508e 0x00005026 0x00004fbe 0x00004f57 0x00004ef1 0x00004e8c 0x00004e27
-					0x00004dc3 0x00004d60 0x00004cfe 0x00004c9c 0x00004c3b 0x00004bdb 0x00004b7b 0x00004b1c
-					0x00004abe 0x00004a60 0x00004a03 0x000049a7 0x0000494b 0x000048f0 0x00004896 0x0000483c
-					0x000047e3 0x0000478a 0x00004733 0x000046db 0x00004685 0x0000462f 0x000045d9 0x00004584
-					0x00004530 0x000044dc 0x00004489 0x00004437 0x000043e5 0x00004393 0x00004342 0x000042f2
-					0x000042a2 0x00004253 0x00004204 0x000041b6 0x00004169 0x0000411b 0x000040cf 0x00004083
-					0x00004037 0x00003fec 0x00003fa1 0x00003f57 0x00003f0e 0x00003ec5 0x00003e7c 0x00003e34
-					0x00003dec 0x00003da5 0x00003d5e 0x00003d18 0x00003cd2 0x00003c8c 0x00003c48 0x00003c03
-					0x00003bbf 0x00003b7b 0x00003b38 0x00003af5 0x00003ab3 0x00003a71 0x00003a30 0x000039ef
-					0x000039ae 0x0000396e 0x0000392e 0x000038ee 0x000038af 0x00003871 0x00003832 0x000037f5>;
-					};
-			};
-};
diff --git a/arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi b/arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
deleted file mode 100755
index e2f4a525ee00..000000000000
--- a/arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
+++ /dev/null
@@ -1,130 +0,0 @@
-/*
- * Copyright (C) 2014 ROCKCHIP, Inc.
- * arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
- * author: libing@rock-chips.com
- * create date: 2014-04-15
- * lcd model: lq070m1sx01
- * resolution: 1920 X 1200
- * mipi channel: dual 
- */
-
-/ {
-		/* about mipi */
-		disp_mipi_init: mipi_dsi_init{
-					compatible = "rockchip,mipi_dsi_init";
-					rockchip,screen_init	= <1>;
-					rockchip,dsi_lane		= <2>;
-					rockchip,dsi_hs_clk		= <1000>;
-					rockchip,mipi_dsi_num	= <2>;
-		};
-		disp_mipi_power_ctr: mipi_power_ctr {
-					compatible = "rockchip,mipi_power_ctr";
-					mipi_lcd_rst:mipi_lcd_rst{
-							compatible = "rockchip,lcd_rst";
-							rockchip,gpios = <&gpio2 GPIO_B7 GPIO_ACTIVE_HIGH>;
-							rockchip,delay = <10>;
-					};
-					mipi_lcd_en:mipi_lcd_en {
-							compatible = "rockchip,lcd_en";
-							rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
-							rockchip,delay = <10>;
-					};
-		};
-		disp_mipi_init_cmds: screen-on-cmds {
-					rockchip,cmd_debug = <0>;
-					compatible = "rockchip,screen-on-cmds";
-					rockchip,on-cmds1 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0xb0 0x02>;
-							rockchip,cmd_delay = <0>;
-					};
-					
-					rockchip,on-cmds2 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0xb1 0x21>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds3 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0xb0 0x06>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds4 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0xb1 0x21>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds5 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0xb4 0x15>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds6 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0xb9 0x40>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds7 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0xb0 0x00>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds8 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x05 dcs_set_display_on>;
-							rockchip,cmd_delay = <10>;
-					};
-					rockchip,on-cmds9 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,data_type = <DATA_TYPE_DCS>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x05 dcs_exit_sleep_mode>;
-							rockchip,cmd_delay = <10>;
-					};
-		};
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        compatible = "rockchip,display-timings";
-                        timing0: timing0 {
-				screen-type = <SCREEN_DUAL_MIPI>;
-				lvds-format = <LVDS_8BIT_2>;
-				out-face    = <OUT_P888>;
-				clock-frequency = <150000000>;
-				hactive = <1200>;
-				vactive = <1920>;
-				hsync-len = <8>;
-				hback-porch = <32>;
-				hfront-porch = <156>;
-				
-				vsync-len = <2>;
-				vback-porch = <6>;
-				vfront-porch = <12>;
-				
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/arch/arm/boot/dts/lcd-rk3128-86v-LVDS1024x600.dtsi b/arch/arm/boot/dts/lcd-rk3128-86v-LVDS1024x600.dtsi
deleted file mode 100755
index 4fa9fbdec14a..000000000000
--- a/arch/arm/boot/dts/lcd-rk3128-86v-LVDS1024x600.dtsi
+++ /dev/null
@@ -1,35 +0,0 @@
-/*
- * RockChip. LCD_LVDS1024x600 FOR rk3128-86V
- *
- */
-
-/ {
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        timing0: timing0 {
-				screen-type = <SCREEN_LVDS>;
-				lvds-format = <LVDS_8BIT_1>;
-				out-face    = <OUT_P888>;
-				/* Min   Typ   Max Unit
-				 * Clock Frequency fclk  44.9  51.2  63 MHz
-				 */
-				clock-frequency = <60000000>;
-				hactive = <1024>;			  /* Horizontal display area thd 1024       DCLK 			*/
-				vactive = <600>;			  /* Vertical display area tvd   600 		H 				*/
-				hback-porch = <90>;		  	  /* HS Width +Back Porch   160  160   160  DCLK (Thw+ thbp)*/
-				hfront-porch = <160>;		  /* HS front porch thfp    16   160   216  DCLK 		 	*/
-				vback-porch = <13>;			  /* VS front porch tvfp 	1 	 12    127  H  			 	*/
-				vfront-porch = <12>;		  /* VS Width+Back Porch    23   23    23   H (Tvw+ tvbp)	*/
-				hsync-len = <70>;			  /* HS Pulse Width thw 	1 	  -    140  DCLK 		 	*/
-				vsync-len = <10>;			  /* VS Pulse Width tvw 	1 	  - 	20  H	 		 	*/
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/arch/arm/boot/dts/lcd-td043mgeal.dtsi b/arch/arm/boot/dts/lcd-td043mgeal.dtsi
deleted file mode 100755
index 07a2b7877c65..000000000000
--- a/arch/arm/boot/dts/lcd-td043mgeal.dtsi
+++ /dev/null
@@ -1,31 +0,0 @@
-/*
- * RockChip. LCD_TD043MGEA1 FOR FPGA
- *
- */
-
-/ {
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        timing0: timing0 {
-				screen-type = <SCREEN_RGB>;
-				out-face    = <OUT_P888>;
-				clock-frequency = <27000000>;
-				hactive = <800>;
-				vactive = <480>;
-				hback-porch = <206>;
-				hfront-porch = <40>;
-				vback-porch = <25>;
-				vfront-porch = <10>;
-				hsync-len = <10>;
-				vsync-len = <10>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/arch/arm/boot/dts/lcd-tv080wum-mipi.dtsi b/arch/arm/boot/dts/lcd-tv080wum-mipi.dtsi
deleted file mode 100755
index 150b82cc3f0d..000000000000
--- a/arch/arm/boot/dts/lcd-tv080wum-mipi.dtsi
+++ /dev/null
@@ -1,140 +0,0 @@
-/*
- * Copyright (C) 2014 ROCKCHIP, Inc.
- * arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
- * author: libing@rock-chips.com
- * create date: 2014-04-15
- * lcd model: ld089wu1
- * resolution: 1920 X 1200
- * mipi channel: single
- */
-
-/ {
-		/* about mipi */
-		disp_mipi_init: mipi_dsi_init{
-					compatible = "rockchip,mipi_dsi_init";
-					rockchip,screen_init	= <0>;
-					rockchip,dsi_lane		= <4>;
-					rockchip,dsi_hs_clk		= <1000>;
-					rockchip,mipi_dsi_num	= <1>;
-		};
-		disp_mipi_power_ctr: mipi_power_ctr {
-					compatible = "rockchip,mipi_power_ctr";
-					/*mipi_lcd_rst:mipi_lcd_rst{
-							compatible = "rockchip,lcd_rst";
-							rockchip,gpios = <&gpio2 GPIO_B7 GPIO_ACTIVE_LOW>;
-							rockchip,delay = <100>;
-					};
-					mipi_lcd_en:mipi_lcd_en {
-							compatible = "rockchip,lcd_en";
-							rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
-							rockchip,delay = <100>;
-					};*/
-		};
-		disp_mipi_init_cmds: screen-on-cmds {
-					compatible = "rockchip,screen-on-cmds";
-					/*rockchip,cmd_debug = <1>;
-					rockchip,on-cmds1 {
-							compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <HSDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0xb0 0x02>;
-							rockchip,cmd_delay = <0>;
-					};
-					*/
-		};
-
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        compatible = "rockchip,display-timings";
-                        timing0: timing0 {
-				screen-type = <SCREEN_MIPI>;
-				lvds-format = <LVDS_8BIT_2>;
-				out-face    = <OUT_P888>;
-				clock-frequency = <120000000>;
-				hactive = <1200>;
-				vactive = <1920>;
-				hback-porch = <80>;
-				hfront-porch = <81>;
-				vback-porch = <21>;
-				vfront-porch = <21>;
-				hsync-len = <10>;
-				vsync-len = <3>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-				cabc-lut = <
-					/*gamma = 2.2*/
-					0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
-					0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000001
-					0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001
-					0x00000001 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002
-					0x00000003 0x00000003 0x00000003 0x00000003 0x00000003 0x00000004 0x00000004 0x00000004
-					0x00000004 0x00000005 0x00000005 0x00000005 0x00000005 0x00000006 0x00000006 0x00000006
-					0x00000006 0x00000007 0x00000007 0x00000007 0x00000008 0x00000008 0x00000008 0x00000009
-					0x00000009 0x00000009 0x0000000a 0x0000000a 0x0000000b 0x0000000b 0x0000000b 0x0000000c
-					0x0000000c 0x0000000d 0x0000000d 0x0000000d 0x0000000e 0x0000000e 0x0000000f 0x0000000f
-					0x00000010 0x00000010 0x00000011 0x00000011 0x00000012 0x00000012 0x00000013 0x00000013
-					0x00000014 0x00000014 0x00000015 0x00000016 0x00000016 0x00000017 0x00000017 0x00000018
-					0x00000019 0x00000019 0x0000001a 0x0000001a 0x0000001b 0x0000001c 0x0000001c 0x0000001d
-					0x0000001e 0x0000001e 0x0000001f 0x00000020 0x00000021 0x00000021 0x00000022 0x00000023
-					0x00000023 0x00000024 0x00000025 0x00000026 0x00000027 0x00000027 0x00000028 0x00000029
-					0x0000002a 0x0000002b 0x0000002b 0x0000002c 0x0000002d 0x0000002e 0x0000002f 0x00000030
-					0x00000031 0x00000031 0x00000032 0x00000033 0x00000034 0x00000035 0x00000036 0x00000037
-					0x00000038 0x00000039 0x0000003a 0x0000003b 0x0000003c 0x0000003d 0x0000003e 0x0000003f
-					0x00000040 0x00000041 0x00000042 0x00000043 0x00000044 0x00000045 0x00000046 0x00000047
-					0x00000049 0x0000004a 0x0000004b 0x0000004c 0x0000004d 0x0000004e 0x0000004f 0x00000051
-					0x00000052 0x00000053 0x00000054 0x00000055 0x00000057 0x00000058 0x00000059 0x0000005a
-					0x0000005b 0x0000005d 0x0000005e 0x0000005f 0x00000061 0x00000062 0x00000063 0x00000064
-					0x00000066 0x00000067 0x00000069 0x0000006a 0x0000006b 0x0000006d 0x0000006e 0x0000006f
-					0x00000071 0x00000072 0x00000074 0x00000075 0x00000077 0x00000078 0x00000079 0x0000007b
-					0x0000007c 0x0000007e 0x0000007f 0x00000081 0x00000082 0x00000084 0x00000085 0x00000087
-					0x00000089 0x0000008a 0x0000008c 0x0000008d 0x0000008f 0x00000091 0x00000092 0x00000094
-					0x00000095 0x00000097 0x00000099 0x0000009a 0x0000009c 0x0000009e 0x0000009f 0x000000a1
-					0x000000a3 0x000000a5 0x000000a6 0x000000a8 0x000000aa 0x000000ac 0x000000ad 0x000000af
-					0x000000b1 0x000000b3 0x000000b5 0x000000b6 0x000000b8 0x000000ba 0x000000bc 0x000000be
-					0x000000c0 0x000000c2 0x000000c4 0x000000c5 0x000000c7 0x000000c9 0x000000cb 0x000000cd
-					0x000000cf 0x000000d1 0x000000d3 0x000000d5 0x000000d7 0x000000d9 0x000000db 0x000000dd
-					0x000000df 0x000000e1 0x000000e3 0x000000e5 0x000000e7 0x000000ea 0x000000ec 0x000000ee
-					0x000000f0 0x000000f2 0x000000f4 0x000000f6 0x000000f8 0x000000fb 0x000000fd 0x000000ff>;
-				cabc-gamma-base = <
-					/*gamma = 2.2*/
-					0x00010000 0x0000fdd0 0x0000fba8 0x0000f986 0x0000f76a 0x0000f556 0x0000f347 0x0000f140
-					0x0000ef3e 0x0000ed43 0x0000eb4e 0x0000e95e 0x0000e775 0x0000e592 0x0000e3b4 0x0000e1dc
-					0x0000e009 0x0000de3c 0x0000dc74 0x0000dab2 0x0000d8f4 0x0000d73c 0x0000d589 0x0000d3db
-					0x0000d232 0x0000d08d 0x0000ceee 0x0000cd53 0x0000cbbc 0x0000ca2b 0x0000c89d 0x0000c714
-					0x0000c590 0x0000c410 0x0000c294 0x0000c11c 0x0000bfa8 0x0000be39 0x0000bccd 0x0000bb65
-					0x0000ba01 0x0000b8a1 0x0000b745 0x0000b5ed 0x0000b498 0x0000b347 0x0000b1f9 0x0000b0af
-					0x0000af68 0x0000ae25 0x0000ace5 0x0000aba8 0x0000aa6f 0x0000a939 0x0000a806 0x0000a6d7
-					0x0000a5aa 0x0000a480 0x0000a35a 0x0000a236 0x0000a116 0x00009ff8 0x00009edd 0x00009dc5
-					0x00009cb0 0x00009b9e 0x00009a8e 0x00009981 0x00009877 0x0000976f 0x0000966a 0x00009567
-					0x00009467 0x0000936a 0x0000926f 0x00009176 0x00009080 0x00008f8c 0x00008e9a 0x00008dab
-					0x00008cbe 0x00008bd3 0x00008aea 0x00008a04 0x00008920 0x0000883e 0x0000875e 0x00008680
-					0x000085a4 0x000084ca 0x000083f3 0x0000831d 0x00008249 0x00008177 0x000080a7 0x00007fd9
-					0x00007f0d 0x00007e42 0x00007d7a 0x00007cb3 0x00007bee 0x00007b2b 0x00007a6a 0x000079aa
-					0x000078ec 0x0000782f 0x00007775 0x000076bc 0x00007604 0x0000754f 0x0000749a 0x000073e8
-					0x00007337 0x00007287 0x000071d9 0x0000712c 0x00007081 0x00006fd8 0x00006f30 0x00006e89
-					0x00006de4 0x00006d40 0x00006c9d 0x00006bfc 0x00006b5c 0x00006abe 0x00006a21 0x00006985
-					0x000068ea 0x00006851 0x000067b9 0x00006722 0x0000668d 0x000065f9 0x00006566 0x000064d4
-					0x00006443 0x000063b4 0x00006325 0x00006298 0x0000620c 0x00006181 0x000060f8 0x0000606f
-					0x00005fe7 0x00005f61 0x00005edb 0x00005e57 0x00005dd4 0x00005d51 0x00005cd0 0x00005c50
-					0x00005bd1 0x00005b52 0x00005ad5 0x00005a59 0x000059de 0x00005963 0x000058ea 0x00005871
-					0x000057fa 0x00005783 0x0000570d 0x00005699 0x00005625 0x000055b2 0x0000553f 0x000054ce
-					0x0000545d 0x000053ee 0x0000537f 0x00005311 0x000052a4 0x00005238 0x000051cc 0x00005161
-					0x000050f7 0x0000508e 0x00005026 0x00004fbe 0x00004f57 0x00004ef1 0x00004e8c 0x00004e27
-					0x00004dc3 0x00004d60 0x00004cfe 0x00004c9c 0x00004c3b 0x00004bdb 0x00004b7b 0x00004b1c
-					0x00004abe 0x00004a60 0x00004a03 0x000049a7 0x0000494b 0x000048f0 0x00004896 0x0000483c
-					0x000047e3 0x0000478a 0x00004733 0x000046db 0x00004685 0x0000462f 0x000045d9 0x00004584
-					0x00004530 0x000044dc 0x00004489 0x00004437 0x000043e5 0x00004393 0x00004342 0x000042f2
-					0x000042a2 0x00004253 0x00004204 0x000041b6 0x00004169 0x0000411b 0x000040cf 0x00004083
-					0x00004037 0x00003fec 0x00003fa1 0x00003f57 0x00003f0e 0x00003ec5 0x00003e7c 0x00003e34
-					0x00003dec 0x00003da5 0x00003d5e 0x00003d18 0x00003cd2 0x00003c8c 0x00003c48 0x00003c03
-					0x00003bbf 0x00003b7b 0x00003b38 0x00003af5 0x00003ab3 0x00003a71 0x00003a30 0x000039ef
-					0x000039ae 0x0000396e 0x0000392e 0x000038ee 0x000038af 0x00003871 0x00003832 0x000037f5>;
-					};
-			};
-};
diff --git a/arch/arm/boot/dts/lcd-vga.dtsi b/arch/arm/boot/dts/lcd-vga.dtsi
deleted file mode 100644
index 19bbc8cc1214..000000000000
--- a/arch/arm/boot/dts/lcd-vga.dtsi
+++ /dev/null
@@ -1,75 +0,0 @@
-/*
- * RockChip. VGA timing
- *
- */
-
-/ {
-	disp_timings: display-timings {
-		native-mode = <&timing1>;
-		timing0: timing0 {
-			screen-type = <SCREEN_RGB>;
-			lvds-format = <LVDS_8BIT_2>;
-			out-face = <OUT_D888_P666>;
-			clock-frequency = <65000000>;
-			hactive = <1024>;
-			vactive = <768>;
-			hback-porch = <160>;
-			hfront-porch = <24>;
-			vback-porch = <29>;
-			vfront-porch = <3>;
-			hsync-len = <136>;
-			vsync-len = <6>;
-			hsync-active = <0>;
-			vsync-active = <0>;
-			de-active = <0>;
-			pixelclk-active = <1>;
-			swap-rb = <0>;
-			swap-rg = <0>;
-			swap-gb = <0>;
-		};
-
-		timing1: timing1 {
-			screen-type = <SCREEN_RGB>;
-			out-face = <OUT_D888_P666>;
-			lvds-format = <LVDS_8BIT_2>;
-			clock-frequency = <88750000>;
-			hactive = <1440>;
-			vactive = <900>;
-			hback-porch = <80>;
-			hfront-porch = <48>;
-			vback-porch = <17>;
-			vfront-porch = <3>;
-			hsync-len = <32>;
-			vsync-len = <6>;
-			hsync-active = <1>;
-			vsync-active = <0>;
-			de-active = <0>;
-			pixelclk-active = <1>;
-			swap-rb = <0>;
-			swap-rg = <0>;
-			swap-gb = <0>;
-		};
-
-		timing2: timing2 {
-			screen-type = <SCREEN_RGB>;
-			out-face = <OUT_D888_P666>;
-			lvds-format = <LVDS_8BIT_2>;
-			clock-frequency = <106500000>;
-			hactive = <1440>;
-			vactive = <900>;
-			hback-porch = <232>;
-			hfront-porch = <80>;
-			vback-porch = <25>;
-			vfront-porch = <3>;
-			hsync-len = <152>;
-			vsync-len = <6>;
-			hsync-active = <0>;
-			vsync-active = <1>;
-			de-active = <0>;
-			pixelclk-active = <1>;
-			swap-rb = <0>;
-			swap-rg = <0>;
-			swap-gb = <0>;
-		};
-	};
-};
diff --git a/arch/arm/boot/dts/lcd-wqxga-mipi.dtsi b/arch/arm/boot/dts/lcd-wqxga-mipi.dtsi
deleted file mode 100755
index 28de4f152d84..000000000000
--- a/arch/arm/boot/dts/lcd-wqxga-mipi.dtsi
+++ /dev/null
@@ -1,206 +0,0 @@
-/*
- * Copyright (C) 2014 ROCKCHIP, Inc.
- * arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
- * author: libing@rock-chips.com
- * create date: 2014-04-15
- * lcd model: wqxga
- * resolution: 2560 X 1600
- * mipi channel: dual 
- */
-
-/ {
-		/* about mipi */
-		disp_mipi_init: mipi_dsi_init{
-					compatible = "rockchip,mipi_dsi_init";
-					rockchip,screen_init	= <1>;
-					rockchip,dsi_lane		= <4>;
-					rockchip,dsi_hs_clk		= <940>;
-					rockchip,mipi_dsi_num	= <2>;
-		};
-		disp_mipi_power_ctr: mipi_power_ctr {
-		                        compatible = "rockchip,mipi_power_ctr";
-					mipi_lcd_rst:mipi_lcd_rst{
-					        compatible = "rockchip,lcd_rst";
-							rockchip,gpios = <&gpio7 GPIO_B2 GPIO_ACTIVE_HIGH>;
-							rockchip,delay = <10>;
-					};
-					mipi_lcd_en:mipi_lcd_en {
-					        compatible = "rockchip,lcd_en";
-							rockchip,gpios = <&gpio6 GPIO_A7 GPIO_ACTIVE_HIGH>;
-							rockchip,delay = <10>;
-					};
-		};
-		disp_mipi_init_cmds: screen-on-cmds {
-					rockchip,cmd_debug = <0>;
-					compatible = "rockchip,screen-on-cmds";
-			                rockchip,on-cmds1 {
-                                                        compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x05 0x01>; //set soft reset
-							rockchip,cmd_delay = <10>;
-					};
-					
-			                rockchip,on-cmds2 {
-                                                        compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x05 0x01>; //set soft reset
-							rockchip,cmd_delay = <10>;
-					};
-					rockchip,on-cmds3 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0x3a 0x77>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds4 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x39 0x2a 0x00 0x00 0x04 0xff>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds5 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x39 0x2b 0x00 0x00 0x06 0x3f>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds6 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <0>;
-							rockchip,cmd = <0x15 0x35 0x00>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds7 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <0>;
-							rockchip,cmd = <0x39 0x44 0x00 0x00>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds8 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0x51 0xff>; //0xff
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds9 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0x53 0x04>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds10 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0x51 0xff>; //0xff
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds11 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0x53 0x04>;
-							rockchip,cmd_delay = <0>;
-					};
-
-					rockchip,on-cmds12 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x15 0x55 0x00>;
-							rockchip,cmd_delay = <0>;
-					};			
-					rockchip,on-cmds13 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x05 dcs_exit_sleep_mode>;
-							rockchip,cmd_delay = <120>;
-					};
-
-					rockchip,on-cmds14 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x23 0xb0 0x00>;
-							rockchip,cmd_delay = <0>;
-					};
-				
-					rockchip,on-cmds15 { //video
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x29 0xb3 0x1c>;
-							rockchip,cmd_delay = <0>;
-					};
-								
-					rockchip,on-cmds16 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x29 0xce 0x7d 0x40 0x48 0x56 0x67 0x78 0x88 0x98 0xa7 0xb5 0xc3 0xd1 0xde 0xe9 0xf2 0xfa 0xff 0x04 0x00>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds17 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x23 0xb0 0x03>;
-							rockchip,cmd_delay = <0>;
-					};
-					rockchip,on-cmds18 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x39 0x2c >;
-							rockchip,cmd_delay = <0>;
-					};
-
-					rockchip,on-cmds19 {
-					                compatible = "rockchip,on-cmds";
-							rockchip,cmd_type = <LPDT>;
-							rockchip,dsi_id = <2>;
-							rockchip,cmd = <0x05 dcs_set_display_on>;
-							rockchip,cmd_delay = <10>;
-					};
-
-		};
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        compatible = "rockchip,display-timings";
-                        timing0: timing0 {
-				screen-type = <SCREEN_DUAL_MIPI>;
-				lvds-format = <LVDS_8BIT_2>;
-				out-face    = <OUT_P888>;
-				clock-frequency = <265000000>;
-				hactive = <2560>;
-				vactive = <1600>;
-				
-				hsync-len = <38>;//19
-				hback-porch = <40>;//40
-				hfront-porch = <108>;//123
-				
-				vsync-len = <4>;
-				vback-porch = <4>;
-				vfront-porch = <12>;
-				
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/arch/arm/boot/dts/lcd-y81349.dtsi b/arch/arm/boot/dts/lcd-y81349.dtsi
deleted file mode 100755
index 296ebef39fd7..000000000000
--- a/arch/arm/boot/dts/lcd-y81349.dtsi
+++ /dev/null
@@ -1,31 +0,0 @@
-/*
- * RockChip. LCD_Y81349 FOR 86V
- *
- */
-
-/ {
-
-		disp_timings: display-timings {
-                        native-mode = <&timing0>;
-                        timing0: timing0 {
-				screen-type = <SCREEN_RGB>;
-				out-face    = <OUT_P666>;
-				clock-frequency = <33000000>;
-				hactive = <800>;
-				vactive = <480>;
-				hback-porch = <10>;
-				hfront-porch = <210>;
-				vback-porch = <10>;
-				vfront-porch = <22>;
-				hsync-len = <30>;
-				vsync-len = <13>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-				swap-rb = <0>;
-				swap-rg = <0>;
-				swap-gb = <0>;
-                     	};
-               };
-};
diff --git a/include/dt-bindings/display/screen-timing/lcd-86v-rgb1024x600.dtsi b/include/dt-bindings/display/screen-timing/lcd-86v-rgb1024x600.dtsi
new file mode 100644
index 000000000000..bfad8080c9e9
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-86v-rgb1024x600.dtsi
@@ -0,0 +1,29 @@
+/*
+ * RockChip. LCD_RGB1024x600 FOR 86V
+ *
+ */
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        timing0: timing0 {
+		screen-type = <SCREEN_RGB>;
+		out-face    = <OUT_P666>;
+		clock-frequency = <60000000>;
+		hactive = <1024>;
+		vactive = <600>;
+		hback-porch = <100>;
+		hfront-porch = <120>;
+		vback-porch = <10>;
+		vfront-porch = <15>;
+		hsync-len = <100>;
+		vsync-len = <10>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-F402.dtsi b/include/dt-bindings/display/screen-timing/lcd-F402.dtsi
new file mode 100644
index 000000000000..a3ad25ffea38
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-F402.dtsi
@@ -0,0 +1,123 @@
+/*
+ * RockChip. DisplayPort screen LP097QX1
+ *
+ */
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        timing0: timing0 {
+		screen-type = <SCREEN_EDP>;
+		out-face    = <OUT_P666>;
+		clock-frequency = <205000000>;
+		hactive = <1536>;
+		vactive = <2048>;
+		hback-porch = <48>;
+		hfront-porch = <12>;
+		vback-porch = <8>;
+		vfront-porch = <8>;
+		hsync-len = <16>;
+		vsync-len = <4>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <1>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+		dsp-lut = <0x00000000 0x00010101 0x00020202 0x00030303 0x00040404 0x00050505 0x00060606 0x00070707 0x00080808 0x00090909
+				0x000a0a0a 0x000b0b0b 0x000c0c0c 0x000d0d0d 0x000e0e0e 0x000f0f0f 0x00101010 0x00111111 0x00121212 0x00131313
+				0x00141414 0x00151515 0x00161616 0x00171717 0x00181818 0x00191919 0x001a1a1a 0x001b1b1b 0x001c1c1c 0x001d1d1d
+				0x001e1e1e 0x001f1f1f 0x00202020 0x00212121 0x00222222 0x00232323 0x00242424 0x00252525 0x00262626 0x00272727
+				0x00282828 0x00292929 0x002a2a2a 0x002b2b2b 0x002c2c2c 0x002d2d2d 0x002e2e2e 0x002f2f2f 0x00303030 0x00313131
+				0x00323232 0x00333333 0x00343434 0x00353535 0x00363636 0x00373737 0x00383838 0x00393939 0x003a3a3a 0x003b3b3b
+				0x003c3c3c 0x003d3d3d 0x003e3e3e 0x003f3f3f 0x00404040 0x00414141 0x00424242 0x00434343 0x00444444 0x00454545
+				0x00464646 0x00474747 0x00484848 0x00494949 0x004a4a4a 0x004b4b4b 0x004c4c4c 0x004d4d4d 0x004e4e4e 0x004f4f4f
+				0x00505050 0x00515151 0x00525252 0x00535353 0x00545454 0x00555555 0x00565656 0x00575757 0x00585858 0x00595959
+				0x005a5a5a 0x005b5b5b 0x005c5c5c 0x005d5d5d 0x005e5e5e 0x005f5f5f 0x00606060 0x00616161 0x00626262 0x00636363
+				0x00646464 0x00656565 0x00666666 0x00676767 0x00686868 0x00696969 0x006a6a6a 0x006b6b6b 0x006c6c6c 0x006d6d6d
+				0x006e6e6e 0x006f6f6f 0x00707070 0x00717171 0x00727272 0x00737373 0x00747474 0x00757575 0x00767676 0x00777777
+				0x00787878 0x00797979 0x007a7a7a 0x007b7b7b 0x007c7c7c 0x007d7d7d 0x007e7e7e 0x007f7f7f 0x00808080 0x00818181
+				0x00828282 0x00838383 0x00848484 0x00858585 0x00868686 0x00878787 0x00888888 0x00898989 0x008a8a8a 0x008b8b8b
+				0x008c8c8c 0x008d8d8d 0x008e8e8e 0x008f8f8f 0x00909090 0x00919191 0x00929292 0x00939393 0x00949494 0x00959595
+				0x00969696 0x00979797 0x00989898 0x00999999 0x009a9a9a 0x009b9b9b 0x009c9c9c 0x009d9d9d 0x009e9e9e 0x009f9f9f
+				0x00a0a0a0 0x00a1a1a1 0x00a2a2a2 0x00a3a3a3 0x00a4a4a4 0x00a5a5a5 0x00a6a6a6 0x00a7a7a7 0x00a8a8a8 0x00a9a9a9
+				0x00aaaaaa 0x00ababab 0x00acacac 0x00adadad 0x00aeaeae 0x00afafaf 0x00b0b0b0 0x00b1b1b1 0x00b2b2b2 0x00b3b3b3
+				0x00b4b4b4 0x00b5b5b5 0x00b6b6b6 0x00b7b7b7 0x00b8b8b8 0x00b9b9b9 0x00bababa 0x00bbbbbb 0x00bcbcbc 0x00bdbdbd
+				0x00bebebe 0x00bfbfbf 0x00c0c0c0 0x00c1c1c1 0x00c2c2c2 0x00c3c3c3 0x00c4c4c4 0x00c5c5c5 0x00c6c6c6 0x00c7c7c7
+				0x00c8c8c8 0x00c9c9c9 0x00cacaca 0x00cbcbcb 0x00cccccc 0x00cdcdcd 0x00cecece 0x00cfcfcf 0x00d0d0d0 0x00d1d1d1
+				0x00d2d2d2 0x00d3d3d3 0x00d4d4d4 0x00d5d5d5 0x00d6d6d6 0x00d7d7d7 0x00d8d8d8 0x00d9d9d9 0x00dadada 0x00dbdbdb
+				0x00dcdcdc 0x00dddddd 0x00dedede 0x00dfdfdf 0x00e0e0e0 0x00e1e1e1 0x00e2e2e2 0x00e3e3e3 0x00e4e4e4 0x00e5e5e5
+				0x00e6e6e6 0x00e7e7e7 0x00e8e8e8 0x00e9e9e9 0x00eaeaea 0x00ebebeb 0x00ececec 0x00ededed 0x00eeeeee 0x00efefef
+				0x00f0f0f0 0x00f1f1f1 0x00f2f2f2 0x00f3f3f3 0x00f4f4f4 0x00f5f5f5 0x00f6f6f6 0x00f7f7f7 0x00f8f8f8 0x00f9f9f9
+				0x00fafafa 0x00fbfbfb 0x00fcfcfc 0x00fdfdfd 0x00fefefe 0x00ffffff>;
+		cabc-lut = <
+			/*gamma = 2.2*/
+				0x00000383 0x00000392 0x000003a2 0x000003b2 0x000003c2 0x000003d2 0x000003e2 0x000003f3
+				0x00000403 0x00000414 0x00000425 0x00000436 0x00000447 0x00000458 0x0000046a 0x0000047b
+				0x0000048d 0x0000049f 0x000004b1 0x000004c3 0x000004d5 0x000004e8 0x000004fa 0x0000050d
+				0x00000520 0x00000533 0x00000546 0x0000055a 0x0000056d 0x00000581 0x00000595 0x000005a9
+				0x000005bd 0x000005d1 0x000005e5 0x000005fa 0x0000060f 0x00000624 0x00000639 0x0000064e
+				0x00000663 0x00000679 0x0000068e 0x000006a4 0x000006ba 0x000006d0 0x000006e6 0x000006fd
+				0x00000713 0x0000072a 0x00000741 0x00000758 0x0000076f 0x00000786 0x0000079e 0x000007b6
+				0x000007cd 0x000007e5 0x000007fd 0x00000816 0x0000082e 0x00000847 0x0000085f 0x00000878
+				0x00000891 0x000008ab 0x000008c4 0x000008de 0x000008f7 0x00000911 0x0000092b 0x00000945
+				0x00000960 0x0000097a 0x00000995 0x000009af 0x000009ca 0x000009e6 0x00000a01 0x00000a1c
+				0x00000a38 0x00000a54 0x00000a6f 0x00000a8c 0x00000aa8 0x00000ac4 0x00000ae1 0x00000afd
+				0x00000b1a 0x00000b37 0x00000b54 0x00000b72 0x00000b8f 0x00000bad 0x00000bcb 0x00000be9
+				0x00000c07 0x00000c25 0x00000c44 0x00000c62 0x00000c81 0x00000ca0 0x00000cbf 0x00000cdf
+				0x00000cfe 0x00000d1e 0x00000d3e 0x00000d5d 0x00000d7e 0x00000d9e 0x00000dbe 0x00000ddf
+				0x00000e00 0x00000e21 0x00000e42 0x00000e63 0x00000e84 0x00000ea6 0x00000ec8 0x00000eea
+				0x00000f0c 0x00000f2e 0x00000f50 0x00000f73 0x00000f96 0x00000fb9 0x00000fdc 0x00000fff
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+				0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
+		cabc-gamma-base = <
+			/*gamma = 2.2*/
+			0x00010000 0x0000fdd0 0x0000fba8 0x0000f986 0x0000f76a 0x0000f556 0x0000f347 0x0000f140
+			0x0000ef3e 0x0000ed43 0x0000eb4e 0x0000e95e 0x0000e775 0x0000e592 0x0000e3b4 0x0000e1dc
+			0x0000e009 0x0000de3c 0x0000dc74 0x0000dab2 0x0000d8f4 0x0000d73c 0x0000d589 0x0000d3db
+			0x0000d232 0x0000d08d 0x0000ceee 0x0000cd53 0x0000cbbc 0x0000ca2b 0x0000c89d 0x0000c714
+			0x0000c590 0x0000c410 0x0000c294 0x0000c11c 0x0000bfa8 0x0000be39 0x0000bccd 0x0000bb65
+			0x0000ba01 0x0000b8a1 0x0000b745 0x0000b5ed 0x0000b498 0x0000b347 0x0000b1f9 0x0000b0af
+			0x0000af68 0x0000ae25 0x0000ace5 0x0000aba8 0x0000aa6f 0x0000a939 0x0000a806 0x0000a6d7
+			0x0000a5aa 0x0000a480 0x0000a35a 0x0000a236 0x0000a116 0x00009ff8 0x00009edd 0x00009dc5
+			0x00009cb0 0x00009b9e 0x00009a8e 0x00009981 0x00009877 0x0000976f 0x0000966a 0x00009567
+			0x00009467 0x0000936a 0x0000926f 0x00009176 0x00009080 0x00008f8c 0x00008e9a 0x00008dab
+			0x00008cbe 0x00008bd3 0x00008aea 0x00008a04 0x00008920 0x0000883e 0x0000875e 0x00008680
+			0x000085a4 0x000084ca 0x000083f3 0x0000831d 0x00008249 0x00008177 0x000080a7 0x00007fd9
+			0x00007f0d 0x00007e42 0x00007d7a 0x00007cb3 0x00007bee 0x00007b2b 0x00007a6a 0x000079aa
+			0x000078ec 0x0000782f 0x00007775 0x000076bc 0x00007604 0x0000754f 0x0000749a 0x000073e8
+			0x00007337 0x00007287 0x000071d9 0x0000712c 0x00007081 0x00006fd8 0x00006f30 0x00006e89
+			0x00006de4 0x00006d40 0x00006c9d 0x00006bfc 0x00006b5c 0x00006abe 0x00006a21 0x00006985
+			0x000068ea 0x00006851 0x000067b9 0x00006722 0x0000668d 0x000065f9 0x00006566 0x000064d4
+			0x00006443 0x000063b4 0x00006325 0x00006298 0x0000620c 0x00006181 0x000060f8 0x0000606f
+			0x00005fe7 0x00005f61 0x00005edb 0x00005e57 0x00005dd4 0x00005d51 0x00005cd0 0x00005c50
+			0x00005bd1 0x00005b52 0x00005ad5 0x00005a59 0x000059de 0x00005963 0x000058ea 0x00005871
+			0x000057fa 0x00005783 0x0000570d 0x00005699 0x00005625 0x000055b2 0x0000553f 0x000054ce
+			0x0000545d 0x000053ee 0x0000537f 0x00005311 0x000052a4 0x00005238 0x000051cc 0x00005161
+			0x000050f7 0x0000508e 0x00005026 0x00004fbe 0x00004f57 0x00004ef1 0x00004e8c 0x00004e27
+			0x00004dc3 0x00004d60 0x00004cfe 0x00004c9c 0x00004c3b 0x00004bdb 0x00004b7b 0x00004b1c
+			0x00004abe 0x00004a60 0x00004a03 0x000049a7 0x0000494b 0x000048f0 0x00004896 0x0000483c
+			0x000047e3 0x0000478a 0x00004733 0x000046db 0x00004685 0x0000462f 0x000045d9 0x00004584
+			0x00004530 0x000044dc 0x00004489 0x00004437 0x000043e5 0x00004393 0x00004342 0x000042f2
+			0x000042a2 0x00004253 0x00004204 0x000041b6 0x00004169 0x0000411b 0x000040cf 0x00004083
+			0x00004037 0x00003fec 0x00003fa1 0x00003f57 0x00003f0e 0x00003ec5 0x00003e7c 0x00003e34
+			0x00003dec 0x00003da5 0x00003d5e 0x00003d18 0x00003cd2 0x00003c8c 0x00003c48 0x00003c03
+			0x00003bbf 0x00003b7b 0x00003b38 0x00003af5 0x00003ab3 0x00003a71 0x00003a30 0x000039ef
+			0x000039ae 0x0000396e 0x0000392e 0x000038ee 0x000038af 0x00003871 0x00003832 0x000037f5>;
+			};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-LP097Qx1.dtsi b/include/dt-bindings/display/screen-timing/lcd-LP097Qx1.dtsi
new file mode 100644
index 000000000000..18a41459aebf
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-LP097Qx1.dtsi
@@ -0,0 +1,29 @@
+/*
+ * RockChip. DisplayPort screen LP097QX1
+ *
+ */
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        timing0: timing0 {
+		screen-type = <SCREEN_EDP>;
+		out-face    = <OUT_P666>;
+		clock-frequency = <205000000>;
+		hactive = <2048>;
+		vactive = <1536>;
+		hback-porch = <5>;
+		hfront-porch = <150>;
+		vback-porch = <9>;
+		vfront-porch = <3>;
+		hsync-len = <5>;
+		vsync-len = <1>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <1>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-b080xan03.0-mipi.dtsi b/include/dt-bindings/display/screen-timing/lcd-b080xan03.0-mipi.dtsi
new file mode 100644
index 000000000000..2d3010ae3c89
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-b080xan03.0-mipi.dtsi
@@ -0,0 +1,82 @@
+/*
+ * Copyright (C) 2014 ROCKCHIP, Inc.
+ * Licensed under GPLv2 or later.
+ * arch/arm/boot/dts/lcd-b080xan03.0-mipi.dtsi
+ * author: chenyf@rock-chips.com
+ * create date: 2014-09-11
+ * lcd model: b080xan03.0
+ * resolution: 768 X 1024
+ * mipi channel: single
+ */
+
+/* about mipi */
+disp_mipi_init: mipi_dsi_init{
+			compatible = "rockchip,mipi_dsi_init";
+			rockchip,screen_init	= <0>;
+			rockchip,dsi_lane		= <4>;
+			rockchip,dsi_hs_clk		= <528>;
+			rockchip,mipi_dsi_num	= <1>;
+};
+disp_mipi_power_ctr: mipi_power_ctr {
+			compatible = "rockchip,mipi_power_ctr";
+			mipi_lcd_rst:mipi_lcd_rst{
+					compatible = "rockchip,lcd_rst";
+					rockchip,gpios = <&gpio2 GPIO_C2 GPIO_ACTIVE_HIGH>;
+					rockchip,delay = <20>;
+			};
+		/*	mipi_lcd_en:mipi_lcd_en {
+					compatible = "rockchip,lcd_en";
+					rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
+					rockchip,delay = <100>;
+			};*/
+};
+disp_mipi_init_cmds: screen-on-cmds {
+			compatible = "rockchip,screen-on-cmds";
+			/*rockchip,cmd_debug = <1>;
+			rockchip,on-cmds1 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <HSDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0xb0 0x02>;
+					rockchip,cmd_delay = <0>;
+			};
+			*/
+};
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        compatible = "rockchip,display-timings";
+        timing0: timing0 {
+		screen-type = <SCREEN_MIPI>;
+		lvds-format = <LVDS_8BIT_2>;
+		out-face    = <OUT_P666>;
+		clock-frequency = <67000000>;
+		hactive = <768>;
+		vactive = <1024>;
+		hback-porch = <56>;
+		hfront-porch = <60>;
+		vback-porch = <30>;
+		vfront-porch = <36>;
+		hsync-len = <64>;
+		vsync-len = <14>;
+
+		/*
+		hactive = <1024>;
+		vactive = <768>;
+		hback-porch = <56>;
+		hfront-porch = <60>;
+		vback-porch = <30>;
+		vfront-porch = <36>;
+		hsync-len = <64>;
+		vsync-len = <14>;
+		*/
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-b101ew05.dtsi b/include/dt-bindings/display/screen-timing/lcd-b101ew05.dtsi
new file mode 100644
index 000000000000..130f5049723f
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-b101ew05.dtsi
@@ -0,0 +1,65 @@
+/*
+ * RockChip. LCD_B101ew05
+ *
+ */
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        timing0: timing0 {
+		screen-type = <SCREEN_LVDS>;
+		lvds-format = <LVDS_8BIT_2>;
+		out-face    = <OUT_D888_P666>;
+		color-mode = <COLOR_RGB>;
+		clock-frequency = <71000000>;
+		hactive = <1280>;
+		vactive = <800>;
+		hback-porch = <100>;
+		hfront-porch = <18>;
+		vback-porch = <8>;
+		vfront-porch = <6>;
+		hsync-len = <10>;
+		vsync-len = <2>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+		cabc-lut = <
+			/*gamma = 2.0*/
+			 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+			 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+			 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000002
+			 0x00000002 0x00000002 0x00000002 0x00000002 0x00000003 0x00000003 0x00000003 0x00000003
+			 0x00000004 0x00000004 0x00000004 0x00000004 0x00000005 0x00000005 0x00000005 0x00000005
+			 0x00000006 0x00000006 0x00000006 0x00000007 0x00000007 0x00000007 0x00000008 0x00000008
+			 0x00000009 0x00000009 0x00000009 0x0000000a 0x0000000a 0x0000000b 0x0000000b 0x0000000b
+			 0x0000000c 0x0000000c 0x0000000d 0x0000000d 0x0000000e 0x0000000e 0x0000000f 0x0000000f
+			 0x00000010 0x00000010 0x00000011 0x00000011 0x00000012 0x00000012 0x00000013 0x00000013
+			 0x00000014 0x00000014 0x00000015 0x00000016 0x00000016 0x00000017 0x00000017 0x00000018
+			 0x00000019 0x00000019 0x0000001a 0x0000001b 0x0000001b 0x0000001c 0x0000001d 0x0000001d
+			 0x0000001e 0x0000001f 0x0000001f 0x00000020 0x00000021 0x00000021 0x00000022 0x00000023
+			 0x00000024 0x00000024 0x00000025 0x00000026 0x00000027 0x00000028 0x00000028 0x00000029
+			 0x0000002a 0x0000002b 0x0000002c 0x0000002c 0x0000002d 0x0000002e 0x0000002f 0x00000030
+			 0x00000031 0x00000032 0x00000032 0x00000033 0x00000034 0x00000035 0x00000036 0x00000037
+			 0x00000038 0x00000039 0x0000003a 0x0000003b 0x0000003c 0x0000003d 0x0000003e 0x0000003f
+			 0x00000040 0x00000041 0x00000042 0x00000043 0x00000044 0x00000045 0x00000046 0x00000047
+			 0x00000048 0x00000049 0x0000004a 0x0000004b 0x0000004c 0x0000004d 0x0000004f 0x00000050
+			 0x00000051 0x00000052 0x00000053 0x00000054 0x00000055 0x00000057 0x00000058 0x00000059
+			 0x0000005a 0x0000005b 0x0000005d 0x0000005e 0x0000005f 0x00000060 0x00000061 0x00000063
+			 0x00000064 0x00000065 0x00000066 0x00000068 0x00000069 0x0000006a 0x0000006c 0x0000006d
+			 0x0000006e 0x00000070 0x00000071 0x00000072 0x00000074 0x00000075 0x00000076 0x00000078
+			 0x00000079 0x0000007a 0x0000007c 0x0000007d 0x0000007f 0x00000080 0x00000081 0x00000083
+			 0x00000084 0x00000086 0x00000087 0x00000089 0x0000008a 0x0000008c 0x0000008d 0x0000008f
+			 0x00000090 0x00000092 0x00000093 0x00000095 0x00000096 0x00000098 0x00000099 0x0000009b
+			 0x0000009c 0x0000009e 0x000000a0 0x000000a1 0x000000a3 0x000000a4 0x000000a6 0x000000a8
+			 0x000000a9 0x000000ab 0x000000ac 0x000000ae 0x000000b0 0x000000b1 0x000000b3 0x000000b5
+			 0x000000b6 0x000000b8 0x000000ba 0x000000bc 0x000000bd 0x000000bf 0x000000c1 0x000000c3
+			 0x000000c4 0x000000c6 0x000000c8 0x000000ca 0x000000cb 0x000000cd 0x000000cf 0x000000d1
+			 0x000000d3 0x000000d4 0x000000d6 0x000000d8 0x000000da 0x000000dc 0x000000de 0x000000e0
+			 0x000000e1 0x000000e3 0x000000e5 0x000000e7 0x000000e9 0x000000eb 0x000000ed 0x000000ef
+			 0x000000f1 0x000000f3 0x000000f5 0x000000f7 0x000000f9 0x000000fb 0x000000fd 0x000000ff>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-box.dtsi b/include/dt-bindings/display/screen-timing/lcd-box.dtsi
new file mode 100644
index 000000000000..2109a8963a45
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-box.dtsi
@@ -0,0 +1,98 @@
+/*
+ * RockChip. LCD_BOX
+ *
+ */
+
+	disp_power_ctr: power_ctr {
+     /*                        rockchip,debug = <0>;
+        lcd_en:lcd_en {
+                rockchip,power_type = <GPIO>;
+                gpios = <&gpio0 GPIO_B0 GPIO_ACTIVE_HIGH>;
+                rockchip,delay = <10>;
+        };
+
+        bl_en:bl_en {
+                rockchip,power_type = <GPIO>;
+                gpios = <&gpio0 GPIO_A2 GPIO_ACTIVE_HIGH>;
+                rockchip,delay = <10>;
+        };
+
+        bl_ctr:bl_ctr {
+                rockchip,power_type = <GPIO>;
+                gpios = <&gpio3 GPIO_D6 GPIO_ACTIVE_HIGH>;
+                rockchip,delay = <10>;
+        };
+
+        lcd_rst:lcd_rst {
+                rockchip,power_type = <REGULATOR>;
+                rockchip,delay = <5>;
+        };*/
+
+};
+
+disp_timings: display-timings {
+	native-mode = <&timing0>;
+	timing0: timing0 {
+		screen-type = <SCREEN_RGB>;
+		out-face    = <OUT_P888>;
+		color-mode = <COLOR_YCBCR>;
+		clock-frequency = <74250000>;
+		hactive = <1280>;
+		vactive = <720>;
+		hback-porch = <220>;
+		hfront-porch = <110>;
+		vback-porch = <20>;
+		vfront-porch = <5>;
+		hsync-len = <40>;
+		vsync-len = <5>;
+		hsync-active = <1>;
+		vsync-active = <1>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+	timing1: timing1 {
+		screen-type = <SCREEN_RGB>;
+		out-face    = <OUT_P888>;
+		color-mode = <COLOR_YCBCR>;
+		clock-frequency = <148500000>;
+		hactive = <1920>;
+		vactive = <1080>;
+		hback-porch = <148>;
+		hfront-porch = <88>;
+		vback-porch = <36>;
+		vfront-porch = <4>;
+		hsync-len = <44>;
+		vsync-len = <5>;
+		hsync-active = <1>;
+		vsync-active = <1>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+	timing2: timing2 {
+		screen-type = <SCREEN_RGB>;
+		out-face    = <OUT_P888>;
+		color-mode = <COLOR_YCBCR>;
+		clock-frequency = <297000000>;
+		hactive = <3840>;
+		vactive = <2160>;
+		hback-porch = <296>;
+		hfront-porch = <176>;
+		vback-porch = <72>;
+		vfront-porch = <8>;
+		hsync-len = <88>;
+		vsync-len = <10>;
+		hsync-active = <1>;
+		vsync-active = <1>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-ld089wu1-mipi.dtsi b/include/dt-bindings/display/screen-timing/lcd-ld089wu1-mipi.dtsi
new file mode 100644
index 000000000000..6643da5cc096
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-ld089wu1-mipi.dtsi
@@ -0,0 +1,138 @@
+/*
+ * Copyright (C) 2014 ROCKCHIP, Inc.
+ * arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
+ * author: libing@rock-chips.com
+ * create date: 2014-04-15
+ * lcd model: ld089wu1
+ * resolution: 1920 X 1200
+ * mipi channel: single
+ */
+
+/* about mipi */
+disp_mipi_init: mipi_dsi_init{
+			compatible = "rockchip,mipi_dsi_init";
+			rockchip,screen_init	= <0>;
+			rockchip,dsi_lane		= <4>;
+			rockchip,dsi_hs_clk		= <1000>;
+			rockchip,mipi_dsi_num	= <1>;
+};
+disp_mipi_power_ctr: mipi_power_ctr {
+			compatible = "rockchip,mipi_power_ctr";
+			/*mipi_lcd_rst:mipi_lcd_rst{
+					compatible = "rockchip,lcd_rst";
+					rockchip,gpios = <&gpio2 GPIO_B7 GPIO_ACTIVE_LOW>;
+					rockchip,delay = <100>;
+			};
+			mipi_lcd_en:mipi_lcd_en {
+					compatible = "rockchip,lcd_en";
+					rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
+					rockchip,delay = <100>;
+			};*/
+};
+disp_mipi_init_cmds: screen-on-cmds {
+			compatible = "rockchip,screen-on-cmds";
+			/*rockchip,cmd_debug = <1>;
+			rockchip,on-cmds1 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <HSDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0xb0 0x02>;
+					rockchip,cmd_delay = <0>;
+			};
+			*/
+};
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        compatible = "rockchip,display-timings";
+        timing0: timing0 {
+		screen-type = <SCREEN_MIPI>;
+		lvds-format = <LVDS_8BIT_2>;
+		out-face    = <OUT_P888>;
+		clock-frequency = <145000000>;
+		hactive = <1920>;
+		vactive = <1200>;
+		hback-porch = <16>;
+		hfront-porch = <24>;
+		vback-porch = <10>;
+		vfront-porch = <16>;
+		hsync-len = <10>;
+		vsync-len = <3>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+		cabc-lut = <
+			/*gamma = 2.2*/
+			0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+			0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000001
+			0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001
+			0x00000001 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002
+			0x00000003 0x00000003 0x00000003 0x00000003 0x00000003 0x00000004 0x00000004 0x00000004
+			0x00000004 0x00000005 0x00000005 0x00000005 0x00000005 0x00000006 0x00000006 0x00000006
+			0x00000006 0x00000007 0x00000007 0x00000007 0x00000008 0x00000008 0x00000008 0x00000009
+			0x00000009 0x00000009 0x0000000a 0x0000000a 0x0000000b 0x0000000b 0x0000000b 0x0000000c
+			0x0000000c 0x0000000d 0x0000000d 0x0000000d 0x0000000e 0x0000000e 0x0000000f 0x0000000f
+			0x00000010 0x00000010 0x00000011 0x00000011 0x00000012 0x00000012 0x00000013 0x00000013
+			0x00000014 0x00000014 0x00000015 0x00000016 0x00000016 0x00000017 0x00000017 0x00000018
+			0x00000019 0x00000019 0x0000001a 0x0000001a 0x0000001b 0x0000001c 0x0000001c 0x0000001d
+			0x0000001e 0x0000001e 0x0000001f 0x00000020 0x00000021 0x00000021 0x00000022 0x00000023
+			0x00000023 0x00000024 0x00000025 0x00000026 0x00000027 0x00000027 0x00000028 0x00000029
+			0x0000002a 0x0000002b 0x0000002b 0x0000002c 0x0000002d 0x0000002e 0x0000002f 0x00000030
+			0x00000031 0x00000031 0x00000032 0x00000033 0x00000034 0x00000035 0x00000036 0x00000037
+			0x00000038 0x00000039 0x0000003a 0x0000003b 0x0000003c 0x0000003d 0x0000003e 0x0000003f
+			0x00000040 0x00000041 0x00000042 0x00000043 0x00000044 0x00000045 0x00000046 0x00000047
+			0x00000049 0x0000004a 0x0000004b 0x0000004c 0x0000004d 0x0000004e 0x0000004f 0x00000051
+			0x00000052 0x00000053 0x00000054 0x00000055 0x00000057 0x00000058 0x00000059 0x0000005a
+			0x0000005b 0x0000005d 0x0000005e 0x0000005f 0x00000061 0x00000062 0x00000063 0x00000064
+			0x00000066 0x00000067 0x00000069 0x0000006a 0x0000006b 0x0000006d 0x0000006e 0x0000006f
+			0x00000071 0x00000072 0x00000074 0x00000075 0x00000077 0x00000078 0x00000079 0x0000007b
+			0x0000007c 0x0000007e 0x0000007f 0x00000081 0x00000082 0x00000084 0x00000085 0x00000087
+			0x00000089 0x0000008a 0x0000008c 0x0000008d 0x0000008f 0x00000091 0x00000092 0x00000094
+			0x00000095 0x00000097 0x00000099 0x0000009a 0x0000009c 0x0000009e 0x0000009f 0x000000a1
+			0x000000a3 0x000000a5 0x000000a6 0x000000a8 0x000000aa 0x000000ac 0x000000ad 0x000000af
+			0x000000b1 0x000000b3 0x000000b5 0x000000b6 0x000000b8 0x000000ba 0x000000bc 0x000000be
+			0x000000c0 0x000000c2 0x000000c4 0x000000c5 0x000000c7 0x000000c9 0x000000cb 0x000000cd
+			0x000000cf 0x000000d1 0x000000d3 0x000000d5 0x000000d7 0x000000d9 0x000000db 0x000000dd
+			0x000000df 0x000000e1 0x000000e3 0x000000e5 0x000000e7 0x000000ea 0x000000ec 0x000000ee
+			0x000000f0 0x000000f2 0x000000f4 0x000000f6 0x000000f8 0x000000fb 0x000000fd 0x000000ff>;
+		cabc-gamma-base = <
+			/*gamma = 2.2*/
+			0x00010000 0x0000fdd0 0x0000fba8 0x0000f986 0x0000f76a 0x0000f556 0x0000f347 0x0000f140
+			0x0000ef3e 0x0000ed43 0x0000eb4e 0x0000e95e 0x0000e775 0x0000e592 0x0000e3b4 0x0000e1dc
+			0x0000e009 0x0000de3c 0x0000dc74 0x0000dab2 0x0000d8f4 0x0000d73c 0x0000d589 0x0000d3db
+			0x0000d232 0x0000d08d 0x0000ceee 0x0000cd53 0x0000cbbc 0x0000ca2b 0x0000c89d 0x0000c714
+			0x0000c590 0x0000c410 0x0000c294 0x0000c11c 0x0000bfa8 0x0000be39 0x0000bccd 0x0000bb65
+			0x0000ba01 0x0000b8a1 0x0000b745 0x0000b5ed 0x0000b498 0x0000b347 0x0000b1f9 0x0000b0af
+			0x0000af68 0x0000ae25 0x0000ace5 0x0000aba8 0x0000aa6f 0x0000a939 0x0000a806 0x0000a6d7
+			0x0000a5aa 0x0000a480 0x0000a35a 0x0000a236 0x0000a116 0x00009ff8 0x00009edd 0x00009dc5
+			0x00009cb0 0x00009b9e 0x00009a8e 0x00009981 0x00009877 0x0000976f 0x0000966a 0x00009567
+			0x00009467 0x0000936a 0x0000926f 0x00009176 0x00009080 0x00008f8c 0x00008e9a 0x00008dab
+			0x00008cbe 0x00008bd3 0x00008aea 0x00008a04 0x00008920 0x0000883e 0x0000875e 0x00008680
+			0x000085a4 0x000084ca 0x000083f3 0x0000831d 0x00008249 0x00008177 0x000080a7 0x00007fd9
+			0x00007f0d 0x00007e42 0x00007d7a 0x00007cb3 0x00007bee 0x00007b2b 0x00007a6a 0x000079aa
+			0x000078ec 0x0000782f 0x00007775 0x000076bc 0x00007604 0x0000754f 0x0000749a 0x000073e8
+			0x00007337 0x00007287 0x000071d9 0x0000712c 0x00007081 0x00006fd8 0x00006f30 0x00006e89
+			0x00006de4 0x00006d40 0x00006c9d 0x00006bfc 0x00006b5c 0x00006abe 0x00006a21 0x00006985
+			0x000068ea 0x00006851 0x000067b9 0x00006722 0x0000668d 0x000065f9 0x00006566 0x000064d4
+			0x00006443 0x000063b4 0x00006325 0x00006298 0x0000620c 0x00006181 0x000060f8 0x0000606f
+			0x00005fe7 0x00005f61 0x00005edb 0x00005e57 0x00005dd4 0x00005d51 0x00005cd0 0x00005c50
+			0x00005bd1 0x00005b52 0x00005ad5 0x00005a59 0x000059de 0x00005963 0x000058ea 0x00005871
+			0x000057fa 0x00005783 0x0000570d 0x00005699 0x00005625 0x000055b2 0x0000553f 0x000054ce
+			0x0000545d 0x000053ee 0x0000537f 0x00005311 0x000052a4 0x00005238 0x000051cc 0x00005161
+			0x000050f7 0x0000508e 0x00005026 0x00004fbe 0x00004f57 0x00004ef1 0x00004e8c 0x00004e27
+			0x00004dc3 0x00004d60 0x00004cfe 0x00004c9c 0x00004c3b 0x00004bdb 0x00004b7b 0x00004b1c
+			0x00004abe 0x00004a60 0x00004a03 0x000049a7 0x0000494b 0x000048f0 0x00004896 0x0000483c
+			0x000047e3 0x0000478a 0x00004733 0x000046db 0x00004685 0x0000462f 0x000045d9 0x00004584
+			0x00004530 0x000044dc 0x00004489 0x00004437 0x000043e5 0x00004393 0x00004342 0x000042f2
+			0x000042a2 0x00004253 0x00004204 0x000041b6 0x00004169 0x0000411b 0x000040cf 0x00004083
+			0x00004037 0x00003fec 0x00003fa1 0x00003f57 0x00003f0e 0x00003ec5 0x00003e7c 0x00003e34
+			0x00003dec 0x00003da5 0x00003d5e 0x00003d18 0x00003cd2 0x00003c8c 0x00003c48 0x00003c03
+			0x00003bbf 0x00003b7b 0x00003b38 0x00003af5 0x00003ab3 0x00003a71 0x00003a30 0x000039ef
+			0x000039ae 0x0000396e 0x0000392e 0x000038ee 0x000038af 0x00003871 0x00003832 0x000037f5>;
+			};
+	};
diff --git a/include/dt-bindings/display/screen-timing/lcd-lq070m1sx01-mipi.dtsi b/include/dt-bindings/display/screen-timing/lcd-lq070m1sx01-mipi.dtsi
new file mode 100644
index 000000000000..2d21964c137e
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-lq070m1sx01-mipi.dtsi
@@ -0,0 +1,128 @@
+/*
+ * Copyright (C) 2014 ROCKCHIP, Inc.
+ * arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
+ * author: libing@rock-chips.com
+ * create date: 2014-04-15
+ * lcd model: lq070m1sx01
+ * resolution: 1920 X 1200
+ * mipi channel: dual
+ */
+
+/* about mipi */
+disp_mipi_init: mipi_dsi_init{
+			compatible = "rockchip,mipi_dsi_init";
+			rockchip,screen_init	= <1>;
+			rockchip,dsi_lane		= <2>;
+			rockchip,dsi_hs_clk		= <1000>;
+			rockchip,mipi_dsi_num	= <2>;
+};
+disp_mipi_power_ctr: mipi_power_ctr {
+			compatible = "rockchip,mipi_power_ctr";
+			mipi_lcd_rst:mipi_lcd_rst{
+					compatible = "rockchip,lcd_rst";
+					rockchip,gpios = <&gpio2 GPIO_B7 GPIO_ACTIVE_HIGH>;
+					rockchip,delay = <10>;
+			};
+			mipi_lcd_en:mipi_lcd_en {
+					compatible = "rockchip,lcd_en";
+					rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
+					rockchip,delay = <10>;
+			};
+};
+disp_mipi_init_cmds: screen-on-cmds {
+			rockchip,cmd_debug = <0>;
+			compatible = "rockchip,screen-on-cmds";
+			rockchip,on-cmds1 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0xb0 0x02>;
+					rockchip,cmd_delay = <0>;
+			};
+
+			rockchip,on-cmds2 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0xb1 0x21>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds3 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0xb0 0x06>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds4 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0xb1 0x21>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds5 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0xb4 0x15>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds6 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0xb9 0x40>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds7 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0xb0 0x00>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds8 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x05 dcs_set_display_on>;
+					rockchip,cmd_delay = <10>;
+			};
+			rockchip,on-cmds9 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,data_type = <DATA_TYPE_DCS>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x05 dcs_exit_sleep_mode>;
+					rockchip,cmd_delay = <10>;
+			};
+};
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        compatible = "rockchip,display-timings";
+        timing0: timing0 {
+		screen-type = <SCREEN_DUAL_MIPI>;
+		lvds-format = <LVDS_8BIT_2>;
+		out-face    = <OUT_P888>;
+		clock-frequency = <150000000>;
+		hactive = <1200>;
+		vactive = <1920>;
+		hsync-len = <8>;
+		hback-porch = <32>;
+		hfront-porch = <156>;
+
+		vsync-len = <2>;
+		vback-porch = <6>;
+		vfront-porch = <12>;
+
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-rk3128-86v-LVDS1024x600.dtsi b/include/dt-bindings/display/screen-timing/lcd-rk3128-86v-LVDS1024x600.dtsi
new file mode 100644
index 000000000000..3895431d421f
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-rk3128-86v-LVDS1024x600.dtsi
@@ -0,0 +1,33 @@
+/*
+ * RockChip. LCD_LVDS1024x600 FOR rk3128-86V
+ *
+ */
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        timing0: timing0 {
+		screen-type = <SCREEN_LVDS>;
+		lvds-format = <LVDS_8BIT_1>;
+		out-face    = <OUT_P888>;
+		/* Min   Typ   Max Unit
+		 * Clock Frequency fclk  44.9  51.2  63 MHz
+		 */
+		clock-frequency = <60000000>;
+		hactive = <1024>;			  /* Horizontal display area thd 1024       DCLK			*/
+		vactive = <600>;			  /* Vertical display area tvd   600		H				*/
+		hback-porch = <90>;			  /* HS Width +Back Porch   160  160   160  DCLK (Thw+ thbp)*/
+		hfront-porch = <160>;		  /* HS front porch thfp    16   160   216  DCLK			*/
+		vback-porch = <13>;			  /* VS front porch tvfp	1	 12    127  H				*/
+		vfront-porch = <12>;		  /* VS Width+Back Porch    23   23    23   H (Tvw+ tvbp)	*/
+		hsync-len = <70>;			  /* HS Pulse Width thw		1	  -    140  DCLK			*/
+		vsync-len = <10>;			  /* VS Pulse Width tvw		1	  -	20  H				*/
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-td043mgeal.dtsi b/include/dt-bindings/display/screen-timing/lcd-td043mgeal.dtsi
new file mode 100644
index 000000000000..db20efa3c769
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-td043mgeal.dtsi
@@ -0,0 +1,29 @@
+/*
+ * RockChip. LCD_TD043MGEA1 FOR FPGA
+ *
+ */
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        timing0: timing0 {
+		screen-type = <SCREEN_RGB>;
+		out-face    = <OUT_P888>;
+		clock-frequency = <27000000>;
+		hactive = <800>;
+		vactive = <480>;
+		hback-porch = <206>;
+		hfront-porch = <40>;
+		vback-porch = <25>;
+		vfront-porch = <10>;
+		hsync-len = <10>;
+		vsync-len = <10>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-tv080wum-mipi.dtsi b/include/dt-bindings/display/screen-timing/lcd-tv080wum-mipi.dtsi
new file mode 100644
index 000000000000..008f1213be75
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-tv080wum-mipi.dtsi
@@ -0,0 +1,138 @@
+/*
+ * Copyright (C) 2014 ROCKCHIP, Inc.
+ * arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
+ * author: libing@rock-chips.com
+ * create date: 2014-04-15
+ * lcd model: ld089wu1
+ * resolution: 1920 X 1200
+ * mipi channel: single
+ */
+
+/* about mipi */
+disp_mipi_init: mipi_dsi_init{
+			compatible = "rockchip,mipi_dsi_init";
+			rockchip,screen_init	= <0>;
+			rockchip,dsi_lane		= <4>;
+			rockchip,dsi_hs_clk		= <1000>;
+			rockchip,mipi_dsi_num	= <1>;
+};
+disp_mipi_power_ctr: mipi_power_ctr {
+			compatible = "rockchip,mipi_power_ctr";
+			/*mipi_lcd_rst:mipi_lcd_rst{
+					compatible = "rockchip,lcd_rst";
+					rockchip,gpios = <&gpio2 GPIO_B7 GPIO_ACTIVE_LOW>;
+					rockchip,delay = <100>;
+			};
+			mipi_lcd_en:mipi_lcd_en {
+					compatible = "rockchip,lcd_en";
+					rockchip,gpios = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
+					rockchip,delay = <100>;
+			};*/
+};
+disp_mipi_init_cmds: screen-on-cmds {
+			compatible = "rockchip,screen-on-cmds";
+			/*rockchip,cmd_debug = <1>;
+			rockchip,on-cmds1 {
+					compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <HSDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0xb0 0x02>;
+					rockchip,cmd_delay = <0>;
+			};
+			*/
+};
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        compatible = "rockchip,display-timings";
+        timing0: timing0 {
+		screen-type = <SCREEN_MIPI>;
+		lvds-format = <LVDS_8BIT_2>;
+		out-face    = <OUT_P888>;
+		clock-frequency = <120000000>;
+		hactive = <1200>;
+		vactive = <1920>;
+		hback-porch = <80>;
+		hfront-porch = <81>;
+		vback-porch = <21>;
+		vfront-porch = <21>;
+		hsync-len = <10>;
+		vsync-len = <3>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+		cabc-lut = <
+			/*gamma = 2.2*/
+			0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
+			0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000001
+			0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001
+			0x00000001 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002
+			0x00000003 0x00000003 0x00000003 0x00000003 0x00000003 0x00000004 0x00000004 0x00000004
+			0x00000004 0x00000005 0x00000005 0x00000005 0x00000005 0x00000006 0x00000006 0x00000006
+			0x00000006 0x00000007 0x00000007 0x00000007 0x00000008 0x00000008 0x00000008 0x00000009
+			0x00000009 0x00000009 0x0000000a 0x0000000a 0x0000000b 0x0000000b 0x0000000b 0x0000000c
+			0x0000000c 0x0000000d 0x0000000d 0x0000000d 0x0000000e 0x0000000e 0x0000000f 0x0000000f
+			0x00000010 0x00000010 0x00000011 0x00000011 0x00000012 0x00000012 0x00000013 0x00000013
+			0x00000014 0x00000014 0x00000015 0x00000016 0x00000016 0x00000017 0x00000017 0x00000018
+			0x00000019 0x00000019 0x0000001a 0x0000001a 0x0000001b 0x0000001c 0x0000001c 0x0000001d
+			0x0000001e 0x0000001e 0x0000001f 0x00000020 0x00000021 0x00000021 0x00000022 0x00000023
+			0x00000023 0x00000024 0x00000025 0x00000026 0x00000027 0x00000027 0x00000028 0x00000029
+			0x0000002a 0x0000002b 0x0000002b 0x0000002c 0x0000002d 0x0000002e 0x0000002f 0x00000030
+			0x00000031 0x00000031 0x00000032 0x00000033 0x00000034 0x00000035 0x00000036 0x00000037
+			0x00000038 0x00000039 0x0000003a 0x0000003b 0x0000003c 0x0000003d 0x0000003e 0x0000003f
+			0x00000040 0x00000041 0x00000042 0x00000043 0x00000044 0x00000045 0x00000046 0x00000047
+			0x00000049 0x0000004a 0x0000004b 0x0000004c 0x0000004d 0x0000004e 0x0000004f 0x00000051
+			0x00000052 0x00000053 0x00000054 0x00000055 0x00000057 0x00000058 0x00000059 0x0000005a
+			0x0000005b 0x0000005d 0x0000005e 0x0000005f 0x00000061 0x00000062 0x00000063 0x00000064
+			0x00000066 0x00000067 0x00000069 0x0000006a 0x0000006b 0x0000006d 0x0000006e 0x0000006f
+			0x00000071 0x00000072 0x00000074 0x00000075 0x00000077 0x00000078 0x00000079 0x0000007b
+			0x0000007c 0x0000007e 0x0000007f 0x00000081 0x00000082 0x00000084 0x00000085 0x00000087
+			0x00000089 0x0000008a 0x0000008c 0x0000008d 0x0000008f 0x00000091 0x00000092 0x00000094
+			0x00000095 0x00000097 0x00000099 0x0000009a 0x0000009c 0x0000009e 0x0000009f 0x000000a1
+			0x000000a3 0x000000a5 0x000000a6 0x000000a8 0x000000aa 0x000000ac 0x000000ad 0x000000af
+			0x000000b1 0x000000b3 0x000000b5 0x000000b6 0x000000b8 0x000000ba 0x000000bc 0x000000be
+			0x000000c0 0x000000c2 0x000000c4 0x000000c5 0x000000c7 0x000000c9 0x000000cb 0x000000cd
+			0x000000cf 0x000000d1 0x000000d3 0x000000d5 0x000000d7 0x000000d9 0x000000db 0x000000dd
+			0x000000df 0x000000e1 0x000000e3 0x000000e5 0x000000e7 0x000000ea 0x000000ec 0x000000ee
+			0x000000f0 0x000000f2 0x000000f4 0x000000f6 0x000000f8 0x000000fb 0x000000fd 0x000000ff>;
+		cabc-gamma-base = <
+			/*gamma = 2.2*/
+			0x00010000 0x0000fdd0 0x0000fba8 0x0000f986 0x0000f76a 0x0000f556 0x0000f347 0x0000f140
+			0x0000ef3e 0x0000ed43 0x0000eb4e 0x0000e95e 0x0000e775 0x0000e592 0x0000e3b4 0x0000e1dc
+			0x0000e009 0x0000de3c 0x0000dc74 0x0000dab2 0x0000d8f4 0x0000d73c 0x0000d589 0x0000d3db
+			0x0000d232 0x0000d08d 0x0000ceee 0x0000cd53 0x0000cbbc 0x0000ca2b 0x0000c89d 0x0000c714
+			0x0000c590 0x0000c410 0x0000c294 0x0000c11c 0x0000bfa8 0x0000be39 0x0000bccd 0x0000bb65
+			0x0000ba01 0x0000b8a1 0x0000b745 0x0000b5ed 0x0000b498 0x0000b347 0x0000b1f9 0x0000b0af
+			0x0000af68 0x0000ae25 0x0000ace5 0x0000aba8 0x0000aa6f 0x0000a939 0x0000a806 0x0000a6d7
+			0x0000a5aa 0x0000a480 0x0000a35a 0x0000a236 0x0000a116 0x00009ff8 0x00009edd 0x00009dc5
+			0x00009cb0 0x00009b9e 0x00009a8e 0x00009981 0x00009877 0x0000976f 0x0000966a 0x00009567
+			0x00009467 0x0000936a 0x0000926f 0x00009176 0x00009080 0x00008f8c 0x00008e9a 0x00008dab
+			0x00008cbe 0x00008bd3 0x00008aea 0x00008a04 0x00008920 0x0000883e 0x0000875e 0x00008680
+			0x000085a4 0x000084ca 0x000083f3 0x0000831d 0x00008249 0x00008177 0x000080a7 0x00007fd9
+			0x00007f0d 0x00007e42 0x00007d7a 0x00007cb3 0x00007bee 0x00007b2b 0x00007a6a 0x000079aa
+			0x000078ec 0x0000782f 0x00007775 0x000076bc 0x00007604 0x0000754f 0x0000749a 0x000073e8
+			0x00007337 0x00007287 0x000071d9 0x0000712c 0x00007081 0x00006fd8 0x00006f30 0x00006e89
+			0x00006de4 0x00006d40 0x00006c9d 0x00006bfc 0x00006b5c 0x00006abe 0x00006a21 0x00006985
+			0x000068ea 0x00006851 0x000067b9 0x00006722 0x0000668d 0x000065f9 0x00006566 0x000064d4
+			0x00006443 0x000063b4 0x00006325 0x00006298 0x0000620c 0x00006181 0x000060f8 0x0000606f
+			0x00005fe7 0x00005f61 0x00005edb 0x00005e57 0x00005dd4 0x00005d51 0x00005cd0 0x00005c50
+			0x00005bd1 0x00005b52 0x00005ad5 0x00005a59 0x000059de 0x00005963 0x000058ea 0x00005871
+			0x000057fa 0x00005783 0x0000570d 0x00005699 0x00005625 0x000055b2 0x0000553f 0x000054ce
+			0x0000545d 0x000053ee 0x0000537f 0x00005311 0x000052a4 0x00005238 0x000051cc 0x00005161
+			0x000050f7 0x0000508e 0x00005026 0x00004fbe 0x00004f57 0x00004ef1 0x00004e8c 0x00004e27
+			0x00004dc3 0x00004d60 0x00004cfe 0x00004c9c 0x00004c3b 0x00004bdb 0x00004b7b 0x00004b1c
+			0x00004abe 0x00004a60 0x00004a03 0x000049a7 0x0000494b 0x000048f0 0x00004896 0x0000483c
+			0x000047e3 0x0000478a 0x00004733 0x000046db 0x00004685 0x0000462f 0x000045d9 0x00004584
+			0x00004530 0x000044dc 0x00004489 0x00004437 0x000043e5 0x00004393 0x00004342 0x000042f2
+			0x000042a2 0x00004253 0x00004204 0x000041b6 0x00004169 0x0000411b 0x000040cf 0x00004083
+			0x00004037 0x00003fec 0x00003fa1 0x00003f57 0x00003f0e 0x00003ec5 0x00003e7c 0x00003e34
+			0x00003dec 0x00003da5 0x00003d5e 0x00003d18 0x00003cd2 0x00003c8c 0x00003c48 0x00003c03
+			0x00003bbf 0x00003b7b 0x00003b38 0x00003af5 0x00003ab3 0x00003a71 0x00003a30 0x000039ef
+			0x000039ae 0x0000396e 0x0000392e 0x000038ee 0x000038af 0x00003871 0x00003832 0x000037f5>;
+			};
+	};
diff --git a/include/dt-bindings/display/screen-timing/lcd-vga.dtsi b/include/dt-bindings/display/screen-timing/lcd-vga.dtsi
new file mode 100644
index 000000000000..8f0c8eaafd49
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-vga.dtsi
@@ -0,0 +1,73 @@
+/*
+ * RockChip. VGA timing
+ *
+ */
+
+disp_timings: display-timings {
+	native-mode = <&timing1>;
+	timing0: timing0 {
+		screen-type = <SCREEN_RGB>;
+		lvds-format = <LVDS_8BIT_2>;
+		out-face = <OUT_D888_P666>;
+		clock-frequency = <65000000>;
+		hactive = <1024>;
+		vactive = <768>;
+		hback-porch = <160>;
+		hfront-porch = <24>;
+		vback-porch = <29>;
+		vfront-porch = <3>;
+		hsync-len = <136>;
+		vsync-len = <6>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <1>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+
+	timing1: timing1 {
+		screen-type = <SCREEN_RGB>;
+		out-face = <OUT_D888_P666>;
+		lvds-format = <LVDS_8BIT_2>;
+		clock-frequency = <88750000>;
+		hactive = <1440>;
+		vactive = <900>;
+		hback-porch = <80>;
+		hfront-porch = <48>;
+		vback-porch = <17>;
+		vfront-porch = <3>;
+		hsync-len = <32>;
+		vsync-len = <6>;
+		hsync-active = <1>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <1>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+
+	timing2: timing2 {
+		screen-type = <SCREEN_RGB>;
+		out-face = <OUT_D888_P666>;
+		lvds-format = <LVDS_8BIT_2>;
+		clock-frequency = <106500000>;
+		hactive = <1440>;
+		vactive = <900>;
+		hback-porch = <232>;
+		hfront-porch = <80>;
+		vback-porch = <25>;
+		vfront-porch = <3>;
+		hsync-len = <152>;
+		vsync-len = <6>;
+		hsync-active = <0>;
+		vsync-active = <1>;
+		de-active = <0>;
+		pixelclk-active = <1>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-wqxga-mipi.dtsi b/include/dt-bindings/display/screen-timing/lcd-wqxga-mipi.dtsi
new file mode 100644
index 000000000000..270e98d1972a
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-wqxga-mipi.dtsi
@@ -0,0 +1,204 @@
+/*
+ * Copyright (C) 2014 ROCKCHIP, Inc.
+ * arch/arm/boot/dts/lcd-lq070m1sx01-mipi.dtsi
+ * author: libing@rock-chips.com
+ * create date: 2014-04-15
+ * lcd model: wqxga
+ * resolution: 2560 X 1600
+ * mipi channel: dual
+ */
+
+/* about mipi */
+disp_mipi_init: mipi_dsi_init{
+			compatible = "rockchip,mipi_dsi_init";
+			rockchip,screen_init	= <1>;
+			rockchip,dsi_lane		= <4>;
+			rockchip,dsi_hs_clk		= <940>;
+			rockchip,mipi_dsi_num	= <2>;
+};
+disp_mipi_power_ctr: mipi_power_ctr {
+                        compatible = "rockchip,mipi_power_ctr";
+			mipi_lcd_rst:mipi_lcd_rst{
+			        compatible = "rockchip,lcd_rst";
+					rockchip,gpios = <&gpio7 GPIO_B2 GPIO_ACTIVE_HIGH>;
+					rockchip,delay = <10>;
+			};
+			mipi_lcd_en:mipi_lcd_en {
+			        compatible = "rockchip,lcd_en";
+					rockchip,gpios = <&gpio6 GPIO_A7 GPIO_ACTIVE_HIGH>;
+					rockchip,delay = <10>;
+			};
+};
+disp_mipi_init_cmds: screen-on-cmds {
+			rockchip,cmd_debug = <0>;
+			compatible = "rockchip,screen-on-cmds";
+	                rockchip,on-cmds1 {
+                                        compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x05 0x01>; //set soft reset
+					rockchip,cmd_delay = <10>;
+			};
+
+	                rockchip,on-cmds2 {
+                                        compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x05 0x01>; //set soft reset
+					rockchip,cmd_delay = <10>;
+			};
+			rockchip,on-cmds3 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0x3a 0x77>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds4 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x39 0x2a 0x00 0x00 0x04 0xff>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds5 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x39 0x2b 0x00 0x00 0x06 0x3f>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds6 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <0>;
+					rockchip,cmd = <0x15 0x35 0x00>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds7 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <0>;
+					rockchip,cmd = <0x39 0x44 0x00 0x00>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds8 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0x51 0xff>; //0xff
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds9 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0x53 0x04>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds10 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0x51 0xff>; //0xff
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds11 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0x53 0x04>;
+					rockchip,cmd_delay = <0>;
+			};
+
+			rockchip,on-cmds12 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x15 0x55 0x00>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds13 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x05 dcs_exit_sleep_mode>;
+					rockchip,cmd_delay = <120>;
+			};
+
+			rockchip,on-cmds14 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x23 0xb0 0x00>;
+					rockchip,cmd_delay = <0>;
+			};
+
+			rockchip,on-cmds15 { //video
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x29 0xb3 0x1c>;
+					rockchip,cmd_delay = <0>;
+			};
+
+			rockchip,on-cmds16 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x29 0xce 0x7d 0x40 0x48 0x56 0x67 0x78 0x88 0x98 0xa7 0xb5 0xc3 0xd1 0xde 0xe9 0xf2 0xfa 0xff 0x04 0x00>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds17 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x23 0xb0 0x03>;
+					rockchip,cmd_delay = <0>;
+			};
+			rockchip,on-cmds18 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x39 0x2c >;
+					rockchip,cmd_delay = <0>;
+			};
+
+			rockchip,on-cmds19 {
+			                compatible = "rockchip,on-cmds";
+					rockchip,cmd_type = <LPDT>;
+					rockchip,dsi_id = <2>;
+					rockchip,cmd = <0x05 dcs_set_display_on>;
+					rockchip,cmd_delay = <10>;
+			};
+
+};
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        compatible = "rockchip,display-timings";
+        timing0: timing0 {
+		screen-type = <SCREEN_DUAL_MIPI>;
+		lvds-format = <LVDS_8BIT_2>;
+		out-face    = <OUT_P888>;
+		clock-frequency = <265000000>;
+		hactive = <2560>;
+		vactive = <1600>;
+
+		hsync-len = <38>;//19
+		hback-porch = <40>;//40
+		hfront-porch = <108>;//123
+
+		vsync-len = <4>;
+		vback-porch = <4>;
+		vfront-porch = <12>;
+
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
diff --git a/include/dt-bindings/display/screen-timing/lcd-y81349.dtsi b/include/dt-bindings/display/screen-timing/lcd-y81349.dtsi
new file mode 100644
index 000000000000..fabaf6db9e89
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-y81349.dtsi
@@ -0,0 +1,29 @@
+/*
+ * RockChip. LCD_Y81349 FOR 86V
+ *
+ */
+
+
+disp_timings: display-timings {
+        native-mode = <&timing0>;
+        timing0: timing0 {
+		screen-type = <SCREEN_RGB>;
+		out-face    = <OUT_P666>;
+		clock-frequency = <33000000>;
+		hactive = <800>;
+		vactive = <480>;
+		hback-porch = <10>;
+		hfront-porch = <210>;
+		vback-porch = <10>;
+		vfront-porch = <22>;
+		hsync-len = <30>;
+		vsync-len = <13>;
+		hsync-active = <0>;
+		vsync-active = <0>;
+		de-active = <0>;
+		pixelclk-active = <0>;
+		swap-rb = <0>;
+		swap-rg = <0>;
+		swap-gb = <0>;
+	};
+};
-- 
2.35.3

