Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Feb  3 10:34:56 2017
| Host         : bkhusain-HP-Z420-Workstation running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   172 |
| Minimum Number of register sites lost to control set restrictions |   593 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             506 |          156 |
| No           | No                    | Yes                    |              44 |           19 |
| No           | Yes                   | No                     |             208 |           73 |
| Yes          | No                    | No                     |             752 |          187 |
| Yes          | No                    | Yes                    |              66 |           20 |
| Yes          | Yes                   | No                     |            1719 |          567 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                     Enable Signal                                                                                                                     |                                                                                                                     Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[14]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[3]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[2]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[1]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[18]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[17]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[16]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[15]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[4]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[13]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[11]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[10]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[12]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[8]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[9]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[5]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[6]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[7]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[8]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[11]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[9]                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[10]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[12]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[13]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[14]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[15]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[16]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[17]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[18]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/burst_cnt[19]                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[6]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[1]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[2]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[3]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[4]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[5]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[19]_i_2_n_2                                                                                                                                                                         | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/resp_cnt[7]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_1_n_2                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RST_FULL_FF                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2              |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_2                                                                            |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_2                                                                            |                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_2                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_2                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/p_32_in                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/p_35_in                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_2                      |                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[4]_i_1_n_2          |                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[4]_i_1_n_2               |                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_2                           |                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth[5]_i_1_n_2                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_2                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_BUS_A_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth[5]_i_1_n_2                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/bus_equal_gen.data_buf[31]_i_1_n_2                                                                                                                                                           | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/bus_equal_gen.len_cnt[7]_i_1_n_2                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_14_out                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_9_out                                                                                                                                                             | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_4_out                                                                                                                                                             | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_31_out                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_19_out                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                             |                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_2                                                                            |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_2                                                                          |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_2                                                                         |                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_2                                                                                                    |                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_2                                                                          |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_2                                                                            |                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_2                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_2                                                                                                    |                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1_n_2                                                                                                       |                                                                                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/S_READY                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/sect_addr_buf[31]_i_1_n_2                                                                                                                                                                    | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/sect_cnt[0]_i_1_n_2                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/sect_addr_buf[31]_i_1_n_2                                                                                                                                                                     | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/sect_cnt[0]_i_1_n_2                                                                                                                                                                          | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_resp/p_14_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                                                                                      |                                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_resp/p_19_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_resp/p_31_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_resp/p_4_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_resp/p_9_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S_READY                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[61]_i_1_n_2                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/S_READY                                                                                                                      |                                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[61]_i_1_n_2                                                                                                      |                                                                                                                                                                                                                                                         |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/start_addr[31]_i_1_n_2                                                                                                                                                                       | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/tmp_1_cast_reg_3660                                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/could_multi_bursts.araddr_buf[31]_i_1_n_2                                                                                                                                                     | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/x_in_in_int_U/foo_block_in_int_ram_U/p_0_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/ap_sig_bdd_94                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/ap_sig_bdd_125                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/ap_NS_fsm[9]                                                                                                                                                                                            |                                                                                                                                                                                                                                                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rreq/p_4_out                                                                                                                                                                             | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/y_out_out_int_U/foo_y_out_out_int_ram_U/p_0_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/block_in_int_ce0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/y_out_out_int_load_reg_4270                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/y_out_out_int_ce0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/x_in_in_int_ce0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/reg_2120                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rdata/p_31_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rreq/p_14_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/ap_sig_bdd_133                                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/block_in_int_U/foo_block_in_int_ram_U/p_0_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rreq/p_19_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_BUS_A_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rdata/p_9_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rreq/p_31_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rdata/p_4_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/bus_equal_gen.data_buf[31]_i_1_n_2                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wreq/p_14_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wreq/p_19_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wreq/p_31_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wreq/p_4_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rdata/p_19_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wreq/p_9_out                                                                                                                                                                            | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rdata/p_14_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/fifo_rreq/p_9_out                                                                                                                                                                             | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/start_addr[31]_i_1_n_2                                                                                                                                                                       | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/align_len[31]_i_1_n_2                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/storemerge_reg_78[31]_i_2_n_2                                                                                                                                                                           | design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/storemerge_reg_78[31]_i_1_n_2                                                                                                                                                                             |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_2                                                                                                       |                                                                                                                                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wdata/p_9_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               15 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/bus_equal_gen.data_buf[31]_i_1_n_2                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wdata/p_4_out                                                                                                                                                                           | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               15 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wdata/p_31_out                                                                                                                                                                          | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wdata/p_19_out                                                                                                                                                                          | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               14 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/fifo_wdata/p_14_out                                                                                                                                                                          | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               15 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[31]_i_1_n_2                                                                                                                                                    | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1_n_2                                                                                                       |                                                                                                                                                                                                                                                         |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/S_READY                                                                                                                       |                                                                                                                                                                                                                                                         |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/ap_sig_bdd_367                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                         |               13 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/align_len                                                                                                                                                                                     | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               14 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               17 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_write/start_addr_buf[31]_i_1_n_2                                                                                                                                                                   | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               17 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/foo_memory_inout_m_axi_U/bus_read/start_addr_buf[31]_i_2_n_2                                                                                                                                                                    | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               14 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY                                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |               23 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_2                                                                                                                                    |               16 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/foo_0/inst/byte_block_in_offset_0_data_reg0                                                                                                                                                                                                | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               15 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       | design_1_i/foo_0/inst/ap_rst_n_inv                                                                                                                                                                                                                      |               47 |            123 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                         |              157 |            507 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


