# ğŸ§  Digital Design with Verilog â€“ Learning Repository

Welcome to my Verilog HDL project repository!

This collection contains over 40 Verilog files created during my journey of learning **Digital Design** using **Verilog HDL**. It includes everything from basic combinational and sequential circuits to complex modules like bus interconnects and image processors.

## ğŸ¯ Goals

- Build a strong foundation in digital logic and hardware description
- Practice RTL-level design and modular coding in Verilog
- Simulate, test, and debug designs using industry-standard tools
- Gain hands-on experience with real-world design components for FPGA/ASIC

## ğŸ“¦ What's Inside

- Combinational logic modules (adders, multiplexers, decoders, etc.)
- Sequential logic circuits (flip-flops, counters, FSMs)
- Design examples of some projects
- Functional simulation testbenches
- RTL schematics and waveform configuration files

## ğŸ§ª Tools Used

- **Verilog HDL** (IEEE 1364)
- **Xilinx Vivado** for simulation and synthesis
- **ModelSim / Icarus Verilog** for testbench validation
- `.wcfg` waveform configuration for visual debugging

## ğŸš€ How to Use

1. Clone or download this repository.
2. Open the desired module and its corresponding testbench.
3. Simulate using your preferred tool (Vivado, ModelSim, or IVerilog).
4. Modify and experiment to reinforce learning.

## ğŸ“š Learning Approach

- Modular design
- Top-down and bottom-up coding style
- Test-driven development using structured testbenches
- Gradual complexity scaling from basic to advanced designs

## âœï¸ Author

**Kathir S**  
Department of Electronics and Communication Engineering  
Anna University, Coimbatore  
ğŸ“§ itz.kathir2005@gmail.com  
ğŸ”— [Portfolio Website](https://kathirr0805.github.io/Portfolio/#)  
ğŸ”— [LinkedIn](https://linkedin.com/in/kathir2005)

## ğŸ“ License

This repository is intended for educational and personal use. Feel free to use, modify, and learn from the designs with proper attribution.
