
*** Running vivado
    with args -log system_my_timer_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_my_timer_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_my_timer_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/taylor/Documents/new_spgd/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top system_my_timer_0 -part xc7z020clg400-3 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_my_timer_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9333
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2110.547 ; gain = 0.000 ; free physical = 122 ; free virtual = 10688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_my_timer_0' [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_my_timer_0/synth/system_my_timer_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'my_timer' [/home/taylor/Documents/new_spgd/src/my_timer.v:3]
	Parameter GPIO_WIDTH bound to: 32 - type: integer 
	Parameter DAC_WIDTH bound to: 14 - type: integer 
	Parameter DAC_OUT_VALUE_A bound to: 14'b01111111111111 
	Parameter DAC_OUT_VALUE_B bound to: 14'b00000000000000 
	Parameter DAC_OUT_VALUE_C bound to: 14'b10000000000000 
	Parameter stopped bound to: 3'b000 
	Parameter timer_a_wait bound to: 3'b001 
	Parameter timer_b_wait bound to: 3'b010 
	Parameter timer_c_wait bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'gen_counter' [/home/taylor/Documents/new_spgd/src/gen_counter.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_counter' (1#1) [/home/taylor/Documents/new_spgd/src/gen_counter.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/taylor/Documents/new_spgd/src/my_timer.v:76]
INFO: [Synth 8-6155] done synthesizing module 'my_timer' (2#1) [/home/taylor/Documents/new_spgd/src/my_timer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_my_timer_0' (3#1) [/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/ip/system_my_timer_0/synth/system_my_timer_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2110.547 ; gain = 0.000 ; free physical = 221 ; free virtual = 9108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2110.547 ; gain = 0.000 ; free physical = 890 ; free virtual = 9861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2110.547 ; gain = 0.000 ; free physical = 889 ; free virtual = 9861
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2110.547 ; gain = 0.000 ; free physical = 1022 ; free virtual = 10000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.414 ; gain = 0.000 ; free physical = 3139 ; free virtual = 12277
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2180.414 ; gain = 0.000 ; free physical = 3121 ; free virtual = 12262
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 2025 ; free virtual = 11638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 2031 ; free virtual = 11644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 2033 ; free virtual = 11648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 2007 ; free virtual = 11646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 1552 ; free virtual = 11291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 207 ; free virtual = 10049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 203 ; free virtual = 10045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 184 ; free virtual = 10026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 193 ; free virtual = 9848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 194 ; free virtual = 9849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 202 ; free virtual = 9857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 203 ; free virtual = 9858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 205 ; free virtual = 9860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 204 ; free virtual = 9860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    36|
|2     |LUT1   |     6|
|3     |LUT2   |     8|
|4     |LUT3   |     7|
|5     |LUT4   |    87|
|6     |LUT5   |     1|
|7     |FDRE   |   136|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 201 ; free virtual = 9857
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2180.414 ; gain = 0.000 ; free physical = 358 ; free virtual = 10027
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2180.414 ; gain = 69.867 ; free physical = 355 ; free virtual = 10026
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.414 ; gain = 0.000 ; free physical = 1653 ; free virtual = 12421
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.414 ; gain = 0.000 ; free physical = 2306 ; free virtual = 13424
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2180.414 ; gain = 69.969 ; free physical = 2432 ; free virtual = 13552
INFO: [Common 17-1381] The checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_my_timer_0_synth_1/system_my_timer_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.runs/system_my_timer_0_synth_1/system_my_timer_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_my_timer_0_utilization_synth.rpt -pb system_my_timer_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  9 10:27:41 2022...
