Generating HDL for page 13.10.02.1 OPERATION REGISTERS A.B.8 BITS at 7/19/2020 9:43:37 AM
Found combinatorial loop (need D FF) at output of gate at 4B
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 4E
Found combinatorial loop (need D FF) at output of gate at 3E
Found combinatorial loop (need D FF) at output of gate at 4H
Found combinatorial loop (need D FF) at output of gate at 3H
Removed 2 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2G to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8E09
Added LAMP signal LAMP_11C8F09
Added LAMP signal LAMP_11C8G09
Generating Statement for block at 2A with output pin(s) of OUT_2A_C
	and inputs of OUT_4B_P
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_B
	and inputs of PS_B_CH_NOT_B_BIT,PS_SET_OP_REG
	and logic function of NAND
Generating Statement for block at 4B with *latched* output pin(s) of OUT_4B_P_Latch, OUT_4B_P_Latch
	and inputs of OUT_5B_B,OUT_3B_NoPin
	and logic function of NAND
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_NoPin_Latch, OUT_3B_NoPin_Latch
	and inputs of OUT_4B_P,OUT_5C_G
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_B, OUT_2B_B
	and inputs of OUT_3B_NoPin
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_G
	and inputs of PS_B_CH_B_BIT,PS_SET_OP_REG
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_K
	and inputs of OUT_2B_B
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of 
	and inputs of OUT_2C_K
	and logic function of Lamp
Generating Statement for block at 2D with output pin(s) of OUT_2D_D, OUT_2D_D
	and inputs of OUT_4E_F
	and logic function of NOT
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of OUT_2D_D
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_F
	and inputs of PS_B_CH_NOT_A_BIT,PS_SET_OP_REG
	and logic function of NAND
Generating Statement for block at 4E with *latched* output pin(s) of OUT_4E_F_Latch, OUT_4E_F_Latch
	and inputs of OUT_5E_F,OUT_3E_NoPin
	and logic function of NAND
Generating Statement for block at 3E with *latched* output pin(s) of OUT_3E_NoPin_Latch, OUT_3E_NoPin_Latch
	and inputs of OUT_4E_F,OUT_5F_D
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_E, OUT_2E_E
	and inputs of OUT_3E_NoPin
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_D
	and inputs of PS_B_CH_A_BIT,PS_SET_OP_REG
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_E
	and inputs of OUT_2E_E
	and logic function of NOT
Generating Statement for block at 1F with output pin(s) of 
	and inputs of OUT_2F_E
	and logic function of Lamp
Generating Statement for block at 2G with output pin(s) of OUT_2G_C
	and inputs of OUT_4H_P
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_E
	and inputs of PS_B_CH_NOT_8_BIT,PS_SET_OP_REG
	and logic function of NAND
Generating Statement for block at 4H with *latched* output pin(s) of OUT_4H_P_Latch, OUT_4H_P_Latch
	and inputs of OUT_5H_E,OUT_3H_NoPin
	and logic function of NAND
Generating Statement for block at 3H with *latched* output pin(s) of OUT_3H_NoPin_Latch, OUT_3H_NoPin_Latch
	and inputs of OUT_4H_P,OUT_5I_G
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_B, OUT_2H_B
	and inputs of OUT_3H_NoPin
	and logic function of NOT
Generating Statement for block at 5I with output pin(s) of OUT_5I_G
	and inputs of PS_SET_OP_REG,PS_B_CH_8_BIT
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_B
	and inputs of OUT_2H_B
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of 
	and inputs of OUT_2I_B
	and logic function of Lamp
Generating output sheet edge signal assignment to 
	signal PS_OP_REG_B_BIT
	from gate output OUT_2A_C
Generating output sheet edge signal assignment to 
	signal PS_OP_REG_NOT_B_BIT
	from gate output OUT_2B_B
Generating output sheet edge signal assignment to 
	signal PS_OP_REG_A_BIT
	from gate output OUT_2D_D
Generating output sheet edge signal assignment to 
	signal MS_OP_REG_A_BIT
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal PS_OP_REG_NOT_A_BIT
	from gate output OUT_2E_E
Generating output sheet edge signal assignment to 
	signal PS_OP_REG_8_BIT
	from gate output OUT_2G_C
Generating output sheet edge signal assignment to 
	signal PS_OP_REG_NOT_8_BIT
	from gate output OUT_2H_B
Generating D Flip Flop for block at 4B
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 4E
Generating D Flip Flop for block at 3E
Generating D Flip Flop for block at 4H
Generating D Flip Flop for block at 3H
