ucliGUI::start /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_behavioral/SINGLE/simv  +v2k +lint=all -a log_name +define+SINGLE +neg_tchk +sdfverbose -ucligui
set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD1
set ::dve_fid VPD1
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpUz4ap5
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09-SP2-3_Full64" -sync_file /tmp/vcs_dve_rpc.jsequeira.26685}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.jsequeira.26685}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
if { ![gui_sim_state -check active] } {error "Simulator did not start correctly" error}
#</Database>
# DVE Global setting session:
# Global: Breakpoints
# Global: Bus
# Global: Expressions
# Global: Signal Time Shift
# Global: Signal Compare
# Global: Signal Groups
synopsys::dump -add {Testbench_FPU_Mark2} -scope "." -depth 1 -fid VPD1
set _session_group_2 Testbench_FPU_Mark2
set Testbench_FPU_Mark2 "$_session_group_2"
synopsys::dump -add {Testbench_FPU_Mark2.Array_IN_1} -aggregates  -fid VPD1
synopsys::dump -add {Testbench_FPU_Mark2.Array_IN_2} -aggregates  -fid VPD1
# Global: Highlighting
# Global: Stack
synopsys::xml {set_only_active_frame <data value="1" />}
# Post database loading setting...
# Restore C1 time
# Save global setting...
# Wave/List view global setting
# Close all empty TopLevel windows
foreach __top [gui_ekki_get_window_ids -type TopLevel] {     if { [llength [gui_ekki_get_window_ids -parent $__top]] == 0} {         gui_close_window -window $__top     } }
# DVE View/pane content session:
# Hier 'Hier.1'
catch {gui_list_select -id ${Hier.1} {Testbench_FPU_Mark2}}
# Data 'Data.1'
# View 'Wave.1'
set groupExD [gui_get_pref_value -category Wave -key exclusiveSG]
set origWaveHeight [gui_get_pref_value -category Wave -key waveRowHeight]
set origGroupCreationState [gui_list_create_group_when_add -wave]
if {$origGroupCreationState} { 	gui_list_create_group_when_add -wave -enable }
if { $groupExD } {  gui_msg_report -code DVWW028 }
# Source 'Source.1'
ucliGUI::vpdAddHierarchy -scope mult -depth 1 -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd; synopsys::dump -flush VPD1
synopsys::dump -add {mult.SW} -aggregates  -fid VPD1
synopsys::dump -add {mult.clk} -aggregates  -fid VPD1
synopsys::dump -add {mult.Data_A_i} -aggregates  -fid VPD1
synopsys::dump -add {mult.Data_B_i} -aggregates  -fid VPD1
synopsys::dump -add {mult.Data_S_o} -aggregates  -fid VPD1
# Restore toplevel window zorder
# The toplevel window could be closed if it has no view/pane
if {[gui_exist_window -window ${TopLevel.1}]} { 	gui_set_active_window -window ${TopLevel.1} 	gui_set_active_window -window ${Console.1} }
#</Session>
synopsys::run
set ucliGUI::state
set ucliGUI::state
set synopsys::env(time) 1044395000
set synopsys::env(time) 2114655000
set synopsys::env(time) 3077355000
set synopsys::env(time) 4112745000
set synopsys::env(time) 5146285000
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope Testbench_FPU_Mark2 -radix {hexadecimal decimal symbolic hexadecimal hexadecimal decimal hexadecimal decimal binary decimal decimal binary symbolic binary decimal binary decimal hexadecimal hexadecimal decimal binary decimal decimal binary hexadecimal binary decimal } -list {{Data_1[31:0]} EW {contador[31:0]} {Data_2[31:0]} Array_IN_1 FPSEN Array_IN_2 II begin_operation SW FPSUB underflow_flag {FileSaveData[31:0]} ack_operation SWR operation_ready PERIOD {op_result[31:0]} {region_flag[1:0]} EWR NaN_flag ROUNDING_MODE_POS_INF W busy {operation[2:0]} clk FPMULT }
ucliGUI::getSignalValues -scope mult -radix {decimal binary hexadecimal hexadecimal hexadecimal } -list {SW clk {Data_A_i[23:0]} {Data_B_i[23:0]} {Data_S_o[47:0]} }
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
