

================================================================
== Vitis HLS Report for 'nussinov_Pipeline_VITIS_LOOP_40_3'
================================================================
* Date:           Thu May 22 09:32:36 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        nussinov
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.611 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      182|  25.000 ns|  0.910 us|    5|  182|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_40_3  |        3|      180|         4|          3|          1|  1 ~ 60|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      248|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       97|    -|
|Register             |        -|     -|      235|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      235|      345|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_227_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln43_2_fu_161_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln43_fu_176_p2     |         +|   0|  0|  71|          64|           1|
    |newFirst_fu_206_p2     |         +|   0|  0|  17|          12|          12|
    |newSecond_fu_211_p2    |         -|   0|  0|  17|          12|          12|
    |icmp_ln40_fu_171_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln43_fu_232_p2    |      icmp|   0|  0|  20|          32|          32|
    |select_ln43_fu_243_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_fu_237_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 248|         231|         201|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load      |   9|          2|   32|         64|
    |empty_fu_62                  |   9|          2|   32|         64|
    |k_fu_58                      |   9|          2|   64|        128|
    |table_r_address0             |  14|          3|   12|         36|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  97|         21|  145|        304|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln16_cast_reg_283        |  12|   0|   64|         52|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_fu_62                  |  32|   0|   32|          0|
    |icmp_ln40_reg_299            |   1|   0|    1|          0|
    |k_fu_58                      |  64|   0|   64|          0|
    |p_load_reg_288               |  32|   0|   32|          0|
    |select_ln43_reg_313          |  32|   0|   32|          0|
    |table_r_addr_1_reg_294       |  12|   0|   12|          0|
    |table_r_load_1_reg_308       |  32|   0|   32|          0|
    |zext_ln11_cast_reg_278       |  12|   0|   64|         52|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 235|   0|  339|        104|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|select_ln25       |   in|   32|     ap_none|                        select_ln25|        scalar|
|zext_ln9          |   in|    6|     ap_none|                           zext_ln9|        scalar|
|table_r_address0  |  out|   12|   ap_memory|                            table_r|         array|
|table_r_ce0       |  out|    1|   ap_memory|                            table_r|         array|
|table_r_we0       |  out|    1|   ap_memory|                            table_r|         array|
|table_r_d0        |  out|   32|   ap_memory|                            table_r|         array|
|table_r_q0        |   in|   32|   ap_memory|                            table_r|         array|
|table_r_address1  |  out|   12|   ap_memory|                            table_r|         array|
|table_r_ce1       |  out|    1|   ap_memory|                            table_r|         array|
|table_r_q1        |   in|   32|   ap_memory|                            table_r|         array|
|add_ln16          |   in|   12|     ap_none|                           add_ln16|        scalar|
|sub_ln16          |   in|   12|     ap_none|                           sub_ln16|        scalar|
|zext_ln11         |   in|   12|     ap_none|                          zext_ln11|        scalar|
+------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln11_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln11"   --->   Operation 9 'read' 'zext_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln16_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln16"   --->   Operation 10 'read' 'sub_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln16_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln16"   --->   Operation 11 'read' 'add_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln9_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln9"   --->   Operation 12 'read' 'zext_ln9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln25"   --->   Operation 13 'read' 'select_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln11_cast = zext i12 %zext_ln11_read"   --->   Operation 14 'zext' 'zext_ln11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln16_cast = zext i12 %add_ln16_read"   --->   Operation 15 'zext' 'add_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln9_cast = zext i6 %zext_ln9_read"   --->   Operation 16 'zext' 'zext_ln9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %table_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %select_ln25_read, i32 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %zext_ln9_cast, i64 %k"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body151"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 23 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%table_r_addr = getelementptr i32 %table_r, i64 0, i64 %add_ln16_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 24 'getelementptr' 'table_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.74ns)   --->   "%add_ln43_2 = add i12 %sub_ln16_read, i12 %trunc_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 25 'add' 'add_ln43_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i12 %add_ln43_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 26 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%table_r_addr_1 = getelementptr i32 %table_r, i64 0, i64 %zext_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 27 'getelementptr' 'table_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.64ns)   --->   "%store_ln42 = store i32 %p_load, i12 %table_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:42]   --->   Operation 29 'store' 'store_ln42' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 30 [1/1] (1.06ns)   --->   "%icmp_ln40 = icmp_slt  i64 %k_1, i64 %zext_ln11_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:40]   --->   Operation 30 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc190.loopexit.exitStub, void %for.body151.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:40]   --->   Operation 31 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.14ns)   --->   "%add_ln43 = add i64 %k_1, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 32 'add' 'add_ln43' <Predicate = (icmp_ln40)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %add_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 33 'trunc' 'trunc_ln43' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln43, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 34 'bitconcatenate' 'p_shl4' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i64 %add_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 35 'trunc' 'trunc_ln43_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln43_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 36 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = add i12 %p_shl4, i12 %zext_ln11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 37 'add' 'newFirst' <Predicate = (icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%newSecond = sub i12 %newFirst, i12 %p_shl5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 38 'sub' 'newSecond' <Predicate = (icmp_ln40)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i12 %newSecond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 39 'zext' 'zext_ln43_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%table_r_addr_2 = getelementptr i32 %table_r, i64 0, i64 %zext_ln43_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 40 'getelementptr' 'table_r_addr_2' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 41 'load' 'table_r_load_1' <Predicate = (icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln40 = store i64 %add_ln43, i64 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:40]   --->   Operation 42 'store' 'store_ln40' <Predicate = (icmp_ln40)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 43 [2/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 43 'load' 'table_r_load' <Predicate = (icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 44 [1/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 44 'load' 'table_r_load_1' <Predicate = (icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 45 [1/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 45 'load' 'table_r_load' <Predicate = (icmp_ln40)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln43_1 = add i32 %table_r_load_1, i32 %table_r_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 46 'add' 'add_ln43_1' <Predicate = (icmp_ln40)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln43 = icmp_slt  i32 %p_load, i32 %add_ln43_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 47 'icmp' 'icmp_ln43' <Predicate = (icmp_ln40)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%xor_ln43 = xor i1 %icmp_ln43, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 48 'xor' 'xor_ln43' <Predicate = (icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %xor_ln43, i32 %p_load, i32 %add_ln43_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:43]   --->   Operation 49 'select' 'select_ln43' <Predicate = (icmp_ln40)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 60, i64 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:41]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7]   --->   Operation 51 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln40 = store i32 %select_ln43, i32 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:40]   --->   Operation 52 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body151" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:40]   --->   Operation 53 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ add_ln16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 011000]
empty                  (alloca           ) [ 011111]
zext_ln11_read         (read             ) [ 001000]
sub_ln16_read          (read             ) [ 001000]
add_ln16_read          (read             ) [ 000000]
zext_ln9_read          (read             ) [ 000000]
select_ln25_read       (read             ) [ 000000]
zext_ln11_cast         (zext             ) [ 001000]
add_ln16_cast          (zext             ) [ 001000]
zext_ln9_cast          (zext             ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
k_1                    (load             ) [ 000000]
p_load                 (load             ) [ 010110]
trunc_ln16             (trunc            ) [ 000000]
table_r_addr           (getelementptr    ) [ 000000]
add_ln43_2             (add              ) [ 000000]
zext_ln43              (zext             ) [ 000000]
table_r_addr_1         (getelementptr    ) [ 010110]
specpipeline_ln0       (specpipeline     ) [ 000000]
store_ln42             (store            ) [ 000000]
icmp_ln40              (icmp             ) [ 011110]
br_ln40                (br               ) [ 000000]
add_ln43               (add              ) [ 000000]
trunc_ln43             (trunc            ) [ 000000]
p_shl4                 (bitconcatenate   ) [ 000000]
trunc_ln43_1           (trunc            ) [ 000000]
p_shl5                 (bitconcatenate   ) [ 000000]
newFirst               (add              ) [ 000000]
newSecond              (sub              ) [ 000000]
zext_ln43_1            (zext             ) [ 000000]
table_r_addr_2         (getelementptr    ) [ 000100]
store_ln40             (store            ) [ 000000]
table_r_load_1         (load             ) [ 010010]
table_r_load           (load             ) [ 000000]
add_ln43_1             (add              ) [ 000000]
icmp_ln43              (icmp             ) [ 000000]
xor_ln43               (xor              ) [ 000000]
select_ln43            (select           ) [ 001001]
speclooptripcount_ln41 (speclooptripcount) [ 000000]
specloopname_ln7       (specloopname     ) [ 000000]
store_ln40             (store            ) [ 000000]
br_ln40                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln25">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln25"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub_ln16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="k_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="empty_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln11_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln11_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sub_ln16_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln16_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln16_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln16_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln9_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln9_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="select_ln25_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln25_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="table_r_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="1"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="table_r_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
<pin id="126" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln42/2 table_r_load_1/2 table_r_load/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="table_r_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_r_addr_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln11_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln16_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln16_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln9_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="k_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln16_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln43_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="1"/>
<pin id="163" dir="0" index="1" bw="12" slack="0"/>
<pin id="164" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln43_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln40_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln43_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln43_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_shl4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln43_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_shl5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="10" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="newFirst_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="1"/>
<pin id="209" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newFirst/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="newSecond_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="0" index="1" bw="12" slack="0"/>
<pin id="214" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newSecond/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln43_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln40_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="1"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln43_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln43_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln43_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln43_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln40_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="4"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="k_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="261" class="1005" name="empty_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="268" class="1005" name="zext_ln11_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="1"/>
<pin id="270" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="sub_ln16_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="1"/>
<pin id="275" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="zext_ln11_cast_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11_cast "/>
</bind>
</comp>

<comp id="283" class="1005" name="add_ln16_cast_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_cast "/>
</bind>
</comp>

<comp id="288" class="1005" name="p_load_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="table_r_addr_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="1"/>
<pin id="296" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="table_r_addr_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="icmp_ln40_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="303" class="1005" name="table_r_addr_2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="1"/>
<pin id="305" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="table_r_addr_2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="table_r_load_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="table_r_load_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="select_ln43_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="131"><net_src comp="66" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="78" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="84" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="90" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="175"><net_src comp="150" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="150" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="176" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="186" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="198" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="226"><net_src comp="176" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="110" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="227" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="257"><net_src comp="58" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="264"><net_src comp="62" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="271"><net_src comp="66" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="276"><net_src comp="72" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="281"><net_src comp="128" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="286"><net_src comp="132" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="291"><net_src comp="153" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="297"><net_src comp="103" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="302"><net_src comp="171" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="116" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="311"><net_src comp="110" pin="7"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="316"><net_src comp="243" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="250" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: table_r | {2 }
 - Input state : 
	Port: nussinov_Pipeline_VITIS_LOOP_40_3 : select_ln25 | {1 }
	Port: nussinov_Pipeline_VITIS_LOOP_40_3 : zext_ln9 | {1 }
	Port: nussinov_Pipeline_VITIS_LOOP_40_3 : table_r | {2 3 4 }
	Port: nussinov_Pipeline_VITIS_LOOP_40_3 : add_ln16 | {1 }
	Port: nussinov_Pipeline_VITIS_LOOP_40_3 : sub_ln16 | {1 }
	Port: nussinov_Pipeline_VITIS_LOOP_40_3 : zext_ln11 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln16 : 1
		add_ln43_2 : 2
		zext_ln43 : 3
		table_r_addr_1 : 4
		store_ln42 : 1
		icmp_ln40 : 1
		br_ln40 : 2
		add_ln43 : 1
		trunc_ln43 : 2
		p_shl4 : 3
		trunc_ln43_1 : 2
		p_shl5 : 3
		newFirst : 4
		newSecond : 5
		zext_ln43_1 : 6
		table_r_addr_2 : 7
		table_r_load_1 : 8
		store_ln40 : 2
	State 3
	State 4
		add_ln43_1 : 1
		icmp_ln43 : 2
		xor_ln43 : 3
		select_ln43 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln43_2_fu_161      |    0    |    19   |
|    add   |       add_ln43_fu_176       |    0    |    71   |
|          |       newFirst_fu_206       |    0    |    17   |
|          |      add_ln43_1_fu_227      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln40_fu_171      |    0    |    29   |
|          |       icmp_ln43_fu_232      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln43_fu_243     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    sub   |       newSecond_fu_211      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln43_fu_237       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  zext_ln11_read_read_fu_66  |    0    |    0    |
|          |   sub_ln16_read_read_fu_72  |    0    |    0    |
|   read   |   add_ln16_read_read_fu_78  |    0    |    0    |
|          |   zext_ln9_read_read_fu_84  |    0    |    0    |
|          | select_ln25_read_read_fu_90 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln11_cast_fu_128    |    0    |    0    |
|          |     add_ln16_cast_fu_132    |    0    |    0    |
|   zext   |     zext_ln9_cast_fu_136    |    0    |    0    |
|          |       zext_ln43_fu_166      |    0    |    0    |
|          |      zext_ln43_1_fu_217     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln16_fu_157      |    0    |    0    |
|   trunc  |      trunc_ln43_fu_182      |    0    |    0    |
|          |     trunc_ln43_1_fu_194     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        p_shl4_fu_186        |    0    |    0    |
|          |        p_shl5_fu_198        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   246   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln16_cast_reg_283|   64   |
|     empty_reg_261    |   32   |
|   icmp_ln40_reg_299  |    1   |
|       k_reg_254      |   64   |
|    p_load_reg_288    |   32   |
|  select_ln43_reg_313 |   32   |
| sub_ln16_read_reg_273|   12   |
|table_r_addr_1_reg_294|   12   |
|table_r_addr_2_reg_303|   12   |
|table_r_load_1_reg_308|   32   |
|zext_ln11_cast_reg_278|   64   |
|zext_ln11_read_reg_268|   12   |
+----------------------+--------+
|         Total        |   369  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   246  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   369  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   369  |   264  |
+-----------+--------+--------+--------+
