<stg><name>scaled_fixed2ieee<63, 1>_Pipeline_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %out_bits_0_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_0_21"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %out_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_1_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %out_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_2_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:4 %in_val_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %in_val

]]></Node>
<StgValue><ssdm name="in_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %out_bits_0_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_0_1_reload

]]></Node>
<StgValue><ssdm name="out_bits_0_1_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %out_bits_1_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_1_1_reload

]]></Node>
<StgValue><ssdm name="out_bits_1_1_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %out_bits_2_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_2_1_reload

]]></Node>
<StgValue><ssdm name="out_bits_2_1_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %out_bits_2_1_reload_read, i32 %out_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 %out_bits_1_1_reload_read, i32 %out_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 %out_bits_0_1_reload_read, i32 %out_bits_0_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %store_ln401 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:1 %icmp_ln401 = icmp_eq  i2 %i_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln401"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %i_3 = add i2 %i_2, i2 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln401 = br i1 %icmp_ln401, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln401 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln401"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln401 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln401"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc.split:2 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %i_2, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:3 %sub_ln404 = sub i6 47, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln404"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:4 %sub_ln403 = sub i6 62, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln403"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:5 %icmp_ln403 = icmp_ugt  i6 %sub_ln404, i6 %sub_ln403

]]></Node>
<StgValue><ssdm name="icmp_ln403"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:6 %tmp = partselect i63 @llvm.part.select.i63, i63 %in_val_read, i32 62, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:7 %sub_ln403_1 = sub i6 %sub_ln404, i6 %sub_ln403

]]></Node>
<StgValue><ssdm name="sub_ln403_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:8 %sub_ln403_2 = sub i6 62, i6 %sub_ln404

]]></Node>
<StgValue><ssdm name="sub_ln403_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:9 %sub_ln403_3 = sub i6 %sub_ln403, i6 %sub_ln404

]]></Node>
<StgValue><ssdm name="sub_ln403_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc.split:10 %select_ln403 = select i1 %icmp_ln403, i6 %sub_ln403_1, i6 %sub_ln403_3

]]></Node>
<StgValue><ssdm name="select_ln403"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
for.inc.split:11 %select_ln403_1 = select i1 %icmp_ln403, i63 %tmp, i63 %in_val_read

]]></Node>
<StgValue><ssdm name="select_ln403_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc.split:12 %select_ln403_2 = select i1 %icmp_ln403, i6 %sub_ln403_2, i6 %sub_ln404

]]></Node>
<StgValue><ssdm name="select_ln403_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:13 %sub_ln403_4 = sub i6 62, i6 %select_ln403

]]></Node>
<StgValue><ssdm name="sub_ln403_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="63" op_0_bw="6">
<![CDATA[
for.inc.split:14 %zext_ln403 = zext i6 %select_ln403_2

]]></Node>
<StgValue><ssdm name="zext_ln403"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="63" op_0_bw="6">
<![CDATA[
for.inc.split:15 %zext_ln403_1 = zext i6 %sub_ln403_4

]]></Node>
<StgValue><ssdm name="zext_ln403_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:16 %lshr_ln403 = lshr i63 %select_ln403_1, i63 %zext_ln403

]]></Node>
<StgValue><ssdm name="lshr_ln403"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="63">
<![CDATA[
for.inc.split:17 %trunc_ln403 = trunc i63 %lshr_ln403

]]></Node>
<StgValue><ssdm name="trunc_ln403"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:18 %lshr_ln403_1 = lshr i63 9223372036854775807, i63 %zext_ln403_1

]]></Node>
<StgValue><ssdm name="lshr_ln403_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="63">
<![CDATA[
for.inc.split:19 %trunc_ln403_1 = trunc i63 %lshr_ln403_1

]]></Node>
<StgValue><ssdm name="trunc_ln403_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:20 %and_ln403 = and i16 %trunc_ln403, i16 %trunc_ln403_1

]]></Node>
<StgValue><ssdm name="and_ln403"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split:21 %out_bits_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %and_ln403, i16 32768

]]></Node>
<StgValue><ssdm name="out_bits_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.split:22 %switch_ln405 = switch i2 %i_2, void %branch2, i2 0, void %for.inc.split.for.inc.split13_crit_edge, i2 1, void %for.inc.split.for.inc.split13_crit_edge12

]]></Node>
<StgValue><ssdm name="switch_ln405"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split.for.inc.split13_crit_edge12:0 %store_ln405 = store i32 %out_bits_1, i32 %out_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.for.inc.split13_crit_edge12:1 %br_ln405 = br void %for.inc.split13

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split.for.inc.split13_crit_edge:0 %store_ln405 = store i32 %out_bits_1, i32 %out_bits_0_21

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.for.inc.split13_crit_edge:1 %br_ln405 = br void %for.inc.split13

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln405 = store i32 %out_bits_1, i32 %out_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln405 = br void %for.inc.split13

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split13:0 %store_ln401 = store i2 %i_3, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split13:1 %br_ln401 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %out_bits_0_21_load = load i32 %out_bits_0_21

]]></Node>
<StgValue><ssdm name="out_bits_0_21_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:1 %out_bits_1_2_load = load i32 %out_bits_1_2

]]></Node>
<StgValue><ssdm name="out_bits_1_2_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:2 %out_bits_2_2_load = load i32 %out_bits_2_2

]]></Node>
<StgValue><ssdm name="out_bits_2_2_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_2_2_out, i32 %out_bits_2_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_1_2_out, i32 %out_bits_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_0_21_out, i32 %out_bits_0_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
for.end.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="out_bits_2_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_2_1_reload"/></StgValue>
</port>
<port id="66" name="out_bits_1_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_1_1_reload"/></StgValue>
</port>
<port id="67" name="out_bits_0_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_0_1_reload"/></StgValue>
</port>
<port id="68" name="in_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_val"/></StgValue>
</port>
<port id="69" name="out_bits_2_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_2_2_out"/></StgValue>
</port>
<port id="70" name="out_bits_1_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_1_2_out"/></StgValue>
</port>
<port id="71" name="out_bits_0_21_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_0_21_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="StgValue_72" to="i" fromId="72" toId="4">
</dataflow>
<dataflow id="74" from="StgValue_72" to="out_bits_0_21" fromId="72" toId="5">
</dataflow>
<dataflow id="75" from="StgValue_72" to="out_bits_1_2" fromId="72" toId="6">
</dataflow>
<dataflow id="76" from="StgValue_72" to="out_bits_2_2" fromId="72" toId="7">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i63" to="in_val_read" fromId="77" toId="8">
</dataflow>
<dataflow id="79" from="in_val" to="in_val_read" fromId="68" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i32" to="out_bits_0_1_reload_read" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="out_bits_0_1_reload" to="out_bits_0_1_reload_read" fromId="67" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i32" to="out_bits_1_1_reload_read" fromId="80" toId="10">
</dataflow>
<dataflow id="84" from="out_bits_1_1_reload" to="out_bits_1_1_reload_read" fromId="66" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i32" to="out_bits_2_1_reload_read" fromId="80" toId="11">
</dataflow>
<dataflow id="86" from="out_bits_2_1_reload" to="out_bits_2_1_reload_read" fromId="65" toId="11">
</dataflow>
<dataflow id="87" from="out_bits_2_1_reload_read" to="store_ln0" fromId="11" toId="12">
</dataflow>
<dataflow id="88" from="out_bits_2_2" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="89" from="out_bits_1_1_reload_read" to="store_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="90" from="out_bits_1_2" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="91" from="out_bits_0_1_reload_read" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="92" from="out_bits_0_21" to="store_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="store_ln401" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="i" to="store_ln401" fromId="4" toId="15">
</dataflow>
<dataflow id="96" from="i" to="i_2" fromId="4" toId="17">
</dataflow>
<dataflow id="97" from="i_2" to="icmp_ln401" fromId="17" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln401" fromId="98" toId="18">
</dataflow>
<dataflow id="100" from="i_2" to="i_3" fromId="17" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_101" to="i_3" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="icmp_ln401" to="br_ln401" fromId="18" toId="20">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecPipeline" to="specpipeline_ln401" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specpipeline_ln401" fromId="106" toId="21">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specpipeline_ln401" fromId="108" toId="21">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specpipeline_ln401" fromId="108" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_108" to="specpipeline_ln401" fromId="108" toId="21">
</dataflow>
<dataflow id="113" from="empty_9" to="specpipeline_ln401" fromId="112" toId="21">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln401" fromId="114" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_116" to="speclooptripcount_ln401" fromId="116" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_116" to="speclooptripcount_ln401" fromId="116" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_116" to="speclooptripcount_ln401" fromId="116" toId="22">
</dataflow>
<dataflow id="121" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="shl_ln" fromId="120" toId="23">
</dataflow>
<dataflow id="122" from="i_2" to="shl_ln" fromId="17" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_123" to="shl_ln" fromId="123" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_125" to="sub_ln404" fromId="125" toId="24">
</dataflow>
<dataflow id="127" from="shl_ln" to="sub_ln404" fromId="23" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_128" to="sub_ln403" fromId="128" toId="25">
</dataflow>
<dataflow id="130" from="shl_ln" to="sub_ln403" fromId="23" toId="25">
</dataflow>
<dataflow id="131" from="sub_ln404" to="icmp_ln403" fromId="24" toId="26">
</dataflow>
<dataflow id="132" from="sub_ln403" to="icmp_ln403" fromId="25" toId="26">
</dataflow>
<dataflow id="134" from="llvm.part.select.i63" to="tmp" fromId="133" toId="27">
</dataflow>
<dataflow id="135" from="in_val_read" to="tmp" fromId="8" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_136" to="tmp" fromId="136" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_108" to="tmp" fromId="108" toId="27">
</dataflow>
<dataflow id="139" from="sub_ln404" to="sub_ln403_1" fromId="24" toId="28">
</dataflow>
<dataflow id="140" from="sub_ln403" to="sub_ln403_1" fromId="25" toId="28">
</dataflow>
<dataflow id="141" from="StgValue_128" to="sub_ln403_2" fromId="128" toId="29">
</dataflow>
<dataflow id="142" from="sub_ln404" to="sub_ln403_2" fromId="24" toId="29">
</dataflow>
<dataflow id="143" from="sub_ln403" to="sub_ln403_3" fromId="25" toId="30">
</dataflow>
<dataflow id="144" from="sub_ln404" to="sub_ln403_3" fromId="24" toId="30">
</dataflow>
<dataflow id="145" from="icmp_ln403" to="select_ln403" fromId="26" toId="31">
</dataflow>
<dataflow id="146" from="sub_ln403_1" to="select_ln403" fromId="28" toId="31">
</dataflow>
<dataflow id="147" from="sub_ln403_3" to="select_ln403" fromId="30" toId="31">
</dataflow>
<dataflow id="148" from="icmp_ln403" to="select_ln403_1" fromId="26" toId="32">
</dataflow>
<dataflow id="149" from="tmp" to="select_ln403_1" fromId="27" toId="32">
</dataflow>
<dataflow id="150" from="in_val_read" to="select_ln403_1" fromId="8" toId="32">
</dataflow>
<dataflow id="151" from="icmp_ln403" to="select_ln403_2" fromId="26" toId="33">
</dataflow>
<dataflow id="152" from="sub_ln403_2" to="select_ln403_2" fromId="29" toId="33">
</dataflow>
<dataflow id="153" from="sub_ln404" to="select_ln403_2" fromId="24" toId="33">
</dataflow>
<dataflow id="154" from="StgValue_128" to="sub_ln403_4" fromId="128" toId="34">
</dataflow>
<dataflow id="155" from="select_ln403" to="sub_ln403_4" fromId="31" toId="34">
</dataflow>
<dataflow id="156" from="select_ln403_2" to="zext_ln403" fromId="33" toId="35">
</dataflow>
<dataflow id="157" from="sub_ln403_4" to="zext_ln403_1" fromId="34" toId="36">
</dataflow>
<dataflow id="158" from="select_ln403_1" to="lshr_ln403" fromId="32" toId="37">
</dataflow>
<dataflow id="159" from="zext_ln403" to="lshr_ln403" fromId="35" toId="37">
</dataflow>
<dataflow id="160" from="lshr_ln403" to="trunc_ln403" fromId="37" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_161" to="lshr_ln403_1" fromId="161" toId="39">
</dataflow>
<dataflow id="163" from="zext_ln403_1" to="lshr_ln403_1" fromId="36" toId="39">
</dataflow>
<dataflow id="164" from="lshr_ln403_1" to="trunc_ln403_1" fromId="39" toId="40">
</dataflow>
<dataflow id="165" from="trunc_ln403" to="and_ln403" fromId="38" toId="41">
</dataflow>
<dataflow id="166" from="trunc_ln403_1" to="and_ln403" fromId="40" toId="41">
</dataflow>
<dataflow id="168" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="out_bits_1" fromId="167" toId="42">
</dataflow>
<dataflow id="169" from="and_ln403" to="out_bits_1" fromId="41" toId="42">
</dataflow>
<dataflow id="171" from="StgValue_170" to="out_bits_1" fromId="170" toId="42">
</dataflow>
<dataflow id="172" from="i_2" to="switch_ln405" fromId="17" toId="43">
</dataflow>
<dataflow id="173" from="StgValue_93" to="switch_ln405" fromId="93" toId="43">
</dataflow>
<dataflow id="174" from="StgValue_101" to="switch_ln405" fromId="101" toId="43">
</dataflow>
<dataflow id="175" from="out_bits_1" to="store_ln405" fromId="42" toId="44">
</dataflow>
<dataflow id="176" from="out_bits_1_2" to="store_ln405" fromId="6" toId="44">
</dataflow>
<dataflow id="177" from="out_bits_1" to="store_ln405" fromId="42" toId="46">
</dataflow>
<dataflow id="178" from="out_bits_0_21" to="store_ln405" fromId="5" toId="46">
</dataflow>
<dataflow id="179" from="out_bits_1" to="store_ln405" fromId="42" toId="48">
</dataflow>
<dataflow id="180" from="out_bits_2_2" to="store_ln405" fromId="7" toId="48">
</dataflow>
<dataflow id="181" from="i_3" to="store_ln401" fromId="19" toId="50">
</dataflow>
<dataflow id="182" from="i" to="store_ln401" fromId="4" toId="50">
</dataflow>
<dataflow id="183" from="out_bits_0_21" to="out_bits_0_21_load" fromId="5" toId="52">
</dataflow>
<dataflow id="184" from="out_bits_1_2" to="out_bits_1_2_load" fromId="6" toId="53">
</dataflow>
<dataflow id="185" from="out_bits_2_2" to="out_bits_2_2_load" fromId="7" toId="54">
</dataflow>
<dataflow id="187" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="186" toId="55">
</dataflow>
<dataflow id="188" from="out_bits_2_2_out" to="write_ln0" fromId="69" toId="55">
</dataflow>
<dataflow id="189" from="out_bits_2_2_load" to="write_ln0" fromId="54" toId="55">
</dataflow>
<dataflow id="190" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="186" toId="56">
</dataflow>
<dataflow id="191" from="out_bits_1_2_out" to="write_ln0" fromId="70" toId="56">
</dataflow>
<dataflow id="192" from="out_bits_1_2_load" to="write_ln0" fromId="53" toId="56">
</dataflow>
<dataflow id="193" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="186" toId="57">
</dataflow>
<dataflow id="194" from="out_bits_0_21_out" to="write_ln0" fromId="71" toId="57">
</dataflow>
<dataflow id="195" from="out_bits_0_21_load" to="write_ln0" fromId="52" toId="57">
</dataflow>
<dataflow id="196" from="icmp_ln401" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="197" from="i_2" to="StgValue_2" fromId="17" toId="2">
</dataflow>
</dataflows>


</stg>
