# UART-Controller-SystemVerilog
"A robust SystemVerilog UART Controller featuring 16x oversampling for clock recovery and a 2-stage synchronizer for CDC metastability mitigation."
