From cfebb6ebe40127b4ce112e7293ccc74cee313ba2 Mon Sep 17 00:00:00 2001
From: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Date: Tue, 29 Aug 2023 17:17:07 +0800
Subject: [PATCH 1/2] ast2700: fpga: Update counter clock frequency

FPGA has 24MHz counter clock frequency.

Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
---
 plat/aspeed/ast2700/include/platform_def.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/plat/aspeed/ast2700/include/platform_def.h b/plat/aspeed/ast2700/include/platform_def.h
index 3f2468f3b..45c594dda 100644
--- a/plat/aspeed/ast2700/include/platform_def.h
+++ b/plat/aspeed/ast2700/include/platform_def.h
@@ -22,7 +22,7 @@
 					 PLATFORM_CORE_COUNT_PER_CLUSTER)
 
 /* arch timer */
-#define PLAT_SYSCNT_CLKIN_HZ		U(1600000000)
+#define PLAT_SYSCNT_CLKIN_HZ		U(24000000)
 
 /* power domain */
 #define PLAT_MAX_PWR_LVL		U(1)
-- 
2.25.1

