

================================================================
== Vitis HLS Report for 'lab4_z2'
================================================================
* Date:           Sun Oct 22 02:36:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z2
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      163|      163|  1.630 us|  1.630 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop1   |       64|       64|         4|          -|          -|    16|        no|
        |- Loop2   |       64|       64|         4|          -|          -|    16|        no|
        |- Loop3   |       32|       32|         2|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale"   --->   Operation 22 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tempA1 = alloca i64 1" [./source/lab4_z2.cpp:4]   --->   Operation 23 'alloca' 'tempA1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tempA2 = alloca i64 1" [./source/lab4_z2.cpp:4]   --->   Operation 24 'alloca' 'tempA2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln5 = store i5 0, i5 %i" [./source/lab4_z2.cpp:5]   --->   Operation 25 'store' 'store_ln5' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln5 = br void" [./source/lab4_z2.cpp:5]   --->   Operation 26 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [./source/lab4_z2.cpp:5]   --->   Operation 27 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %i_1" [./source/lab4_z2.cpp:5]   --->   Operation 28 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.44ns)   --->   "%icmp_ln5 = icmp_eq  i5 %i_1, i5 16" [./source/lab4_z2.cpp:5]   --->   Operation 29 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.86ns)   --->   "%add_ln5 = add i5 %i_1, i5 1" [./source/lab4_z2.cpp:5]   --->   Operation 31 'add' 'add_ln5' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split4, void %.preheader1.preheader" [./source/lab4_z2.cpp:5]   --->   Operation 32 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr i32 %data_in, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:7]   --->   Operation 33 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.15ns)   --->   "%data_in_load = load i4 %data_in_addr" [./source/lab4_z2.cpp:7]   --->   Operation 34 'load' 'data_in_load' <Predicate = (!icmp_ln5)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln5 = store i5 %add_ln5, i5 %i" [./source/lab4_z2.cpp:5]   --->   Operation 35 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 1.61>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 36 'alloca' 'j' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln11 = store i5 0, i5 %j" [./source/lab4_z2.cpp:11]   --->   Operation 37 'store' 'store_ln11' <Predicate = (icmp_ln5)> <Delay = 1.61>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln11 = br void %.preheader1" [./source/lab4_z2.cpp:11]   --->   Operation 38 'br' 'br_ln11' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 39 [1/2] (2.15ns)   --->   "%data_in_load = load i4 %data_in_addr" [./source/lab4_z2.cpp:7]   --->   Operation 39 'load' 'data_in_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 40 [1/1] (8.47ns)   --->   "%res = mul i32 %data_in_load, i32 %scale_read" [./source/lab4_z2.cpp:7]   --->   Operation 40 'mul' 'res' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./source/lab4_z2.cpp:5]   --->   Operation 41 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tempA1_addr = getelementptr i32 %tempA1, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:8]   --->   Operation 42 'getelementptr' 'tempA1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (2.15ns)   --->   "%store_ln8 = store i32 %res, i4 %tempA1_addr" [./source/lab4_z2.cpp:8]   --->   Operation 43 'store' 'store_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tempA2_addr = getelementptr i32 %tempA2, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:9]   --->   Operation 44 'getelementptr' 'tempA2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.15ns)   --->   "%store_ln9 = store i32 %res, i4 %tempA2_addr" [./source/lab4_z2.cpp:9]   --->   Operation 45 'store' 'store_ln9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.47>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [./source/lab4_z2.cpp:11]   --->   Operation 47 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %j_1" [./source/lab4_z2.cpp:11]   --->   Operation 48 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.44ns)   --->   "%icmp_ln11 = icmp_eq  i5 %j_1, i5 16" [./source/lab4_z2.cpp:11]   --->   Operation 49 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 50 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.86ns)   --->   "%add_ln11 = add i5 %j_1, i5 1" [./source/lab4_z2.cpp:11]   --->   Operation 51 'add' 'add_ln11' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split2, void %.preheader.preheader" [./source/lab4_z2.cpp:11]   --->   Operation 52 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tempA1_addr_1 = getelementptr i32 %tempA1, i64 0, i64 %zext_ln11" [./source/lab4_z2.cpp:13]   --->   Operation 53 'getelementptr' 'tempA1_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (2.15ns)   --->   "%tempA1_load = load i4 %tempA1_addr_1" [./source/lab4_z2.cpp:13]   --->   Operation 54 'load' 'tempA1_load' <Predicate = (!icmp_ln11)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln11 = store i5 %add_ln11, i5 %j" [./source/lab4_z2.cpp:11]   --->   Operation 55 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.61>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 56 'alloca' 'k' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln15 = store i5 0, i5 %k" [./source/lab4_z2.cpp:15]   --->   Operation 57 'store' 'store_ln15' <Predicate = (icmp_ln11)> <Delay = 1.61>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.preheader" [./source/lab4_z2.cpp:15]   --->   Operation 58 'br' 'br_ln15' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.15>
ST_7 : Operation 59 [1/2] (2.15ns)   --->   "%tempA1_load = load i4 %tempA1_addr_1" [./source/lab4_z2.cpp:13]   --->   Operation 59 'load' 'tempA1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 4> <Delay = 8.47>
ST_8 : Operation 60 [1/1] (8.47ns)   --->   "%mul_ln13 = mul i32 %tempA1_load, i32 22" [./source/lab4_z2.cpp:13]   --->   Operation 60 'mul' 'mul_ln13' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 2.15>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./source/lab4_z2.cpp:11]   --->   Operation 61 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%data_out1_addr = getelementptr i32 %data_out1, i64 0, i64 %zext_ln11" [./source/lab4_z2.cpp:13]   --->   Operation 62 'getelementptr' 'data_out1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (2.15ns)   --->   "%store_ln13 = store i32 %mul_ln13, i4 %data_out1_addr" [./source/lab4_z2.cpp:13]   --->   Operation 63 'store' 'store_ln13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.47>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [./source/lab4_z2.cpp:15]   --->   Operation 65 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %k_1" [./source/lab4_z2.cpp:15]   --->   Operation 66 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.44ns)   --->   "%icmp_ln15 = icmp_eq  i5 %k_1, i5 16" [./source/lab4_z2.cpp:15]   --->   Operation 67 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 68 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.86ns)   --->   "%add_ln15 = add i5 %k_1, i5 1" [./source/lab4_z2.cpp:15]   --->   Operation 69 'add' 'add_ln15' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split, void" [./source/lab4_z2.cpp:15]   --->   Operation 70 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tempA2_addr_1 = getelementptr i32 %tempA2, i64 0, i64 %zext_ln15" [./source/lab4_z2.cpp:17]   --->   Operation 71 'getelementptr' 'tempA2_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 72 [2/2] (2.15ns)   --->   "%tempA2_load = load i4 %tempA2_addr_1" [./source/lab4_z2.cpp:17]   --->   Operation 72 'load' 'tempA2_load' <Predicate = (!icmp_ln15)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln15 = store i5 %add_ln15, i5 %k" [./source/lab4_z2.cpp:15]   --->   Operation 73 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.61>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [./source/lab4_z2.cpp:19]   --->   Operation 74 'ret' 'ret_ln19' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 7.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab4_z2.cpp:15]   --->   Operation 75 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (2.15ns)   --->   "%tempA2_load = load i4 %tempA2_addr_1" [./source/lab4_z2.cpp:17]   --->   Operation 76 'load' 'tempA2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%shl_ln17 = shl i32 %tempA2_load, i32 5" [./source/lab4_z2.cpp:17]   --->   Operation 77 'shl' 'shl_ln17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln17 = add i32 %tempA2_load, i32 %shl_ln17" [./source/lab4_z2.cpp:17]   --->   Operation 78 'add' 'add_ln17' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln15" [./source/lab4_z2.cpp:17]   --->   Operation 79 'getelementptr' 'data_out2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (2.15ns)   --->   "%store_ln17 = store i32 %add_ln17, i4 %data_out2_addr" [./source/lab4_z2.cpp:17]   --->   Operation 80 'store' 'store_ln17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln5', ./source/lab4_z2.cpp:5) of constant 0 on local variable 'i' [18]  (1.61 ns)

 <State 2>: 3.47ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab4_z2.cpp:5) on local variable 'i' [21]  (0 ns)
	'add' operation ('add_ln5', ./source/lab4_z2.cpp:5) [25]  (1.86 ns)
	'store' operation ('store_ln5', ./source/lab4_z2.cpp:5) of variable 'add_ln5', ./source/lab4_z2.cpp:5 on local variable 'i' [36]  (1.61 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('data_in_load', ./source/lab4_z2.cpp:7) on array 'data_in' [30]  (2.15 ns)

 <State 4>: 8.47ns
The critical path consists of the following:
	'mul' operation ('res', ./source/lab4_z2.cpp:7) [31]  (8.47 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('tempA1_addr', ./source/lab4_z2.cpp:8) [32]  (0 ns)
	'store' operation ('store_ln8', ./source/lab4_z2.cpp:8) of variable 'res', ./source/lab4_z2.cpp:7 on array 'tempA1', ./source/lab4_z2.cpp:4 [33]  (2.15 ns)

 <State 6>: 3.47ns
The critical path consists of the following:
	'load' operation ('j', ./source/lab4_z2.cpp:11) on local variable 'j' [43]  (0 ns)
	'add' operation ('add_ln11', ./source/lab4_z2.cpp:11) [47]  (1.86 ns)
	'store' operation ('store_ln11', ./source/lab4_z2.cpp:11) of variable 'add_ln11', ./source/lab4_z2.cpp:11 on local variable 'j' [56]  (1.61 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'load' operation ('tempA1_load', ./source/lab4_z2.cpp:13) on array 'tempA1', ./source/lab4_z2.cpp:4 [52]  (2.15 ns)

 <State 8>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', ./source/lab4_z2.cpp:13) [53]  (8.47 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('data_out1_addr', ./source/lab4_z2.cpp:13) [54]  (0 ns)
	'store' operation ('store_ln13', ./source/lab4_z2.cpp:13) of variable 'mul_ln13', ./source/lab4_z2.cpp:13 on array 'data_out1' [55]  (2.15 ns)

 <State 10>: 3.47ns
The critical path consists of the following:
	'load' operation ('k', ./source/lab4_z2.cpp:15) on local variable 'k' [63]  (0 ns)
	'add' operation ('add_ln15', ./source/lab4_z2.cpp:15) [67]  (1.86 ns)
	'store' operation ('store_ln15', ./source/lab4_z2.cpp:15) of variable 'add_ln15', ./source/lab4_z2.cpp:15 on local variable 'k' [77]  (1.61 ns)

 <State 11>: 7.01ns
The critical path consists of the following:
	'load' operation ('tempA2_load', ./source/lab4_z2.cpp:17) on array 'tempA2', ./source/lab4_z2.cpp:4 [72]  (2.15 ns)
	'add' operation ('add_ln17', ./source/lab4_z2.cpp:17) [74]  (2.7 ns)
	'store' operation ('store_ln17', ./source/lab4_z2.cpp:17) of variable 'add_ln17', ./source/lab4_z2.cpp:17 on array 'data_out2' [76]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
