Analysis & Synthesis report for rc4
Fri Jun 14 10:31:35 2024
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1
 16. Source assignments for rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|altsyncram_4fg2:altsyncram1
 17. Source assignments for rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|altsyncram_4ql2:altsyncram1
 18. Source assignments for rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|altsyncram_4fg2:altsyncram1
 19. Source assignments for rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|altsyncram_4fg2:altsyncram1
 20. Source assignments for rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|altsyncram_4ql2:altsyncram1
 21. Source assignments for rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|altsyncram_4fg2:altsyncram1
 22. Source assignments for rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|altsyncram_4fg2:altsyncram1
 23. Source assignments for rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|altsyncram_4ql2:altsyncram1
 24. Source assignments for rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|altsyncram_4fg2:altsyncram1
 25. Source assignments for rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|altsyncram_4fg2:altsyncram1
 26. Source assignments for rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|altsyncram_4ql2:altsyncram1
 27. Parameter Settings for User Entity Instance: Top-level Entity: |ksa
 28. Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|decode:decode_inst
 32. Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|shared_s_access:shared_access_inst
 33. Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|decode:decode_inst
 37. Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|shared_s_access:shared_access_inst
 38. Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|decode:decode_inst
 42. Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|shared_s_access:shared_access_inst
 43. Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|decode:decode_inst
 47. Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|shared_s_access:shared_access_inst
 48. Parameter Settings for Inferred Entity Instance: rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0
 49. Parameter Settings for Inferred Entity Instance: rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0
 50. Parameter Settings for Inferred Entity Instance: rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0
 51. Parameter Settings for Inferred Entity Instance: rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "rc4_decryptor_03:CORE03|decoder_core_control:decoder_core_inst"
 54. Port Connectivity Checks: "rc4_decryptor_03:CORE03|decode:decode_inst"
 55. Port Connectivity Checks: "rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst"
 56. Port Connectivity Checks: "rc4_decryptor_03:CORE03|s_memory_init:s_mem_init_inst"
 57. Port Connectivity Checks: "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst"
 58. Port Connectivity Checks: "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst"
 59. Port Connectivity Checks: "rc4_decryptor_02:CORE02|decoder_core_control:decoder_core_inst"
 60. Port Connectivity Checks: "rc4_decryptor_02:CORE02|decode:decode_inst"
 61. Port Connectivity Checks: "rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst"
 62. Port Connectivity Checks: "rc4_decryptor_02:CORE02|s_memory_init:s_mem_init_inst"
 63. Port Connectivity Checks: "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst"
 64. Port Connectivity Checks: "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst"
 65. Port Connectivity Checks: "rc4_decryptor_01:CORE01|decoder_core_control:decoder_core_inst"
 66. Port Connectivity Checks: "rc4_decryptor_01:CORE01|decode:decode_inst"
 67. Port Connectivity Checks: "rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst"
 68. Port Connectivity Checks: "rc4_decryptor_01:CORE01|s_memory_init:s_mem_init_inst"
 69. Port Connectivity Checks: "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst"
 70. Port Connectivity Checks: "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst"
 71. Port Connectivity Checks: "rc4_decryptor:CORE00|decoder_core_control:decoder_core_inst"
 72. Port Connectivity Checks: "rc4_decryptor:CORE00|decode:decode_inst"
 73. Port Connectivity Checks: "rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst"
 74. Port Connectivity Checks: "rc4_decryptor:CORE00|s_memory_init:s_mem_init_inst"
 75. Port Connectivity Checks: "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst"
 76. Port Connectivity Checks: "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst"
 77. In-System Memory Content Editor Settings
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages
 81. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 14 10:31:35 2024       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1537                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,576                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; shuffle_memory_with_key.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv                                         ;             ;
; Our Code/s_memory_init.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv                                          ;             ;
; shared_s_access.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_s_access.sv                                                 ;             ;
; SevenSegmentDisplayDecoder.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/SevenSegmentDisplayDecoder.v                                       ;             ;
; ksa.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv                                                             ;             ;
; s_memory.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v                                                         ;             ;
; decoder_core_control.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decoder_core_control.sv                                            ;             ;
; decode.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv                                                          ;             ;
; decrypted_memory.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory.v                                                 ;             ;
; encrypted_memory.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v                                                 ;             ;
; rc4_decryptor.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv                                                   ;             ;
; s_memory_01.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_01.v                                                      ;             ;
; decrypted_memory_01.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_01.v                                              ;             ;
; rc4_decryptor_01.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv                                                ;             ;
; encrypted_memory_01.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_01.v                                              ;             ;
; s_memory_02.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_02.v                                                      ;             ;
; decrypted_memory_02.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_02.v                                              ;             ;
; encrypted_memory_02.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_02.v                                              ;             ;
; rc4_decryptor_02.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv                                                ;             ;
; s_memory_03.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_03.v                                                      ;             ;
; decrypted_memory_03.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_03.v                                              ;             ;
; encrypted_memory_03.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_03.v                                              ;             ;
; rc4_decryptor_03.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;             ;
; db/altsyncram_pvp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_pvp1.tdf                                             ;             ;
; db/altsyncram_4fg2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_4fg2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;             ;
; db/altsyncram_avp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_avp1.tdf                                             ;             ;
; db/altsyncram_bav1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_bav1.tdf                                             ;             ;
; db/altsyncram_4ql2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_4ql2.tdf                                             ;             ;
; ./secret_messages/msg_4_for_task3/message.mif                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/secret_messages/msg_4_for_task3/message.mif                        ;             ;
; db/altsyncram_p5q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_p5q1.tdf                                             ;             ;
; db/altsyncram_b2q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_b2q1.tdf                                             ;             ;
; db/altsyncram_cdv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_cdv1.tdf                                             ;             ;
; db/altsyncram_r2q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_r2q1.tdf                                             ;             ;
; db/altsyncram_c2q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_c2q1.tdf                                             ;             ;
; db/altsyncram_ddv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_ddv1.tdf                                             ;             ;
; db/altsyncram_s2q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_s2q1.tdf                                             ;             ;
; db/altsyncram_d2q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_d2q1.tdf                                             ;             ;
; db/altsyncram_edv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_edv1.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                       ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                                      ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                  ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/alt_u_div_ose.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1353                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1957                     ;
;     -- 7 input functions                    ; 34                       ;
;     -- 6 input functions                    ; 286                      ;
;     -- 5 input functions                    ; 460                      ;
;     -- 4 input functions                    ; 311                      ;
;     -- <=3 input functions                  ; 866                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1537                     ;
;                                             ;                          ;
; I/O pins                                    ; 67                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 24576                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 901                      ;
; Total fan-out                               ; 15698                    ;
; Average fan-out                             ; 4.21                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa                                                                                                                                    ; 1957 (184)          ; 1537 (35)                 ; 24576             ; 0          ; 67   ; 0            ; |ksa                                                                                                                                                                                                                                                                                                                                            ; ksa                               ; work         ;
;    |SevenSegmentDisplayDecoder:sseg0|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sseg0                                                                                                                                                                                                                                                                                                           ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:sseg1|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sseg1                                                                                                                                                                                                                                                                                                           ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:sseg2|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sseg2                                                                                                                                                                                                                                                                                                           ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:sseg3|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sseg3                                                                                                                                                                                                                                                                                                           ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:sseg4|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sseg4                                                                                                                                                                                                                                                                                                           ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:sseg5|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sseg5                                                                                                                                                                                                                                                                                                           ; SevenSegmentDisplayDecoder        ; work         ;
;    |rc4_decryptor:CORE00|                                                                                                               ; 373 (0)             ; 303 (0)                   ; 6144              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00                                                                                                                                                                                                                                                                                                                       ; rc4_decryptor                     ; work         ;
;       |decode:decode_inst|                                                                                                              ; 101 (101)           ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|decode:decode_inst                                                                                                                                                                                                                                                                                                    ; decode                            ; work         ;
;       |decoder_core_control:decoder_core_inst|                                                                                          ; 31 (31)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|decoder_core_control:decoder_core_inst                                                                                                                                                                                                                                                                                ; decoder_core_control              ; work         ;
;       |decrypted_memory:d_memory_inst|                                                                                                  ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst                                                                                                                                                                                                                                                                                        ; decrypted_memory                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_avp1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated                                                                                                                                                                                                                         ; altsyncram_avp1                   ; work         ;
;                |altsyncram_4fg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                             ; altsyncram_4fg2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |encrypted_memory:e_memory_inst|                                                                                                  ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst                                                                                                                                                                                                                                                                                        ; encrypted_memory                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_bav1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated                                                                                                                                                                                                                         ; altsyncram_bav1                   ; work         ;
;                |altsyncram_4ql2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|altsyncram_4ql2:altsyncram1                                                                                                                                                                                             ; altsyncram_4ql2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                        ; work         ;
;       |s_memory:s_memory_inst|                                                                                                          ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst                                                                                                                                                                                                                                                                                                ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_pvp1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_pvp1                   ; work         ;
;                |altsyncram_4fg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                                     ; altsyncram_4fg2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |s_memory_init:s_mem_init_inst|                                                                                                   ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|s_memory_init:s_mem_init_inst                                                                                                                                                                                                                                                                                         ; s_memory_init                     ; work         ;
;       |shared_s_access:shared_access_inst|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|shared_s_access:shared_access_inst                                                                                                                                                                                                                                                                                    ; shared_s_access                   ; work         ;
;       |shuffle_memory_with_key:shuffle_mem_inst|                                                                                        ; 87 (49)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst                                                                                                                                                                                                                                                                              ; shuffle_memory_with_key           ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                              ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                    ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                              ; alt_u_div_ose                     ; work         ;
;    |rc4_decryptor_01:CORE01|                                                                                                            ; 372 (0)             ; 303 (0)                   ; 6144              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01                                                                                                                                                                                                                                                                                                                    ; rc4_decryptor_01                  ; work         ;
;       |decode:decode_inst|                                                                                                              ; 101 (101)           ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst                                                                                                                                                                                                                                                                                                 ; decode                            ; work         ;
;       |decoder_core_control:decoder_core_inst|                                                                                          ; 31 (31)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|decoder_core_control:decoder_core_inst                                                                                                                                                                                                                                                                             ; decoder_core_control              ; work         ;
;       |decrypted_memory_01:d_memory_inst|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst                                                                                                                                                                                                                                                                                  ; decrypted_memory_01               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_b2q1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated                                                                                                                                                                                                                   ; altsyncram_b2q1                   ; work         ;
;                |altsyncram_4fg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                       ; altsyncram_4fg2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |encrypted_memory_01:e_memory_inst|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst                                                                                                                                                                                                                                                                                  ; encrypted_memory_01               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_cdv1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated                                                                                                                                                                                                                   ; altsyncram_cdv1                   ; work         ;
;                |altsyncram_4ql2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|altsyncram_4ql2:altsyncram1                                                                                                                                                                                       ; altsyncram_4ql2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |s_memory_01:s_memory_inst|                                                                                                       ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst                                                                                                                                                                                                                                                                                          ; s_memory_01                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_p5q1:auto_generated|                                                                                            ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated                                                                                                                                                                                                                           ; altsyncram_p5q1                   ; work         ;
;                |altsyncram_4fg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                               ; altsyncram_4fg2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 40 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                              ; sld_rom_sr                        ; work         ;
;       |s_memory_init:s_mem_init_inst|                                                                                                   ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|s_memory_init:s_mem_init_inst                                                                                                                                                                                                                                                                                      ; s_memory_init                     ; work         ;
;       |shared_s_access:shared_access_inst|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|shared_s_access:shared_access_inst                                                                                                                                                                                                                                                                                 ; shared_s_access                   ; work         ;
;       |shuffle_memory_with_key:shuffle_mem_inst|                                                                                        ; 87 (49)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst                                                                                                                                                                                                                                                                           ; shuffle_memory_with_key           ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                             ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                 ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                           ; alt_u_div_ose                     ; work         ;
;    |rc4_decryptor_02:CORE02|                                                                                                            ; 373 (0)             ; 303 (0)                   ; 6144              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02                                                                                                                                                                                                                                                                                                                    ; rc4_decryptor_02                  ; work         ;
;       |decode:decode_inst|                                                                                                              ; 101 (101)           ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst                                                                                                                                                                                                                                                                                                 ; decode                            ; work         ;
;       |decoder_core_control:decoder_core_inst|                                                                                          ; 31 (31)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|decoder_core_control:decoder_core_inst                                                                                                                                                                                                                                                                             ; decoder_core_control              ; work         ;
;       |decrypted_memory_02:d_memory_inst|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst                                                                                                                                                                                                                                                                                  ; decrypted_memory_02               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_c2q1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated                                                                                                                                                                                                                   ; altsyncram_c2q1                   ; work         ;
;                |altsyncram_4fg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                       ; altsyncram_4fg2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |encrypted_memory_02:e_memory_inst|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst                                                                                                                                                                                                                                                                                  ; encrypted_memory_02               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_ddv1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated                                                                                                                                                                                                                   ; altsyncram_ddv1                   ; work         ;
;                |altsyncram_4ql2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|altsyncram_4ql2:altsyncram1                                                                                                                                                                                       ; altsyncram_4ql2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |s_memory_02:s_memory_inst|                                                                                                       ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst                                                                                                                                                                                                                                                                                          ; s_memory_02                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_r2q1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated                                                                                                                                                                                                                           ; altsyncram_r2q1                   ; work         ;
;                |altsyncram_4fg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                               ; altsyncram_4fg2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                              ; sld_rom_sr                        ; work         ;
;       |s_memory_init:s_mem_init_inst|                                                                                                   ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|s_memory_init:s_mem_init_inst                                                                                                                                                                                                                                                                                      ; s_memory_init                     ; work         ;
;       |shared_s_access:shared_access_inst|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|shared_s_access:shared_access_inst                                                                                                                                                                                                                                                                                 ; shared_s_access                   ; work         ;
;       |shuffle_memory_with_key:shuffle_mem_inst|                                                                                        ; 87 (49)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst                                                                                                                                                                                                                                                                           ; shuffle_memory_with_key           ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                             ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                 ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                           ; alt_u_div_ose                     ; work         ;
;    |rc4_decryptor_03:CORE03|                                                                                                            ; 380 (0)             ; 303 (0)                   ; 6144              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03                                                                                                                                                                                                                                                                                                                    ; rc4_decryptor_03                  ; work         ;
;       |decode:decode_inst|                                                                                                              ; 118 (118)           ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst                                                                                                                                                                                                                                                                                                 ; decode                            ; work         ;
;       |decoder_core_control:decoder_core_inst|                                                                                          ; 21 (21)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|decoder_core_control:decoder_core_inst                                                                                                                                                                                                                                                                             ; decoder_core_control              ; work         ;
;       |decrypted_memory_03:d_memory_inst|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst                                                                                                                                                                                                                                                                                  ; decrypted_memory_03               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_d2q1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated                                                                                                                                                                                                                   ; altsyncram_d2q1                   ; work         ;
;                |altsyncram_4fg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                       ; altsyncram_4fg2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |encrypted_memory_03:e_memory_inst|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst                                                                                                                                                                                                                                                                                  ; encrypted_memory_03               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_edv1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated                                                                                                                                                                                                                   ; altsyncram_edv1                   ; work         ;
;                |altsyncram_4ql2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|altsyncram_4ql2:altsyncram1                                                                                                                                                                                       ; altsyncram_4ql2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |s_memory_03:s_memory_inst|                                                                                                       ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst                                                                                                                                                                                                                                                                                          ; s_memory_03                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_s2q1:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated                                                                                                                                                                                                                           ; altsyncram_s2q1                   ; work         ;
;                |altsyncram_4fg2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|altsyncram_4fg2:altsyncram1                                                                                                                                                                                               ; altsyncram_4fg2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                              ; sld_rom_sr                        ; work         ;
;       |s_memory_init:s_mem_init_inst|                                                                                                   ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|s_memory_init:s_mem_init_inst                                                                                                                                                                                                                                                                                      ; s_memory_init                     ; work         ;
;       |shared_s_access:shared_access_inst|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|shared_s_access:shared_access_inst                                                                                                                                                                                                                                                                                 ; shared_s_access                   ; work         ;
;       |shuffle_memory_with_key:shuffle_mem_inst|                                                                                        ; 87 (49)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst                                                                                                                                                                                                                                                                           ; shuffle_memory_with_key           ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                             ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                 ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                           ; alt_u_div_ose                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 233 (1)             ; 290 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 232 (0)             ; 290 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 232 (0)             ; 290 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 232 (1)             ; 290 (16)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 231 (0)             ; 274 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 231 (188)           ; 274 (244)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                                                                                            ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM       ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|altsyncram_4ql2:altsyncram1|ALTSYNCRAM       ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ./secret_messages/msg_4_for_task3/message.mif ;
; rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM               ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|altsyncram_4ql2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ./secret_messages/msg_4_for_task3/message.mif ;
; rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|altsyncram_4ql2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ./secret_messages/msg_4_for_task3/message.mif ;
; rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
; rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|altsyncram_4ql2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ./secret_messages/msg_4_for_task3/message.mif ;
; rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|altsyncram_4fg2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst                                                                                                                                                                                                                 ; decrypted_memory.v    ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst                                                                                                                                                                                                                 ; encrypted_memory.v    ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst                                                                                                                                                                                                                         ; s_memory.v            ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst                                                                                                                                                                                                           ; decrypted_memory_01.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst                                                                                                                                                                                                           ; encrypted_memory_01.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst                                                                                                                                                                                                                   ; s_memory_01.v         ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst                                                                                                                                                                                                           ; decrypted_memory_02.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst                                                                                                                                                                                                           ; encrypted_memory_02.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst                                                                                                                                                                                                                   ; s_memory_02.v         ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst                                                                                                                                                                                                           ; decrypted_memory_03.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst                                                                                                                                                                                                           ; encrypted_memory_03.v ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst                                                                                                                                                                                                                   ; s_memory_03.v         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                     ; Reason for Removal                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; rc4_decryptor_03:CORE03|decode:decode_inst|encrypted_addr[0]                                                                                                                      ; Merged with rc4_decryptor_03:CORE03|decode:decode_inst|decrypted_addr[0]             ;
; rc4_decryptor_03:CORE03|decode:decode_inst|encrypted_addr[1]                                                                                                                      ; Merged with rc4_decryptor_03:CORE03|decode:decode_inst|decrypted_addr[1]             ;
; rc4_decryptor_03:CORE03|decode:decode_inst|encrypted_addr[2]                                                                                                                      ; Merged with rc4_decryptor_03:CORE03|decode:decode_inst|decrypted_addr[2]             ;
; rc4_decryptor_03:CORE03|decode:decode_inst|encrypted_addr[3]                                                                                                                      ; Merged with rc4_decryptor_03:CORE03|decode:decode_inst|decrypted_addr[3]             ;
; rc4_decryptor_03:CORE03|decode:decode_inst|encrypted_addr[4]                                                                                                                      ; Merged with rc4_decryptor_03:CORE03|decode:decode_inst|decrypted_addr[4]             ;
; rc4_decryptor_03:CORE03|decode:decode_inst|encrypted_addr[5]                                                                                                                      ; Merged with rc4_decryptor_03:CORE03|decode:decode_inst|decrypted_addr[5]             ;
; rc4_decryptor_03:CORE03|decode:decode_inst|encrypted_addr[6]                                                                                                                      ; Merged with rc4_decryptor_03:CORE03|decode:decode_inst|decrypted_addr[6]             ;
; rc4_decryptor_03:CORE03|decode:decode_inst|encrypted_addr[7]                                                                                                                      ; Merged with rc4_decryptor_03:CORE03|decode:decode_inst|decrypted_addr[7]             ;
; rc4_decryptor_02:CORE02|decode:decode_inst|encrypted_addr[0]                                                                                                                      ; Merged with rc4_decryptor_02:CORE02|decode:decode_inst|decrypted_addr[0]             ;
; rc4_decryptor_02:CORE02|decode:decode_inst|encrypted_addr[1]                                                                                                                      ; Merged with rc4_decryptor_02:CORE02|decode:decode_inst|decrypted_addr[1]             ;
; rc4_decryptor_02:CORE02|decode:decode_inst|encrypted_addr[2]                                                                                                                      ; Merged with rc4_decryptor_02:CORE02|decode:decode_inst|decrypted_addr[2]             ;
; rc4_decryptor_02:CORE02|decode:decode_inst|encrypted_addr[3]                                                                                                                      ; Merged with rc4_decryptor_02:CORE02|decode:decode_inst|decrypted_addr[3]             ;
; rc4_decryptor_02:CORE02|decode:decode_inst|encrypted_addr[4]                                                                                                                      ; Merged with rc4_decryptor_02:CORE02|decode:decode_inst|decrypted_addr[4]             ;
; rc4_decryptor_02:CORE02|decode:decode_inst|encrypted_addr[5]                                                                                                                      ; Merged with rc4_decryptor_02:CORE02|decode:decode_inst|decrypted_addr[5]             ;
; rc4_decryptor_02:CORE02|decode:decode_inst|encrypted_addr[6]                                                                                                                      ; Merged with rc4_decryptor_02:CORE02|decode:decode_inst|decrypted_addr[6]             ;
; rc4_decryptor_02:CORE02|decode:decode_inst|encrypted_addr[7]                                                                                                                      ; Merged with rc4_decryptor_02:CORE02|decode:decode_inst|decrypted_addr[7]             ;
; rc4_decryptor_01:CORE01|decode:decode_inst|encrypted_addr[0]                                                                                                                      ; Merged with rc4_decryptor_01:CORE01|decode:decode_inst|decrypted_addr[0]             ;
; rc4_decryptor_01:CORE01|decode:decode_inst|encrypted_addr[1]                                                                                                                      ; Merged with rc4_decryptor_01:CORE01|decode:decode_inst|decrypted_addr[1]             ;
; rc4_decryptor_01:CORE01|decode:decode_inst|encrypted_addr[2]                                                                                                                      ; Merged with rc4_decryptor_01:CORE01|decode:decode_inst|decrypted_addr[2]             ;
; rc4_decryptor_01:CORE01|decode:decode_inst|encrypted_addr[3]                                                                                                                      ; Merged with rc4_decryptor_01:CORE01|decode:decode_inst|decrypted_addr[3]             ;
; rc4_decryptor_01:CORE01|decode:decode_inst|encrypted_addr[4]                                                                                                                      ; Merged with rc4_decryptor_01:CORE01|decode:decode_inst|decrypted_addr[4]             ;
; rc4_decryptor_01:CORE01|decode:decode_inst|encrypted_addr[5]                                                                                                                      ; Merged with rc4_decryptor_01:CORE01|decode:decode_inst|decrypted_addr[5]             ;
; rc4_decryptor_01:CORE01|decode:decode_inst|encrypted_addr[6]                                                                                                                      ; Merged with rc4_decryptor_01:CORE01|decode:decode_inst|decrypted_addr[6]             ;
; rc4_decryptor_01:CORE01|decode:decode_inst|encrypted_addr[7]                                                                                                                      ; Merged with rc4_decryptor_01:CORE01|decode:decode_inst|decrypted_addr[7]             ;
; rc4_decryptor:CORE00|decode:decode_inst|encrypted_addr[0]                                                                                                                         ; Merged with rc4_decryptor:CORE00|decode:decode_inst|decrypted_addr[0]                ;
; rc4_decryptor:CORE00|decode:decode_inst|encrypted_addr[1]                                                                                                                         ; Merged with rc4_decryptor:CORE00|decode:decode_inst|decrypted_addr[1]                ;
; rc4_decryptor:CORE00|decode:decode_inst|encrypted_addr[2]                                                                                                                         ; Merged with rc4_decryptor:CORE00|decode:decode_inst|decrypted_addr[2]                ;
; rc4_decryptor:CORE00|decode:decode_inst|encrypted_addr[3]                                                                                                                         ; Merged with rc4_decryptor:CORE00|decode:decode_inst|decrypted_addr[3]                ;
; rc4_decryptor:CORE00|decode:decode_inst|encrypted_addr[4]                                                                                                                         ; Merged with rc4_decryptor:CORE00|decode:decode_inst|decrypted_addr[4]                ;
; rc4_decryptor:CORE00|decode:decode_inst|encrypted_addr[5]                                                                                                                         ; Merged with rc4_decryptor:CORE00|decode:decode_inst|decrypted_addr[5]                ;
; rc4_decryptor:CORE00|decode:decode_inst|encrypted_addr[6]                                                                                                                         ; Merged with rc4_decryptor:CORE00|decode:decode_inst|decrypted_addr[6]                ;
; rc4_decryptor:CORE00|decode:decode_inst|encrypted_addr[7]                                                                                                                         ; Merged with rc4_decryptor:CORE00|decode:decode_inst|decrypted_addr[7]                ;
; rc4_decryptor:CORE00|decoder_core_control:decoder_core_inst|state[6]                                                                                                              ; Merged with rc4_decryptor:CORE00|decoder_core_control:decoder_core_inst|state[10]    ;
; rc4_decryptor_01:CORE01|decoder_core_control:decoder_core_inst|state[6]                                                                                                           ; Merged with rc4_decryptor_01:CORE01|decoder_core_control:decoder_core_inst|state[10] ;
; rc4_decryptor_02:CORE02|decoder_core_control:decoder_core_inst|state[6]                                                                                                           ; Merged with rc4_decryptor_02:CORE02|decoder_core_control:decoder_core_inst|state[10] ;
; rc4_decryptor_03:CORE03|decoder_core_control:decoder_core_inst|state[6]                                                                                                           ; Merged with rc4_decryptor_03:CORE03|decoder_core_control:decoder_core_inst|state[10] ;
; rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|state[6]                                                                                                         ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|last_state[6]                                                                                                    ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|state[6]                                                                                                         ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|last_state[6]                                                                                                    ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|state[6]                                                                                                         ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|last_state[6]                                                                                                    ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|state[6]                                                                                                            ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|last_state[6]                                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]               ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]       ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]       ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                               ;
; rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                               ;
; Total Number of Removed Registers = 56                                                                                                                                            ;                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                            ;
+---------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+---------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|state[6] ; Stuck at GND              ; rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|last_state[6] ;
;                                                                           ; due to stuck port data_in ;                                                                                ;
; rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|state[6] ; Stuck at GND              ; rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|last_state[6] ;
;                                                                           ; due to stuck port data_in ;                                                                                ;
; rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|state[6] ; Stuck at GND              ; rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|last_state[6] ;
;                                                                           ; due to stuck port data_in ;                                                                                ;
; rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|state[6]    ; Stuck at GND              ; rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|last_state[6]    ;
;                                                                           ; due to stuck port data_in ;                                                                                ;
+---------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1537  ;
; Number of registers using Synchronous Clear  ; 303   ;
; Number of registers using Synchronous Load   ; 482   ;
; Number of registers using Asynchronous Clear ; 475   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1295  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|s_memory_init:s_mem_init_inst|count[2]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|s_memory_init:s_mem_init_inst|count[4]                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|s_memory_init:s_mem_init_inst|count[0]                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|s_memory_init:s_mem_init_inst|count[6]                                                                                                                                                        ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|shuffle_data[6]                                                                                                                                         ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|shuffle_data[2]                                                                                                                                      ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|shuffle_data[0]                                                                                                                                      ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|shuffle_data[1]                                                                                                                                      ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|shuffle_address[1]                                                                                                                                      ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|j[2]                                                                                                                                                    ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|shuffle_address[5]                                                                                                                                   ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|j[0]                                                                                                                                                 ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|shuffle_address[0]                                                                                                                                   ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|j[3]                                                                                                                                                 ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|shuffle_address[2]                                                                                                                                   ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|j[0]                                                                                                                                                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 36 LEs               ; 32 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 66:1               ; 8 bits    ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst|j[4]                                                                                                                                                                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decode:decode_inst|j[4]                                                                                                                                                                          ;
; 66:1               ; 2 bits    ; 88 LEs        ; 24 LEs               ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|state[3]                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst|j[7]                                                                                                                                                                       ;
; 66:1               ; 2 bits    ; 88 LEs        ; 24 LEs               ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|state[3]                                                                                                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst|j[2]                                                                                                                                                                       ;
; 66:1               ; 2 bits    ; 88 LEs        ; 24 LEs               ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|state[3]                                                                                                                                             ;
; 66:1               ; 2 bits    ; 88 LEs        ; 24 LEs               ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|state[3]                                                                                                                                             ;
; 35:1               ; 8 bits    ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|i[0]                                                                                                                                                    ;
; 35:1               ; 8 bits    ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|i[7]                                                                                                                                                 ;
; 35:1               ; 8 bits    ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|i[4]                                                                                                                                                 ;
; 35:1               ; 8 bits    ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|i[3]                                                                                                                                                 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decode:decode_inst|i[6]                                                                                                                                                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decode:decode_inst|s_at_i[7]                                                                                                                                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decode:decode_inst|k[7]                                                                                                                                                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst|i[6]                                                                                                                                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst|s_at_i[3]                                                                                                                                                                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst|k[3]                                                                                                                                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst|i[7]                                                                                                                                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst|s_at_i[6]                                                                                                                                                                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst|k[0]                                                                                                                                                                       ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst|k[2]                                                                                                                                                                       ;
; 131:1              ; 22 bits   ; 1914 LEs      ; 44 LEs               ; 1870 LEs               ; Yes        ; |ksa|secret_key[9]                                                                                                                                                                                                         ;
; 68:1               ; 8 bits    ; 360 LEs       ; 0 LEs                ; 360 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst|i[0]                                                                                                                                                                       ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst|decode_address[6]                                                                                                                                                          ;
; 68:1               ; 8 bits    ; 360 LEs       ; 0 LEs                ; 360 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst|s_at_i[4]                                                                                                                                                                  ;
; 68:1               ; 8 bits    ; 360 LEs       ; 0 LEs                ; 360 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst|s_at_j[3]                                                                                                                                                                  ;
; 68:1               ; 8 bits    ; 360 LEs       ; 0 LEs                ; 360 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst|s_at_f[3]                                                                                                                                                                  ;
; 68:1               ; 8 bits    ; 360 LEs       ; 0 LEs                ; 360 LEs                ; Yes        ; |ksa|rc4_decryptor_03:CORE03|decode:decode_inst|decode_data[2]                                                                                                                                                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decode:decode_inst|s_at_j[5]                                                                                                                                                                     ;
; 13:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst|s_at_j[4]                                                                                                                                                                  ;
; 13:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst|s_at_j[4]                                                                                                                                                                  ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decode:decode_inst|s_at_f[1]                                                                                                                                                                     ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decode:decode_inst|decode_data[2]                                                                                                                                                                ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst|s_at_f[0]                                                                                                                                                                  ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst|decode_data[7]                                                                                                                                                             ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst|s_at_f[0]                                                                                                                                                                  ;
; 14:1               ; 8 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst|decode_data[1]                                                                                                                                                             ;
; 133:1              ; 2 bits    ; 176 LEs       ; 26 LEs               ; 150 LEs                ; Yes        ; |ksa|state[5]                                                                                                                                                                                                              ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor:CORE00|decode:decode_inst|decode_address[2]                                                                                                                                                             ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor_01:CORE01|decode:decode_inst|decode_address[5]                                                                                                                                                          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |ksa|rc4_decryptor_02:CORE02|decode:decode_inst|decode_address[7]                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ksa|rc4_decryptor:CORE00|shared_s_access:shared_access_inst|Mux0                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ksa|rc4_decryptor_01:CORE01|shared_s_access:shared_access_inst|Mux14                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ksa|rc4_decryptor_02:CORE02|shared_s_access:shared_access_inst|Mux5                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ksa|rc4_decryptor_03:CORE03|shared_s_access:shared_access_inst|Mux2                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|Mux6                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|Mux7                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|Mux6                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|Mux3                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|altsyncram_4ql2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|altsyncram_4ql2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|altsyncram_4ql2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|altsyncram_4fg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|altsyncram_4ql2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ksa ;
+----------------+--------------------------+-------------------------+
; Parameter Name ; Value                    ; Type                    ;
+----------------+--------------------------+-------------------------+
; max_key        ; 001111111111111111111111 ; Unsigned Binary         ;
+----------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_pvp1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_avp1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                        ;
+------------------------------------+-----------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                     ;
; WIDTH_A                            ; 8                                             ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                                             ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                                           ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                     ;
; WIDTH_B                            ; 1                                             ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                     ;
; INIT_FILE                          ; ./secret_messages/msg_4_for_task3/message.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_bav1                               ; Untyped                                     ;
+------------------------------------+-----------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|decode:decode_inst ;
+---------------------+-------+--------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                   ;
+---------------------+-------+--------------------------------------------------------+
; message_length      ; 00000 ; Unsigned Binary                                        ;
; message_length_true ; 11111 ; Unsigned Binary                                        ;
+---------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor:CORE00|shared_s_access:shared_access_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_p5q1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_b2q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                                             ; Signed Integer                                    ;
; NUMWORDS_A                         ; 256                                           ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 1                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                           ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; ./secret_messages/msg_4_for_task3/message.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_cdv1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|decode:decode_inst ;
+---------------------+-------+-----------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                      ;
+---------------------+-------+-----------------------------------------------------------+
; message_length      ; 00000 ; Unsigned Binary                                           ;
; message_length_true ; 11111 ; Unsigned Binary                                           ;
+---------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_01:CORE01|shared_s_access:shared_access_inst ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_r2q1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_c2q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                                             ; Signed Integer                                    ;
; NUMWORDS_A                         ; 256                                           ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 1                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                           ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; ./secret_messages/msg_4_for_task3/message.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_ddv1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|decode:decode_inst ;
+---------------------+-------+-----------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                      ;
+---------------------+-------+-----------------------------------------------------------+
; message_length      ; 00000 ; Unsigned Binary                                           ;
; message_length_true ; 11111 ; Unsigned Binary                                           ;
+---------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_02:CORE02|shared_s_access:shared_access_inst ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_s2q1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_d2q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                                             ; Signed Integer                                    ;
; NUMWORDS_A                         ; 256                                           ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 1                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                           ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; ./secret_messages/msg_4_for_task3/message.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_edv1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|decode:decode_inst ;
+---------------------+-------+-----------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                      ;
+---------------------+-------+-----------------------------------------------------------+
; message_length      ; 00000 ; Unsigned Binary                                           ;
; message_length_true ; 11111 ; Unsigned Binary                                           ;
+---------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc4_decryptor_03:CORE03|shared_s_access:shared_access_inst ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                              ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                        ;
; Entity Instance                           ; rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_03:CORE03|decoder_core_control:decoder_core_inst"                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; shuffle_start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_03:CORE03|decode:decode_inst" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; fail_sensitive ; Input ; Info     ; Stuck at VCC                       ;
+----------------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst"                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; secret_key_byte_debug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_03:CORE03|s_memory_init:s_mem_init_inst" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                      ;
; wren ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst" ;
+------+--------+----------+------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                    ;
+------+--------+----------+------------------------------------------------------------+
; wren ; Input  ; Info     ; Stuck at VCC                                               ;
; q    ; Output ; Info     ; Explicitly unconnected                                     ;
+------+--------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_02:CORE02|decoder_core_control:decoder_core_inst"                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; shuffle_start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_02:CORE02|decode:decode_inst" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; fail_sensitive ; Input ; Info     ; Stuck at VCC                       ;
+----------------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst"                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; secret_key_byte_debug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_02:CORE02|s_memory_init:s_mem_init_inst" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                      ;
; wren ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst" ;
+------+--------+----------+------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                    ;
+------+--------+----------+------------------------------------------------------------+
; wren ; Input  ; Info     ; Stuck at VCC                                               ;
; q    ; Output ; Info     ; Explicitly unconnected                                     ;
+------+--------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_01:CORE01|decoder_core_control:decoder_core_inst"                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; shuffle_start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_01:CORE01|decode:decode_inst" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; fail_sensitive ; Input ; Info     ; Stuck at VCC                       ;
+----------------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst"                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; secret_key_byte_debug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_01:CORE01|s_memory_init:s_mem_init_inst" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                      ;
; wren ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst" ;
+------+--------+----------+------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                    ;
+------+--------+----------+------------------------------------------------------------+
; wren ; Input  ; Info     ; Stuck at VCC                                               ;
; q    ; Output ; Info     ; Explicitly unconnected                                     ;
+------+--------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor:CORE00|decoder_core_control:decoder_core_inst"                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; shuffle_start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor:CORE00|decode:decode_inst" ;
+----------------+-------+----------+---------------------------------+
; Port           ; Type  ; Severity ; Details                         ;
+----------------+-------+----------+---------------------------------+
; fail_sensitive ; Input ; Info     ; Stuck at VCC                    ;
+----------------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst"                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; secret_key_byte_debug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor:CORE00|s_memory_init:s_mem_init_inst" ;
+-------+-------+----------+-----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                             ;
+-------+-------+----------+-----------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                        ;
+-------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                ;
; wren ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst" ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; wren ; Input  ; Info     ; Stuck at VCC                                         ;
; q    ; Output ; Info     ; Explicitly unconnected                               ;
+------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated               ;
; 1              ; D           ; 8     ; 256   ; Read/Write ; rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated       ;
; 2              ; E           ; 8     ; 256   ; Read/Write ; rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated       ;
; 3              ; S_01        ; 8     ; 256   ; Read/Write ; rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated         ;
; 4              ; D01         ; 8     ; 256   ; Read/Write ; rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated ;
; 5              ; E01         ; 8     ; 256   ; Read/Write ; rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated ;
; 6              ; S02         ; 8     ; 256   ; Read/Write ; rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated         ;
; 7              ; D02         ; 8     ; 256   ; Read/Write ; rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated ;
; 8              ; E02         ; 8     ; 256   ; Read/Write ; rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated ;
; 9              ; S03         ; 8     ; 256   ; Read/Write ; rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated         ;
; 10             ; D03         ; 8     ; 256   ; Read/Write ; rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated ;
; 11             ; E03         ; 8     ; 256   ; Read/Write ; rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1247                        ;
;     CLR               ; 60                          ;
;     ENA               ; 368                         ;
;     ENA CLR           ; 84                          ;
;     ENA CLR SLD       ; 96                          ;
;     ENA SCLR          ; 288                         ;
;     ENA SLD           ; 193                         ;
;     SCLR              ; 1                           ;
;     plain             ; 157                         ;
; arriav_lcell_comb     ; 1730                        ;
;     arith             ; 513                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 372                         ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 20                          ;
;     extend            ; 30                          ;
;         7 data inputs ; 30                          ;
;     normal            ; 1155                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 155                         ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 266                         ;
;         5 data inputs ; 410                         ;
;         6 data inputs ; 199                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 32                          ;
; boundary_port         ; 391                         ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 2.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 14 10:31:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file shuffle_memory_with_key.sv
    Info (12023): Found entity 1: shuffle_memory_with_key File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file our code/s_memory_init.sv
    Info (12023): Found entity 1: s_memory_init File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/Our Code/s_memory_init.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file shared_s_access.sv
    Info (12023): Found entity 1: shared_s_access File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shared_s_access.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/SevenSegmentDisplayDecoder.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at ksa.sv(44): ignored dangling comma in List of Port Connections File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 44
Warning (10275): Verilog HDL Module Instantiation warning at ksa.sv(52): ignored dangling comma in List of Port Connections File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 52
Warning (10275): Verilog HDL Module Instantiation warning at ksa.sv(60): ignored dangling comma in List of Port Connections File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 60
Warning (10275): Verilog HDL Module Instantiation warning at ksa.sv(68): ignored dangling comma in List of Port Connections File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decoder_core_control.sv
    Info (12023): Found entity 1: decoder_core_control File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decoder_core_control.sv Line: 1
Warning (10229): Verilog HDL Expression warning at decode.sv(23): truncated literal to match 5 bits File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decrypted_memory.v
    Info (12023): Found entity 1: decrypted_memory File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file encrypted_memory.v
    Info (12023): Found entity 1: encrypted_memory File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at rc4_decryptor.sv(149): ignored dangling comma in List of Port Connections File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 149
Info (12021): Found 1 design units, including 1 entities, in source file rc4_decryptor.sv
    Info (12023): Found entity 1: rc4_decryptor File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file s_memory_01.v
    Info (12023): Found entity 1: s_memory_01 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_01.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decrypted_memory_01.v
    Info (12023): Found entity 1: decrypted_memory_01 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_01.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at rc4_decryptor_01.sv(152): ignored dangling comma in List of Port Connections File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file rc4_decryptor_01.sv
    Info (12023): Found entity 1: rc4_decryptor_01 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encrypted_memory_01.v
    Info (12023): Found entity 1: encrypted_memory_01 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_01.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file s_memory_02.v
    Info (12023): Found entity 1: s_memory_02 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_02.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decrypted_memory_02.v
    Info (12023): Found entity 1: decrypted_memory_02 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_02.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file encrypted_memory_02.v
    Info (12023): Found entity 1: encrypted_memory_02 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_02.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at rc4_decryptor_02.sv(152): ignored dangling comma in List of Port Connections File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file rc4_decryptor_02.sv
    Info (12023): Found entity 1: rc4_decryptor_02 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file s_memory_03.v
    Info (12023): Found entity 1: s_memory_03 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_03.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decrypted_memory_03.v
    Info (12023): Found entity 1: decrypted_memory_03 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_03.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file encrypted_memory_03.v
    Info (12023): Found entity 1: encrypted_memory_03 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_03.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at rc4_decryptor_03.sv(149): ignored dangling comma in List of Port Connections File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv Line: 149
Info (12021): Found 1 design units, including 1 entities, in source file rc4_decryptor_03.sv
    Info (12023): Found entity 1: rc4_decryptor_03 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv Line: 1
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ksa.sv(22): object "reset_n" assigned a value but never read File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 22
Warning (10034): Output port "LEDR[8..1]" at ksa.sv(6) has no driver File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:sseg0" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 26
Info (12128): Elaborating entity "rc4_decryptor" for hierarchy "rc4_decryptor:CORE00" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 44
Info (12128): Elaborating entity "s_memory" for hierarchy "rc4_decryptor:CORE00|s_memory:s_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 25
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pvp1.tdf
    Info (12023): Found entity 1: altsyncram_pvp1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_pvp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pvp1" for hierarchy "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4fg2.tdf
    Info (12023): Found entity 1: altsyncram_4fg2 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_4fg2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4fg2" for hierarchy "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_pvp1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_pvp1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_pvp1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_pvp1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "rc4_decryptor:CORE00|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "decrypted_memory" for hierarchy "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_avp1.tdf
    Info (12023): Found entity 1: altsyncram_avp1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_avp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_avp1" for hierarchy "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_avp1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_avp1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor:CORE00|decrypted_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_avp1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_avp1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "encrypted_memory" for hierarchy "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./secret_messages/msg_4_for_task3/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bav1.tdf
    Info (12023): Found entity 1: altsyncram_bav1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_bav1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bav1" for hierarchy "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ql2.tdf
    Info (12023): Found entity 1: altsyncram_4ql2 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_4ql2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4ql2" for hierarchy "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|altsyncram_4ql2:altsyncram1" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_bav1.tdf Line: 37
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File "C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/secret_messages/msg_4_for_task3/message.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory.v Line: 86
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_bav1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_bav1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor:CORE00|encrypted_memory:e_memory_inst|altsyncram:altsyncram_component|altsyncram_bav1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_bav1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1157627904"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "s_memory_init" for hierarchy "rc4_decryptor:CORE00|s_memory_init:s_mem_init_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 59
Info (12128): Elaborating entity "shuffle_memory_with_key" for hierarchy "rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 78
Info (12128): Elaborating entity "decode" for hierarchy "rc4_decryptor:CORE00|decode:decode_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 104
Info (12128): Elaborating entity "shared_s_access" for hierarchy "rc4_decryptor:CORE00|shared_s_access:shared_access_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 127
Info (12128): Elaborating entity "decoder_core_control" for hierarchy "rc4_decryptor:CORE00|decoder_core_control:decoder_core_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor.sv Line: 149
Info (12128): Elaborating entity "rc4_decryptor_01" for hierarchy "rc4_decryptor_01:CORE01" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 52
Info (12128): Elaborating entity "s_memory_01" for hierarchy "rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_01.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_01.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_01.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S_01"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p5q1.tdf
    Info (12023): Found entity 1: altsyncram_p5q1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_p5q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p5q1" for hierarchy "rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_p5q1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_p5q1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_01:CORE01|s_memory_01:s_memory_inst|altsyncram:altsyncram_component|altsyncram_p5q1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_p5q1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1398747185"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "decrypted_memory_01" for hierarchy "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_01.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_01.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_01.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D01"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2q1.tdf
    Info (12023): Found entity 1: altsyncram_b2q1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_b2q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b2q1" for hierarchy "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_b2q1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_b2q1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_01:CORE01|decrypted_memory_01:d_memory_inst|altsyncram:altsyncram_component|altsyncram_b2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_b2q1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1144008960"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "encrypted_memory_01" for hierarchy "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_01.sv Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_01.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_01.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_01.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./secret_messages/msg_4_for_task3/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E01"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdv1.tdf
    Info (12023): Found entity 1: altsyncram_cdv1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_cdv1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cdv1" for hierarchy "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_cdv1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_cdv1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_01:CORE01|encrypted_memory_01:e_memory_inst|altsyncram:altsyncram_component|altsyncram_cdv1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_cdv1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1160786176"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "rc4_decryptor_02" for hierarchy "rc4_decryptor_02:CORE02" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 60
Info (12128): Elaborating entity "s_memory_02" for hierarchy "rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_02.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_02.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_02.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S02"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r2q1.tdf
    Info (12023): Found entity 1: altsyncram_r2q1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_r2q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r2q1" for hierarchy "rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_r2q1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_r2q1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_02:CORE02|s_memory_02:s_memory_inst|altsyncram:altsyncram_component|altsyncram_r2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_r2q1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395667456"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "decrypted_memory_02" for hierarchy "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_02.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_02.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_02.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D02"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2q1.tdf
    Info (12023): Found entity 1: altsyncram_c2q1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_c2q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c2q1" for hierarchy "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_c2q1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_c2q1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_02:CORE02|decrypted_memory_02:d_memory_inst|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_c2q1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1144009216"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "encrypted_memory_02" for hierarchy "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_02.sv Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_02.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_02.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_02.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./secret_messages/msg_4_for_task3/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E02"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddv1.tdf
    Info (12023): Found entity 1: altsyncram_ddv1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_ddv1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ddv1" for hierarchy "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_ddv1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_ddv1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_02:CORE02|encrypted_memory_02:e_memory_inst|altsyncram:altsyncram_component|altsyncram_ddv1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_ddv1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1160786432"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "rc4_decryptor_03" for hierarchy "rc4_decryptor_03:CORE03" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 68
Info (12128): Elaborating entity "s_memory_03" for hierarchy "rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv Line: 25
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_03.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_03.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/s_memory_03.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S03"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2q1.tdf
    Info (12023): Found entity 1: altsyncram_s2q1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_s2q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s2q1" for hierarchy "rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_s2q1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_s2q1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_03:CORE03|s_memory_03:s_memory_inst|altsyncram:altsyncram_component|altsyncram_s2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_s2q1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395667712"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "decrypted_memory_03" for hierarchy "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_03.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_03.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/decrypted_memory_03.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D03"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2q1.tdf
    Info (12023): Found entity 1: altsyncram_d2q1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_d2q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d2q1" for hierarchy "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_d2q1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_d2q1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_03:CORE03|decrypted_memory_03:d_memory_inst|altsyncram:altsyncram_component|altsyncram_d2q1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_d2q1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1144009472"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "encrypted_memory_03" for hierarchy "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4_decryptor_03.sv Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_03.v Line: 86
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_03.v Line: 86
Info (12133): Instantiated megafunction "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/encrypted_memory_03.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./secret_messages/msg_4_for_task3/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E03"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edv1.tdf
    Info (12023): Found entity 1: altsyncram_edv1 File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_edv1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_edv1" for hierarchy "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_edv1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_edv1.tdf Line: 38
Info (12133): Instantiated megafunction "rc4_decryptor_03:CORE03|encrypted_memory_03:e_memory_inst|altsyncram:altsyncram_component|altsyncram_edv1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/altsyncram_edv1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1160786688"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.14.10:31:17 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 542
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|Mod0" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rc4_decryptor_01:CORE01|shuffle_memory_with_key:shuffle_mem_inst|Mod0" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rc4_decryptor_02:CORE02|shuffle_memory_with_key:shuffle_mem_inst|Mod0" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rc4_decryptor_03:CORE03|shuffle_memory_with_key:shuffle_mem_inst|Mod0" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv Line: 56
Info (12130): Elaborated megafunction instantiation "rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv Line: 56
Info (12133): Instantiated megafunction "rc4_decryptor:CORE00|shuffle_memory_with_key:shuffle_mem_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/shuffle_memory_with_key.sv Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/db/alt_u_div_ose.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 6
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/ksa.sv Line: 5
Info (21057): Implemented 2915 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 2747 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Fri Jun 14 10:31:35 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/twist/OneDrive/Documents/GitHub/CPEN311---LAB04/template_de1soc/rc4.map.smsg.


