
daq-corner-26.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ddc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fec  08003fec  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003fec  08003fec  00004fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ff4  08003ff4  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ff4  08003ff4  00004ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ff8  08003ff8  00004ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003ffc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005068  2**0
                  CONTENTS
 10 .bss          000002c8  20000068  20000068  00005068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000330  20000330  00005068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cee7  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022b3  00000000  00000000  00011f7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c68  00000000  00000000  00014238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000975  00000000  00000000  00014ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000203cb  00000000  00000000  00015815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fd08  00000000  00000000  00035be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cacf8  00000000  00000000  000458e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001105e0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b18  00000000  00000000  00110624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  0011413c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f54 	.word	0x08003f54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003f54 	.word	0x08003f54

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <initialize>:
#include "corner.h"
#include <stdbool.h>

cornerboard_ corners;

void initialize(SPI_HandleTypeDef *hspi) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b0a2      	sub	sp, #136	@ 0x88
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]

    // Read the position of the corner board
    bool front = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 80005a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005a8:	4840      	ldr	r0, [pc, #256]	@ (80006ac <initialize+0x110>)
 80005aa:	f001 fc29 	bl	8001e00 <HAL_GPIO_ReadPin>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	bf14      	ite	ne
 80005b4:	2301      	movne	r3, #1
 80005b6:	2300      	moveq	r3, #0
 80005b8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    bool left = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 80005bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005c0:	483a      	ldr	r0, [pc, #232]	@ (80006ac <initialize+0x110>)
 80005c2:	f001 fc1d 	bl	8001e00 <HAL_GPIO_ReadPin>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	bf14      	ite	ne
 80005cc:	2301      	movne	r3, #1
 80005ce:	2300      	moveq	r3, #0
 80005d0:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    corners.corner_pos = (enum CornerPosition)((front << 1) | left);
 80005d4:	f997 3087 	ldrsb.w	r3, [r7, #135]	@ 0x87
 80005d8:	005b      	lsls	r3, r3, #1
 80005da:	b25a      	sxtb	r2, r3
 80005dc:	f997 3086 	ldrsb.w	r3, [r7, #134]	@ 0x86
 80005e0:	4313      	orrs	r3, r2
 80005e2:	b25b      	sxtb	r3, r3
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	4b32      	ldr	r3, [pc, #200]	@ (80006b0 <initialize+0x114>)
 80005e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    VirtualTimer sg_tg = InitializeTimer(500, sg_timer_group);
 80005ec:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80005f0:	4a30      	ldr	r2, [pc, #192]	@ (80006b4 <initialize+0x118>)
 80005f2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 fd1a 	bl	8001030 <InitializeTimer>
    VirtualTimer tg1 = InitializeTimer(500, hello_group);
 80005fc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000600:	4a2d      	ldr	r2, [pc, #180]	@ (80006b8 <initialize+0x11c>)
 8000602:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000606:	4618      	mov	r0, r3
 8000608:	f000 fd12 	bl	8001030 <InitializeTimer>
    VirtualTimer tg2 = InitializeTimer(500, placeholder_group);
 800060c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000610:	4a2a      	ldr	r2, [pc, #168]	@ (80006bc <initialize+0x120>)
 8000612:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000616:	4618      	mov	r0, r3
 8000618:	f000 fd0a 	bl	8001030 <InitializeTimer>
    VirtualTimer tg3 = InitializeTimer(500, placeholder_group);
 800061c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000620:	4a26      	ldr	r2, [pc, #152]	@ (80006bc <initialize+0x120>)
 8000622:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000626:	4618      	mov	r0, r3
 8000628:	f000 fd02 	bl	8001030 <InitializeTimer>
    VirtualTimer tg4 = InitializeTimer(500, placeholder_group);
 800062c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000630:	4a22      	ldr	r2, [pc, #136]	@ (80006bc <initialize+0x120>)
 8000632:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000636:	4618      	mov	r0, r3
 8000638:	f000 fcfa 	bl	8001030 <InitializeTimer>
    VirtualTimer total_tg[5] = {sg_tg, tg1, tg2, tg3, tg4};
 800063c:	f107 030c 	add.w	r3, r7, #12
 8000640:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8000644:	ca07      	ldmia	r2, {r0, r1, r2}
 8000646:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800064a:	f107 0318 	add.w	r3, r7, #24
 800064e:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8000652:	ca07      	ldmia	r2, {r0, r1, r2}
 8000654:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000658:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800065c:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8000660:	ca07      	ldmia	r2, {r0, r1, r2}
 8000662:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000666:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800066a:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 800066e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000670:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000674:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000678:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800067c:	ca07      	ldmia	r2, {r0, r1, r2}
 800067e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    corners.tg = InitializeTimerGroup(total_tg);
 8000682:	f107 030c 	add.w	r3, r7, #12
 8000686:	4618      	mov	r0, r3
 8000688:	f000 fced 	bl	8001066 <InitializeTimerGroup>
 800068c:	4603      	mov	r3, r0
 800068e:	4a08      	ldr	r2, [pc, #32]	@ (80006b0 <initialize+0x114>)
 8000690:	6353      	str	r3, [r2, #52]	@ 0x34

    corners.hspi = hspi;
 8000692:	4a07      	ldr	r2, [pc, #28]	@ (80006b0 <initialize+0x114>)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	6313      	str	r3, [r2, #48]	@ 0x30

    // Set PDWN pin to low
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000698:	2200      	movs	r2, #0
 800069a:	2101      	movs	r1, #1
 800069c:	4803      	ldr	r0, [pc, #12]	@ (80006ac <initialize+0x110>)
 800069e:	f001 fbc7 	bl	8001e30 <HAL_GPIO_WritePin>
}
 80006a2:	bf00      	nop
 80006a4:	3788      	adds	r7, #136	@ 0x88
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40020800 	.word	0x40020800
 80006b0:	20000084 	.word	0x20000084
 80006b4:	080006d9 	.word	0x080006d9
 80006b8:	08000751 	.word	0x08000751
 80006bc:	08000765 	.word	0x08000765

080006c0 <tick_timers>:

void tick_timers() {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
    TickTimer(corners.tg);
 80006c4:	4b03      	ldr	r3, [pc, #12]	@ (80006d4 <tick_timers+0x14>)
 80006c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 fce0 	bl	800108e <TickTimer>
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000084 	.word	0x20000084

080006d8 <sg_timer_group>:

void sg_timer_group() {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80006de:	2201      	movs	r2, #1
 80006e0:	2101      	movs	r1, #1
 80006e2:	4816      	ldr	r0, [pc, #88]	@ (800073c <sg_timer_group+0x64>)
 80006e4:	f001 fba4 	bl	8001e30 <HAL_GPIO_WritePin>
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {}
 80006e8:	bf00      	nop
 80006ea:	2140      	movs	r1, #64	@ 0x40
 80006ec:	4814      	ldr	r0, [pc, #80]	@ (8000740 <sg_timer_group+0x68>)
 80006ee:	f001 fb87 	bl	8001e00 <HAL_GPIO_ReadPin>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d0f8      	beq.n	80006ea <sg_timer_group+0x12>
    Read_ADC_Data(corners.hspi, corners.spi_rx);
 80006f8:	4b12      	ldr	r3, [pc, #72]	@ (8000744 <sg_timer_group+0x6c>)
 80006fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fc:	4912      	ldr	r1, [pc, #72]	@ (8000748 <sg_timer_group+0x70>)
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 f838 	bl	8000774 <Read_ADC_Data>
    for (int i=0; i<4; i++) {
 8000704:	2300      	movs	r3, #0
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	e00c      	b.n	8000724 <sg_timer_group+0x4c>
        printf("spi_rx[%d] = 0x%02X\n", i, corners.spi_rx[i]);
 800070a:	4a0e      	ldr	r2, [pc, #56]	@ (8000744 <sg_timer_group+0x6c>)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4413      	add	r3, r2
 8000710:	3328      	adds	r3, #40	@ 0x28
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	461a      	mov	r2, r3
 8000716:	6879      	ldr	r1, [r7, #4]
 8000718:	480c      	ldr	r0, [pc, #48]	@ (800074c <sg_timer_group+0x74>)
 800071a:	f002 fdf1 	bl	8003300 <iprintf>
    for (int i=0; i<4; i++) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	3301      	adds	r3, #1
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2b03      	cmp	r3, #3
 8000728:	ddef      	ble.n	800070a <sg_timer_group+0x32>
    }
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	2101      	movs	r1, #1
 800072e:	4803      	ldr	r0, [pc, #12]	@ (800073c <sg_timer_group+0x64>)
 8000730:	f001 fb7e 	bl	8001e30 <HAL_GPIO_WritePin>
}
 8000734:	bf00      	nop
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	40020800 	.word	0x40020800
 8000740:	40020000 	.word	0x40020000
 8000744:	20000084 	.word	0x20000084
 8000748:	200000ac 	.word	0x200000ac
 800074c:	08003f6c 	.word	0x08003f6c

08000750 <hello_group>:

void hello_group() {
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
    printf("Hello from timer group!\n");
 8000754:	4802      	ldr	r0, [pc, #8]	@ (8000760 <hello_group+0x10>)
 8000756:	f002 fe3b 	bl	80033d0 <puts>
}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	08003f84 	.word	0x08003f84

08000764 <placeholder_group>:

void placeholder_group() {
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
	...

08000774 <Read_ADC_Data>:
#include "corner_driver.h"

void Read_ADC_Data(SPI_HandleTypeDef *hspi, uint8_t *spi_rx) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af02      	add	r7, sp, #8
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
    uint8_t spi_tx[4] = {0};
 800077e:	2300      	movs	r3, #0
 8000780:	60bb      	str	r3, [r7, #8]
    HAL_StatusTypeDef t = HAL_SPI_TransmitReceive(hspi, spi_tx, spi_rx, 3, 100);
 8000782:	f107 0108 	add.w	r1, r7, #8
 8000786:	2364      	movs	r3, #100	@ 0x64
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	2303      	movs	r3, #3
 800078c:	683a      	ldr	r2, [r7, #0]
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f002 f9b9 	bl	8002b06 <HAL_SPI_TransmitReceive>
 8000794:	4603      	mov	r3, r0
 8000796:	73fb      	strb	r3, [r7, #15]
    printf("%d\n", t);
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	4619      	mov	r1, r3
 800079c:	4803      	ldr	r0, [pc, #12]	@ (80007ac <Read_ADC_Data+0x38>)
 800079e:	f002 fdaf 	bl	8003300 <iprintf>
    // if (HAL_SPI_TransmitReceive(hspi, spi_tx, spi_rx, 3, 100) != HAL_OK) {
    //     // Error
    //     printf("ERROR\n");
    // }
 80007a2:	bf00      	nop
 80007a4:	3710      	adds	r7, #16
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	08003f9c 	.word	0x08003f9c

080007b0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80007b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007bc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80007c0:	f003 0301 	and.w	r3, r3, #1
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d013      	beq.n	80007f0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80007c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007cc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80007d0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d00b      	beq.n	80007f0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80007d8:	e000      	b.n	80007dc <ITM_SendChar+0x2c>
    {
      __NOP();
 80007da:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80007dc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d0f9      	beq.n	80007da <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80007e6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	b2d2      	uxtb	r2, r2
 80007ee:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80007f0:	687b      	ldr	r3, [r7, #4]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b086      	sub	sp, #24
 8000802:	af00      	add	r7, sp, #0
 8000804:	60f8      	str	r0, [r7, #12]
 8000806:	60b9      	str	r1, [r7, #8]
 8000808:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800080a:	2300      	movs	r3, #0
 800080c:	617b      	str	r3, [r7, #20]
 800080e:	e009      	b.n	8000824 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	1c5a      	adds	r2, r3, #1
 8000814:	60ba      	str	r2, [r7, #8]
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ffc9 	bl	80007b0 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	3301      	adds	r3, #1
 8000822:	617b      	str	r3, [r7, #20]
 8000824:	697a      	ldr	r2, [r7, #20]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	429a      	cmp	r2, r3
 800082a:	dbf1      	blt.n	8000810 <_write+0x12>
  }
  return len;
 800082c:	687b      	ldr	r3, [r7, #4]
}
 800082e:	4618      	mov	r0, r3
 8000830:	3718      	adds	r7, #24
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
	...

08000838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800083c:	f000 fc8e 	bl	800115c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000840:	f000 f812 	bl	8000868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000844:	f000 f962 	bl	8000b0c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000848:	f000 f8fe 	bl	8000a48 <MX_I2C1_Init>
  MX_SPI1_Init();
 800084c:	f000 f92a 	bl	8000aa4 <MX_SPI1_Init>
  MX_CAN1_Init();
 8000850:	f000 f8c6 	bl	80009e0 <MX_CAN1_Init>
  MX_ADC1_Init();
 8000854:	f000 f872 	bl	800093c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initialize(&hspi1);
 8000858:	4802      	ldr	r0, [pc, #8]	@ (8000864 <main+0x2c>)
 800085a:	f7ff fe9f 	bl	800059c <initialize>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    tick_timers();
 800085e:	f7ff ff2f 	bl	80006c0 <tick_timers>
 8000862:	e7fc      	b.n	800085e <main+0x26>
 8000864:	20000184 	.word	0x20000184

08000868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b094      	sub	sp, #80	@ 0x50
 800086c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086e:	f107 0320 	add.w	r3, r7, #32
 8000872:	2230      	movs	r2, #48	@ 0x30
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f002 fdb2 	bl	80033e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800087c:	f107 030c 	add.w	r3, r7, #12
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800088c:	2300      	movs	r3, #0
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	4b28      	ldr	r3, [pc, #160]	@ (8000934 <SystemClock_Config+0xcc>)
 8000892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000894:	4a27      	ldr	r2, [pc, #156]	@ (8000934 <SystemClock_Config+0xcc>)
 8000896:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800089a:	6413      	str	r3, [r2, #64]	@ 0x40
 800089c:	4b25      	ldr	r3, [pc, #148]	@ (8000934 <SystemClock_Config+0xcc>)
 800089e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008a4:	60bb      	str	r3, [r7, #8]
 80008a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008a8:	2300      	movs	r3, #0
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	4b22      	ldr	r3, [pc, #136]	@ (8000938 <SystemClock_Config+0xd0>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a21      	ldr	r2, [pc, #132]	@ (8000938 <SystemClock_Config+0xd0>)
 80008b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008b6:	6013      	str	r3, [r2, #0]
 80008b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <SystemClock_Config+0xd0>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008c0:	607b      	str	r3, [r7, #4]
 80008c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c4:	2302      	movs	r3, #2
 80008c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c8:	2301      	movs	r3, #1
 80008ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008cc:	2310      	movs	r3, #16
 80008ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d0:	2302      	movs	r3, #2
 80008d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008d4:	2300      	movs	r3, #0
 80008d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008d8:	2308      	movs	r3, #8
 80008da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80008dc:	23a8      	movs	r3, #168	@ 0xa8
 80008de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008e0:	2302      	movs	r3, #2
 80008e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008e4:	2304      	movs	r3, #4
 80008e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e8:	f107 0320 	add.w	r3, r7, #32
 80008ec:	4618      	mov	r0, r3
 80008ee:	f001 fbfd 	bl	80020ec <HAL_RCC_OscConfig>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008f8:	f000 f988 	bl	8000c0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fc:	230f      	movs	r3, #15
 80008fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000900:	2302      	movs	r3, #2
 8000902:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000908:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800090c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800090e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000912:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000914:	f107 030c 	add.w	r3, r7, #12
 8000918:	2105      	movs	r1, #5
 800091a:	4618      	mov	r0, r3
 800091c:	f001 fe5e 	bl	80025dc <HAL_RCC_ClockConfig>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000926:	f000 f971 	bl	8000c0c <Error_Handler>
  }
}
 800092a:	bf00      	nop
 800092c:	3750      	adds	r7, #80	@ 0x50
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40023800 	.word	0x40023800
 8000938:	40007000 	.word	0x40007000

0800093c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000942:	463b      	mov	r3, r7
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800094e:	4b21      	ldr	r3, [pc, #132]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000950:	4a21      	ldr	r2, [pc, #132]	@ (80009d8 <MX_ADC1_Init+0x9c>)
 8000952:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000954:	4b1f      	ldr	r3, [pc, #124]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000956:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800095a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800095c:	4b1d      	ldr	r3, [pc, #116]	@ (80009d4 <MX_ADC1_Init+0x98>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000962:	4b1c      	ldr	r3, [pc, #112]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000968:	4b1a      	ldr	r3, [pc, #104]	@ (80009d4 <MX_ADC1_Init+0x98>)
 800096a:	2200      	movs	r2, #0
 800096c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800096e:	4b19      	ldr	r3, [pc, #100]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000970:	2200      	movs	r2, #0
 8000972:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000976:	4b17      	ldr	r3, [pc, #92]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000978:	2200      	movs	r2, #0
 800097a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800097c:	4b15      	ldr	r3, [pc, #84]	@ (80009d4 <MX_ADC1_Init+0x98>)
 800097e:	4a17      	ldr	r2, [pc, #92]	@ (80009dc <MX_ADC1_Init+0xa0>)
 8000980:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000982:	4b14      	ldr	r3, [pc, #80]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000984:	2200      	movs	r2, #0
 8000986:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_ADC1_Init+0x98>)
 800098a:	2201      	movs	r2, #1
 800098c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000990:	2200      	movs	r2, #0
 8000992:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000996:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000998:	2201      	movs	r2, #1
 800099a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800099c:	480d      	ldr	r0, [pc, #52]	@ (80009d4 <MX_ADC1_Init+0x98>)
 800099e:	f000 fc4f 	bl	8001240 <HAL_ADC_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80009a8:	f000 f930 	bl	8000c0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009ac:	2301      	movs	r3, #1
 80009ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009b0:	2301      	movs	r3, #1
 80009b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009b8:	463b      	mov	r3, r7
 80009ba:	4619      	mov	r1, r3
 80009bc:	4805      	ldr	r0, [pc, #20]	@ (80009d4 <MX_ADC1_Init+0x98>)
 80009be:	f000 fc83 	bl	80012c8 <HAL_ADC_ConfigChannel>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80009c8:	f000 f920 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	200000c0 	.word	0x200000c0
 80009d8:	40012000 	.word	0x40012000
 80009dc:	0f000001 	.word	0x0f000001

080009e0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80009e4:	4b16      	ldr	r3, [pc, #88]	@ (8000a40 <MX_CAN1_Init+0x60>)
 80009e6:	4a17      	ldr	r2, [pc, #92]	@ (8000a44 <MX_CAN1_Init+0x64>)
 80009e8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80009ea:	4b15      	ldr	r3, [pc, #84]	@ (8000a40 <MX_CAN1_Init+0x60>)
 80009ec:	2210      	movs	r2, #16
 80009ee:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80009f0:	4b13      	ldr	r3, [pc, #76]	@ (8000a40 <MX_CAN1_Init+0x60>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80009f6:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <MX_CAN1_Init+0x60>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80009fc:	4b10      	ldr	r3, [pc, #64]	@ (8000a40 <MX_CAN1_Init+0x60>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000a02:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <MX_CAN1_Init+0x60>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000a08:	4b0d      	ldr	r3, [pc, #52]	@ (8000a40 <MX_CAN1_Init+0x60>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <MX_CAN1_Init+0x60>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000a14:	4b0a      	ldr	r3, [pc, #40]	@ (8000a40 <MX_CAN1_Init+0x60>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <MX_CAN1_Init+0x60>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000a20:	4b07      	ldr	r3, [pc, #28]	@ (8000a40 <MX_CAN1_Init+0x60>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_CAN1_Init+0x60>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000a2c:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <MX_CAN1_Init+0x60>)
 8000a2e:	f000 fe69 	bl	8001704 <HAL_CAN_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000a38:	f000 f8e8 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000108 	.word	0x20000108
 8000a44:	40006400 	.word	0x40006400

08000a48 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a4c:	4b12      	ldr	r3, [pc, #72]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a4e:	4a13      	ldr	r2, [pc, #76]	@ (8000a9c <MX_I2C1_Init+0x54>)
 8000a50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a52:	4b11      	ldr	r3, [pc, #68]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a54:	4a12      	ldr	r2, [pc, #72]	@ (8000aa0 <MX_I2C1_Init+0x58>)
 8000a56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a58:	4b0f      	ldr	r3, [pc, #60]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a64:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a6a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a72:	4b09      	ldr	r3, [pc, #36]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a78:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a84:	4804      	ldr	r0, [pc, #16]	@ (8000a98 <MX_I2C1_Init+0x50>)
 8000a86:	f001 f9ed 	bl	8001e64 <HAL_I2C_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a90:	f000 f8bc 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000130 	.word	0x20000130
 8000a9c:	40005400 	.word	0x40005400
 8000aa0:	000186a0 	.word	0x000186a0

08000aa4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000aa8:	4b16      	ldr	r3, [pc, #88]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000aaa:	4a17      	ldr	r2, [pc, #92]	@ (8000b08 <MX_SPI1_Init+0x64>)
 8000aac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000aae:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000ab0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ab4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ab6:	4b13      	ldr	r3, [pc, #76]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000abc:	4b11      	ldr	r3, [pc, #68]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ac2:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ace:	4b0d      	ldr	r3, [pc, #52]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000ad0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ad4:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000adc:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000aea:	2228      	movs	r2, #40	@ 0x28
 8000aec:	61da      	str	r2, [r3, #28]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <MX_SPI1_Init+0x60>)
 8000af0:	f001 ff80 	bl	80029f4 <HAL_SPI_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_SPI1_Init+0x5a>
  {
    Error_Handler();
 8000afa:	f000 f887 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000184 	.word	0x20000184
 8000b08:	40013000 	.word	0x40013000

08000b0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08a      	sub	sp, #40	@ 0x28
 8000b10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b12:	f107 0314 	add.w	r3, r7, #20
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
 8000b1e:	60da      	str	r2, [r3, #12]
 8000b20:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	613b      	str	r3, [r7, #16]
 8000b26:	4b36      	ldr	r3, [pc, #216]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a35      	ldr	r2, [pc, #212]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b33      	ldr	r3, [pc, #204]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	4b2f      	ldr	r3, [pc, #188]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	4a2e      	ldr	r2, [pc, #184]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b48:	f043 0304 	orr.w	r3, r3, #4
 8000b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4e:	4b2c      	ldr	r3, [pc, #176]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	f003 0304 	and.w	r3, r3, #4
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60bb      	str	r3, [r7, #8]
 8000b5e:	4b28      	ldr	r3, [pc, #160]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	4a27      	ldr	r2, [pc, #156]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6a:	4b25      	ldr	r3, [pc, #148]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	4b21      	ldr	r3, [pc, #132]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	4a20      	ldr	r2, [pc, #128]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b80:	f043 0302 	orr.w	r3, r3, #2
 8000b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b86:	4b1e      	ldr	r3, [pc, #120]	@ (8000c00 <MX_GPIO_Init+0xf4>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	f003 0302 	and.w	r3, r3, #2
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADC_PWDN_Pin|YELLOW_LED_Pin|YELLOW_LEDC5_Pin, GPIO_PIN_RESET);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2131      	movs	r1, #49	@ 0x31
 8000b96:	481b      	ldr	r0, [pc, #108]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b98:	f001 f94a 	bl	8001e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	4819      	ldr	r0, [pc, #100]	@ (8000c08 <MX_GPIO_Init+0xfc>)
 8000ba2:	f001 f945 	bl	8001e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC_PWDN_Pin YELLOW_LED_Pin YELLOW_LEDC5_Pin */
  GPIO_InitStruct.Pin = ADC_PWDN_Pin|YELLOW_LED_Pin|YELLOW_LEDC5_Pin;
 8000ba6:	2331      	movs	r3, #49	@ 0x31
 8000ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000baa:	2301      	movs	r3, #1
 8000bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb6:	f107 0314 	add.w	r3, r7, #20
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4811      	ldr	r0, [pc, #68]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000bbe:	f000 ff83 	bl	8001ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	480b      	ldr	r0, [pc, #44]	@ (8000c08 <MX_GPIO_Init+0xfc>)
 8000bda:	f000 ff75 	bl	8001ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BROKER_CONFIG1_Pin BROKER_CONFIG2_Pin */
  GPIO_InitStruct.Pin = BROKER_CONFIG1_Pin|BROKER_CONFIG2_Pin;
 8000bde:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000be2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be4:	2300      	movs	r3, #0
 8000be6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4804      	ldr	r0, [pc, #16]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000bf4:	f000 ff68 	bl	8001ac8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bf8:	bf00      	nop
 8000bfa:	3728      	adds	r7, #40	@ 0x28
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	40023800 	.word	0x40023800
 8000c04:	40020800 	.word	0x40020800
 8000c08:	40020400 	.word	0x40020400

08000c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c10:	b672      	cpsid	i
}
 8000c12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <Error_Handler+0x8>

08000c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	4b10      	ldr	r3, [pc, #64]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c26:	4a0f      	ldr	r2, [pc, #60]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	603b      	str	r3, [r7, #0]
 8000c3e:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c42:	4a08      	ldr	r2, [pc, #32]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4a:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	40023800 	.word	0x40023800

08000c68 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08a      	sub	sp, #40	@ 0x28
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a17      	ldr	r2, [pc, #92]	@ (8000ce4 <HAL_ADC_MspInit+0x7c>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d127      	bne.n	8000cda <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ce8 <HAL_ADC_MspInit+0x80>)
 8000c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c92:	4a15      	ldr	r2, [pc, #84]	@ (8000ce8 <HAL_ADC_MspInit+0x80>)
 8000c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c98:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ce8 <HAL_ADC_MspInit+0x80>)
 8000c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ca2:	613b      	str	r3, [r7, #16]
 8000ca4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <HAL_ADC_MspInit+0x80>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	4a0e      	ldr	r2, [pc, #56]	@ (8000ce8 <HAL_ADC_MspInit+0x80>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <HAL_ADC_MspInit+0x80>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4805      	ldr	r0, [pc, #20]	@ (8000cec <HAL_ADC_MspInit+0x84>)
 8000cd6:	f000 fef7 	bl	8001ac8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cda:	bf00      	nop
 8000cdc:	3728      	adds	r7, #40	@ 0x28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40012000 	.word	0x40012000
 8000ce8:	40023800 	.word	0x40023800
 8000cec:	40020000 	.word	0x40020000

08000cf0 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08a      	sub	sp, #40	@ 0x28
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a19      	ldr	r2, [pc, #100]	@ (8000d74 <HAL_CAN_MspInit+0x84>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d12c      	bne.n	8000d6c <HAL_CAN_MspInit+0x7c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	613b      	str	r3, [r7, #16]
 8000d16:	4b18      	ldr	r3, [pc, #96]	@ (8000d78 <HAL_CAN_MspInit+0x88>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1a:	4a17      	ldr	r2, [pc, #92]	@ (8000d78 <HAL_CAN_MspInit+0x88>)
 8000d1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d22:	4b15      	ldr	r3, [pc, #84]	@ (8000d78 <HAL_CAN_MspInit+0x88>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <HAL_CAN_MspInit+0x88>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d36:	4a10      	ldr	r2, [pc, #64]	@ (8000d78 <HAL_CAN_MspInit+0x88>)
 8000d38:	f043 0302 	orr.w	r3, r3, #2
 8000d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <HAL_CAN_MspInit+0x88>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d4a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d50:	2302      	movs	r3, #2
 8000d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d5c:	2309      	movs	r3, #9
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	4619      	mov	r1, r3
 8000d66:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <HAL_CAN_MspInit+0x8c>)
 8000d68:	f000 feae 	bl	8001ac8 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000d6c:	bf00      	nop
 8000d6e:	3728      	adds	r7, #40	@ 0x28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	40006400 	.word	0x40006400
 8000d78:	40023800 	.word	0x40023800
 8000d7c:	40020400 	.word	0x40020400

08000d80 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08a      	sub	sp, #40	@ 0x28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a19      	ldr	r2, [pc, #100]	@ (8000e04 <HAL_I2C_MspInit+0x84>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d12b      	bne.n	8000dfa <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
 8000da6:	4b18      	ldr	r3, [pc, #96]	@ (8000e08 <HAL_I2C_MspInit+0x88>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	4a17      	ldr	r2, [pc, #92]	@ (8000e08 <HAL_I2C_MspInit+0x88>)
 8000dac:	f043 0302 	orr.w	r3, r3, #2
 8000db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db2:	4b15      	ldr	r3, [pc, #84]	@ (8000e08 <HAL_I2C_MspInit+0x88>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	f003 0302 	and.w	r3, r3, #2
 8000dba:	613b      	str	r3, [r7, #16]
 8000dbc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000dbe:	23c0      	movs	r3, #192	@ 0xc0
 8000dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dc2:	2312      	movs	r3, #18
 8000dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dce:	2304      	movs	r3, #4
 8000dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd2:	f107 0314 	add.w	r3, r7, #20
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	480c      	ldr	r0, [pc, #48]	@ (8000e0c <HAL_I2C_MspInit+0x8c>)
 8000dda:	f000 fe75 	bl	8001ac8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	60fb      	str	r3, [r7, #12]
 8000de2:	4b09      	ldr	r3, [pc, #36]	@ (8000e08 <HAL_I2C_MspInit+0x88>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de6:	4a08      	ldr	r2, [pc, #32]	@ (8000e08 <HAL_I2C_MspInit+0x88>)
 8000de8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dee:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <HAL_I2C_MspInit+0x88>)
 8000df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000dfa:	bf00      	nop
 8000dfc:	3728      	adds	r7, #40	@ 0x28
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40005400 	.word	0x40005400
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020400 	.word	0x40020400

08000e10 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b08a      	sub	sp, #40	@ 0x28
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e18:	f107 0314 	add.w	r3, r7, #20
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
 8000e24:	60da      	str	r2, [r3, #12]
 8000e26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a19      	ldr	r2, [pc, #100]	@ (8000e94 <HAL_SPI_MspInit+0x84>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d12b      	bne.n	8000e8a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	4b18      	ldr	r3, [pc, #96]	@ (8000e98 <HAL_SPI_MspInit+0x88>)
 8000e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3a:	4a17      	ldr	r2, [pc, #92]	@ (8000e98 <HAL_SPI_MspInit+0x88>)
 8000e3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e42:	4b15      	ldr	r3, [pc, #84]	@ (8000e98 <HAL_SPI_MspInit+0x88>)
 8000e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e4a:	613b      	str	r3, [r7, #16]
 8000e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <HAL_SPI_MspInit+0x88>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	4a10      	ldr	r2, [pc, #64]	@ (8000e98 <HAL_SPI_MspInit+0x88>)
 8000e58:	f043 0301 	orr.w	r3, r3, #1
 8000e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <HAL_SPI_MspInit+0x88>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000e6a:	2360      	movs	r3, #96	@ 0x60
 8000e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e76:	2303      	movs	r3, #3
 8000e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e7a:	2305      	movs	r3, #5
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	4619      	mov	r1, r3
 8000e84:	4805      	ldr	r0, [pc, #20]	@ (8000e9c <HAL_SPI_MspInit+0x8c>)
 8000e86:	f000 fe1f 	bl	8001ac8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e8a:	bf00      	nop
 8000e8c:	3728      	adds	r7, #40	@ 0x28
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40013000 	.word	0x40013000
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	40020000 	.word	0x40020000

08000ea0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <NMI_Handler+0x4>

08000ea8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <HardFault_Handler+0x4>

08000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <MemManage_Handler+0x4>

08000eb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <BusFault_Handler+0x4>

08000ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <UsageFault_Handler+0x4>

08000ec8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef6:	f000 f983 	bl	8001200 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}

08000efe <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b086      	sub	sp, #24
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	60f8      	str	r0, [r7, #12]
 8000f06:	60b9      	str	r1, [r7, #8]
 8000f08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	617b      	str	r3, [r7, #20]
 8000f0e:	e00a      	b.n	8000f26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f10:	f3af 8000 	nop.w
 8000f14:	4601      	mov	r1, r0
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	1c5a      	adds	r2, r3, #1
 8000f1a:	60ba      	str	r2, [r7, #8]
 8000f1c:	b2ca      	uxtb	r2, r1
 8000f1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	3301      	adds	r3, #1
 8000f24:	617b      	str	r3, [r7, #20]
 8000f26:	697a      	ldr	r2, [r7, #20]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	dbf0      	blt.n	8000f10 <_read+0x12>
  }

  return len;
 8000f2e:	687b      	ldr	r3, [r7, #4]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3718      	adds	r7, #24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f60:	605a      	str	r2, [r3, #4]
  return 0;
 8000f62:	2300      	movs	r3, #0
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <_isatty>:

int _isatty(int file)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f78:	2301      	movs	r3, #1
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b085      	sub	sp, #20
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	60f8      	str	r0, [r7, #12]
 8000f8e:	60b9      	str	r1, [r7, #8]
 8000f90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f92:	2300      	movs	r3, #0
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fa8:	4a14      	ldr	r2, [pc, #80]	@ (8000ffc <_sbrk+0x5c>)
 8000faa:	4b15      	ldr	r3, [pc, #84]	@ (8001000 <_sbrk+0x60>)
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fb4:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <_sbrk+0x64>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d102      	bne.n	8000fc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	@ (8001004 <_sbrk+0x64>)
 8000fbe:	4a12      	ldr	r2, [pc, #72]	@ (8001008 <_sbrk+0x68>)
 8000fc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fc2:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <_sbrk+0x64>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d207      	bcs.n	8000fe0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd0:	f002 fa1e 	bl	8003410 <__errno>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	220c      	movs	r2, #12
 8000fd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fde:	e009      	b.n	8000ff4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe0:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <_sbrk+0x64>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fe6:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <_sbrk+0x64>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4413      	add	r3, r2
 8000fee:	4a05      	ldr	r2, [pc, #20]	@ (8001004 <_sbrk+0x64>)
 8000ff0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3718      	adds	r7, #24
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20020000 	.word	0x20020000
 8001000:	00000400 	.word	0x00000400
 8001004:	200001dc 	.word	0x200001dc
 8001008:	20000330 	.word	0x20000330

0800100c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001010:	4b06      	ldr	r3, [pc, #24]	@ (800102c <SystemInit+0x20>)
 8001012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001016:	4a05      	ldr	r2, [pc, #20]	@ (800102c <SystemInit+0x20>)
 8001018:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800101c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	e000ed00 	.word	0xe000ed00

08001030 <InitializeTimer>:
#include "virtual_timer.h"
#include <stdlib.h>
#include <string.h>

VirtualTimer InitializeTimer(uint32_t duration, callback cb) {
 8001030:	b590      	push	{r4, r7, lr}
 8001032:	b089      	sub	sp, #36	@ 0x24
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
    uint32_t start_time = HAL_GetTick();
 800103c:	f000 f8f4 	bl	8001228 <HAL_GetTick>
 8001040:	61f8      	str	r0, [r7, #28]
    VirtualTimer t = {start_time, duration, cb};
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	617b      	str	r3, [r7, #20]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	61bb      	str	r3, [r7, #24]
    return t;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	461c      	mov	r4, r3
 8001052:	f107 0310 	add.w	r3, r7, #16
 8001056:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800105a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	3724      	adds	r7, #36	@ 0x24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd90      	pop	{r4, r7, pc}

08001066 <InitializeTimerGroup>:

TimerGroup* InitializeTimerGroup(VirtualTimer tg[5]) {
 8001066:	b580      	push	{r7, lr}
 8001068:	b084      	sub	sp, #16
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
    TimerGroup *new_tg = (TimerGroup *) malloc(sizeof(TimerGroup));
 800106e:	203c      	movs	r0, #60	@ 0x3c
 8001070:	f001 ffce 	bl	8003010 <malloc>
 8001074:	4603      	mov	r3, r0
 8001076:	60fb      	str	r3, [r7, #12]
    memcpy(new_tg->tg, tg, sizeof(VirtualTimer) * 5);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	223c      	movs	r2, #60	@ 0x3c
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	4618      	mov	r0, r3
 8001080:	f002 f9f3 	bl	800346a <memcpy>

    return new_tg;
 8001084:	68fb      	ldr	r3, [r7, #12]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <TickTimer>:

void TickTimer(TimerGroup* tg) {
 800108e:	b580      	push	{r7, lr}
 8001090:	b084      	sub	sp, #16
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
    uint32_t curr_time = HAL_GetTick();
 8001096:	f000 f8c7 	bl	8001228 <HAL_GetTick>
 800109a:	60b8      	str	r0, [r7, #8]

    for (int i = 0; i < 5; i++) {
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	e02a      	b.n	80010f8 <TickTimer+0x6a>
        if (curr_time - tg->tg[i].start_time > tg->tg[i].duration) {
 80010a2:	6879      	ldr	r1, [r7, #4]
 80010a4:	68fa      	ldr	r2, [r7, #12]
 80010a6:	4613      	mov	r3, r2
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	4413      	add	r3, r2
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	440b      	add	r3, r1
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	68ba      	ldr	r2, [r7, #8]
 80010b4:	1ad1      	subs	r1, r2, r3
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	68fa      	ldr	r2, [r7, #12]
 80010ba:	4613      	mov	r3, r2
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	4413      	add	r3, r2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	4403      	add	r3, r0
 80010c4:	3304      	adds	r3, #4
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4299      	cmp	r1, r3
 80010ca:	d912      	bls.n	80010f2 <TickTimer+0x64>
            tg->tg[i].cb();
 80010cc:	6879      	ldr	r1, [r7, #4]
 80010ce:	68fa      	ldr	r2, [r7, #12]
 80010d0:	4613      	mov	r3, r2
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	4413      	add	r3, r2
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	440b      	add	r3, r1
 80010da:	3308      	adds	r3, #8
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4798      	blx	r3
            tg->tg[i].start_time = curr_time;
 80010e0:	6879      	ldr	r1, [r7, #4]
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	440b      	add	r3, r1
 80010ee:	68ba      	ldr	r2, [r7, #8]
 80010f0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 5; i++) {
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	3301      	adds	r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	ddd1      	ble.n	80010a2 <TickTimer+0x14>
        }
    }
 80010fe:	bf00      	nop
 8001100:	bf00      	nop
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001108:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001140 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800110c:	f7ff ff7e 	bl	800100c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001110:	480c      	ldr	r0, [pc, #48]	@ (8001144 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001112:	490d      	ldr	r1, [pc, #52]	@ (8001148 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001114:	4a0d      	ldr	r2, [pc, #52]	@ (800114c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001116:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001118:	e002      	b.n	8001120 <LoopCopyDataInit>

0800111a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800111a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800111c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800111e:	3304      	adds	r3, #4

08001120 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001120:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001122:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001124:	d3f9      	bcc.n	800111a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001126:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001128:	4c0a      	ldr	r4, [pc, #40]	@ (8001154 <LoopFillZerobss+0x22>)
  movs r3, #0
 800112a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800112c:	e001      	b.n	8001132 <LoopFillZerobss>

0800112e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800112e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001130:	3204      	adds	r2, #4

08001132 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001132:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001134:	d3fb      	bcc.n	800112e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001136:	f002 f971 	bl	800341c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800113a:	f7ff fb7d 	bl	8000838 <main>
  bx  lr    
 800113e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001140:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001144:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001148:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800114c:	08003ffc 	.word	0x08003ffc
  ldr r2, =_sbss
 8001150:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001154:	20000330 	.word	0x20000330

08001158 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001158:	e7fe      	b.n	8001158 <ADC_IRQHandler>
	...

0800115c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001160:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <HAL_Init+0x40>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a0d      	ldr	r2, [pc, #52]	@ (800119c <HAL_Init+0x40>)
 8001166:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800116a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800116c:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <HAL_Init+0x40>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a0a      	ldr	r2, [pc, #40]	@ (800119c <HAL_Init+0x40>)
 8001172:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001176:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001178:	4b08      	ldr	r3, [pc, #32]	@ (800119c <HAL_Init+0x40>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a07      	ldr	r2, [pc, #28]	@ (800119c <HAL_Init+0x40>)
 800117e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001182:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001184:	2003      	movs	r0, #3
 8001186:	f000 fc6b 	bl	8001a60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800118a:	200f      	movs	r0, #15
 800118c:	f000 f808 	bl	80011a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001190:	f7ff fd42 	bl	8000c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40023c00 	.word	0x40023c00

080011a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011a8:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <HAL_InitTick+0x54>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <HAL_InitTick+0x58>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4619      	mov	r1, r3
 80011b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 fc75 	bl	8001aae <HAL_SYSTICK_Config>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e00e      	b.n	80011ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2b0f      	cmp	r3, #15
 80011d2:	d80a      	bhi.n	80011ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d4:	2200      	movs	r2, #0
 80011d6:	6879      	ldr	r1, [r7, #4]
 80011d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011dc:	f000 fc4b 	bl	8001a76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e0:	4a06      	ldr	r2, [pc, #24]	@ (80011fc <HAL_InitTick+0x5c>)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011e6:	2300      	movs	r3, #0
 80011e8:	e000      	b.n	80011ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000000 	.word	0x20000000
 80011f8:	20000008 	.word	0x20000008
 80011fc:	20000004 	.word	0x20000004

08001200 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001204:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <HAL_IncTick+0x20>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	461a      	mov	r2, r3
 800120a:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_IncTick+0x24>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4413      	add	r3, r2
 8001210:	4a04      	ldr	r2, [pc, #16]	@ (8001224 <HAL_IncTick+0x24>)
 8001212:	6013      	str	r3, [r2, #0]
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	20000008 	.word	0x20000008
 8001224:	200001e0 	.word	0x200001e0

08001228 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  return uwTick;
 800122c:	4b03      	ldr	r3, [pc, #12]	@ (800123c <HAL_GetTick+0x14>)
 800122e:	681b      	ldr	r3, [r3, #0]
}
 8001230:	4618      	mov	r0, r3
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	200001e0 	.word	0x200001e0

08001240 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001248:	2300      	movs	r3, #0
 800124a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e033      	b.n	80012be <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125a:	2b00      	cmp	r3, #0
 800125c:	d109      	bne.n	8001272 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff fd02 	bl	8000c68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2200      	movs	r2, #0
 8001268:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2200      	movs	r2, #0
 800126e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001276:	f003 0310 	and.w	r3, r3, #16
 800127a:	2b00      	cmp	r3, #0
 800127c:	d118      	bne.n	80012b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001286:	f023 0302 	bic.w	r3, r3, #2
 800128a:	f043 0202 	orr.w	r2, r3, #2
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f000 f93a 	bl	800150c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	f023 0303 	bic.w	r3, r3, #3
 80012a6:	f043 0201 	orr.w	r2, r3, #1
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80012ae:	e001      	b.n	80012b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d101      	bne.n	80012e4 <HAL_ADC_ConfigChannel+0x1c>
 80012e0:	2302      	movs	r3, #2
 80012e2:	e105      	b.n	80014f0 <HAL_ADC_ConfigChannel+0x228>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2201      	movs	r2, #1
 80012e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b09      	cmp	r3, #9
 80012f2:	d925      	bls.n	8001340 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	68d9      	ldr	r1, [r3, #12]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	b29b      	uxth	r3, r3
 8001300:	461a      	mov	r2, r3
 8001302:	4613      	mov	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	4413      	add	r3, r2
 8001308:	3b1e      	subs	r3, #30
 800130a:	2207      	movs	r2, #7
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43da      	mvns	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	400a      	ands	r2, r1
 8001318:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68d9      	ldr	r1, [r3, #12]
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	689a      	ldr	r2, [r3, #8]
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	b29b      	uxth	r3, r3
 800132a:	4618      	mov	r0, r3
 800132c:	4603      	mov	r3, r0
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	4403      	add	r3, r0
 8001332:	3b1e      	subs	r3, #30
 8001334:	409a      	lsls	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	430a      	orrs	r2, r1
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	e022      	b.n	8001386 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	6919      	ldr	r1, [r3, #16]
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	b29b      	uxth	r3, r3
 800134c:	461a      	mov	r2, r3
 800134e:	4613      	mov	r3, r2
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	4413      	add	r3, r2
 8001354:	2207      	movs	r2, #7
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43da      	mvns	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	400a      	ands	r2, r1
 8001362:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	6919      	ldr	r1, [r3, #16]
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	b29b      	uxth	r3, r3
 8001374:	4618      	mov	r0, r3
 8001376:	4603      	mov	r3, r0
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	4403      	add	r3, r0
 800137c:	409a      	lsls	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	430a      	orrs	r2, r1
 8001384:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	2b06      	cmp	r3, #6
 800138c:	d824      	bhi.n	80013d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	4613      	mov	r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4413      	add	r3, r2
 800139e:	3b05      	subs	r3, #5
 80013a0:	221f      	movs	r2, #31
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	43da      	mvns	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	400a      	ands	r2, r1
 80013ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	4618      	mov	r0, r3
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	685a      	ldr	r2, [r3, #4]
 80013c2:	4613      	mov	r3, r2
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	4413      	add	r3, r2
 80013c8:	3b05      	subs	r3, #5
 80013ca:	fa00 f203 	lsl.w	r2, r0, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	430a      	orrs	r2, r1
 80013d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80013d6:	e04c      	b.n	8001472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2b0c      	cmp	r3, #12
 80013de:	d824      	bhi.n	800142a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	3b23      	subs	r3, #35	@ 0x23
 80013f2:	221f      	movs	r2, #31
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	43da      	mvns	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	400a      	ands	r2, r1
 8001400:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	b29b      	uxth	r3, r3
 800140e:	4618      	mov	r0, r3
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	4613      	mov	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	4413      	add	r3, r2
 800141a:	3b23      	subs	r3, #35	@ 0x23
 800141c:	fa00 f203 	lsl.w	r2, r0, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	631a      	str	r2, [r3, #48]	@ 0x30
 8001428:	e023      	b.n	8001472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685a      	ldr	r2, [r3, #4]
 8001434:	4613      	mov	r3, r2
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	3b41      	subs	r3, #65	@ 0x41
 800143c:	221f      	movs	r2, #31
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43da      	mvns	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	400a      	ands	r2, r1
 800144a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	b29b      	uxth	r3, r3
 8001458:	4618      	mov	r0, r3
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685a      	ldr	r2, [r3, #4]
 800145e:	4613      	mov	r3, r2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	4413      	add	r3, r2
 8001464:	3b41      	subs	r3, #65	@ 0x41
 8001466:	fa00 f203 	lsl.w	r2, r0, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	430a      	orrs	r2, r1
 8001470:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001472:	4b22      	ldr	r3, [pc, #136]	@ (80014fc <HAL_ADC_ConfigChannel+0x234>)
 8001474:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a21      	ldr	r2, [pc, #132]	@ (8001500 <HAL_ADC_ConfigChannel+0x238>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d109      	bne.n	8001494 <HAL_ADC_ConfigChannel+0x1cc>
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b12      	cmp	r3, #18
 8001486:	d105      	bne.n	8001494 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a19      	ldr	r2, [pc, #100]	@ (8001500 <HAL_ADC_ConfigChannel+0x238>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d123      	bne.n	80014e6 <HAL_ADC_ConfigChannel+0x21e>
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2b10      	cmp	r3, #16
 80014a4:	d003      	beq.n	80014ae <HAL_ADC_ConfigChannel+0x1e6>
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2b11      	cmp	r3, #17
 80014ac:	d11b      	bne.n	80014e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2b10      	cmp	r3, #16
 80014c0:	d111      	bne.n	80014e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80014c2:	4b10      	ldr	r3, [pc, #64]	@ (8001504 <HAL_ADC_ConfigChannel+0x23c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a10      	ldr	r2, [pc, #64]	@ (8001508 <HAL_ADC_ConfigChannel+0x240>)
 80014c8:	fba2 2303 	umull	r2, r3, r2, r3
 80014cc:	0c9a      	lsrs	r2, r3, #18
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80014d8:	e002      	b.n	80014e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	3b01      	subs	r3, #1
 80014de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f9      	bne.n	80014da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80014ee:	2300      	movs	r3, #0
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	40012300 	.word	0x40012300
 8001500:	40012000 	.word	0x40012000
 8001504:	20000000 	.word	0x20000000
 8001508:	431bde83 	.word	0x431bde83

0800150c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001514:	4b79      	ldr	r3, [pc, #484]	@ (80016fc <ADC_Init+0x1f0>)
 8001516:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	685a      	ldr	r2, [r3, #4]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	431a      	orrs	r2, r3
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001540:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	6859      	ldr	r1, [r3, #4]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	021a      	lsls	r2, r3, #8
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	430a      	orrs	r2, r1
 8001554:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001564:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6859      	ldr	r1, [r3, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689a      	ldr	r2, [r3, #8]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	430a      	orrs	r2, r1
 8001576:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689a      	ldr	r2, [r3, #8]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001586:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6899      	ldr	r1, [r3, #8]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	68da      	ldr	r2, [r3, #12]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	430a      	orrs	r2, r1
 8001598:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800159e:	4a58      	ldr	r2, [pc, #352]	@ (8001700 <ADC_Init+0x1f4>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d022      	beq.n	80015ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	689a      	ldr	r2, [r3, #8]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80015b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6899      	ldr	r1, [r3, #8]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	430a      	orrs	r2, r1
 80015c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80015d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	6899      	ldr	r1, [r3, #8]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	430a      	orrs	r2, r1
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	e00f      	b.n	800160a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80015f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	689a      	ldr	r2, [r3, #8]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001608:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	689a      	ldr	r2, [r3, #8]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f022 0202 	bic.w	r2, r2, #2
 8001618:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	6899      	ldr	r1, [r3, #8]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	7e1b      	ldrb	r3, [r3, #24]
 8001624:	005a      	lsls	r2, r3, #1
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	430a      	orrs	r2, r1
 800162c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d01b      	beq.n	8001670 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001646:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	685a      	ldr	r2, [r3, #4]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001656:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6859      	ldr	r1, [r3, #4]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001662:	3b01      	subs	r3, #1
 8001664:	035a      	lsls	r2, r3, #13
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	430a      	orrs	r2, r1
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	e007      	b.n	8001680 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	685a      	ldr	r2, [r3, #4]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800167e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800168e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	3b01      	subs	r3, #1
 800169c:	051a      	lsls	r2, r3, #20
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	689a      	ldr	r2, [r3, #8]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80016b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6899      	ldr	r1, [r3, #8]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80016c2:	025a      	lsls	r2, r3, #9
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	430a      	orrs	r2, r1
 80016ca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	689a      	ldr	r2, [r3, #8]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80016da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6899      	ldr	r1, [r3, #8]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	029a      	lsls	r2, r3, #10
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	609a      	str	r2, [r3, #8]
}
 80016f0:	bf00      	nop
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	40012300 	.word	0x40012300
 8001700:	0f000001 	.word	0x0f000001

08001704 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d101      	bne.n	8001716 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e0ed      	b.n	80018f2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 3020 	ldrb.w	r3, [r3, #32]
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d102      	bne.n	8001728 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff fae4 	bl	8000cf0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001738:	f7ff fd76 	bl	8001228 <HAL_GetTick>
 800173c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800173e:	e012      	b.n	8001766 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001740:	f7ff fd72 	bl	8001228 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b0a      	cmp	r3, #10
 800174c:	d90b      	bls.n	8001766 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001752:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2205      	movs	r2, #5
 800175e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e0c5      	b.n	80018f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	2b00      	cmp	r3, #0
 8001772:	d0e5      	beq.n	8001740 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f022 0202 	bic.w	r2, r2, #2
 8001782:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001784:	f7ff fd50 	bl	8001228 <HAL_GetTick>
 8001788:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800178a:	e012      	b.n	80017b2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800178c:	f7ff fd4c 	bl	8001228 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b0a      	cmp	r3, #10
 8001798:	d90b      	bls.n	80017b2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800179e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2205      	movs	r2, #5
 80017aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e09f      	b.n	80018f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1e5      	bne.n	800178c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	7e1b      	ldrb	r3, [r3, #24]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d108      	bne.n	80017da <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	e007      	b.n	80017ea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	7e5b      	ldrb	r3, [r3, #25]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d108      	bne.n	8001804 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	e007      	b.n	8001814 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001812:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	7e9b      	ldrb	r3, [r3, #26]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d108      	bne.n	800182e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f042 0220 	orr.w	r2, r2, #32
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	e007      	b.n	800183e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f022 0220 	bic.w	r2, r2, #32
 800183c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	7edb      	ldrb	r3, [r3, #27]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d108      	bne.n	8001858 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 0210 	bic.w	r2, r2, #16
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	e007      	b.n	8001868 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f042 0210 	orr.w	r2, r2, #16
 8001866:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	7f1b      	ldrb	r3, [r3, #28]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d108      	bne.n	8001882 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f042 0208 	orr.w	r2, r2, #8
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	e007      	b.n	8001892 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 0208 	bic.w	r2, r2, #8
 8001890:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	7f5b      	ldrb	r3, [r3, #29]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d108      	bne.n	80018ac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f042 0204 	orr.w	r2, r2, #4
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	e007      	b.n	80018bc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f022 0204 	bic.w	r2, r2, #4
 80018ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689a      	ldr	r2, [r3, #8]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	431a      	orrs	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	695b      	ldr	r3, [r3, #20]
 80018d0:	ea42 0103 	orr.w	r1, r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	1e5a      	subs	r2, r3, #1
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	430a      	orrs	r2, r1
 80018e0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <__NVIC_SetPriorityGrouping>:
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800190c:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001918:	4013      	ands	r3, r2
 800191a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001924:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800192c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192e:	4a04      	ldr	r2, [pc, #16]	@ (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	60d3      	str	r3, [r2, #12]
}
 8001934:	bf00      	nop
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <__NVIC_GetPriorityGrouping>:
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001948:	4b04      	ldr	r3, [pc, #16]	@ (800195c <__NVIC_GetPriorityGrouping+0x18>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0307 	and.w	r3, r3, #7
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_SetPriority>:
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	6039      	str	r1, [r7, #0]
 800196a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	2b00      	cmp	r3, #0
 8001972:	db0a      	blt.n	800198a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	b2da      	uxtb	r2, r3
 8001978:	490c      	ldr	r1, [pc, #48]	@ (80019ac <__NVIC_SetPriority+0x4c>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	0112      	lsls	r2, r2, #4
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	440b      	add	r3, r1
 8001984:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001988:	e00a      	b.n	80019a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	b2da      	uxtb	r2, r3
 800198e:	4908      	ldr	r1, [pc, #32]	@ (80019b0 <__NVIC_SetPriority+0x50>)
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	f003 030f 	and.w	r3, r3, #15
 8001996:	3b04      	subs	r3, #4
 8001998:	0112      	lsls	r2, r2, #4
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	440b      	add	r3, r1
 800199e:	761a      	strb	r2, [r3, #24]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000e100 	.word	0xe000e100
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <NVIC_EncodePriority>:
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	@ 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f1c3 0307 	rsb	r3, r3, #7
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	bf28      	it	cs
 80019d2:	2304      	movcs	r3, #4
 80019d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3304      	adds	r3, #4
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d902      	bls.n	80019e4 <NVIC_EncodePriority+0x30>
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3b03      	subs	r3, #3
 80019e2:	e000      	b.n	80019e6 <NVIC_EncodePriority+0x32>
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	43da      	mvns	r2, r3
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	401a      	ands	r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa01 f303 	lsl.w	r3, r1, r3
 8001a06:	43d9      	mvns	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	4313      	orrs	r3, r2
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3724      	adds	r7, #36	@ 0x24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
	...

08001a1c <SysTick_Config>:
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3b01      	subs	r3, #1
 8001a28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a2c:	d301      	bcc.n	8001a32 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e00f      	b.n	8001a52 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a32:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <SysTick_Config+0x40>)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a3a:	210f      	movs	r1, #15
 8001a3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a40:	f7ff ff8e 	bl	8001960 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a44:	4b05      	ldr	r3, [pc, #20]	@ (8001a5c <SysTick_Config+0x40>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a4a:	4b04      	ldr	r3, [pc, #16]	@ (8001a5c <SysTick_Config+0x40>)
 8001a4c:	2207      	movs	r2, #7
 8001a4e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	e000e010 	.word	0xe000e010

08001a60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f7ff ff47 	bl	80018fc <__NVIC_SetPriorityGrouping>
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b086      	sub	sp, #24
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	60b9      	str	r1, [r7, #8]
 8001a80:	607a      	str	r2, [r7, #4]
 8001a82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a88:	f7ff ff5c 	bl	8001944 <__NVIC_GetPriorityGrouping>
 8001a8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	68b9      	ldr	r1, [r7, #8]
 8001a92:	6978      	ldr	r0, [r7, #20]
 8001a94:	f7ff ff8e 	bl	80019b4 <NVIC_EncodePriority>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9e:	4611      	mov	r1, r2
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff5d 	bl	8001960 <__NVIC_SetPriority>
}
 8001aa6:	bf00      	nop
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7ff ffb0 	bl	8001a1c <SysTick_Config>
 8001abc:	4603      	mov	r3, r0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
	...

08001ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b089      	sub	sp, #36	@ 0x24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61fb      	str	r3, [r7, #28]
 8001ae2:	e16b      	b.n	8001dbc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	4013      	ands	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	f040 815a 	bne.w	8001db6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f003 0303 	and.w	r3, r3, #3
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d005      	beq.n	8001b1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d130      	bne.n	8001b7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	2203      	movs	r2, #3
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	68da      	ldr	r2, [r3, #12]
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b50:	2201      	movs	r2, #1
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	091b      	lsrs	r3, r3, #4
 8001b66:	f003 0201 	and.w	r2, r3, #1
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 0303 	and.w	r3, r3, #3
 8001b84:	2b03      	cmp	r3, #3
 8001b86:	d017      	beq.n	8001bb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	2203      	movs	r2, #3
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 0303 	and.w	r3, r3, #3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d123      	bne.n	8001c0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	08da      	lsrs	r2, r3, #3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3208      	adds	r2, #8
 8001bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	f003 0307 	and.w	r3, r3, #7
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	220f      	movs	r2, #15
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	691a      	ldr	r2, [r3, #16]
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	08da      	lsrs	r2, r3, #3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	3208      	adds	r2, #8
 8001c06:	69b9      	ldr	r1, [r7, #24]
 8001c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	2203      	movs	r2, #3
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	4013      	ands	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0203 	and.w	r2, r3, #3
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f000 80b4 	beq.w	8001db6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60fb      	str	r3, [r7, #12]
 8001c52:	4b60      	ldr	r3, [pc, #384]	@ (8001dd4 <HAL_GPIO_Init+0x30c>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c56:	4a5f      	ldr	r2, [pc, #380]	@ (8001dd4 <HAL_GPIO_Init+0x30c>)
 8001c58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c5e:	4b5d      	ldr	r3, [pc, #372]	@ (8001dd4 <HAL_GPIO_Init+0x30c>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c6a:	4a5b      	ldr	r2, [pc, #364]	@ (8001dd8 <HAL_GPIO_Init+0x310>)
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	089b      	lsrs	r3, r3, #2
 8001c70:	3302      	adds	r3, #2
 8001c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	f003 0303 	and.w	r3, r3, #3
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	220f      	movs	r2, #15
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43db      	mvns	r3, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a52      	ldr	r2, [pc, #328]	@ (8001ddc <HAL_GPIO_Init+0x314>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d02b      	beq.n	8001cee <HAL_GPIO_Init+0x226>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a51      	ldr	r2, [pc, #324]	@ (8001de0 <HAL_GPIO_Init+0x318>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d025      	beq.n	8001cea <HAL_GPIO_Init+0x222>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a50      	ldr	r2, [pc, #320]	@ (8001de4 <HAL_GPIO_Init+0x31c>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d01f      	beq.n	8001ce6 <HAL_GPIO_Init+0x21e>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a4f      	ldr	r2, [pc, #316]	@ (8001de8 <HAL_GPIO_Init+0x320>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d019      	beq.n	8001ce2 <HAL_GPIO_Init+0x21a>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a4e      	ldr	r2, [pc, #312]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d013      	beq.n	8001cde <HAL_GPIO_Init+0x216>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a4d      	ldr	r2, [pc, #308]	@ (8001df0 <HAL_GPIO_Init+0x328>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d00d      	beq.n	8001cda <HAL_GPIO_Init+0x212>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a4c      	ldr	r2, [pc, #304]	@ (8001df4 <HAL_GPIO_Init+0x32c>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d007      	beq.n	8001cd6 <HAL_GPIO_Init+0x20e>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a4b      	ldr	r2, [pc, #300]	@ (8001df8 <HAL_GPIO_Init+0x330>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d101      	bne.n	8001cd2 <HAL_GPIO_Init+0x20a>
 8001cce:	2307      	movs	r3, #7
 8001cd0:	e00e      	b.n	8001cf0 <HAL_GPIO_Init+0x228>
 8001cd2:	2308      	movs	r3, #8
 8001cd4:	e00c      	b.n	8001cf0 <HAL_GPIO_Init+0x228>
 8001cd6:	2306      	movs	r3, #6
 8001cd8:	e00a      	b.n	8001cf0 <HAL_GPIO_Init+0x228>
 8001cda:	2305      	movs	r3, #5
 8001cdc:	e008      	b.n	8001cf0 <HAL_GPIO_Init+0x228>
 8001cde:	2304      	movs	r3, #4
 8001ce0:	e006      	b.n	8001cf0 <HAL_GPIO_Init+0x228>
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e004      	b.n	8001cf0 <HAL_GPIO_Init+0x228>
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	e002      	b.n	8001cf0 <HAL_GPIO_Init+0x228>
 8001cea:	2301      	movs	r3, #1
 8001cec:	e000      	b.n	8001cf0 <HAL_GPIO_Init+0x228>
 8001cee:	2300      	movs	r3, #0
 8001cf0:	69fa      	ldr	r2, [r7, #28]
 8001cf2:	f002 0203 	and.w	r2, r2, #3
 8001cf6:	0092      	lsls	r2, r2, #2
 8001cf8:	4093      	lsls	r3, r2
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d00:	4935      	ldr	r1, [pc, #212]	@ (8001dd8 <HAL_GPIO_Init+0x310>)
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	089b      	lsrs	r3, r3, #2
 8001d06:	3302      	adds	r3, #2
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001dfc <HAL_GPIO_Init+0x334>)
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	43db      	mvns	r3, r3
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d003      	beq.n	8001d32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d32:	4a32      	ldr	r2, [pc, #200]	@ (8001dfc <HAL_GPIO_Init+0x334>)
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d38:	4b30      	ldr	r3, [pc, #192]	@ (8001dfc <HAL_GPIO_Init+0x334>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	43db      	mvns	r3, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4013      	ands	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d003      	beq.n	8001d5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d5c:	4a27      	ldr	r2, [pc, #156]	@ (8001dfc <HAL_GPIO_Init+0x334>)
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d62:	4b26      	ldr	r3, [pc, #152]	@ (8001dfc <HAL_GPIO_Init+0x334>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d86:	4a1d      	ldr	r2, [pc, #116]	@ (8001dfc <HAL_GPIO_Init+0x334>)
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <HAL_GPIO_Init+0x334>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d003      	beq.n	8001db0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001db0:	4a12      	ldr	r2, [pc, #72]	@ (8001dfc <HAL_GPIO_Init+0x334>)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3301      	adds	r3, #1
 8001dba:	61fb      	str	r3, [r7, #28]
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	2b0f      	cmp	r3, #15
 8001dc0:	f67f ae90 	bls.w	8001ae4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dc4:	bf00      	nop
 8001dc6:	bf00      	nop
 8001dc8:	3724      	adds	r7, #36	@ 0x24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40023800 	.word	0x40023800
 8001dd8:	40013800 	.word	0x40013800
 8001ddc:	40020000 	.word	0x40020000
 8001de0:	40020400 	.word	0x40020400
 8001de4:	40020800 	.word	0x40020800
 8001de8:	40020c00 	.word	0x40020c00
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40021400 	.word	0x40021400
 8001df4:	40021800 	.word	0x40021800
 8001df8:	40021c00 	.word	0x40021c00
 8001dfc:	40013c00 	.word	0x40013c00

08001e00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	691a      	ldr	r2, [r3, #16]
 8001e10:	887b      	ldrh	r3, [r7, #2]
 8001e12:	4013      	ands	r3, r2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d002      	beq.n	8001e1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	73fb      	strb	r3, [r7, #15]
 8001e1c:	e001      	b.n	8001e22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	807b      	strh	r3, [r7, #2]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e40:	787b      	ldrb	r3, [r7, #1]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d003      	beq.n	8001e4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e46:	887a      	ldrh	r2, [r7, #2]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e4c:	e003      	b.n	8001e56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e4e:	887b      	ldrh	r3, [r7, #2]
 8001e50:	041a      	lsls	r2, r3, #16
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	619a      	str	r2, [r3, #24]
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
	...

08001e64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e12b      	b.n	80020ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d106      	bne.n	8001e90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f7fe ff78 	bl	8000d80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2224      	movs	r2, #36	@ 0x24
 8001e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f022 0201 	bic.w	r2, r2, #1
 8001ea6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001eb6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ec6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ec8:	f000 fd80 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 8001ecc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	4a81      	ldr	r2, [pc, #516]	@ (80020d8 <HAL_I2C_Init+0x274>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d807      	bhi.n	8001ee8 <HAL_I2C_Init+0x84>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4a80      	ldr	r2, [pc, #512]	@ (80020dc <HAL_I2C_Init+0x278>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	bf94      	ite	ls
 8001ee0:	2301      	movls	r3, #1
 8001ee2:	2300      	movhi	r3, #0
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	e006      	b.n	8001ef6 <HAL_I2C_Init+0x92>
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4a7d      	ldr	r2, [pc, #500]	@ (80020e0 <HAL_I2C_Init+0x27c>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	bf94      	ite	ls
 8001ef0:	2301      	movls	r3, #1
 8001ef2:	2300      	movhi	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e0e7      	b.n	80020ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	4a78      	ldr	r2, [pc, #480]	@ (80020e4 <HAL_I2C_Init+0x280>)
 8001f02:	fba2 2303 	umull	r2, r3, r2, r3
 8001f06:	0c9b      	lsrs	r3, r3, #18
 8001f08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	4a6a      	ldr	r2, [pc, #424]	@ (80020d8 <HAL_I2C_Init+0x274>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d802      	bhi.n	8001f38 <HAL_I2C_Init+0xd4>
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	3301      	adds	r3, #1
 8001f36:	e009      	b.n	8001f4c <HAL_I2C_Init+0xe8>
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001f3e:	fb02 f303 	mul.w	r3, r2, r3
 8001f42:	4a69      	ldr	r2, [pc, #420]	@ (80020e8 <HAL_I2C_Init+0x284>)
 8001f44:	fba2 2303 	umull	r2, r3, r2, r3
 8001f48:	099b      	lsrs	r3, r3, #6
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	6812      	ldr	r2, [r2, #0]
 8001f50:	430b      	orrs	r3, r1
 8001f52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001f5e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	495c      	ldr	r1, [pc, #368]	@ (80020d8 <HAL_I2C_Init+0x274>)
 8001f68:	428b      	cmp	r3, r1
 8001f6a:	d819      	bhi.n	8001fa0 <HAL_I2C_Init+0x13c>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	1e59      	subs	r1, r3, #1
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f7a:	1c59      	adds	r1, r3, #1
 8001f7c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001f80:	400b      	ands	r3, r1
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00a      	beq.n	8001f9c <HAL_I2C_Init+0x138>
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	1e59      	subs	r1, r3, #1
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f94:	3301      	adds	r3, #1
 8001f96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f9a:	e051      	b.n	8002040 <HAL_I2C_Init+0x1dc>
 8001f9c:	2304      	movs	r3, #4
 8001f9e:	e04f      	b.n	8002040 <HAL_I2C_Init+0x1dc>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d111      	bne.n	8001fcc <HAL_I2C_Init+0x168>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1e58      	subs	r0, r3, #1
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6859      	ldr	r1, [r3, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	440b      	add	r3, r1
 8001fb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fba:	3301      	adds	r3, #1
 8001fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	bf0c      	ite	eq
 8001fc4:	2301      	moveq	r3, #1
 8001fc6:	2300      	movne	r3, #0
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	e012      	b.n	8001ff2 <HAL_I2C_Init+0x18e>
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	1e58      	subs	r0, r3, #1
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6859      	ldr	r1, [r3, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	0099      	lsls	r1, r3, #2
 8001fdc:	440b      	add	r3, r1
 8001fde:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	bf0c      	ite	eq
 8001fec:	2301      	moveq	r3, #1
 8001fee:	2300      	movne	r3, #0
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_I2C_Init+0x196>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e022      	b.n	8002040 <HAL_I2C_Init+0x1dc>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d10e      	bne.n	8002020 <HAL_I2C_Init+0x1bc>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	1e58      	subs	r0, r3, #1
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6859      	ldr	r1, [r3, #4]
 800200a:	460b      	mov	r3, r1
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	440b      	add	r3, r1
 8002010:	fbb0 f3f3 	udiv	r3, r0, r3
 8002014:	3301      	adds	r3, #1
 8002016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800201a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800201e:	e00f      	b.n	8002040 <HAL_I2C_Init+0x1dc>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	1e58      	subs	r0, r3, #1
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6859      	ldr	r1, [r3, #4]
 8002028:	460b      	mov	r3, r1
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	440b      	add	r3, r1
 800202e:	0099      	lsls	r1, r3, #2
 8002030:	440b      	add	r3, r1
 8002032:	fbb0 f3f3 	udiv	r3, r0, r3
 8002036:	3301      	adds	r3, #1
 8002038:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800203c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	6809      	ldr	r1, [r1, #0]
 8002044:	4313      	orrs	r3, r2
 8002046:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	69da      	ldr	r2, [r3, #28]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	431a      	orrs	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800206e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6911      	ldr	r1, [r2, #16]
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	68d2      	ldr	r2, [r2, #12]
 800207a:	4311      	orrs	r1, r2
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	6812      	ldr	r2, [r2, #0]
 8002080:	430b      	orrs	r3, r1
 8002082:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	695a      	ldr	r2, [r3, #20]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	430a      	orrs	r2, r1
 800209e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f042 0201 	orr.w	r2, r2, #1
 80020ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2220      	movs	r2, #32
 80020ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	000186a0 	.word	0x000186a0
 80020dc:	001e847f 	.word	0x001e847f
 80020e0:	003d08ff 	.word	0x003d08ff
 80020e4:	431bde83 	.word	0x431bde83
 80020e8:	10624dd3 	.word	0x10624dd3

080020ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d101      	bne.n	80020fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e267      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d075      	beq.n	80021f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800210a:	4b88      	ldr	r3, [pc, #544]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 030c 	and.w	r3, r3, #12
 8002112:	2b04      	cmp	r3, #4
 8002114:	d00c      	beq.n	8002130 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002116:	4b85      	ldr	r3, [pc, #532]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800211e:	2b08      	cmp	r3, #8
 8002120:	d112      	bne.n	8002148 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002122:	4b82      	ldr	r3, [pc, #520]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800212a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800212e:	d10b      	bne.n	8002148 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002130:	4b7e      	ldr	r3, [pc, #504]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d05b      	beq.n	80021f4 <HAL_RCC_OscConfig+0x108>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d157      	bne.n	80021f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e242      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002150:	d106      	bne.n	8002160 <HAL_RCC_OscConfig+0x74>
 8002152:	4b76      	ldr	r3, [pc, #472]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a75      	ldr	r2, [pc, #468]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002158:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800215c:	6013      	str	r3, [r2, #0]
 800215e:	e01d      	b.n	800219c <HAL_RCC_OscConfig+0xb0>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002168:	d10c      	bne.n	8002184 <HAL_RCC_OscConfig+0x98>
 800216a:	4b70      	ldr	r3, [pc, #448]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a6f      	ldr	r2, [pc, #444]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002170:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	4b6d      	ldr	r3, [pc, #436]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a6c      	ldr	r2, [pc, #432]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 800217c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002180:	6013      	str	r3, [r2, #0]
 8002182:	e00b      	b.n	800219c <HAL_RCC_OscConfig+0xb0>
 8002184:	4b69      	ldr	r3, [pc, #420]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a68      	ldr	r2, [pc, #416]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 800218a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800218e:	6013      	str	r3, [r2, #0]
 8002190:	4b66      	ldr	r3, [pc, #408]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a65      	ldr	r2, [pc, #404]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002196:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800219a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d013      	beq.n	80021cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a4:	f7ff f840 	bl	8001228 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ac:	f7ff f83c 	bl	8001228 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b64      	cmp	r3, #100	@ 0x64
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e207      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021be:	4b5b      	ldr	r3, [pc, #364]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0xc0>
 80021ca:	e014      	b.n	80021f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021cc:	f7ff f82c 	bl	8001228 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d4:	f7ff f828 	bl	8001228 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b64      	cmp	r3, #100	@ 0x64
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e1f3      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021e6:	4b51      	ldr	r3, [pc, #324]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f0      	bne.n	80021d4 <HAL_RCC_OscConfig+0xe8>
 80021f2:	e000      	b.n	80021f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d063      	beq.n	80022ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002202:	4b4a      	ldr	r3, [pc, #296]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 030c 	and.w	r3, r3, #12
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00b      	beq.n	8002226 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800220e:	4b47      	ldr	r3, [pc, #284]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002216:	2b08      	cmp	r3, #8
 8002218:	d11c      	bne.n	8002254 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800221a:	4b44      	ldr	r3, [pc, #272]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d116      	bne.n	8002254 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002226:	4b41      	ldr	r3, [pc, #260]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d005      	beq.n	800223e <HAL_RCC_OscConfig+0x152>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d001      	beq.n	800223e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e1c7      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800223e:	4b3b      	ldr	r3, [pc, #236]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	4937      	ldr	r1, [pc, #220]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 800224e:	4313      	orrs	r3, r2
 8002250:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002252:	e03a      	b.n	80022ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d020      	beq.n	800229e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800225c:	4b34      	ldr	r3, [pc, #208]	@ (8002330 <HAL_RCC_OscConfig+0x244>)
 800225e:	2201      	movs	r2, #1
 8002260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002262:	f7fe ffe1 	bl	8001228 <HAL_GetTick>
 8002266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002268:	e008      	b.n	800227c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800226a:	f7fe ffdd 	bl	8001228 <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d901      	bls.n	800227c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e1a8      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227c:	4b2b      	ldr	r3, [pc, #172]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0f0      	beq.n	800226a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002288:	4b28      	ldr	r3, [pc, #160]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	4925      	ldr	r1, [pc, #148]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002298:	4313      	orrs	r3, r2
 800229a:	600b      	str	r3, [r1, #0]
 800229c:	e015      	b.n	80022ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800229e:	4b24      	ldr	r3, [pc, #144]	@ (8002330 <HAL_RCC_OscConfig+0x244>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a4:	f7fe ffc0 	bl	8001228 <HAL_GetTick>
 80022a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ac:	f7fe ffbc 	bl	8001228 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e187      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022be:	4b1b      	ldr	r3, [pc, #108]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1f0      	bne.n	80022ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0308 	and.w	r3, r3, #8
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d036      	beq.n	8002344 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d016      	beq.n	800230c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022de:	4b15      	ldr	r3, [pc, #84]	@ (8002334 <HAL_RCC_OscConfig+0x248>)
 80022e0:	2201      	movs	r2, #1
 80022e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e4:	f7fe ffa0 	bl	8001228 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022ec:	f7fe ff9c 	bl	8001228 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e167      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022fe:	4b0b      	ldr	r3, [pc, #44]	@ (800232c <HAL_RCC_OscConfig+0x240>)
 8002300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d0f0      	beq.n	80022ec <HAL_RCC_OscConfig+0x200>
 800230a:	e01b      	b.n	8002344 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800230c:	4b09      	ldr	r3, [pc, #36]	@ (8002334 <HAL_RCC_OscConfig+0x248>)
 800230e:	2200      	movs	r2, #0
 8002310:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002312:	f7fe ff89 	bl	8001228 <HAL_GetTick>
 8002316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002318:	e00e      	b.n	8002338 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800231a:	f7fe ff85 	bl	8001228 <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d907      	bls.n	8002338 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e150      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
 800232c:	40023800 	.word	0x40023800
 8002330:	42470000 	.word	0x42470000
 8002334:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002338:	4b88      	ldr	r3, [pc, #544]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 800233a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1ea      	bne.n	800231a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	2b00      	cmp	r3, #0
 800234e:	f000 8097 	beq.w	8002480 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002356:	4b81      	ldr	r3, [pc, #516]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d10f      	bne.n	8002382 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	60bb      	str	r3, [r7, #8]
 8002366:	4b7d      	ldr	r3, [pc, #500]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236a:	4a7c      	ldr	r2, [pc, #496]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 800236c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002370:	6413      	str	r3, [r2, #64]	@ 0x40
 8002372:	4b7a      	ldr	r3, [pc, #488]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800237e:	2301      	movs	r3, #1
 8002380:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002382:	4b77      	ldr	r3, [pc, #476]	@ (8002560 <HAL_RCC_OscConfig+0x474>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238a:	2b00      	cmp	r3, #0
 800238c:	d118      	bne.n	80023c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800238e:	4b74      	ldr	r3, [pc, #464]	@ (8002560 <HAL_RCC_OscConfig+0x474>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a73      	ldr	r2, [pc, #460]	@ (8002560 <HAL_RCC_OscConfig+0x474>)
 8002394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800239a:	f7fe ff45 	bl	8001228 <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023a2:	f7fe ff41 	bl	8001228 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e10c      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002560 <HAL_RCC_OscConfig+0x474>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f0      	beq.n	80023a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d106      	bne.n	80023d6 <HAL_RCC_OscConfig+0x2ea>
 80023c8:	4b64      	ldr	r3, [pc, #400]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80023ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023cc:	4a63      	ldr	r2, [pc, #396]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80023ce:	f043 0301 	orr.w	r3, r3, #1
 80023d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80023d4:	e01c      	b.n	8002410 <HAL_RCC_OscConfig+0x324>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	2b05      	cmp	r3, #5
 80023dc:	d10c      	bne.n	80023f8 <HAL_RCC_OscConfig+0x30c>
 80023de:	4b5f      	ldr	r3, [pc, #380]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80023e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e2:	4a5e      	ldr	r2, [pc, #376]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80023e4:	f043 0304 	orr.w	r3, r3, #4
 80023e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ea:	4b5c      	ldr	r3, [pc, #368]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80023ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ee:	4a5b      	ldr	r2, [pc, #364]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80023f6:	e00b      	b.n	8002410 <HAL_RCC_OscConfig+0x324>
 80023f8:	4b58      	ldr	r3, [pc, #352]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80023fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023fc:	4a57      	ldr	r2, [pc, #348]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80023fe:	f023 0301 	bic.w	r3, r3, #1
 8002402:	6713      	str	r3, [r2, #112]	@ 0x70
 8002404:	4b55      	ldr	r3, [pc, #340]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002408:	4a54      	ldr	r2, [pc, #336]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 800240a:	f023 0304 	bic.w	r3, r3, #4
 800240e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d015      	beq.n	8002444 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002418:	f7fe ff06 	bl	8001228 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241e:	e00a      	b.n	8002436 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002420:	f7fe ff02 	bl	8001228 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800242e:	4293      	cmp	r3, r2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e0cb      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002436:	4b49      	ldr	r3, [pc, #292]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0ee      	beq.n	8002420 <HAL_RCC_OscConfig+0x334>
 8002442:	e014      	b.n	800246e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002444:	f7fe fef0 	bl	8001228 <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800244a:	e00a      	b.n	8002462 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800244c:	f7fe feec 	bl	8001228 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800245a:	4293      	cmp	r3, r2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e0b5      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002462:	4b3e      	ldr	r3, [pc, #248]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1ee      	bne.n	800244c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800246e:	7dfb      	ldrb	r3, [r7, #23]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d105      	bne.n	8002480 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002474:	4b39      	ldr	r3, [pc, #228]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002478:	4a38      	ldr	r2, [pc, #224]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 800247a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800247e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	2b00      	cmp	r3, #0
 8002486:	f000 80a1 	beq.w	80025cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800248a:	4b34      	ldr	r3, [pc, #208]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f003 030c 	and.w	r3, r3, #12
 8002492:	2b08      	cmp	r3, #8
 8002494:	d05c      	beq.n	8002550 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d141      	bne.n	8002522 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800249e:	4b31      	ldr	r3, [pc, #196]	@ (8002564 <HAL_RCC_OscConfig+0x478>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a4:	f7fe fec0 	bl	8001228 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024aa:	e008      	b.n	80024be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ac:	f7fe febc 	bl	8001228 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e087      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024be:	4b27      	ldr	r3, [pc, #156]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1f0      	bne.n	80024ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69da      	ldr	r2, [r3, #28]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	431a      	orrs	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d8:	019b      	lsls	r3, r3, #6
 80024da:	431a      	orrs	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e0:	085b      	lsrs	r3, r3, #1
 80024e2:	3b01      	subs	r3, #1
 80024e4:	041b      	lsls	r3, r3, #16
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ec:	061b      	lsls	r3, r3, #24
 80024ee:	491b      	ldr	r1, [pc, #108]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002564 <HAL_RCC_OscConfig+0x478>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fa:	f7fe fe95 	bl	8001228 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002502:	f7fe fe91 	bl	8001228 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e05c      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002514:	4b11      	ldr	r3, [pc, #68]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0f0      	beq.n	8002502 <HAL_RCC_OscConfig+0x416>
 8002520:	e054      	b.n	80025cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002522:	4b10      	ldr	r3, [pc, #64]	@ (8002564 <HAL_RCC_OscConfig+0x478>)
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002528:	f7fe fe7e 	bl	8001228 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002530:	f7fe fe7a 	bl	8001228 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e045      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002542:	4b06      	ldr	r3, [pc, #24]	@ (800255c <HAL_RCC_OscConfig+0x470>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1f0      	bne.n	8002530 <HAL_RCC_OscConfig+0x444>
 800254e:	e03d      	b.n	80025cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d107      	bne.n	8002568 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e038      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
 800255c:	40023800 	.word	0x40023800
 8002560:	40007000 	.word	0x40007000
 8002564:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002568:	4b1b      	ldr	r3, [pc, #108]	@ (80025d8 <HAL_RCC_OscConfig+0x4ec>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d028      	beq.n	80025c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002580:	429a      	cmp	r2, r3
 8002582:	d121      	bne.n	80025c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800258e:	429a      	cmp	r2, r3
 8002590:	d11a      	bne.n	80025c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002598:	4013      	ands	r3, r2
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800259e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d111      	bne.n	80025c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ae:	085b      	lsrs	r3, r3, #1
 80025b0:	3b01      	subs	r3, #1
 80025b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d107      	bne.n	80025c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d001      	beq.n	80025cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e000      	b.n	80025ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800

080025dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e0cc      	b.n	800278a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025f0:	4b68      	ldr	r3, [pc, #416]	@ (8002794 <HAL_RCC_ClockConfig+0x1b8>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d90c      	bls.n	8002618 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025fe:	4b65      	ldr	r3, [pc, #404]	@ (8002794 <HAL_RCC_ClockConfig+0x1b8>)
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	b2d2      	uxtb	r2, r2
 8002604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002606:	4b63      	ldr	r3, [pc, #396]	@ (8002794 <HAL_RCC_ClockConfig+0x1b8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	429a      	cmp	r2, r3
 8002612:	d001      	beq.n	8002618 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e0b8      	b.n	800278a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d020      	beq.n	8002666 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2b00      	cmp	r3, #0
 800262e:	d005      	beq.n	800263c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002630:	4b59      	ldr	r3, [pc, #356]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	4a58      	ldr	r2, [pc, #352]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 8002636:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800263a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0308 	and.w	r3, r3, #8
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002648:	4b53      	ldr	r3, [pc, #332]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	4a52      	ldr	r2, [pc, #328]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 800264e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002652:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002654:	4b50      	ldr	r3, [pc, #320]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	494d      	ldr	r1, [pc, #308]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 8002662:	4313      	orrs	r3, r2
 8002664:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b00      	cmp	r3, #0
 8002670:	d044      	beq.n	80026fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d107      	bne.n	800268a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800267a:	4b47      	ldr	r3, [pc, #284]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d119      	bne.n	80026ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e07f      	b.n	800278a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b02      	cmp	r3, #2
 8002690:	d003      	beq.n	800269a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002696:	2b03      	cmp	r3, #3
 8002698:	d107      	bne.n	80026aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800269a:	4b3f      	ldr	r3, [pc, #252]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d109      	bne.n	80026ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e06f      	b.n	800278a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e067      	b.n	800278a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ba:	4b37      	ldr	r3, [pc, #220]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f023 0203 	bic.w	r2, r3, #3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	4934      	ldr	r1, [pc, #208]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026cc:	f7fe fdac 	bl	8001228 <HAL_GetTick>
 80026d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d2:	e00a      	b.n	80026ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d4:	f7fe fda8 	bl	8001228 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e04f      	b.n	800278a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 020c 	and.w	r2, r3, #12
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d1eb      	bne.n	80026d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026fc:	4b25      	ldr	r3, [pc, #148]	@ (8002794 <HAL_RCC_ClockConfig+0x1b8>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0307 	and.w	r3, r3, #7
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d20c      	bcs.n	8002724 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270a:	4b22      	ldr	r3, [pc, #136]	@ (8002794 <HAL_RCC_ClockConfig+0x1b8>)
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	b2d2      	uxtb	r2, r2
 8002710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002712:	4b20      	ldr	r3, [pc, #128]	@ (8002794 <HAL_RCC_ClockConfig+0x1b8>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0307 	and.w	r3, r3, #7
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	429a      	cmp	r2, r3
 800271e:	d001      	beq.n	8002724 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e032      	b.n	800278a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	2b00      	cmp	r3, #0
 800272e:	d008      	beq.n	8002742 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002730:	4b19      	ldr	r3, [pc, #100]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	4916      	ldr	r1, [pc, #88]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 800273e:	4313      	orrs	r3, r2
 8002740:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	2b00      	cmp	r3, #0
 800274c:	d009      	beq.n	8002762 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800274e:	4b12      	ldr	r3, [pc, #72]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	490e      	ldr	r1, [pc, #56]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 800275e:	4313      	orrs	r3, r2
 8002760:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002762:	f000 f821 	bl	80027a8 <HAL_RCC_GetSysClockFreq>
 8002766:	4602      	mov	r2, r0
 8002768:	4b0b      	ldr	r3, [pc, #44]	@ (8002798 <HAL_RCC_ClockConfig+0x1bc>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	091b      	lsrs	r3, r3, #4
 800276e:	f003 030f 	and.w	r3, r3, #15
 8002772:	490a      	ldr	r1, [pc, #40]	@ (800279c <HAL_RCC_ClockConfig+0x1c0>)
 8002774:	5ccb      	ldrb	r3, [r1, r3]
 8002776:	fa22 f303 	lsr.w	r3, r2, r3
 800277a:	4a09      	ldr	r2, [pc, #36]	@ (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 800277c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800277e:	4b09      	ldr	r3, [pc, #36]	@ (80027a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7fe fd0c 	bl	80011a0 <HAL_InitTick>

  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40023c00 	.word	0x40023c00
 8002798:	40023800 	.word	0x40023800
 800279c:	08003fa0 	.word	0x08003fa0
 80027a0:	20000000 	.word	0x20000000
 80027a4:	20000004 	.word	0x20000004

080027a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027ac:	b094      	sub	sp, #80	@ 0x50
 80027ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027b0:	2300      	movs	r3, #0
 80027b2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027c0:	4b79      	ldr	r3, [pc, #484]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f003 030c 	and.w	r3, r3, #12
 80027c8:	2b08      	cmp	r3, #8
 80027ca:	d00d      	beq.n	80027e8 <HAL_RCC_GetSysClockFreq+0x40>
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	f200 80e1 	bhi.w	8002994 <HAL_RCC_GetSysClockFreq+0x1ec>
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d002      	beq.n	80027dc <HAL_RCC_GetSysClockFreq+0x34>
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	d003      	beq.n	80027e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80027da:	e0db      	b.n	8002994 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027dc:	4b73      	ldr	r3, [pc, #460]	@ (80029ac <HAL_RCC_GetSysClockFreq+0x204>)
 80027de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027e0:	e0db      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027e2:	4b73      	ldr	r3, [pc, #460]	@ (80029b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80027e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027e6:	e0d8      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027e8:	4b6f      	ldr	r3, [pc, #444]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027f0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027f2:	4b6d      	ldr	r3, [pc, #436]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d063      	beq.n	80028c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027fe:	4b6a      	ldr	r3, [pc, #424]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	099b      	lsrs	r3, r3, #6
 8002804:	2200      	movs	r2, #0
 8002806:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002808:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800280a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800280c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002810:	633b      	str	r3, [r7, #48]	@ 0x30
 8002812:	2300      	movs	r3, #0
 8002814:	637b      	str	r3, [r7, #52]	@ 0x34
 8002816:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800281a:	4622      	mov	r2, r4
 800281c:	462b      	mov	r3, r5
 800281e:	f04f 0000 	mov.w	r0, #0
 8002822:	f04f 0100 	mov.w	r1, #0
 8002826:	0159      	lsls	r1, r3, #5
 8002828:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800282c:	0150      	lsls	r0, r2, #5
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4621      	mov	r1, r4
 8002834:	1a51      	subs	r1, r2, r1
 8002836:	6139      	str	r1, [r7, #16]
 8002838:	4629      	mov	r1, r5
 800283a:	eb63 0301 	sbc.w	r3, r3, r1
 800283e:	617b      	str	r3, [r7, #20]
 8002840:	f04f 0200 	mov.w	r2, #0
 8002844:	f04f 0300 	mov.w	r3, #0
 8002848:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800284c:	4659      	mov	r1, fp
 800284e:	018b      	lsls	r3, r1, #6
 8002850:	4651      	mov	r1, sl
 8002852:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002856:	4651      	mov	r1, sl
 8002858:	018a      	lsls	r2, r1, #6
 800285a:	4651      	mov	r1, sl
 800285c:	ebb2 0801 	subs.w	r8, r2, r1
 8002860:	4659      	mov	r1, fp
 8002862:	eb63 0901 	sbc.w	r9, r3, r1
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	f04f 0300 	mov.w	r3, #0
 800286e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002872:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002876:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800287a:	4690      	mov	r8, r2
 800287c:	4699      	mov	r9, r3
 800287e:	4623      	mov	r3, r4
 8002880:	eb18 0303 	adds.w	r3, r8, r3
 8002884:	60bb      	str	r3, [r7, #8]
 8002886:	462b      	mov	r3, r5
 8002888:	eb49 0303 	adc.w	r3, r9, r3
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	f04f 0200 	mov.w	r2, #0
 8002892:	f04f 0300 	mov.w	r3, #0
 8002896:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800289a:	4629      	mov	r1, r5
 800289c:	024b      	lsls	r3, r1, #9
 800289e:	4621      	mov	r1, r4
 80028a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80028a4:	4621      	mov	r1, r4
 80028a6:	024a      	lsls	r2, r1, #9
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028ae:	2200      	movs	r2, #0
 80028b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80028b8:	f7fd fcda 	bl	8000270 <__aeabi_uldivmod>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
 80028c0:	4613      	mov	r3, r2
 80028c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028c4:	e058      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028c6:	4b38      	ldr	r3, [pc, #224]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	099b      	lsrs	r3, r3, #6
 80028cc:	2200      	movs	r2, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	4611      	mov	r1, r2
 80028d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028d6:	623b      	str	r3, [r7, #32]
 80028d8:	2300      	movs	r3, #0
 80028da:	627b      	str	r3, [r7, #36]	@ 0x24
 80028dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028e0:	4642      	mov	r2, r8
 80028e2:	464b      	mov	r3, r9
 80028e4:	f04f 0000 	mov.w	r0, #0
 80028e8:	f04f 0100 	mov.w	r1, #0
 80028ec:	0159      	lsls	r1, r3, #5
 80028ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028f2:	0150      	lsls	r0, r2, #5
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	4641      	mov	r1, r8
 80028fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80028fe:	4649      	mov	r1, r9
 8002900:	eb63 0b01 	sbc.w	fp, r3, r1
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002910:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002914:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002918:	ebb2 040a 	subs.w	r4, r2, sl
 800291c:	eb63 050b 	sbc.w	r5, r3, fp
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	f04f 0300 	mov.w	r3, #0
 8002928:	00eb      	lsls	r3, r5, #3
 800292a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800292e:	00e2      	lsls	r2, r4, #3
 8002930:	4614      	mov	r4, r2
 8002932:	461d      	mov	r5, r3
 8002934:	4643      	mov	r3, r8
 8002936:	18e3      	adds	r3, r4, r3
 8002938:	603b      	str	r3, [r7, #0]
 800293a:	464b      	mov	r3, r9
 800293c:	eb45 0303 	adc.w	r3, r5, r3
 8002940:	607b      	str	r3, [r7, #4]
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800294e:	4629      	mov	r1, r5
 8002950:	028b      	lsls	r3, r1, #10
 8002952:	4621      	mov	r1, r4
 8002954:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002958:	4621      	mov	r1, r4
 800295a:	028a      	lsls	r2, r1, #10
 800295c:	4610      	mov	r0, r2
 800295e:	4619      	mov	r1, r3
 8002960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002962:	2200      	movs	r2, #0
 8002964:	61bb      	str	r3, [r7, #24]
 8002966:	61fa      	str	r2, [r7, #28]
 8002968:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800296c:	f7fd fc80 	bl	8000270 <__aeabi_uldivmod>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4613      	mov	r3, r2
 8002976:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002978:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	0c1b      	lsrs	r3, r3, #16
 800297e:	f003 0303 	and.w	r3, r3, #3
 8002982:	3301      	adds	r3, #1
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002988:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800298a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800298c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002990:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002992:	e002      	b.n	800299a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002994:	4b05      	ldr	r3, [pc, #20]	@ (80029ac <HAL_RCC_GetSysClockFreq+0x204>)
 8002996:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002998:	bf00      	nop
    }
  }
  return sysclockfreq;
 800299a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800299c:	4618      	mov	r0, r3
 800299e:	3750      	adds	r7, #80	@ 0x50
 80029a0:	46bd      	mov	sp, r7
 80029a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029a6:	bf00      	nop
 80029a8:	40023800 	.word	0x40023800
 80029ac:	00f42400 	.word	0x00f42400
 80029b0:	007a1200 	.word	0x007a1200

080029b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029b8:	4b03      	ldr	r3, [pc, #12]	@ (80029c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	20000000 	.word	0x20000000

080029cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029d0:	f7ff fff0 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029d4:	4602      	mov	r2, r0
 80029d6:	4b05      	ldr	r3, [pc, #20]	@ (80029ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	0a9b      	lsrs	r3, r3, #10
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	4903      	ldr	r1, [pc, #12]	@ (80029f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029e2:	5ccb      	ldrb	r3, [r1, r3]
 80029e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40023800 	.word	0x40023800
 80029f0:	08003fb0 	.word	0x08003fb0

080029f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e07b      	b.n	8002afe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d108      	bne.n	8002a20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a16:	d009      	beq.n	8002a2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	61da      	str	r2, [r3, #28]
 8002a1e:	e005      	b.n	8002a2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d106      	bne.n	8002a4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7fe f9e2 	bl	8000e10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002a74:	431a      	orrs	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab0:	ea42 0103 	orr.w	r1, r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	0c1b      	lsrs	r3, r3, #16
 8002aca:	f003 0104 	and.w	r1, r3, #4
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad2:	f003 0210 	and.w	r2, r3, #16
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	69da      	ldr	r2, [r3, #28]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002aec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b08a      	sub	sp, #40	@ 0x28
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b14:	2301      	movs	r3, #1
 8002b16:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b18:	f7fe fb86 	bl	8001228 <HAL_GetTick>
 8002b1c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b24:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002b2c:	887b      	ldrh	r3, [r7, #2]
 8002b2e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b30:	7ffb      	ldrb	r3, [r7, #31]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d00c      	beq.n	8002b50 <HAL_SPI_TransmitReceive+0x4a>
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b3c:	d106      	bne.n	8002b4c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d102      	bne.n	8002b4c <HAL_SPI_TransmitReceive+0x46>
 8002b46:	7ffb      	ldrb	r3, [r7, #31]
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d001      	beq.n	8002b50 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e17f      	b.n	8002e50 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <HAL_SPI_TransmitReceive+0x5c>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d002      	beq.n	8002b62 <HAL_SPI_TransmitReceive+0x5c>
 8002b5c:	887b      	ldrh	r3, [r7, #2]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e174      	b.n	8002e50 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_SPI_TransmitReceive+0x6e>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e16d      	b.n	8002e50 <HAL_SPI_TransmitReceive+0x34a>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d003      	beq.n	8002b90 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2205      	movs	r2, #5
 8002b8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	887a      	ldrh	r2, [r7, #2]
 8002ba0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	887a      	ldrh	r2, [r7, #2]
 8002ba6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	887a      	ldrh	r2, [r7, #2]
 8002bb2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	887a      	ldrh	r2, [r7, #2]
 8002bb8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bd0:	2b40      	cmp	r3, #64	@ 0x40
 8002bd2:	d007      	beq.n	8002be4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002be2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002bec:	d17e      	bne.n	8002cec <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <HAL_SPI_TransmitReceive+0xf6>
 8002bf6:	8afb      	ldrh	r3, [r7, #22]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d16c      	bne.n	8002cd6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c00:	881a      	ldrh	r2, [r3, #0]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0c:	1c9a      	adds	r2, r3, #2
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	3b01      	subs	r3, #1
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c20:	e059      	b.n	8002cd6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d11b      	bne.n	8002c68 <HAL_SPI_TransmitReceive+0x162>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d016      	beq.n	8002c68 <HAL_SPI_TransmitReceive+0x162>
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d113      	bne.n	8002c68 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c44:	881a      	ldrh	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c50:	1c9a      	adds	r2, r3, #2
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d119      	bne.n	8002caa <HAL_SPI_TransmitReceive+0x1a4>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d014      	beq.n	8002caa <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68da      	ldr	r2, [r3, #12]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c8a:	b292      	uxth	r2, r2
 8002c8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c92:	1c9a      	adds	r2, r3, #2
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002caa:	f7fe fabd 	bl	8001228 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	6a3b      	ldr	r3, [r7, #32]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d80d      	bhi.n	8002cd6 <HAL_SPI_TransmitReceive+0x1d0>
 8002cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cc0:	d009      	beq.n	8002cd6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e0bc      	b.n	8002e50 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1a0      	bne.n	8002c22 <HAL_SPI_TransmitReceive+0x11c>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d19b      	bne.n	8002c22 <HAL_SPI_TransmitReceive+0x11c>
 8002cea:	e082      	b.n	8002df2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d002      	beq.n	8002cfa <HAL_SPI_TransmitReceive+0x1f4>
 8002cf4:	8afb      	ldrh	r3, [r7, #22]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d171      	bne.n	8002dde <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	330c      	adds	r3, #12
 8002d04:	7812      	ldrb	r2, [r2, #0]
 8002d06:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0c:	1c5a      	adds	r2, r3, #1
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d20:	e05d      	b.n	8002dde <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d11c      	bne.n	8002d6a <HAL_SPI_TransmitReceive+0x264>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d017      	beq.n	8002d6a <HAL_SPI_TransmitReceive+0x264>
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d114      	bne.n	8002d6a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	330c      	adds	r3, #12
 8002d4a:	7812      	ldrb	r2, [r2, #0]
 8002d4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d119      	bne.n	8002dac <HAL_SPI_TransmitReceive+0x2a6>
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d014      	beq.n	8002dac <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d8c:	b2d2      	uxtb	r2, r2
 8002d8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d94:	1c5a      	adds	r2, r3, #1
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	3b01      	subs	r3, #1
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002da8:	2301      	movs	r3, #1
 8002daa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002dac:	f7fe fa3c 	bl	8001228 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d803      	bhi.n	8002dc4 <HAL_SPI_TransmitReceive+0x2be>
 8002dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dc2:	d102      	bne.n	8002dca <HAL_SPI_TransmitReceive+0x2c4>
 8002dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d109      	bne.n	8002dde <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e038      	b.n	8002e50 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d19c      	bne.n	8002d22 <HAL_SPI_TransmitReceive+0x21c>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d197      	bne.n	8002d22 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002df2:	6a3a      	ldr	r2, [r7, #32]
 8002df4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f8b6 	bl	8002f68 <SPI_EndRxTxTransaction>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d008      	beq.n	8002e14 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2220      	movs	r2, #32
 8002e06:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e01d      	b.n	8002e50 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10a      	bne.n	8002e32 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	613b      	str	r3, [r7, #16]
 8002e30:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
  }
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3728      	adds	r7, #40	@ 0x28
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b088      	sub	sp, #32
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	603b      	str	r3, [r7, #0]
 8002e64:	4613      	mov	r3, r2
 8002e66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002e68:	f7fe f9de 	bl	8001228 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e70:	1a9b      	subs	r3, r3, r2
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	4413      	add	r3, r2
 8002e76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002e78:	f7fe f9d6 	bl	8001228 <HAL_GetTick>
 8002e7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002e7e:	4b39      	ldr	r3, [pc, #228]	@ (8002f64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	015b      	lsls	r3, r3, #5
 8002e84:	0d1b      	lsrs	r3, r3, #20
 8002e86:	69fa      	ldr	r2, [r7, #28]
 8002e88:	fb02 f303 	mul.w	r3, r2, r3
 8002e8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e8e:	e055      	b.n	8002f3c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e96:	d051      	beq.n	8002f3c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002e98:	f7fe f9c6 	bl	8001228 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	69fa      	ldr	r2, [r7, #28]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d902      	bls.n	8002eae <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d13d      	bne.n	8002f2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002ebc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ec6:	d111      	bne.n	8002eec <SPI_WaitFlagStateUntilTimeout+0x94>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ed0:	d004      	beq.n	8002edc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eda:	d107      	bne.n	8002eec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002eea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ef4:	d10f      	bne.n	8002f16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e018      	b.n	8002f5c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d102      	bne.n	8002f36 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61fb      	str	r3, [r7, #28]
 8002f34:	e002      	b.n	8002f3c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689a      	ldr	r2, [r3, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	4013      	ands	r3, r2
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	bf0c      	ite	eq
 8002f4c:	2301      	moveq	r3, #1
 8002f4e:	2300      	movne	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	461a      	mov	r2, r3
 8002f54:	79fb      	ldrb	r3, [r7, #7]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d19a      	bne.n	8002e90 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3720      	adds	r7, #32
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	20000000 	.word	0x20000000

08002f68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b088      	sub	sp, #32
 8002f6c:	af02      	add	r7, sp, #8
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	2102      	movs	r1, #2
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f7ff ff6a 	bl	8002e58 <SPI_WaitFlagStateUntilTimeout>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d007      	beq.n	8002f9a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f8e:	f043 0220 	orr.w	r2, r3, #32
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e032      	b.n	8003000 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8003008 <SPI_EndRxTxTransaction+0xa0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a1b      	ldr	r2, [pc, #108]	@ (800300c <SPI_EndRxTxTransaction+0xa4>)
 8002fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa4:	0d5b      	lsrs	r3, r3, #21
 8002fa6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002faa:	fb02 f303 	mul.w	r3, r2, r3
 8002fae:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fb8:	d112      	bne.n	8002fe0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	2180      	movs	r1, #128	@ 0x80
 8002fc4:	68f8      	ldr	r0, [r7, #12]
 8002fc6:	f7ff ff47 	bl	8002e58 <SPI_WaitFlagStateUntilTimeout>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d016      	beq.n	8002ffe <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fd4:	f043 0220 	orr.w	r2, r3, #32
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e00f      	b.n	8003000 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00a      	beq.n	8002ffc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ff6:	2b80      	cmp	r3, #128	@ 0x80
 8002ff8:	d0f2      	beq.n	8002fe0 <SPI_EndRxTxTransaction+0x78>
 8002ffa:	e000      	b.n	8002ffe <SPI_EndRxTxTransaction+0x96>
        break;
 8002ffc:	bf00      	nop
  }

  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000000 	.word	0x20000000
 800300c:	165e9f81 	.word	0x165e9f81

08003010 <malloc>:
 8003010:	4b02      	ldr	r3, [pc, #8]	@ (800301c <malloc+0xc>)
 8003012:	4601      	mov	r1, r0
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	f000 b825 	b.w	8003064 <_malloc_r>
 800301a:	bf00      	nop
 800301c:	20000018 	.word	0x20000018

08003020 <sbrk_aligned>:
 8003020:	b570      	push	{r4, r5, r6, lr}
 8003022:	4e0f      	ldr	r6, [pc, #60]	@ (8003060 <sbrk_aligned+0x40>)
 8003024:	460c      	mov	r4, r1
 8003026:	6831      	ldr	r1, [r6, #0]
 8003028:	4605      	mov	r5, r0
 800302a:	b911      	cbnz	r1, 8003032 <sbrk_aligned+0x12>
 800302c:	f000 f9e0 	bl	80033f0 <_sbrk_r>
 8003030:	6030      	str	r0, [r6, #0]
 8003032:	4621      	mov	r1, r4
 8003034:	4628      	mov	r0, r5
 8003036:	f000 f9db 	bl	80033f0 <_sbrk_r>
 800303a:	1c43      	adds	r3, r0, #1
 800303c:	d103      	bne.n	8003046 <sbrk_aligned+0x26>
 800303e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003042:	4620      	mov	r0, r4
 8003044:	bd70      	pop	{r4, r5, r6, pc}
 8003046:	1cc4      	adds	r4, r0, #3
 8003048:	f024 0403 	bic.w	r4, r4, #3
 800304c:	42a0      	cmp	r0, r4
 800304e:	d0f8      	beq.n	8003042 <sbrk_aligned+0x22>
 8003050:	1a21      	subs	r1, r4, r0
 8003052:	4628      	mov	r0, r5
 8003054:	f000 f9cc 	bl	80033f0 <_sbrk_r>
 8003058:	3001      	adds	r0, #1
 800305a:	d1f2      	bne.n	8003042 <sbrk_aligned+0x22>
 800305c:	e7ef      	b.n	800303e <sbrk_aligned+0x1e>
 800305e:	bf00      	nop
 8003060:	200001e4 	.word	0x200001e4

08003064 <_malloc_r>:
 8003064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003068:	1ccd      	adds	r5, r1, #3
 800306a:	f025 0503 	bic.w	r5, r5, #3
 800306e:	3508      	adds	r5, #8
 8003070:	2d0c      	cmp	r5, #12
 8003072:	bf38      	it	cc
 8003074:	250c      	movcc	r5, #12
 8003076:	2d00      	cmp	r5, #0
 8003078:	4606      	mov	r6, r0
 800307a:	db01      	blt.n	8003080 <_malloc_r+0x1c>
 800307c:	42a9      	cmp	r1, r5
 800307e:	d904      	bls.n	800308a <_malloc_r+0x26>
 8003080:	230c      	movs	r3, #12
 8003082:	6033      	str	r3, [r6, #0]
 8003084:	2000      	movs	r0, #0
 8003086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800308a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003160 <_malloc_r+0xfc>
 800308e:	f000 f869 	bl	8003164 <__malloc_lock>
 8003092:	f8d8 3000 	ldr.w	r3, [r8]
 8003096:	461c      	mov	r4, r3
 8003098:	bb44      	cbnz	r4, 80030ec <_malloc_r+0x88>
 800309a:	4629      	mov	r1, r5
 800309c:	4630      	mov	r0, r6
 800309e:	f7ff ffbf 	bl	8003020 <sbrk_aligned>
 80030a2:	1c43      	adds	r3, r0, #1
 80030a4:	4604      	mov	r4, r0
 80030a6:	d158      	bne.n	800315a <_malloc_r+0xf6>
 80030a8:	f8d8 4000 	ldr.w	r4, [r8]
 80030ac:	4627      	mov	r7, r4
 80030ae:	2f00      	cmp	r7, #0
 80030b0:	d143      	bne.n	800313a <_malloc_r+0xd6>
 80030b2:	2c00      	cmp	r4, #0
 80030b4:	d04b      	beq.n	800314e <_malloc_r+0xea>
 80030b6:	6823      	ldr	r3, [r4, #0]
 80030b8:	4639      	mov	r1, r7
 80030ba:	4630      	mov	r0, r6
 80030bc:	eb04 0903 	add.w	r9, r4, r3
 80030c0:	f000 f996 	bl	80033f0 <_sbrk_r>
 80030c4:	4581      	cmp	r9, r0
 80030c6:	d142      	bne.n	800314e <_malloc_r+0xea>
 80030c8:	6821      	ldr	r1, [r4, #0]
 80030ca:	1a6d      	subs	r5, r5, r1
 80030cc:	4629      	mov	r1, r5
 80030ce:	4630      	mov	r0, r6
 80030d0:	f7ff ffa6 	bl	8003020 <sbrk_aligned>
 80030d4:	3001      	adds	r0, #1
 80030d6:	d03a      	beq.n	800314e <_malloc_r+0xea>
 80030d8:	6823      	ldr	r3, [r4, #0]
 80030da:	442b      	add	r3, r5
 80030dc:	6023      	str	r3, [r4, #0]
 80030de:	f8d8 3000 	ldr.w	r3, [r8]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	bb62      	cbnz	r2, 8003140 <_malloc_r+0xdc>
 80030e6:	f8c8 7000 	str.w	r7, [r8]
 80030ea:	e00f      	b.n	800310c <_malloc_r+0xa8>
 80030ec:	6822      	ldr	r2, [r4, #0]
 80030ee:	1b52      	subs	r2, r2, r5
 80030f0:	d420      	bmi.n	8003134 <_malloc_r+0xd0>
 80030f2:	2a0b      	cmp	r2, #11
 80030f4:	d917      	bls.n	8003126 <_malloc_r+0xc2>
 80030f6:	1961      	adds	r1, r4, r5
 80030f8:	42a3      	cmp	r3, r4
 80030fa:	6025      	str	r5, [r4, #0]
 80030fc:	bf18      	it	ne
 80030fe:	6059      	strne	r1, [r3, #4]
 8003100:	6863      	ldr	r3, [r4, #4]
 8003102:	bf08      	it	eq
 8003104:	f8c8 1000 	streq.w	r1, [r8]
 8003108:	5162      	str	r2, [r4, r5]
 800310a:	604b      	str	r3, [r1, #4]
 800310c:	4630      	mov	r0, r6
 800310e:	f000 f82f 	bl	8003170 <__malloc_unlock>
 8003112:	f104 000b 	add.w	r0, r4, #11
 8003116:	1d23      	adds	r3, r4, #4
 8003118:	f020 0007 	bic.w	r0, r0, #7
 800311c:	1ac2      	subs	r2, r0, r3
 800311e:	bf1c      	itt	ne
 8003120:	1a1b      	subne	r3, r3, r0
 8003122:	50a3      	strne	r3, [r4, r2]
 8003124:	e7af      	b.n	8003086 <_malloc_r+0x22>
 8003126:	6862      	ldr	r2, [r4, #4]
 8003128:	42a3      	cmp	r3, r4
 800312a:	bf0c      	ite	eq
 800312c:	f8c8 2000 	streq.w	r2, [r8]
 8003130:	605a      	strne	r2, [r3, #4]
 8003132:	e7eb      	b.n	800310c <_malloc_r+0xa8>
 8003134:	4623      	mov	r3, r4
 8003136:	6864      	ldr	r4, [r4, #4]
 8003138:	e7ae      	b.n	8003098 <_malloc_r+0x34>
 800313a:	463c      	mov	r4, r7
 800313c:	687f      	ldr	r7, [r7, #4]
 800313e:	e7b6      	b.n	80030ae <_malloc_r+0x4a>
 8003140:	461a      	mov	r2, r3
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	42a3      	cmp	r3, r4
 8003146:	d1fb      	bne.n	8003140 <_malloc_r+0xdc>
 8003148:	2300      	movs	r3, #0
 800314a:	6053      	str	r3, [r2, #4]
 800314c:	e7de      	b.n	800310c <_malloc_r+0xa8>
 800314e:	230c      	movs	r3, #12
 8003150:	6033      	str	r3, [r6, #0]
 8003152:	4630      	mov	r0, r6
 8003154:	f000 f80c 	bl	8003170 <__malloc_unlock>
 8003158:	e794      	b.n	8003084 <_malloc_r+0x20>
 800315a:	6005      	str	r5, [r0, #0]
 800315c:	e7d6      	b.n	800310c <_malloc_r+0xa8>
 800315e:	bf00      	nop
 8003160:	200001e8 	.word	0x200001e8

08003164 <__malloc_lock>:
 8003164:	4801      	ldr	r0, [pc, #4]	@ (800316c <__malloc_lock+0x8>)
 8003166:	f000 b97e 	b.w	8003466 <__retarget_lock_acquire_recursive>
 800316a:	bf00      	nop
 800316c:	20000328 	.word	0x20000328

08003170 <__malloc_unlock>:
 8003170:	4801      	ldr	r0, [pc, #4]	@ (8003178 <__malloc_unlock+0x8>)
 8003172:	f000 b979 	b.w	8003468 <__retarget_lock_release_recursive>
 8003176:	bf00      	nop
 8003178:	20000328 	.word	0x20000328

0800317c <std>:
 800317c:	2300      	movs	r3, #0
 800317e:	b510      	push	{r4, lr}
 8003180:	4604      	mov	r4, r0
 8003182:	e9c0 3300 	strd	r3, r3, [r0]
 8003186:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800318a:	6083      	str	r3, [r0, #8]
 800318c:	8181      	strh	r1, [r0, #12]
 800318e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003190:	81c2      	strh	r2, [r0, #14]
 8003192:	6183      	str	r3, [r0, #24]
 8003194:	4619      	mov	r1, r3
 8003196:	2208      	movs	r2, #8
 8003198:	305c      	adds	r0, #92	@ 0x5c
 800319a:	f000 f921 	bl	80033e0 <memset>
 800319e:	4b0d      	ldr	r3, [pc, #52]	@ (80031d4 <std+0x58>)
 80031a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80031a2:	4b0d      	ldr	r3, [pc, #52]	@ (80031d8 <std+0x5c>)
 80031a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80031a6:	4b0d      	ldr	r3, [pc, #52]	@ (80031dc <std+0x60>)
 80031a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80031aa:	4b0d      	ldr	r3, [pc, #52]	@ (80031e0 <std+0x64>)
 80031ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80031ae:	4b0d      	ldr	r3, [pc, #52]	@ (80031e4 <std+0x68>)
 80031b0:	6224      	str	r4, [r4, #32]
 80031b2:	429c      	cmp	r4, r3
 80031b4:	d006      	beq.n	80031c4 <std+0x48>
 80031b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80031ba:	4294      	cmp	r4, r2
 80031bc:	d002      	beq.n	80031c4 <std+0x48>
 80031be:	33d0      	adds	r3, #208	@ 0xd0
 80031c0:	429c      	cmp	r4, r3
 80031c2:	d105      	bne.n	80031d0 <std+0x54>
 80031c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80031c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031cc:	f000 b94a 	b.w	8003464 <__retarget_lock_init_recursive>
 80031d0:	bd10      	pop	{r4, pc}
 80031d2:	bf00      	nop
 80031d4:	08003c11 	.word	0x08003c11
 80031d8:	08003c33 	.word	0x08003c33
 80031dc:	08003c6b 	.word	0x08003c6b
 80031e0:	08003c8f 	.word	0x08003c8f
 80031e4:	200001ec 	.word	0x200001ec

080031e8 <stdio_exit_handler>:
 80031e8:	4a02      	ldr	r2, [pc, #8]	@ (80031f4 <stdio_exit_handler+0xc>)
 80031ea:	4903      	ldr	r1, [pc, #12]	@ (80031f8 <stdio_exit_handler+0x10>)
 80031ec:	4803      	ldr	r0, [pc, #12]	@ (80031fc <stdio_exit_handler+0x14>)
 80031ee:	f000 b869 	b.w	80032c4 <_fwalk_sglue>
 80031f2:	bf00      	nop
 80031f4:	2000000c 	.word	0x2000000c
 80031f8:	08003bc1 	.word	0x08003bc1
 80031fc:	2000001c 	.word	0x2000001c

08003200 <cleanup_stdio>:
 8003200:	6841      	ldr	r1, [r0, #4]
 8003202:	4b0c      	ldr	r3, [pc, #48]	@ (8003234 <cleanup_stdio+0x34>)
 8003204:	4299      	cmp	r1, r3
 8003206:	b510      	push	{r4, lr}
 8003208:	4604      	mov	r4, r0
 800320a:	d001      	beq.n	8003210 <cleanup_stdio+0x10>
 800320c:	f000 fcd8 	bl	8003bc0 <_fflush_r>
 8003210:	68a1      	ldr	r1, [r4, #8]
 8003212:	4b09      	ldr	r3, [pc, #36]	@ (8003238 <cleanup_stdio+0x38>)
 8003214:	4299      	cmp	r1, r3
 8003216:	d002      	beq.n	800321e <cleanup_stdio+0x1e>
 8003218:	4620      	mov	r0, r4
 800321a:	f000 fcd1 	bl	8003bc0 <_fflush_r>
 800321e:	68e1      	ldr	r1, [r4, #12]
 8003220:	4b06      	ldr	r3, [pc, #24]	@ (800323c <cleanup_stdio+0x3c>)
 8003222:	4299      	cmp	r1, r3
 8003224:	d004      	beq.n	8003230 <cleanup_stdio+0x30>
 8003226:	4620      	mov	r0, r4
 8003228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800322c:	f000 bcc8 	b.w	8003bc0 <_fflush_r>
 8003230:	bd10      	pop	{r4, pc}
 8003232:	bf00      	nop
 8003234:	200001ec 	.word	0x200001ec
 8003238:	20000254 	.word	0x20000254
 800323c:	200002bc 	.word	0x200002bc

08003240 <global_stdio_init.part.0>:
 8003240:	b510      	push	{r4, lr}
 8003242:	4b0b      	ldr	r3, [pc, #44]	@ (8003270 <global_stdio_init.part.0+0x30>)
 8003244:	4c0b      	ldr	r4, [pc, #44]	@ (8003274 <global_stdio_init.part.0+0x34>)
 8003246:	4a0c      	ldr	r2, [pc, #48]	@ (8003278 <global_stdio_init.part.0+0x38>)
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	4620      	mov	r0, r4
 800324c:	2200      	movs	r2, #0
 800324e:	2104      	movs	r1, #4
 8003250:	f7ff ff94 	bl	800317c <std>
 8003254:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003258:	2201      	movs	r2, #1
 800325a:	2109      	movs	r1, #9
 800325c:	f7ff ff8e 	bl	800317c <std>
 8003260:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003264:	2202      	movs	r2, #2
 8003266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800326a:	2112      	movs	r1, #18
 800326c:	f7ff bf86 	b.w	800317c <std>
 8003270:	20000324 	.word	0x20000324
 8003274:	200001ec 	.word	0x200001ec
 8003278:	080031e9 	.word	0x080031e9

0800327c <__sfp_lock_acquire>:
 800327c:	4801      	ldr	r0, [pc, #4]	@ (8003284 <__sfp_lock_acquire+0x8>)
 800327e:	f000 b8f2 	b.w	8003466 <__retarget_lock_acquire_recursive>
 8003282:	bf00      	nop
 8003284:	20000329 	.word	0x20000329

08003288 <__sfp_lock_release>:
 8003288:	4801      	ldr	r0, [pc, #4]	@ (8003290 <__sfp_lock_release+0x8>)
 800328a:	f000 b8ed 	b.w	8003468 <__retarget_lock_release_recursive>
 800328e:	bf00      	nop
 8003290:	20000329 	.word	0x20000329

08003294 <__sinit>:
 8003294:	b510      	push	{r4, lr}
 8003296:	4604      	mov	r4, r0
 8003298:	f7ff fff0 	bl	800327c <__sfp_lock_acquire>
 800329c:	6a23      	ldr	r3, [r4, #32]
 800329e:	b11b      	cbz	r3, 80032a8 <__sinit+0x14>
 80032a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032a4:	f7ff bff0 	b.w	8003288 <__sfp_lock_release>
 80032a8:	4b04      	ldr	r3, [pc, #16]	@ (80032bc <__sinit+0x28>)
 80032aa:	6223      	str	r3, [r4, #32]
 80032ac:	4b04      	ldr	r3, [pc, #16]	@ (80032c0 <__sinit+0x2c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1f5      	bne.n	80032a0 <__sinit+0xc>
 80032b4:	f7ff ffc4 	bl	8003240 <global_stdio_init.part.0>
 80032b8:	e7f2      	b.n	80032a0 <__sinit+0xc>
 80032ba:	bf00      	nop
 80032bc:	08003201 	.word	0x08003201
 80032c0:	20000324 	.word	0x20000324

080032c4 <_fwalk_sglue>:
 80032c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032c8:	4607      	mov	r7, r0
 80032ca:	4688      	mov	r8, r1
 80032cc:	4614      	mov	r4, r2
 80032ce:	2600      	movs	r6, #0
 80032d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80032d4:	f1b9 0901 	subs.w	r9, r9, #1
 80032d8:	d505      	bpl.n	80032e6 <_fwalk_sglue+0x22>
 80032da:	6824      	ldr	r4, [r4, #0]
 80032dc:	2c00      	cmp	r4, #0
 80032de:	d1f7      	bne.n	80032d0 <_fwalk_sglue+0xc>
 80032e0:	4630      	mov	r0, r6
 80032e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032e6:	89ab      	ldrh	r3, [r5, #12]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d907      	bls.n	80032fc <_fwalk_sglue+0x38>
 80032ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032f0:	3301      	adds	r3, #1
 80032f2:	d003      	beq.n	80032fc <_fwalk_sglue+0x38>
 80032f4:	4629      	mov	r1, r5
 80032f6:	4638      	mov	r0, r7
 80032f8:	47c0      	blx	r8
 80032fa:	4306      	orrs	r6, r0
 80032fc:	3568      	adds	r5, #104	@ 0x68
 80032fe:	e7e9      	b.n	80032d4 <_fwalk_sglue+0x10>

08003300 <iprintf>:
 8003300:	b40f      	push	{r0, r1, r2, r3}
 8003302:	b507      	push	{r0, r1, r2, lr}
 8003304:	4906      	ldr	r1, [pc, #24]	@ (8003320 <iprintf+0x20>)
 8003306:	ab04      	add	r3, sp, #16
 8003308:	6808      	ldr	r0, [r1, #0]
 800330a:	f853 2b04 	ldr.w	r2, [r3], #4
 800330e:	6881      	ldr	r1, [r0, #8]
 8003310:	9301      	str	r3, [sp, #4]
 8003312:	f000 f92d 	bl	8003570 <_vfiprintf_r>
 8003316:	b003      	add	sp, #12
 8003318:	f85d eb04 	ldr.w	lr, [sp], #4
 800331c:	b004      	add	sp, #16
 800331e:	4770      	bx	lr
 8003320:	20000018 	.word	0x20000018

08003324 <_puts_r>:
 8003324:	6a03      	ldr	r3, [r0, #32]
 8003326:	b570      	push	{r4, r5, r6, lr}
 8003328:	6884      	ldr	r4, [r0, #8]
 800332a:	4605      	mov	r5, r0
 800332c:	460e      	mov	r6, r1
 800332e:	b90b      	cbnz	r3, 8003334 <_puts_r+0x10>
 8003330:	f7ff ffb0 	bl	8003294 <__sinit>
 8003334:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003336:	07db      	lsls	r3, r3, #31
 8003338:	d405      	bmi.n	8003346 <_puts_r+0x22>
 800333a:	89a3      	ldrh	r3, [r4, #12]
 800333c:	0598      	lsls	r0, r3, #22
 800333e:	d402      	bmi.n	8003346 <_puts_r+0x22>
 8003340:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003342:	f000 f890 	bl	8003466 <__retarget_lock_acquire_recursive>
 8003346:	89a3      	ldrh	r3, [r4, #12]
 8003348:	0719      	lsls	r1, r3, #28
 800334a:	d502      	bpl.n	8003352 <_puts_r+0x2e>
 800334c:	6923      	ldr	r3, [r4, #16]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d135      	bne.n	80033be <_puts_r+0x9a>
 8003352:	4621      	mov	r1, r4
 8003354:	4628      	mov	r0, r5
 8003356:	f000 fcdd 	bl	8003d14 <__swsetup_r>
 800335a:	b380      	cbz	r0, 80033be <_puts_r+0x9a>
 800335c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003360:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003362:	07da      	lsls	r2, r3, #31
 8003364:	d405      	bmi.n	8003372 <_puts_r+0x4e>
 8003366:	89a3      	ldrh	r3, [r4, #12]
 8003368:	059b      	lsls	r3, r3, #22
 800336a:	d402      	bmi.n	8003372 <_puts_r+0x4e>
 800336c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800336e:	f000 f87b 	bl	8003468 <__retarget_lock_release_recursive>
 8003372:	4628      	mov	r0, r5
 8003374:	bd70      	pop	{r4, r5, r6, pc}
 8003376:	2b00      	cmp	r3, #0
 8003378:	da04      	bge.n	8003384 <_puts_r+0x60>
 800337a:	69a2      	ldr	r2, [r4, #24]
 800337c:	429a      	cmp	r2, r3
 800337e:	dc17      	bgt.n	80033b0 <_puts_r+0x8c>
 8003380:	290a      	cmp	r1, #10
 8003382:	d015      	beq.n	80033b0 <_puts_r+0x8c>
 8003384:	6823      	ldr	r3, [r4, #0]
 8003386:	1c5a      	adds	r2, r3, #1
 8003388:	6022      	str	r2, [r4, #0]
 800338a:	7019      	strb	r1, [r3, #0]
 800338c:	68a3      	ldr	r3, [r4, #8]
 800338e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003392:	3b01      	subs	r3, #1
 8003394:	60a3      	str	r3, [r4, #8]
 8003396:	2900      	cmp	r1, #0
 8003398:	d1ed      	bne.n	8003376 <_puts_r+0x52>
 800339a:	2b00      	cmp	r3, #0
 800339c:	da11      	bge.n	80033c2 <_puts_r+0x9e>
 800339e:	4622      	mov	r2, r4
 80033a0:	210a      	movs	r1, #10
 80033a2:	4628      	mov	r0, r5
 80033a4:	f000 fc77 	bl	8003c96 <__swbuf_r>
 80033a8:	3001      	adds	r0, #1
 80033aa:	d0d7      	beq.n	800335c <_puts_r+0x38>
 80033ac:	250a      	movs	r5, #10
 80033ae:	e7d7      	b.n	8003360 <_puts_r+0x3c>
 80033b0:	4622      	mov	r2, r4
 80033b2:	4628      	mov	r0, r5
 80033b4:	f000 fc6f 	bl	8003c96 <__swbuf_r>
 80033b8:	3001      	adds	r0, #1
 80033ba:	d1e7      	bne.n	800338c <_puts_r+0x68>
 80033bc:	e7ce      	b.n	800335c <_puts_r+0x38>
 80033be:	3e01      	subs	r6, #1
 80033c0:	e7e4      	b.n	800338c <_puts_r+0x68>
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	6022      	str	r2, [r4, #0]
 80033c8:	220a      	movs	r2, #10
 80033ca:	701a      	strb	r2, [r3, #0]
 80033cc:	e7ee      	b.n	80033ac <_puts_r+0x88>
	...

080033d0 <puts>:
 80033d0:	4b02      	ldr	r3, [pc, #8]	@ (80033dc <puts+0xc>)
 80033d2:	4601      	mov	r1, r0
 80033d4:	6818      	ldr	r0, [r3, #0]
 80033d6:	f7ff bfa5 	b.w	8003324 <_puts_r>
 80033da:	bf00      	nop
 80033dc:	20000018 	.word	0x20000018

080033e0 <memset>:
 80033e0:	4402      	add	r2, r0
 80033e2:	4603      	mov	r3, r0
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d100      	bne.n	80033ea <memset+0xa>
 80033e8:	4770      	bx	lr
 80033ea:	f803 1b01 	strb.w	r1, [r3], #1
 80033ee:	e7f9      	b.n	80033e4 <memset+0x4>

080033f0 <_sbrk_r>:
 80033f0:	b538      	push	{r3, r4, r5, lr}
 80033f2:	4d06      	ldr	r5, [pc, #24]	@ (800340c <_sbrk_r+0x1c>)
 80033f4:	2300      	movs	r3, #0
 80033f6:	4604      	mov	r4, r0
 80033f8:	4608      	mov	r0, r1
 80033fa:	602b      	str	r3, [r5, #0]
 80033fc:	f7fd fdd0 	bl	8000fa0 <_sbrk>
 8003400:	1c43      	adds	r3, r0, #1
 8003402:	d102      	bne.n	800340a <_sbrk_r+0x1a>
 8003404:	682b      	ldr	r3, [r5, #0]
 8003406:	b103      	cbz	r3, 800340a <_sbrk_r+0x1a>
 8003408:	6023      	str	r3, [r4, #0]
 800340a:	bd38      	pop	{r3, r4, r5, pc}
 800340c:	2000032c 	.word	0x2000032c

08003410 <__errno>:
 8003410:	4b01      	ldr	r3, [pc, #4]	@ (8003418 <__errno+0x8>)
 8003412:	6818      	ldr	r0, [r3, #0]
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	20000018 	.word	0x20000018

0800341c <__libc_init_array>:
 800341c:	b570      	push	{r4, r5, r6, lr}
 800341e:	4d0d      	ldr	r5, [pc, #52]	@ (8003454 <__libc_init_array+0x38>)
 8003420:	4c0d      	ldr	r4, [pc, #52]	@ (8003458 <__libc_init_array+0x3c>)
 8003422:	1b64      	subs	r4, r4, r5
 8003424:	10a4      	asrs	r4, r4, #2
 8003426:	2600      	movs	r6, #0
 8003428:	42a6      	cmp	r6, r4
 800342a:	d109      	bne.n	8003440 <__libc_init_array+0x24>
 800342c:	4d0b      	ldr	r5, [pc, #44]	@ (800345c <__libc_init_array+0x40>)
 800342e:	4c0c      	ldr	r4, [pc, #48]	@ (8003460 <__libc_init_array+0x44>)
 8003430:	f000 fd90 	bl	8003f54 <_init>
 8003434:	1b64      	subs	r4, r4, r5
 8003436:	10a4      	asrs	r4, r4, #2
 8003438:	2600      	movs	r6, #0
 800343a:	42a6      	cmp	r6, r4
 800343c:	d105      	bne.n	800344a <__libc_init_array+0x2e>
 800343e:	bd70      	pop	{r4, r5, r6, pc}
 8003440:	f855 3b04 	ldr.w	r3, [r5], #4
 8003444:	4798      	blx	r3
 8003446:	3601      	adds	r6, #1
 8003448:	e7ee      	b.n	8003428 <__libc_init_array+0xc>
 800344a:	f855 3b04 	ldr.w	r3, [r5], #4
 800344e:	4798      	blx	r3
 8003450:	3601      	adds	r6, #1
 8003452:	e7f2      	b.n	800343a <__libc_init_array+0x1e>
 8003454:	08003ff4 	.word	0x08003ff4
 8003458:	08003ff4 	.word	0x08003ff4
 800345c:	08003ff4 	.word	0x08003ff4
 8003460:	08003ff8 	.word	0x08003ff8

08003464 <__retarget_lock_init_recursive>:
 8003464:	4770      	bx	lr

08003466 <__retarget_lock_acquire_recursive>:
 8003466:	4770      	bx	lr

08003468 <__retarget_lock_release_recursive>:
 8003468:	4770      	bx	lr

0800346a <memcpy>:
 800346a:	440a      	add	r2, r1
 800346c:	4291      	cmp	r1, r2
 800346e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003472:	d100      	bne.n	8003476 <memcpy+0xc>
 8003474:	4770      	bx	lr
 8003476:	b510      	push	{r4, lr}
 8003478:	f811 4b01 	ldrb.w	r4, [r1], #1
 800347c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003480:	4291      	cmp	r1, r2
 8003482:	d1f9      	bne.n	8003478 <memcpy+0xe>
 8003484:	bd10      	pop	{r4, pc}
	...

08003488 <_free_r>:
 8003488:	b538      	push	{r3, r4, r5, lr}
 800348a:	4605      	mov	r5, r0
 800348c:	2900      	cmp	r1, #0
 800348e:	d041      	beq.n	8003514 <_free_r+0x8c>
 8003490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003494:	1f0c      	subs	r4, r1, #4
 8003496:	2b00      	cmp	r3, #0
 8003498:	bfb8      	it	lt
 800349a:	18e4      	addlt	r4, r4, r3
 800349c:	f7ff fe62 	bl	8003164 <__malloc_lock>
 80034a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003518 <_free_r+0x90>)
 80034a2:	6813      	ldr	r3, [r2, #0]
 80034a4:	b933      	cbnz	r3, 80034b4 <_free_r+0x2c>
 80034a6:	6063      	str	r3, [r4, #4]
 80034a8:	6014      	str	r4, [r2, #0]
 80034aa:	4628      	mov	r0, r5
 80034ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034b0:	f7ff be5e 	b.w	8003170 <__malloc_unlock>
 80034b4:	42a3      	cmp	r3, r4
 80034b6:	d908      	bls.n	80034ca <_free_r+0x42>
 80034b8:	6820      	ldr	r0, [r4, #0]
 80034ba:	1821      	adds	r1, r4, r0
 80034bc:	428b      	cmp	r3, r1
 80034be:	bf01      	itttt	eq
 80034c0:	6819      	ldreq	r1, [r3, #0]
 80034c2:	685b      	ldreq	r3, [r3, #4]
 80034c4:	1809      	addeq	r1, r1, r0
 80034c6:	6021      	streq	r1, [r4, #0]
 80034c8:	e7ed      	b.n	80034a6 <_free_r+0x1e>
 80034ca:	461a      	mov	r2, r3
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	b10b      	cbz	r3, 80034d4 <_free_r+0x4c>
 80034d0:	42a3      	cmp	r3, r4
 80034d2:	d9fa      	bls.n	80034ca <_free_r+0x42>
 80034d4:	6811      	ldr	r1, [r2, #0]
 80034d6:	1850      	adds	r0, r2, r1
 80034d8:	42a0      	cmp	r0, r4
 80034da:	d10b      	bne.n	80034f4 <_free_r+0x6c>
 80034dc:	6820      	ldr	r0, [r4, #0]
 80034de:	4401      	add	r1, r0
 80034e0:	1850      	adds	r0, r2, r1
 80034e2:	4283      	cmp	r3, r0
 80034e4:	6011      	str	r1, [r2, #0]
 80034e6:	d1e0      	bne.n	80034aa <_free_r+0x22>
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	6053      	str	r3, [r2, #4]
 80034ee:	4408      	add	r0, r1
 80034f0:	6010      	str	r0, [r2, #0]
 80034f2:	e7da      	b.n	80034aa <_free_r+0x22>
 80034f4:	d902      	bls.n	80034fc <_free_r+0x74>
 80034f6:	230c      	movs	r3, #12
 80034f8:	602b      	str	r3, [r5, #0]
 80034fa:	e7d6      	b.n	80034aa <_free_r+0x22>
 80034fc:	6820      	ldr	r0, [r4, #0]
 80034fe:	1821      	adds	r1, r4, r0
 8003500:	428b      	cmp	r3, r1
 8003502:	bf04      	itt	eq
 8003504:	6819      	ldreq	r1, [r3, #0]
 8003506:	685b      	ldreq	r3, [r3, #4]
 8003508:	6063      	str	r3, [r4, #4]
 800350a:	bf04      	itt	eq
 800350c:	1809      	addeq	r1, r1, r0
 800350e:	6021      	streq	r1, [r4, #0]
 8003510:	6054      	str	r4, [r2, #4]
 8003512:	e7ca      	b.n	80034aa <_free_r+0x22>
 8003514:	bd38      	pop	{r3, r4, r5, pc}
 8003516:	bf00      	nop
 8003518:	200001e8 	.word	0x200001e8

0800351c <__sfputc_r>:
 800351c:	6893      	ldr	r3, [r2, #8]
 800351e:	3b01      	subs	r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	b410      	push	{r4}
 8003524:	6093      	str	r3, [r2, #8]
 8003526:	da08      	bge.n	800353a <__sfputc_r+0x1e>
 8003528:	6994      	ldr	r4, [r2, #24]
 800352a:	42a3      	cmp	r3, r4
 800352c:	db01      	blt.n	8003532 <__sfputc_r+0x16>
 800352e:	290a      	cmp	r1, #10
 8003530:	d103      	bne.n	800353a <__sfputc_r+0x1e>
 8003532:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003536:	f000 bbae 	b.w	8003c96 <__swbuf_r>
 800353a:	6813      	ldr	r3, [r2, #0]
 800353c:	1c58      	adds	r0, r3, #1
 800353e:	6010      	str	r0, [r2, #0]
 8003540:	7019      	strb	r1, [r3, #0]
 8003542:	4608      	mov	r0, r1
 8003544:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003548:	4770      	bx	lr

0800354a <__sfputs_r>:
 800354a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800354c:	4606      	mov	r6, r0
 800354e:	460f      	mov	r7, r1
 8003550:	4614      	mov	r4, r2
 8003552:	18d5      	adds	r5, r2, r3
 8003554:	42ac      	cmp	r4, r5
 8003556:	d101      	bne.n	800355c <__sfputs_r+0x12>
 8003558:	2000      	movs	r0, #0
 800355a:	e007      	b.n	800356c <__sfputs_r+0x22>
 800355c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003560:	463a      	mov	r2, r7
 8003562:	4630      	mov	r0, r6
 8003564:	f7ff ffda 	bl	800351c <__sfputc_r>
 8003568:	1c43      	adds	r3, r0, #1
 800356a:	d1f3      	bne.n	8003554 <__sfputs_r+0xa>
 800356c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003570 <_vfiprintf_r>:
 8003570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003574:	460d      	mov	r5, r1
 8003576:	b09d      	sub	sp, #116	@ 0x74
 8003578:	4614      	mov	r4, r2
 800357a:	4698      	mov	r8, r3
 800357c:	4606      	mov	r6, r0
 800357e:	b118      	cbz	r0, 8003588 <_vfiprintf_r+0x18>
 8003580:	6a03      	ldr	r3, [r0, #32]
 8003582:	b90b      	cbnz	r3, 8003588 <_vfiprintf_r+0x18>
 8003584:	f7ff fe86 	bl	8003294 <__sinit>
 8003588:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800358a:	07d9      	lsls	r1, r3, #31
 800358c:	d405      	bmi.n	800359a <_vfiprintf_r+0x2a>
 800358e:	89ab      	ldrh	r3, [r5, #12]
 8003590:	059a      	lsls	r2, r3, #22
 8003592:	d402      	bmi.n	800359a <_vfiprintf_r+0x2a>
 8003594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003596:	f7ff ff66 	bl	8003466 <__retarget_lock_acquire_recursive>
 800359a:	89ab      	ldrh	r3, [r5, #12]
 800359c:	071b      	lsls	r3, r3, #28
 800359e:	d501      	bpl.n	80035a4 <_vfiprintf_r+0x34>
 80035a0:	692b      	ldr	r3, [r5, #16]
 80035a2:	b99b      	cbnz	r3, 80035cc <_vfiprintf_r+0x5c>
 80035a4:	4629      	mov	r1, r5
 80035a6:	4630      	mov	r0, r6
 80035a8:	f000 fbb4 	bl	8003d14 <__swsetup_r>
 80035ac:	b170      	cbz	r0, 80035cc <_vfiprintf_r+0x5c>
 80035ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80035b0:	07dc      	lsls	r4, r3, #31
 80035b2:	d504      	bpl.n	80035be <_vfiprintf_r+0x4e>
 80035b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035b8:	b01d      	add	sp, #116	@ 0x74
 80035ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035be:	89ab      	ldrh	r3, [r5, #12]
 80035c0:	0598      	lsls	r0, r3, #22
 80035c2:	d4f7      	bmi.n	80035b4 <_vfiprintf_r+0x44>
 80035c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80035c6:	f7ff ff4f 	bl	8003468 <__retarget_lock_release_recursive>
 80035ca:	e7f3      	b.n	80035b4 <_vfiprintf_r+0x44>
 80035cc:	2300      	movs	r3, #0
 80035ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80035d0:	2320      	movs	r3, #32
 80035d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80035da:	2330      	movs	r3, #48	@ 0x30
 80035dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800378c <_vfiprintf_r+0x21c>
 80035e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80035e4:	f04f 0901 	mov.w	r9, #1
 80035e8:	4623      	mov	r3, r4
 80035ea:	469a      	mov	sl, r3
 80035ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035f0:	b10a      	cbz	r2, 80035f6 <_vfiprintf_r+0x86>
 80035f2:	2a25      	cmp	r2, #37	@ 0x25
 80035f4:	d1f9      	bne.n	80035ea <_vfiprintf_r+0x7a>
 80035f6:	ebba 0b04 	subs.w	fp, sl, r4
 80035fa:	d00b      	beq.n	8003614 <_vfiprintf_r+0xa4>
 80035fc:	465b      	mov	r3, fp
 80035fe:	4622      	mov	r2, r4
 8003600:	4629      	mov	r1, r5
 8003602:	4630      	mov	r0, r6
 8003604:	f7ff ffa1 	bl	800354a <__sfputs_r>
 8003608:	3001      	adds	r0, #1
 800360a:	f000 80a7 	beq.w	800375c <_vfiprintf_r+0x1ec>
 800360e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003610:	445a      	add	r2, fp
 8003612:	9209      	str	r2, [sp, #36]	@ 0x24
 8003614:	f89a 3000 	ldrb.w	r3, [sl]
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 809f 	beq.w	800375c <_vfiprintf_r+0x1ec>
 800361e:	2300      	movs	r3, #0
 8003620:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003624:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003628:	f10a 0a01 	add.w	sl, sl, #1
 800362c:	9304      	str	r3, [sp, #16]
 800362e:	9307      	str	r3, [sp, #28]
 8003630:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003634:	931a      	str	r3, [sp, #104]	@ 0x68
 8003636:	4654      	mov	r4, sl
 8003638:	2205      	movs	r2, #5
 800363a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800363e:	4853      	ldr	r0, [pc, #332]	@ (800378c <_vfiprintf_r+0x21c>)
 8003640:	f7fc fdc6 	bl	80001d0 <memchr>
 8003644:	9a04      	ldr	r2, [sp, #16]
 8003646:	b9d8      	cbnz	r0, 8003680 <_vfiprintf_r+0x110>
 8003648:	06d1      	lsls	r1, r2, #27
 800364a:	bf44      	itt	mi
 800364c:	2320      	movmi	r3, #32
 800364e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003652:	0713      	lsls	r3, r2, #28
 8003654:	bf44      	itt	mi
 8003656:	232b      	movmi	r3, #43	@ 0x2b
 8003658:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800365c:	f89a 3000 	ldrb.w	r3, [sl]
 8003660:	2b2a      	cmp	r3, #42	@ 0x2a
 8003662:	d015      	beq.n	8003690 <_vfiprintf_r+0x120>
 8003664:	9a07      	ldr	r2, [sp, #28]
 8003666:	4654      	mov	r4, sl
 8003668:	2000      	movs	r0, #0
 800366a:	f04f 0c0a 	mov.w	ip, #10
 800366e:	4621      	mov	r1, r4
 8003670:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003674:	3b30      	subs	r3, #48	@ 0x30
 8003676:	2b09      	cmp	r3, #9
 8003678:	d94b      	bls.n	8003712 <_vfiprintf_r+0x1a2>
 800367a:	b1b0      	cbz	r0, 80036aa <_vfiprintf_r+0x13a>
 800367c:	9207      	str	r2, [sp, #28]
 800367e:	e014      	b.n	80036aa <_vfiprintf_r+0x13a>
 8003680:	eba0 0308 	sub.w	r3, r0, r8
 8003684:	fa09 f303 	lsl.w	r3, r9, r3
 8003688:	4313      	orrs	r3, r2
 800368a:	9304      	str	r3, [sp, #16]
 800368c:	46a2      	mov	sl, r4
 800368e:	e7d2      	b.n	8003636 <_vfiprintf_r+0xc6>
 8003690:	9b03      	ldr	r3, [sp, #12]
 8003692:	1d19      	adds	r1, r3, #4
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	9103      	str	r1, [sp, #12]
 8003698:	2b00      	cmp	r3, #0
 800369a:	bfbb      	ittet	lt
 800369c:	425b      	neglt	r3, r3
 800369e:	f042 0202 	orrlt.w	r2, r2, #2
 80036a2:	9307      	strge	r3, [sp, #28]
 80036a4:	9307      	strlt	r3, [sp, #28]
 80036a6:	bfb8      	it	lt
 80036a8:	9204      	strlt	r2, [sp, #16]
 80036aa:	7823      	ldrb	r3, [r4, #0]
 80036ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80036ae:	d10a      	bne.n	80036c6 <_vfiprintf_r+0x156>
 80036b0:	7863      	ldrb	r3, [r4, #1]
 80036b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80036b4:	d132      	bne.n	800371c <_vfiprintf_r+0x1ac>
 80036b6:	9b03      	ldr	r3, [sp, #12]
 80036b8:	1d1a      	adds	r2, r3, #4
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	9203      	str	r2, [sp, #12]
 80036be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036c2:	3402      	adds	r4, #2
 80036c4:	9305      	str	r3, [sp, #20]
 80036c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800379c <_vfiprintf_r+0x22c>
 80036ca:	7821      	ldrb	r1, [r4, #0]
 80036cc:	2203      	movs	r2, #3
 80036ce:	4650      	mov	r0, sl
 80036d0:	f7fc fd7e 	bl	80001d0 <memchr>
 80036d4:	b138      	cbz	r0, 80036e6 <_vfiprintf_r+0x176>
 80036d6:	9b04      	ldr	r3, [sp, #16]
 80036d8:	eba0 000a 	sub.w	r0, r0, sl
 80036dc:	2240      	movs	r2, #64	@ 0x40
 80036de:	4082      	lsls	r2, r0
 80036e0:	4313      	orrs	r3, r2
 80036e2:	3401      	adds	r4, #1
 80036e4:	9304      	str	r3, [sp, #16]
 80036e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036ea:	4829      	ldr	r0, [pc, #164]	@ (8003790 <_vfiprintf_r+0x220>)
 80036ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80036f0:	2206      	movs	r2, #6
 80036f2:	f7fc fd6d 	bl	80001d0 <memchr>
 80036f6:	2800      	cmp	r0, #0
 80036f8:	d03f      	beq.n	800377a <_vfiprintf_r+0x20a>
 80036fa:	4b26      	ldr	r3, [pc, #152]	@ (8003794 <_vfiprintf_r+0x224>)
 80036fc:	bb1b      	cbnz	r3, 8003746 <_vfiprintf_r+0x1d6>
 80036fe:	9b03      	ldr	r3, [sp, #12]
 8003700:	3307      	adds	r3, #7
 8003702:	f023 0307 	bic.w	r3, r3, #7
 8003706:	3308      	adds	r3, #8
 8003708:	9303      	str	r3, [sp, #12]
 800370a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800370c:	443b      	add	r3, r7
 800370e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003710:	e76a      	b.n	80035e8 <_vfiprintf_r+0x78>
 8003712:	fb0c 3202 	mla	r2, ip, r2, r3
 8003716:	460c      	mov	r4, r1
 8003718:	2001      	movs	r0, #1
 800371a:	e7a8      	b.n	800366e <_vfiprintf_r+0xfe>
 800371c:	2300      	movs	r3, #0
 800371e:	3401      	adds	r4, #1
 8003720:	9305      	str	r3, [sp, #20]
 8003722:	4619      	mov	r1, r3
 8003724:	f04f 0c0a 	mov.w	ip, #10
 8003728:	4620      	mov	r0, r4
 800372a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800372e:	3a30      	subs	r2, #48	@ 0x30
 8003730:	2a09      	cmp	r2, #9
 8003732:	d903      	bls.n	800373c <_vfiprintf_r+0x1cc>
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0c6      	beq.n	80036c6 <_vfiprintf_r+0x156>
 8003738:	9105      	str	r1, [sp, #20]
 800373a:	e7c4      	b.n	80036c6 <_vfiprintf_r+0x156>
 800373c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003740:	4604      	mov	r4, r0
 8003742:	2301      	movs	r3, #1
 8003744:	e7f0      	b.n	8003728 <_vfiprintf_r+0x1b8>
 8003746:	ab03      	add	r3, sp, #12
 8003748:	9300      	str	r3, [sp, #0]
 800374a:	462a      	mov	r2, r5
 800374c:	4b12      	ldr	r3, [pc, #72]	@ (8003798 <_vfiprintf_r+0x228>)
 800374e:	a904      	add	r1, sp, #16
 8003750:	4630      	mov	r0, r6
 8003752:	f3af 8000 	nop.w
 8003756:	4607      	mov	r7, r0
 8003758:	1c78      	adds	r0, r7, #1
 800375a:	d1d6      	bne.n	800370a <_vfiprintf_r+0x19a>
 800375c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800375e:	07d9      	lsls	r1, r3, #31
 8003760:	d405      	bmi.n	800376e <_vfiprintf_r+0x1fe>
 8003762:	89ab      	ldrh	r3, [r5, #12]
 8003764:	059a      	lsls	r2, r3, #22
 8003766:	d402      	bmi.n	800376e <_vfiprintf_r+0x1fe>
 8003768:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800376a:	f7ff fe7d 	bl	8003468 <__retarget_lock_release_recursive>
 800376e:	89ab      	ldrh	r3, [r5, #12]
 8003770:	065b      	lsls	r3, r3, #25
 8003772:	f53f af1f 	bmi.w	80035b4 <_vfiprintf_r+0x44>
 8003776:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003778:	e71e      	b.n	80035b8 <_vfiprintf_r+0x48>
 800377a:	ab03      	add	r3, sp, #12
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	462a      	mov	r2, r5
 8003780:	4b05      	ldr	r3, [pc, #20]	@ (8003798 <_vfiprintf_r+0x228>)
 8003782:	a904      	add	r1, sp, #16
 8003784:	4630      	mov	r0, r6
 8003786:	f000 f879 	bl	800387c <_printf_i>
 800378a:	e7e4      	b.n	8003756 <_vfiprintf_r+0x1e6>
 800378c:	08003fb8 	.word	0x08003fb8
 8003790:	08003fc2 	.word	0x08003fc2
 8003794:	00000000 	.word	0x00000000
 8003798:	0800354b 	.word	0x0800354b
 800379c:	08003fbe 	.word	0x08003fbe

080037a0 <_printf_common>:
 80037a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037a4:	4616      	mov	r6, r2
 80037a6:	4698      	mov	r8, r3
 80037a8:	688a      	ldr	r2, [r1, #8]
 80037aa:	690b      	ldr	r3, [r1, #16]
 80037ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037b0:	4293      	cmp	r3, r2
 80037b2:	bfb8      	it	lt
 80037b4:	4613      	movlt	r3, r2
 80037b6:	6033      	str	r3, [r6, #0]
 80037b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037bc:	4607      	mov	r7, r0
 80037be:	460c      	mov	r4, r1
 80037c0:	b10a      	cbz	r2, 80037c6 <_printf_common+0x26>
 80037c2:	3301      	adds	r3, #1
 80037c4:	6033      	str	r3, [r6, #0]
 80037c6:	6823      	ldr	r3, [r4, #0]
 80037c8:	0699      	lsls	r1, r3, #26
 80037ca:	bf42      	ittt	mi
 80037cc:	6833      	ldrmi	r3, [r6, #0]
 80037ce:	3302      	addmi	r3, #2
 80037d0:	6033      	strmi	r3, [r6, #0]
 80037d2:	6825      	ldr	r5, [r4, #0]
 80037d4:	f015 0506 	ands.w	r5, r5, #6
 80037d8:	d106      	bne.n	80037e8 <_printf_common+0x48>
 80037da:	f104 0a19 	add.w	sl, r4, #25
 80037de:	68e3      	ldr	r3, [r4, #12]
 80037e0:	6832      	ldr	r2, [r6, #0]
 80037e2:	1a9b      	subs	r3, r3, r2
 80037e4:	42ab      	cmp	r3, r5
 80037e6:	dc26      	bgt.n	8003836 <_printf_common+0x96>
 80037e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037ec:	6822      	ldr	r2, [r4, #0]
 80037ee:	3b00      	subs	r3, #0
 80037f0:	bf18      	it	ne
 80037f2:	2301      	movne	r3, #1
 80037f4:	0692      	lsls	r2, r2, #26
 80037f6:	d42b      	bmi.n	8003850 <_printf_common+0xb0>
 80037f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037fc:	4641      	mov	r1, r8
 80037fe:	4638      	mov	r0, r7
 8003800:	47c8      	blx	r9
 8003802:	3001      	adds	r0, #1
 8003804:	d01e      	beq.n	8003844 <_printf_common+0xa4>
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	6922      	ldr	r2, [r4, #16]
 800380a:	f003 0306 	and.w	r3, r3, #6
 800380e:	2b04      	cmp	r3, #4
 8003810:	bf02      	ittt	eq
 8003812:	68e5      	ldreq	r5, [r4, #12]
 8003814:	6833      	ldreq	r3, [r6, #0]
 8003816:	1aed      	subeq	r5, r5, r3
 8003818:	68a3      	ldr	r3, [r4, #8]
 800381a:	bf0c      	ite	eq
 800381c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003820:	2500      	movne	r5, #0
 8003822:	4293      	cmp	r3, r2
 8003824:	bfc4      	itt	gt
 8003826:	1a9b      	subgt	r3, r3, r2
 8003828:	18ed      	addgt	r5, r5, r3
 800382a:	2600      	movs	r6, #0
 800382c:	341a      	adds	r4, #26
 800382e:	42b5      	cmp	r5, r6
 8003830:	d11a      	bne.n	8003868 <_printf_common+0xc8>
 8003832:	2000      	movs	r0, #0
 8003834:	e008      	b.n	8003848 <_printf_common+0xa8>
 8003836:	2301      	movs	r3, #1
 8003838:	4652      	mov	r2, sl
 800383a:	4641      	mov	r1, r8
 800383c:	4638      	mov	r0, r7
 800383e:	47c8      	blx	r9
 8003840:	3001      	adds	r0, #1
 8003842:	d103      	bne.n	800384c <_printf_common+0xac>
 8003844:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800384c:	3501      	adds	r5, #1
 800384e:	e7c6      	b.n	80037de <_printf_common+0x3e>
 8003850:	18e1      	adds	r1, r4, r3
 8003852:	1c5a      	adds	r2, r3, #1
 8003854:	2030      	movs	r0, #48	@ 0x30
 8003856:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800385a:	4422      	add	r2, r4
 800385c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003860:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003864:	3302      	adds	r3, #2
 8003866:	e7c7      	b.n	80037f8 <_printf_common+0x58>
 8003868:	2301      	movs	r3, #1
 800386a:	4622      	mov	r2, r4
 800386c:	4641      	mov	r1, r8
 800386e:	4638      	mov	r0, r7
 8003870:	47c8      	blx	r9
 8003872:	3001      	adds	r0, #1
 8003874:	d0e6      	beq.n	8003844 <_printf_common+0xa4>
 8003876:	3601      	adds	r6, #1
 8003878:	e7d9      	b.n	800382e <_printf_common+0x8e>
	...

0800387c <_printf_i>:
 800387c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003880:	7e0f      	ldrb	r7, [r1, #24]
 8003882:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003884:	2f78      	cmp	r7, #120	@ 0x78
 8003886:	4691      	mov	r9, r2
 8003888:	4680      	mov	r8, r0
 800388a:	460c      	mov	r4, r1
 800388c:	469a      	mov	sl, r3
 800388e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003892:	d807      	bhi.n	80038a4 <_printf_i+0x28>
 8003894:	2f62      	cmp	r7, #98	@ 0x62
 8003896:	d80a      	bhi.n	80038ae <_printf_i+0x32>
 8003898:	2f00      	cmp	r7, #0
 800389a:	f000 80d1 	beq.w	8003a40 <_printf_i+0x1c4>
 800389e:	2f58      	cmp	r7, #88	@ 0x58
 80038a0:	f000 80b8 	beq.w	8003a14 <_printf_i+0x198>
 80038a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038ac:	e03a      	b.n	8003924 <_printf_i+0xa8>
 80038ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038b2:	2b15      	cmp	r3, #21
 80038b4:	d8f6      	bhi.n	80038a4 <_printf_i+0x28>
 80038b6:	a101      	add	r1, pc, #4	@ (adr r1, 80038bc <_printf_i+0x40>)
 80038b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038bc:	08003915 	.word	0x08003915
 80038c0:	08003929 	.word	0x08003929
 80038c4:	080038a5 	.word	0x080038a5
 80038c8:	080038a5 	.word	0x080038a5
 80038cc:	080038a5 	.word	0x080038a5
 80038d0:	080038a5 	.word	0x080038a5
 80038d4:	08003929 	.word	0x08003929
 80038d8:	080038a5 	.word	0x080038a5
 80038dc:	080038a5 	.word	0x080038a5
 80038e0:	080038a5 	.word	0x080038a5
 80038e4:	080038a5 	.word	0x080038a5
 80038e8:	08003a27 	.word	0x08003a27
 80038ec:	08003953 	.word	0x08003953
 80038f0:	080039e1 	.word	0x080039e1
 80038f4:	080038a5 	.word	0x080038a5
 80038f8:	080038a5 	.word	0x080038a5
 80038fc:	08003a49 	.word	0x08003a49
 8003900:	080038a5 	.word	0x080038a5
 8003904:	08003953 	.word	0x08003953
 8003908:	080038a5 	.word	0x080038a5
 800390c:	080038a5 	.word	0x080038a5
 8003910:	080039e9 	.word	0x080039e9
 8003914:	6833      	ldr	r3, [r6, #0]
 8003916:	1d1a      	adds	r2, r3, #4
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6032      	str	r2, [r6, #0]
 800391c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003920:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003924:	2301      	movs	r3, #1
 8003926:	e09c      	b.n	8003a62 <_printf_i+0x1e6>
 8003928:	6833      	ldr	r3, [r6, #0]
 800392a:	6820      	ldr	r0, [r4, #0]
 800392c:	1d19      	adds	r1, r3, #4
 800392e:	6031      	str	r1, [r6, #0]
 8003930:	0606      	lsls	r6, r0, #24
 8003932:	d501      	bpl.n	8003938 <_printf_i+0xbc>
 8003934:	681d      	ldr	r5, [r3, #0]
 8003936:	e003      	b.n	8003940 <_printf_i+0xc4>
 8003938:	0645      	lsls	r5, r0, #25
 800393a:	d5fb      	bpl.n	8003934 <_printf_i+0xb8>
 800393c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003940:	2d00      	cmp	r5, #0
 8003942:	da03      	bge.n	800394c <_printf_i+0xd0>
 8003944:	232d      	movs	r3, #45	@ 0x2d
 8003946:	426d      	negs	r5, r5
 8003948:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800394c:	4858      	ldr	r0, [pc, #352]	@ (8003ab0 <_printf_i+0x234>)
 800394e:	230a      	movs	r3, #10
 8003950:	e011      	b.n	8003976 <_printf_i+0xfa>
 8003952:	6821      	ldr	r1, [r4, #0]
 8003954:	6833      	ldr	r3, [r6, #0]
 8003956:	0608      	lsls	r0, r1, #24
 8003958:	f853 5b04 	ldr.w	r5, [r3], #4
 800395c:	d402      	bmi.n	8003964 <_printf_i+0xe8>
 800395e:	0649      	lsls	r1, r1, #25
 8003960:	bf48      	it	mi
 8003962:	b2ad      	uxthmi	r5, r5
 8003964:	2f6f      	cmp	r7, #111	@ 0x6f
 8003966:	4852      	ldr	r0, [pc, #328]	@ (8003ab0 <_printf_i+0x234>)
 8003968:	6033      	str	r3, [r6, #0]
 800396a:	bf14      	ite	ne
 800396c:	230a      	movne	r3, #10
 800396e:	2308      	moveq	r3, #8
 8003970:	2100      	movs	r1, #0
 8003972:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003976:	6866      	ldr	r6, [r4, #4]
 8003978:	60a6      	str	r6, [r4, #8]
 800397a:	2e00      	cmp	r6, #0
 800397c:	db05      	blt.n	800398a <_printf_i+0x10e>
 800397e:	6821      	ldr	r1, [r4, #0]
 8003980:	432e      	orrs	r6, r5
 8003982:	f021 0104 	bic.w	r1, r1, #4
 8003986:	6021      	str	r1, [r4, #0]
 8003988:	d04b      	beq.n	8003a22 <_printf_i+0x1a6>
 800398a:	4616      	mov	r6, r2
 800398c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003990:	fb03 5711 	mls	r7, r3, r1, r5
 8003994:	5dc7      	ldrb	r7, [r0, r7]
 8003996:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800399a:	462f      	mov	r7, r5
 800399c:	42bb      	cmp	r3, r7
 800399e:	460d      	mov	r5, r1
 80039a0:	d9f4      	bls.n	800398c <_printf_i+0x110>
 80039a2:	2b08      	cmp	r3, #8
 80039a4:	d10b      	bne.n	80039be <_printf_i+0x142>
 80039a6:	6823      	ldr	r3, [r4, #0]
 80039a8:	07df      	lsls	r7, r3, #31
 80039aa:	d508      	bpl.n	80039be <_printf_i+0x142>
 80039ac:	6923      	ldr	r3, [r4, #16]
 80039ae:	6861      	ldr	r1, [r4, #4]
 80039b0:	4299      	cmp	r1, r3
 80039b2:	bfde      	ittt	le
 80039b4:	2330      	movle	r3, #48	@ 0x30
 80039b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039ba:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80039be:	1b92      	subs	r2, r2, r6
 80039c0:	6122      	str	r2, [r4, #16]
 80039c2:	f8cd a000 	str.w	sl, [sp]
 80039c6:	464b      	mov	r3, r9
 80039c8:	aa03      	add	r2, sp, #12
 80039ca:	4621      	mov	r1, r4
 80039cc:	4640      	mov	r0, r8
 80039ce:	f7ff fee7 	bl	80037a0 <_printf_common>
 80039d2:	3001      	adds	r0, #1
 80039d4:	d14a      	bne.n	8003a6c <_printf_i+0x1f0>
 80039d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039da:	b004      	add	sp, #16
 80039dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039e0:	6823      	ldr	r3, [r4, #0]
 80039e2:	f043 0320 	orr.w	r3, r3, #32
 80039e6:	6023      	str	r3, [r4, #0]
 80039e8:	4832      	ldr	r0, [pc, #200]	@ (8003ab4 <_printf_i+0x238>)
 80039ea:	2778      	movs	r7, #120	@ 0x78
 80039ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	6831      	ldr	r1, [r6, #0]
 80039f4:	061f      	lsls	r7, r3, #24
 80039f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80039fa:	d402      	bmi.n	8003a02 <_printf_i+0x186>
 80039fc:	065f      	lsls	r7, r3, #25
 80039fe:	bf48      	it	mi
 8003a00:	b2ad      	uxthmi	r5, r5
 8003a02:	6031      	str	r1, [r6, #0]
 8003a04:	07d9      	lsls	r1, r3, #31
 8003a06:	bf44      	itt	mi
 8003a08:	f043 0320 	orrmi.w	r3, r3, #32
 8003a0c:	6023      	strmi	r3, [r4, #0]
 8003a0e:	b11d      	cbz	r5, 8003a18 <_printf_i+0x19c>
 8003a10:	2310      	movs	r3, #16
 8003a12:	e7ad      	b.n	8003970 <_printf_i+0xf4>
 8003a14:	4826      	ldr	r0, [pc, #152]	@ (8003ab0 <_printf_i+0x234>)
 8003a16:	e7e9      	b.n	80039ec <_printf_i+0x170>
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	f023 0320 	bic.w	r3, r3, #32
 8003a1e:	6023      	str	r3, [r4, #0]
 8003a20:	e7f6      	b.n	8003a10 <_printf_i+0x194>
 8003a22:	4616      	mov	r6, r2
 8003a24:	e7bd      	b.n	80039a2 <_printf_i+0x126>
 8003a26:	6833      	ldr	r3, [r6, #0]
 8003a28:	6825      	ldr	r5, [r4, #0]
 8003a2a:	6961      	ldr	r1, [r4, #20]
 8003a2c:	1d18      	adds	r0, r3, #4
 8003a2e:	6030      	str	r0, [r6, #0]
 8003a30:	062e      	lsls	r6, r5, #24
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	d501      	bpl.n	8003a3a <_printf_i+0x1be>
 8003a36:	6019      	str	r1, [r3, #0]
 8003a38:	e002      	b.n	8003a40 <_printf_i+0x1c4>
 8003a3a:	0668      	lsls	r0, r5, #25
 8003a3c:	d5fb      	bpl.n	8003a36 <_printf_i+0x1ba>
 8003a3e:	8019      	strh	r1, [r3, #0]
 8003a40:	2300      	movs	r3, #0
 8003a42:	6123      	str	r3, [r4, #16]
 8003a44:	4616      	mov	r6, r2
 8003a46:	e7bc      	b.n	80039c2 <_printf_i+0x146>
 8003a48:	6833      	ldr	r3, [r6, #0]
 8003a4a:	1d1a      	adds	r2, r3, #4
 8003a4c:	6032      	str	r2, [r6, #0]
 8003a4e:	681e      	ldr	r6, [r3, #0]
 8003a50:	6862      	ldr	r2, [r4, #4]
 8003a52:	2100      	movs	r1, #0
 8003a54:	4630      	mov	r0, r6
 8003a56:	f7fc fbbb 	bl	80001d0 <memchr>
 8003a5a:	b108      	cbz	r0, 8003a60 <_printf_i+0x1e4>
 8003a5c:	1b80      	subs	r0, r0, r6
 8003a5e:	6060      	str	r0, [r4, #4]
 8003a60:	6863      	ldr	r3, [r4, #4]
 8003a62:	6123      	str	r3, [r4, #16]
 8003a64:	2300      	movs	r3, #0
 8003a66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a6a:	e7aa      	b.n	80039c2 <_printf_i+0x146>
 8003a6c:	6923      	ldr	r3, [r4, #16]
 8003a6e:	4632      	mov	r2, r6
 8003a70:	4649      	mov	r1, r9
 8003a72:	4640      	mov	r0, r8
 8003a74:	47d0      	blx	sl
 8003a76:	3001      	adds	r0, #1
 8003a78:	d0ad      	beq.n	80039d6 <_printf_i+0x15a>
 8003a7a:	6823      	ldr	r3, [r4, #0]
 8003a7c:	079b      	lsls	r3, r3, #30
 8003a7e:	d413      	bmi.n	8003aa8 <_printf_i+0x22c>
 8003a80:	68e0      	ldr	r0, [r4, #12]
 8003a82:	9b03      	ldr	r3, [sp, #12]
 8003a84:	4298      	cmp	r0, r3
 8003a86:	bfb8      	it	lt
 8003a88:	4618      	movlt	r0, r3
 8003a8a:	e7a6      	b.n	80039da <_printf_i+0x15e>
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	4632      	mov	r2, r6
 8003a90:	4649      	mov	r1, r9
 8003a92:	4640      	mov	r0, r8
 8003a94:	47d0      	blx	sl
 8003a96:	3001      	adds	r0, #1
 8003a98:	d09d      	beq.n	80039d6 <_printf_i+0x15a>
 8003a9a:	3501      	adds	r5, #1
 8003a9c:	68e3      	ldr	r3, [r4, #12]
 8003a9e:	9903      	ldr	r1, [sp, #12]
 8003aa0:	1a5b      	subs	r3, r3, r1
 8003aa2:	42ab      	cmp	r3, r5
 8003aa4:	dcf2      	bgt.n	8003a8c <_printf_i+0x210>
 8003aa6:	e7eb      	b.n	8003a80 <_printf_i+0x204>
 8003aa8:	2500      	movs	r5, #0
 8003aaa:	f104 0619 	add.w	r6, r4, #25
 8003aae:	e7f5      	b.n	8003a9c <_printf_i+0x220>
 8003ab0:	08003fc9 	.word	0x08003fc9
 8003ab4:	08003fda 	.word	0x08003fda

08003ab8 <__sflush_r>:
 8003ab8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ac0:	0716      	lsls	r6, r2, #28
 8003ac2:	4605      	mov	r5, r0
 8003ac4:	460c      	mov	r4, r1
 8003ac6:	d454      	bmi.n	8003b72 <__sflush_r+0xba>
 8003ac8:	684b      	ldr	r3, [r1, #4]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	dc02      	bgt.n	8003ad4 <__sflush_r+0x1c>
 8003ace:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	dd48      	ble.n	8003b66 <__sflush_r+0xae>
 8003ad4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ad6:	2e00      	cmp	r6, #0
 8003ad8:	d045      	beq.n	8003b66 <__sflush_r+0xae>
 8003ada:	2300      	movs	r3, #0
 8003adc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003ae0:	682f      	ldr	r7, [r5, #0]
 8003ae2:	6a21      	ldr	r1, [r4, #32]
 8003ae4:	602b      	str	r3, [r5, #0]
 8003ae6:	d030      	beq.n	8003b4a <__sflush_r+0x92>
 8003ae8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003aea:	89a3      	ldrh	r3, [r4, #12]
 8003aec:	0759      	lsls	r1, r3, #29
 8003aee:	d505      	bpl.n	8003afc <__sflush_r+0x44>
 8003af0:	6863      	ldr	r3, [r4, #4]
 8003af2:	1ad2      	subs	r2, r2, r3
 8003af4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003af6:	b10b      	cbz	r3, 8003afc <__sflush_r+0x44>
 8003af8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003afa:	1ad2      	subs	r2, r2, r3
 8003afc:	2300      	movs	r3, #0
 8003afe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b00:	6a21      	ldr	r1, [r4, #32]
 8003b02:	4628      	mov	r0, r5
 8003b04:	47b0      	blx	r6
 8003b06:	1c43      	adds	r3, r0, #1
 8003b08:	89a3      	ldrh	r3, [r4, #12]
 8003b0a:	d106      	bne.n	8003b1a <__sflush_r+0x62>
 8003b0c:	6829      	ldr	r1, [r5, #0]
 8003b0e:	291d      	cmp	r1, #29
 8003b10:	d82b      	bhi.n	8003b6a <__sflush_r+0xb2>
 8003b12:	4a2a      	ldr	r2, [pc, #168]	@ (8003bbc <__sflush_r+0x104>)
 8003b14:	40ca      	lsrs	r2, r1
 8003b16:	07d6      	lsls	r6, r2, #31
 8003b18:	d527      	bpl.n	8003b6a <__sflush_r+0xb2>
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	6062      	str	r2, [r4, #4]
 8003b1e:	04d9      	lsls	r1, r3, #19
 8003b20:	6922      	ldr	r2, [r4, #16]
 8003b22:	6022      	str	r2, [r4, #0]
 8003b24:	d504      	bpl.n	8003b30 <__sflush_r+0x78>
 8003b26:	1c42      	adds	r2, r0, #1
 8003b28:	d101      	bne.n	8003b2e <__sflush_r+0x76>
 8003b2a:	682b      	ldr	r3, [r5, #0]
 8003b2c:	b903      	cbnz	r3, 8003b30 <__sflush_r+0x78>
 8003b2e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003b30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b32:	602f      	str	r7, [r5, #0]
 8003b34:	b1b9      	cbz	r1, 8003b66 <__sflush_r+0xae>
 8003b36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003b3a:	4299      	cmp	r1, r3
 8003b3c:	d002      	beq.n	8003b44 <__sflush_r+0x8c>
 8003b3e:	4628      	mov	r0, r5
 8003b40:	f7ff fca2 	bl	8003488 <_free_r>
 8003b44:	2300      	movs	r3, #0
 8003b46:	6363      	str	r3, [r4, #52]	@ 0x34
 8003b48:	e00d      	b.n	8003b66 <__sflush_r+0xae>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	4628      	mov	r0, r5
 8003b4e:	47b0      	blx	r6
 8003b50:	4602      	mov	r2, r0
 8003b52:	1c50      	adds	r0, r2, #1
 8003b54:	d1c9      	bne.n	8003aea <__sflush_r+0x32>
 8003b56:	682b      	ldr	r3, [r5, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d0c6      	beq.n	8003aea <__sflush_r+0x32>
 8003b5c:	2b1d      	cmp	r3, #29
 8003b5e:	d001      	beq.n	8003b64 <__sflush_r+0xac>
 8003b60:	2b16      	cmp	r3, #22
 8003b62:	d11e      	bne.n	8003ba2 <__sflush_r+0xea>
 8003b64:	602f      	str	r7, [r5, #0]
 8003b66:	2000      	movs	r0, #0
 8003b68:	e022      	b.n	8003bb0 <__sflush_r+0xf8>
 8003b6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b6e:	b21b      	sxth	r3, r3
 8003b70:	e01b      	b.n	8003baa <__sflush_r+0xf2>
 8003b72:	690f      	ldr	r7, [r1, #16]
 8003b74:	2f00      	cmp	r7, #0
 8003b76:	d0f6      	beq.n	8003b66 <__sflush_r+0xae>
 8003b78:	0793      	lsls	r3, r2, #30
 8003b7a:	680e      	ldr	r6, [r1, #0]
 8003b7c:	bf08      	it	eq
 8003b7e:	694b      	ldreq	r3, [r1, #20]
 8003b80:	600f      	str	r7, [r1, #0]
 8003b82:	bf18      	it	ne
 8003b84:	2300      	movne	r3, #0
 8003b86:	eba6 0807 	sub.w	r8, r6, r7
 8003b8a:	608b      	str	r3, [r1, #8]
 8003b8c:	f1b8 0f00 	cmp.w	r8, #0
 8003b90:	dde9      	ble.n	8003b66 <__sflush_r+0xae>
 8003b92:	6a21      	ldr	r1, [r4, #32]
 8003b94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003b96:	4643      	mov	r3, r8
 8003b98:	463a      	mov	r2, r7
 8003b9a:	4628      	mov	r0, r5
 8003b9c:	47b0      	blx	r6
 8003b9e:	2800      	cmp	r0, #0
 8003ba0:	dc08      	bgt.n	8003bb4 <__sflush_r+0xfc>
 8003ba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003baa:	81a3      	strh	r3, [r4, #12]
 8003bac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bb4:	4407      	add	r7, r0
 8003bb6:	eba8 0800 	sub.w	r8, r8, r0
 8003bba:	e7e7      	b.n	8003b8c <__sflush_r+0xd4>
 8003bbc:	20400001 	.word	0x20400001

08003bc0 <_fflush_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	690b      	ldr	r3, [r1, #16]
 8003bc4:	4605      	mov	r5, r0
 8003bc6:	460c      	mov	r4, r1
 8003bc8:	b913      	cbnz	r3, 8003bd0 <_fflush_r+0x10>
 8003bca:	2500      	movs	r5, #0
 8003bcc:	4628      	mov	r0, r5
 8003bce:	bd38      	pop	{r3, r4, r5, pc}
 8003bd0:	b118      	cbz	r0, 8003bda <_fflush_r+0x1a>
 8003bd2:	6a03      	ldr	r3, [r0, #32]
 8003bd4:	b90b      	cbnz	r3, 8003bda <_fflush_r+0x1a>
 8003bd6:	f7ff fb5d 	bl	8003294 <__sinit>
 8003bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f3      	beq.n	8003bca <_fflush_r+0xa>
 8003be2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003be4:	07d0      	lsls	r0, r2, #31
 8003be6:	d404      	bmi.n	8003bf2 <_fflush_r+0x32>
 8003be8:	0599      	lsls	r1, r3, #22
 8003bea:	d402      	bmi.n	8003bf2 <_fflush_r+0x32>
 8003bec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bee:	f7ff fc3a 	bl	8003466 <__retarget_lock_acquire_recursive>
 8003bf2:	4628      	mov	r0, r5
 8003bf4:	4621      	mov	r1, r4
 8003bf6:	f7ff ff5f 	bl	8003ab8 <__sflush_r>
 8003bfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bfc:	07da      	lsls	r2, r3, #31
 8003bfe:	4605      	mov	r5, r0
 8003c00:	d4e4      	bmi.n	8003bcc <_fflush_r+0xc>
 8003c02:	89a3      	ldrh	r3, [r4, #12]
 8003c04:	059b      	lsls	r3, r3, #22
 8003c06:	d4e1      	bmi.n	8003bcc <_fflush_r+0xc>
 8003c08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c0a:	f7ff fc2d 	bl	8003468 <__retarget_lock_release_recursive>
 8003c0e:	e7dd      	b.n	8003bcc <_fflush_r+0xc>

08003c10 <__sread>:
 8003c10:	b510      	push	{r4, lr}
 8003c12:	460c      	mov	r4, r1
 8003c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c18:	f000 f956 	bl	8003ec8 <_read_r>
 8003c1c:	2800      	cmp	r0, #0
 8003c1e:	bfab      	itete	ge
 8003c20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c22:	89a3      	ldrhlt	r3, [r4, #12]
 8003c24:	181b      	addge	r3, r3, r0
 8003c26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c2a:	bfac      	ite	ge
 8003c2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c2e:	81a3      	strhlt	r3, [r4, #12]
 8003c30:	bd10      	pop	{r4, pc}

08003c32 <__swrite>:
 8003c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c36:	461f      	mov	r7, r3
 8003c38:	898b      	ldrh	r3, [r1, #12]
 8003c3a:	05db      	lsls	r3, r3, #23
 8003c3c:	4605      	mov	r5, r0
 8003c3e:	460c      	mov	r4, r1
 8003c40:	4616      	mov	r6, r2
 8003c42:	d505      	bpl.n	8003c50 <__swrite+0x1e>
 8003c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c48:	2302      	movs	r3, #2
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f000 f92a 	bl	8003ea4 <_lseek_r>
 8003c50:	89a3      	ldrh	r3, [r4, #12]
 8003c52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c5a:	81a3      	strh	r3, [r4, #12]
 8003c5c:	4632      	mov	r2, r6
 8003c5e:	463b      	mov	r3, r7
 8003c60:	4628      	mov	r0, r5
 8003c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c66:	f000 b941 	b.w	8003eec <_write_r>

08003c6a <__sseek>:
 8003c6a:	b510      	push	{r4, lr}
 8003c6c:	460c      	mov	r4, r1
 8003c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c72:	f000 f917 	bl	8003ea4 <_lseek_r>
 8003c76:	1c43      	adds	r3, r0, #1
 8003c78:	89a3      	ldrh	r3, [r4, #12]
 8003c7a:	bf15      	itete	ne
 8003c7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c86:	81a3      	strheq	r3, [r4, #12]
 8003c88:	bf18      	it	ne
 8003c8a:	81a3      	strhne	r3, [r4, #12]
 8003c8c:	bd10      	pop	{r4, pc}

08003c8e <__sclose>:
 8003c8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c92:	f000 b93d 	b.w	8003f10 <_close_r>

08003c96 <__swbuf_r>:
 8003c96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c98:	460e      	mov	r6, r1
 8003c9a:	4614      	mov	r4, r2
 8003c9c:	4605      	mov	r5, r0
 8003c9e:	b118      	cbz	r0, 8003ca8 <__swbuf_r+0x12>
 8003ca0:	6a03      	ldr	r3, [r0, #32]
 8003ca2:	b90b      	cbnz	r3, 8003ca8 <__swbuf_r+0x12>
 8003ca4:	f7ff faf6 	bl	8003294 <__sinit>
 8003ca8:	69a3      	ldr	r3, [r4, #24]
 8003caa:	60a3      	str	r3, [r4, #8]
 8003cac:	89a3      	ldrh	r3, [r4, #12]
 8003cae:	071a      	lsls	r2, r3, #28
 8003cb0:	d501      	bpl.n	8003cb6 <__swbuf_r+0x20>
 8003cb2:	6923      	ldr	r3, [r4, #16]
 8003cb4:	b943      	cbnz	r3, 8003cc8 <__swbuf_r+0x32>
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	4628      	mov	r0, r5
 8003cba:	f000 f82b 	bl	8003d14 <__swsetup_r>
 8003cbe:	b118      	cbz	r0, 8003cc8 <__swbuf_r+0x32>
 8003cc0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003cc4:	4638      	mov	r0, r7
 8003cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cc8:	6823      	ldr	r3, [r4, #0]
 8003cca:	6922      	ldr	r2, [r4, #16]
 8003ccc:	1a98      	subs	r0, r3, r2
 8003cce:	6963      	ldr	r3, [r4, #20]
 8003cd0:	b2f6      	uxtb	r6, r6
 8003cd2:	4283      	cmp	r3, r0
 8003cd4:	4637      	mov	r7, r6
 8003cd6:	dc05      	bgt.n	8003ce4 <__swbuf_r+0x4e>
 8003cd8:	4621      	mov	r1, r4
 8003cda:	4628      	mov	r0, r5
 8003cdc:	f7ff ff70 	bl	8003bc0 <_fflush_r>
 8003ce0:	2800      	cmp	r0, #0
 8003ce2:	d1ed      	bne.n	8003cc0 <__swbuf_r+0x2a>
 8003ce4:	68a3      	ldr	r3, [r4, #8]
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	60a3      	str	r3, [r4, #8]
 8003cea:	6823      	ldr	r3, [r4, #0]
 8003cec:	1c5a      	adds	r2, r3, #1
 8003cee:	6022      	str	r2, [r4, #0]
 8003cf0:	701e      	strb	r6, [r3, #0]
 8003cf2:	6962      	ldr	r2, [r4, #20]
 8003cf4:	1c43      	adds	r3, r0, #1
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d004      	beq.n	8003d04 <__swbuf_r+0x6e>
 8003cfa:	89a3      	ldrh	r3, [r4, #12]
 8003cfc:	07db      	lsls	r3, r3, #31
 8003cfe:	d5e1      	bpl.n	8003cc4 <__swbuf_r+0x2e>
 8003d00:	2e0a      	cmp	r6, #10
 8003d02:	d1df      	bne.n	8003cc4 <__swbuf_r+0x2e>
 8003d04:	4621      	mov	r1, r4
 8003d06:	4628      	mov	r0, r5
 8003d08:	f7ff ff5a 	bl	8003bc0 <_fflush_r>
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	d0d9      	beq.n	8003cc4 <__swbuf_r+0x2e>
 8003d10:	e7d6      	b.n	8003cc0 <__swbuf_r+0x2a>
	...

08003d14 <__swsetup_r>:
 8003d14:	b538      	push	{r3, r4, r5, lr}
 8003d16:	4b29      	ldr	r3, [pc, #164]	@ (8003dbc <__swsetup_r+0xa8>)
 8003d18:	4605      	mov	r5, r0
 8003d1a:	6818      	ldr	r0, [r3, #0]
 8003d1c:	460c      	mov	r4, r1
 8003d1e:	b118      	cbz	r0, 8003d28 <__swsetup_r+0x14>
 8003d20:	6a03      	ldr	r3, [r0, #32]
 8003d22:	b90b      	cbnz	r3, 8003d28 <__swsetup_r+0x14>
 8003d24:	f7ff fab6 	bl	8003294 <__sinit>
 8003d28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d2c:	0719      	lsls	r1, r3, #28
 8003d2e:	d422      	bmi.n	8003d76 <__swsetup_r+0x62>
 8003d30:	06da      	lsls	r2, r3, #27
 8003d32:	d407      	bmi.n	8003d44 <__swsetup_r+0x30>
 8003d34:	2209      	movs	r2, #9
 8003d36:	602a      	str	r2, [r5, #0]
 8003d38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d3c:	81a3      	strh	r3, [r4, #12]
 8003d3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d42:	e033      	b.n	8003dac <__swsetup_r+0x98>
 8003d44:	0758      	lsls	r0, r3, #29
 8003d46:	d512      	bpl.n	8003d6e <__swsetup_r+0x5a>
 8003d48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d4a:	b141      	cbz	r1, 8003d5e <__swsetup_r+0x4a>
 8003d4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d50:	4299      	cmp	r1, r3
 8003d52:	d002      	beq.n	8003d5a <__swsetup_r+0x46>
 8003d54:	4628      	mov	r0, r5
 8003d56:	f7ff fb97 	bl	8003488 <_free_r>
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d5e:	89a3      	ldrh	r3, [r4, #12]
 8003d60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d64:	81a3      	strh	r3, [r4, #12]
 8003d66:	2300      	movs	r3, #0
 8003d68:	6063      	str	r3, [r4, #4]
 8003d6a:	6923      	ldr	r3, [r4, #16]
 8003d6c:	6023      	str	r3, [r4, #0]
 8003d6e:	89a3      	ldrh	r3, [r4, #12]
 8003d70:	f043 0308 	orr.w	r3, r3, #8
 8003d74:	81a3      	strh	r3, [r4, #12]
 8003d76:	6923      	ldr	r3, [r4, #16]
 8003d78:	b94b      	cbnz	r3, 8003d8e <__swsetup_r+0x7a>
 8003d7a:	89a3      	ldrh	r3, [r4, #12]
 8003d7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d84:	d003      	beq.n	8003d8e <__swsetup_r+0x7a>
 8003d86:	4621      	mov	r1, r4
 8003d88:	4628      	mov	r0, r5
 8003d8a:	f000 f83f 	bl	8003e0c <__smakebuf_r>
 8003d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d92:	f013 0201 	ands.w	r2, r3, #1
 8003d96:	d00a      	beq.n	8003dae <__swsetup_r+0x9a>
 8003d98:	2200      	movs	r2, #0
 8003d9a:	60a2      	str	r2, [r4, #8]
 8003d9c:	6962      	ldr	r2, [r4, #20]
 8003d9e:	4252      	negs	r2, r2
 8003da0:	61a2      	str	r2, [r4, #24]
 8003da2:	6922      	ldr	r2, [r4, #16]
 8003da4:	b942      	cbnz	r2, 8003db8 <__swsetup_r+0xa4>
 8003da6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003daa:	d1c5      	bne.n	8003d38 <__swsetup_r+0x24>
 8003dac:	bd38      	pop	{r3, r4, r5, pc}
 8003dae:	0799      	lsls	r1, r3, #30
 8003db0:	bf58      	it	pl
 8003db2:	6962      	ldrpl	r2, [r4, #20]
 8003db4:	60a2      	str	r2, [r4, #8]
 8003db6:	e7f4      	b.n	8003da2 <__swsetup_r+0x8e>
 8003db8:	2000      	movs	r0, #0
 8003dba:	e7f7      	b.n	8003dac <__swsetup_r+0x98>
 8003dbc:	20000018 	.word	0x20000018

08003dc0 <__swhatbuf_r>:
 8003dc0:	b570      	push	{r4, r5, r6, lr}
 8003dc2:	460c      	mov	r4, r1
 8003dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dc8:	2900      	cmp	r1, #0
 8003dca:	b096      	sub	sp, #88	@ 0x58
 8003dcc:	4615      	mov	r5, r2
 8003dce:	461e      	mov	r6, r3
 8003dd0:	da0d      	bge.n	8003dee <__swhatbuf_r+0x2e>
 8003dd2:	89a3      	ldrh	r3, [r4, #12]
 8003dd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003dd8:	f04f 0100 	mov.w	r1, #0
 8003ddc:	bf14      	ite	ne
 8003dde:	2340      	movne	r3, #64	@ 0x40
 8003de0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003de4:	2000      	movs	r0, #0
 8003de6:	6031      	str	r1, [r6, #0]
 8003de8:	602b      	str	r3, [r5, #0]
 8003dea:	b016      	add	sp, #88	@ 0x58
 8003dec:	bd70      	pop	{r4, r5, r6, pc}
 8003dee:	466a      	mov	r2, sp
 8003df0:	f000 f89e 	bl	8003f30 <_fstat_r>
 8003df4:	2800      	cmp	r0, #0
 8003df6:	dbec      	blt.n	8003dd2 <__swhatbuf_r+0x12>
 8003df8:	9901      	ldr	r1, [sp, #4]
 8003dfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003dfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e02:	4259      	negs	r1, r3
 8003e04:	4159      	adcs	r1, r3
 8003e06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e0a:	e7eb      	b.n	8003de4 <__swhatbuf_r+0x24>

08003e0c <__smakebuf_r>:
 8003e0c:	898b      	ldrh	r3, [r1, #12]
 8003e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e10:	079d      	lsls	r5, r3, #30
 8003e12:	4606      	mov	r6, r0
 8003e14:	460c      	mov	r4, r1
 8003e16:	d507      	bpl.n	8003e28 <__smakebuf_r+0x1c>
 8003e18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003e1c:	6023      	str	r3, [r4, #0]
 8003e1e:	6123      	str	r3, [r4, #16]
 8003e20:	2301      	movs	r3, #1
 8003e22:	6163      	str	r3, [r4, #20]
 8003e24:	b003      	add	sp, #12
 8003e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e28:	ab01      	add	r3, sp, #4
 8003e2a:	466a      	mov	r2, sp
 8003e2c:	f7ff ffc8 	bl	8003dc0 <__swhatbuf_r>
 8003e30:	9f00      	ldr	r7, [sp, #0]
 8003e32:	4605      	mov	r5, r0
 8003e34:	4639      	mov	r1, r7
 8003e36:	4630      	mov	r0, r6
 8003e38:	f7ff f914 	bl	8003064 <_malloc_r>
 8003e3c:	b948      	cbnz	r0, 8003e52 <__smakebuf_r+0x46>
 8003e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e42:	059a      	lsls	r2, r3, #22
 8003e44:	d4ee      	bmi.n	8003e24 <__smakebuf_r+0x18>
 8003e46:	f023 0303 	bic.w	r3, r3, #3
 8003e4a:	f043 0302 	orr.w	r3, r3, #2
 8003e4e:	81a3      	strh	r3, [r4, #12]
 8003e50:	e7e2      	b.n	8003e18 <__smakebuf_r+0xc>
 8003e52:	89a3      	ldrh	r3, [r4, #12]
 8003e54:	6020      	str	r0, [r4, #0]
 8003e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e5a:	81a3      	strh	r3, [r4, #12]
 8003e5c:	9b01      	ldr	r3, [sp, #4]
 8003e5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003e62:	b15b      	cbz	r3, 8003e7c <__smakebuf_r+0x70>
 8003e64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e68:	4630      	mov	r0, r6
 8003e6a:	f000 f80b 	bl	8003e84 <_isatty_r>
 8003e6e:	b128      	cbz	r0, 8003e7c <__smakebuf_r+0x70>
 8003e70:	89a3      	ldrh	r3, [r4, #12]
 8003e72:	f023 0303 	bic.w	r3, r3, #3
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	81a3      	strh	r3, [r4, #12]
 8003e7c:	89a3      	ldrh	r3, [r4, #12]
 8003e7e:	431d      	orrs	r5, r3
 8003e80:	81a5      	strh	r5, [r4, #12]
 8003e82:	e7cf      	b.n	8003e24 <__smakebuf_r+0x18>

08003e84 <_isatty_r>:
 8003e84:	b538      	push	{r3, r4, r5, lr}
 8003e86:	4d06      	ldr	r5, [pc, #24]	@ (8003ea0 <_isatty_r+0x1c>)
 8003e88:	2300      	movs	r3, #0
 8003e8a:	4604      	mov	r4, r0
 8003e8c:	4608      	mov	r0, r1
 8003e8e:	602b      	str	r3, [r5, #0]
 8003e90:	f7fd f86e 	bl	8000f70 <_isatty>
 8003e94:	1c43      	adds	r3, r0, #1
 8003e96:	d102      	bne.n	8003e9e <_isatty_r+0x1a>
 8003e98:	682b      	ldr	r3, [r5, #0]
 8003e9a:	b103      	cbz	r3, 8003e9e <_isatty_r+0x1a>
 8003e9c:	6023      	str	r3, [r4, #0]
 8003e9e:	bd38      	pop	{r3, r4, r5, pc}
 8003ea0:	2000032c 	.word	0x2000032c

08003ea4 <_lseek_r>:
 8003ea4:	b538      	push	{r3, r4, r5, lr}
 8003ea6:	4d07      	ldr	r5, [pc, #28]	@ (8003ec4 <_lseek_r+0x20>)
 8003ea8:	4604      	mov	r4, r0
 8003eaa:	4608      	mov	r0, r1
 8003eac:	4611      	mov	r1, r2
 8003eae:	2200      	movs	r2, #0
 8003eb0:	602a      	str	r2, [r5, #0]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	f7fd f867 	bl	8000f86 <_lseek>
 8003eb8:	1c43      	adds	r3, r0, #1
 8003eba:	d102      	bne.n	8003ec2 <_lseek_r+0x1e>
 8003ebc:	682b      	ldr	r3, [r5, #0]
 8003ebe:	b103      	cbz	r3, 8003ec2 <_lseek_r+0x1e>
 8003ec0:	6023      	str	r3, [r4, #0]
 8003ec2:	bd38      	pop	{r3, r4, r5, pc}
 8003ec4:	2000032c 	.word	0x2000032c

08003ec8 <_read_r>:
 8003ec8:	b538      	push	{r3, r4, r5, lr}
 8003eca:	4d07      	ldr	r5, [pc, #28]	@ (8003ee8 <_read_r+0x20>)
 8003ecc:	4604      	mov	r4, r0
 8003ece:	4608      	mov	r0, r1
 8003ed0:	4611      	mov	r1, r2
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	602a      	str	r2, [r5, #0]
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	f7fd f811 	bl	8000efe <_read>
 8003edc:	1c43      	adds	r3, r0, #1
 8003ede:	d102      	bne.n	8003ee6 <_read_r+0x1e>
 8003ee0:	682b      	ldr	r3, [r5, #0]
 8003ee2:	b103      	cbz	r3, 8003ee6 <_read_r+0x1e>
 8003ee4:	6023      	str	r3, [r4, #0]
 8003ee6:	bd38      	pop	{r3, r4, r5, pc}
 8003ee8:	2000032c 	.word	0x2000032c

08003eec <_write_r>:
 8003eec:	b538      	push	{r3, r4, r5, lr}
 8003eee:	4d07      	ldr	r5, [pc, #28]	@ (8003f0c <_write_r+0x20>)
 8003ef0:	4604      	mov	r4, r0
 8003ef2:	4608      	mov	r0, r1
 8003ef4:	4611      	mov	r1, r2
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	602a      	str	r2, [r5, #0]
 8003efa:	461a      	mov	r2, r3
 8003efc:	f7fc fc7f 	bl	80007fe <_write>
 8003f00:	1c43      	adds	r3, r0, #1
 8003f02:	d102      	bne.n	8003f0a <_write_r+0x1e>
 8003f04:	682b      	ldr	r3, [r5, #0]
 8003f06:	b103      	cbz	r3, 8003f0a <_write_r+0x1e>
 8003f08:	6023      	str	r3, [r4, #0]
 8003f0a:	bd38      	pop	{r3, r4, r5, pc}
 8003f0c:	2000032c 	.word	0x2000032c

08003f10 <_close_r>:
 8003f10:	b538      	push	{r3, r4, r5, lr}
 8003f12:	4d06      	ldr	r5, [pc, #24]	@ (8003f2c <_close_r+0x1c>)
 8003f14:	2300      	movs	r3, #0
 8003f16:	4604      	mov	r4, r0
 8003f18:	4608      	mov	r0, r1
 8003f1a:	602b      	str	r3, [r5, #0]
 8003f1c:	f7fd f80c 	bl	8000f38 <_close>
 8003f20:	1c43      	adds	r3, r0, #1
 8003f22:	d102      	bne.n	8003f2a <_close_r+0x1a>
 8003f24:	682b      	ldr	r3, [r5, #0]
 8003f26:	b103      	cbz	r3, 8003f2a <_close_r+0x1a>
 8003f28:	6023      	str	r3, [r4, #0]
 8003f2a:	bd38      	pop	{r3, r4, r5, pc}
 8003f2c:	2000032c 	.word	0x2000032c

08003f30 <_fstat_r>:
 8003f30:	b538      	push	{r3, r4, r5, lr}
 8003f32:	4d07      	ldr	r5, [pc, #28]	@ (8003f50 <_fstat_r+0x20>)
 8003f34:	2300      	movs	r3, #0
 8003f36:	4604      	mov	r4, r0
 8003f38:	4608      	mov	r0, r1
 8003f3a:	4611      	mov	r1, r2
 8003f3c:	602b      	str	r3, [r5, #0]
 8003f3e:	f7fd f807 	bl	8000f50 <_fstat>
 8003f42:	1c43      	adds	r3, r0, #1
 8003f44:	d102      	bne.n	8003f4c <_fstat_r+0x1c>
 8003f46:	682b      	ldr	r3, [r5, #0]
 8003f48:	b103      	cbz	r3, 8003f4c <_fstat_r+0x1c>
 8003f4a:	6023      	str	r3, [r4, #0]
 8003f4c:	bd38      	pop	{r3, r4, r5, pc}
 8003f4e:	bf00      	nop
 8003f50:	2000032c 	.word	0x2000032c

08003f54 <_init>:
 8003f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f56:	bf00      	nop
 8003f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f5a:	bc08      	pop	{r3}
 8003f5c:	469e      	mov	lr, r3
 8003f5e:	4770      	bx	lr

08003f60 <_fini>:
 8003f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f62:	bf00      	nop
 8003f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f66:	bc08      	pop	{r3}
 8003f68:	469e      	mov	lr, r3
 8003f6a:	4770      	bx	lr
