$date
	Sun Jul 23 21:06:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module registers_tb $end
$scope module u_registers $end
$var wire 8 ! ADDR [7:0] $end
$var wire 1 " AS_ $end
$var wire 1 # CLK $end
$var wire 1 $ DMAC_ $end
$var wire 1 % FIFOEMPTY $end
$var wire 1 & FIFOFULL $end
$var wire 1 ' INTA_I $end
$var wire 32 ( MID [31:0] $end
$var wire 32 ) MOD [31:0] $end
$var wire 1 * RST_ $end
$var wire 1 + RW $end
$var wire 1 , STOPFLUSH $end
$var wire 1 - h_0C $end
$var wire 1 . WTC_RD_ $end
$var wire 32 / WTC [31:0] $end
$var wire 1 0 WDREGREQ $end
$var wire 1 1 ST_DMA $end
$var wire 1 2 SP_DMA $end
$var wire 1 3 REG_DSK_ $end
$var wire 1 4 PRESET $end
$var wire 1 5 ISTR_RD_ $end
$var wire 9 6 ISTR_O [8:0] $end
$var wire 32 7 ISTR [31:0] $end
$var wire 1 8 INT_O_ $end
$var wire 1 9 INTENA $end
$var wire 1 : FLUSH_ $end
$var wire 1 ; DMAENA $end
$var wire 1 < DMADIR $end
$var wire 1 = CONTR_WR $end
$var wire 1 > CONTR_RD_ $end
$var wire 9 ? CNTR_O [8:0] $end
$var wire 32 @ CNTR [31:0] $end
$var wire 1 A CLR_INT $end
$var wire 1 B ACR_WR $end
$var reg 1 C A1 $end
$var reg 1 D FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 B ACR_WR $end
$var wire 8 E ADDR [7:0] $end
$var wire 1 F ADDR_VALID $end
$var wire 1 " AS_ $end
$var wire 1 A CLR_INT $end
$var wire 1 > CONTR_RD_ $end
$var wire 1 = CONTR_WR $end
$var wire 1 $ DMAC_ $end
$var wire 1 : FLUSH_ $end
$var wire 1 5 ISTR_RD_ $end
$var wire 1 + RW $end
$var wire 1 2 SP_DMA $end
$var wire 1 1 ST_DMA $end
$var wire 1 0 WDREGREQ $end
$var wire 1 . WTC_RD_ $end
$var wire 1 G h_04 $end
$var wire 1 H h_08 $end
$var wire 1 - h_0C $end
$var wire 1 I h_10 $end
$var wire 1 J h_14 $end
$var wire 1 K h_18 $end
$var wire 1 L h_1C $end
$var wire 1 M h_3C $end
$var wire 1 < DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 # CLK $end
$var wire 1 = CONTR_WR $end
$var wire 9 N MID [8:0] $end
$var wire 1 * RESET_ $end
$var wire 1 2 SP_DMA $end
$var wire 1 1 ST_DMA $end
$var wire 9 O CNTR_O [8:0] $end
$var reg 1 < DMADIR $end
$var reg 1 ; DMAENA $end
$var reg 1 9 INTENA $end
$var reg 1 4 PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 # CLK $end
$var wire 1 A CLR_INT $end
$var wire 1 % FIFOEMPTY $end
$var wire 1 & FIFOFULL $end
$var wire 1 P INT $end
$var wire 1 ' INTA_I $end
$var wire 1 9 INTENA $end
$var wire 1 8 INT_O_ $end
$var wire 1 5 ISTR_RD_ $end
$var wire 1 * RESET_ $end
$var wire 9 Q ISTR_O [8:0] $end
$var reg 1 R E_INT $end
$var reg 1 S FE $end
$var reg 1 T FF $end
$var reg 1 U INTS $end
$var reg 1 V INT_F $end
$var reg 1 W INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 " AS_ $end
$var wire 1 # CLK $end
$var wire 1 X CYCLE_ACTIVE $end
$var wire 1 $ DMAC_ $end
$var wire 1 0 WDREGREQ $end
$var wire 1 - h_0C $end
$var reg 1 3 REG_DSK_ $end
$var reg 3 Y TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 Y
0X
xW
1V
1U
0T
1S
1R
b111x0001 Q
xP
bx000x0xx0 O
bx N
0M
0L
0K
0J
0I
0H
0G
0F
b1000 E
xD
xC
0B
0A
bz @
bx000x0xx0 ?
1>
0=
x<
x;
1:
x9
x8
bz 7
b111x0001 6
15
x4
03
02
01
00
bz /
1.
0-
0,
1+
1*
bz )
bx (
1'
0&
1%
1$
0#
1"
b1000 !
$end
#200
1#
#400
08
0P
0C
1D
0<
09
04
b0 ?
b0 O
0;
0W
0R
0U
b1 6
b1 Q
0V
0#
0*
#600
1#
#800
0R
0U
b1 6
b1 Q
0V
0#
#1000
1#
#1200
1R
1U
b11100001 6
b11100001 Q
1V
0#
1*
#1400
1#
#1600
0#
0$
#1800
1#
#2000
b0 )
b0 @
0>
1H
1X
1F
0#
0"
#2200
b1 Y
1#
#2400
0#
#2600
b10 Y
1#
#2800
0#
#3000
b11 Y
1#
#3200
0#
#3400
b100 Y
1#
#3600
13
0#
#3800
b101 Y
1#
#4000
0#
#4200
b110 Y
1#
#4400
03
b0 Y
bz )
bz @
1>
0H
0X
0F
0#
1"
#4600
1#
#4800
0#
1$
#5000
1#
#5200
0#
#5400
1#
#5600
0#
b10000 !
b10000 E
#5800
1#
#6000
0#
0$
#6200
1#
#6400
11
1I
1X
1F
0#
0"
#6600
b100000000 ?
b100000000 O
1;
b1 Y
1#
#6800
0#
#7000
b10 Y
1#
#7200
0#
#7400
b11 Y
1#
#7600
0#
#7800
b100 Y
1#
#8000
13
0#
#8200
b101 Y
1#
#8400
0#
#8600
b110 Y
1#
#8800
03
b0 Y
01
0I
0X
0F
0#
1"
#9000
1#
#9200
0#
1$
#9400
1#
#9600
0#
#9800
1#
#10000
0#
b1000 !
b1000 E
#10200
1#
#10400
0#
0$
#10600
1#
#10800
b100000000 )
b100000000 @
0>
1H
1X
1F
0#
0"
#11000
b1 Y
1#
#11200
0#
#11400
b10 Y
1#
#11600
0#
#11800
b11 Y
1#
#12000
0#
#12200
b100 Y
1#
#12400
13
0#
#12600
b101 Y
1#
#12800
0#
#13000
b110 Y
1#
#13200
03
b0 Y
bz )
bz @
1>
0H
0X
0F
0#
1"
#13400
1#
#13600
0#
1$
#13800
1#
#14000
0#
#14200
1#
#14400
0#
b111100 !
b111100 E
#14600
1#
#14800
0#
0$
#15000
1#
#15200
12
1M
1X
1F
0#
0"
#15400
b0 ?
b0 O
0;
b1 Y
1#
#15600
0#
#15800
b10 Y
1#
#16000
0#
#16200
b11 Y
1#
#16400
0#
#16600
b100 Y
1#
#16800
13
0#
#17000
b101 Y
1#
#17200
0#
#17400
b110 Y
1#
#17600
03
b0 Y
02
0M
0X
0F
0#
1"
#17800
1#
#18000
0#
1$
#18200
1#
#18400
0#
#18600
1#
#18800
0#
b1000 !
b1000 E
#19000
1#
#19200
0#
0$
#19400
1#
#19600
b0 )
b0 @
0>
1H
1X
1F
0#
0"
#19800
b1 Y
1#
#20000
0#
#20200
b10 Y
1#
#20400
0#
#20600
b11 Y
1#
#20800
0#
#21000
b100 Y
1#
#21200
13
0#
#21400
b101 Y
1#
#21600
0#
#21800
b110 Y
1#
#22000
03
b0 Y
bz )
bz @
1>
0H
0X
0F
0#
1"
#22200
1#
#22400
0#
1$
#22600
1#
#22800
0#
#23000
1#
#23200
0#
b100 !
b100 E
#23400
1#
#23600
0#
0$
#23800
1#
#24000
b100 )
b100 @
b100 7
b100 /
0.
1G
1X
1F
0#
0"
#24200
b1 Y
1#
#24400
0#
#24600
b10 Y
1#
#24800
0#
#25000
b11 Y
1#
#25200
0#
#25400
b100 Y
1#
#25600
13
0#
#25800
b101 Y
1#
#26000
0#
#26200
b110 Y
1#
#26400
03
b0 Y
bz )
bz @
bz 7
bz /
1.
0G
0X
0F
0#
1"
#26600
1#
#26800
0#
1$
#27000
1#
#27200
0#
#27400
1#
#27600
0#
b11100 !
b11100 E
#27800
1#
#28000
0#
0$
#28200
1#
#28400
b11100001 )
b11100001 @
b11100001 7
05
1L
1X
1F
0#
0"
#28600
b1 Y
1#
#28800
0#
#29000
b10 Y
1#
#29200
0#
#29400
b11 Y
1#
#29600
0#
#29800
b100 Y
1#
#30000
13
0#
#30200
b101 Y
1#
#30400
0#
#30600
b110 Y
1#
#30800
03
b0 Y
bz )
bz @
bz 7
15
0L
0X
0F
0#
1"
#31000
1#
#31200
0#
1$
#31400
1#
#31600
0#
#31800
1#
#32000
0#
