// Seed: 1360555750
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  wire  id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  assign id_7 = 1;
  logic id_8;
  reg   id_9;
  logic id_10;
  type_25(
      (1), 1, id_8
  );
  reg   id_11;
  logic id_12;
  always @(negedge id_12) begin
    id_12 = (1 && id_7 ? 1 : 1);
    id_11 <= id_9;
  end
  type_28(
      1, id_3[1], 1 % 1
  );
  logic id_13;
  type_0 id_14 (
      id_1[1 : 1],
      id_4,
      id_3
  );
  logic id_15 = id_2;
  logic id_16;
  assign id_15 = id_16;
endmodule
