

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Dec 13 19:44:16 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Loop_Fission
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         2|          -|          -|     5|    no    |
        |- Loop 2  |   20|   20|         4|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    160|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      74|      4|    0|
|Multiplexer      |        -|      -|       -|    113|    -|
|Register         |        -|      -|     158|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     232|    277|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   1|    0|     6|   10|     1|           60|
    |shift_reg_U  |fir_shift_reg  |        0|  64|   3|    0|     6|   32|     1|          192|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        0|  74|   4|    0|    12|   42|     2|          252|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_176_p2   |     *    |      2|  0|  20|          32|          10|
    |mul_ln31_fu_168_p2   |     *    |      2|  0|  20|          32|           6|
    |acc_fu_181_p2        |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_162_p2        |     +    |      0|  0|  12|           3|           2|
    |i_fu_134_p2          |     +    |      0|  0|  12|           3|           2|
    |output_r             |     +    |      0|  0|  39|          32|          32|
    |icmp_ln17_fu_128_p2  |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln26_fu_150_p2  |   icmp   |      0|  0|   9|           3|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 160|         140|          86|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_0_reg_105       |   9|          2|   32|         64|
    |ap_NS_fsm           |  44|          9|    1|          9|
    |i1_0_reg_117        |   9|          2|    3|          6|
    |i_0_reg_93          |   9|          2|    3|          6|
    |shift_reg_address0  |  27|          5|    3|         15|
    |shift_reg_d0        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 113|         23|   74|        196|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_0_reg_105             |  32|   0|   32|          0|
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |c1_load_reg_239           |  10|   0|   10|          0|
    |i1_0_reg_117              |   3|   0|    3|          0|
    |i_0_reg_93                |   3|   0|    3|          0|
    |i_1_reg_224               |   3|   0|    3|          0|
    |i_reg_201                 |   3|   0|    3|          0|
    |mul_ln28_reg_244          |  32|   0|   32|          0|
    |mul_ln31_reg_229          |  32|   0|   32|          0|
    |shift_reg_load_1_reg_234  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 158|   0|  158|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

