INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/fb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fb_top
INFO: [VRFC 10-311] analyzing module fb_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/bd/blockRam/ip/blockRam_blk_mem_gen_0_0/sim/blockRam_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockRam_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/bd/blockRam/hdl/blockRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockRam
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/bd/blockRam/hdl/blockRam_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockRam_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/fb_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fb_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/VGA_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_fsm
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/shapes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shapes_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_range_check
INFO: [VRFC 10-311] analyzing module m_offset_check
INFO: [VRFC 10-311] analyzing module m_comparator
INFO: [VRFC 10-311] analyzing module m_adder
INFO: [VRFC 10-311] analyzing module m_mux
INFO: [VRFC 10-311] analyzing module m_mux2to1
INFO: [VRFC 10-311] analyzing module m_decoder
INFO: [VRFC 10-311] analyzing module m_register
INFO: [VRFC 10-311] analyzing module m_counter
INFO: [VRFC 10-311] analyzing module m_shift_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/rasterizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rasterizer
INFO: [VRFC 10-311] analyzing module coordinateIndexer
INFO: [VRFC 10-311] analyzing module rasterFSM
INFO: [VRFC 10-311] analyzing module switchMux
INFO: [VRFC 10-311] analyzing module absSubtractor
INFO: [VRFC 10-311] analyzing module bresenhamCore
INFO: [VRFC 10-311] analyzing module negator
INFO: [VRFC 10-311] analyzing module absVal
INFO: [VRFC 10-311] analyzing module sanityBench
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
