\doxysection{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank3___type_def}{}\label{struct_f_s_m_c___bank3___type_def}\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}


Flexible Static Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}{PCR3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}{SR3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}{PMEM3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}{PATT3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}{RESERVED0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}{ECCR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank3. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c}\label{struct_f_s_m_c___bank3___type_def_a6935beb5bbc2de668024c1989eecd46c} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+ECCR3}

NAND Flash ECC result registers 3, Address offset\+: 0x94 \Hypertarget{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416}\label{struct_f_s_m_c___bank3___type_def_a0cbf1b4647f98914238202828de47416} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+PATT3}

NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \Hypertarget{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919}\label{struct_f_s_m_c___bank3___type_def_a1f772e1028641cab7b923bf02115b919} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+PCR3}

NAND Flash control register 3, Address offset\+: 0x80 \Hypertarget{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6}\label{struct_f_s_m_c___bank3___type_def_a756258d9266b1eee3455bc850107beb6} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+PMEM3}

NAND Flash Common memory space timing register 3, Address offset\+: 0x88 \Hypertarget{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954}\label{struct_f_s_m_c___bank3___type_def_a2e9cac528ee7bfce11b0b9a36db3b954} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x90 ~\newline
 \Hypertarget{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94}\label{struct_f_s_m_c___bank3___type_def_ab89f16f64018a1f1e55d36f92b84be94} 
\index{FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FSMC\_Bank3\_TypeDef@{FSMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+SR3}

NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
