Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Sep 22 15:44:19 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {ip_1port_ram|sys_clk} [get_ports {sys_clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {ip_1port_ram|sys_clk}]


IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk       | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 22         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N1           | N1                  | 22         
+--------------------------------------------------+


CE Signal:
+------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | CE_Source_Inst                             | Fanout     
+------------------------------------------------------------------------------------------------------------+
| _$$_VCC_$$_                                     | _$$_VCC_$$_                                | 1          
| u_ram_1port/U_ipml_spram_ram_1port/clk_en_b     | u_ram_1port/U_ipml_spram_ram_1port/N26     | 1          
+------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Driver                                                                       | Fanout     
+----------------------------------------------------------------------------------------------------------------------------------------------+
| N1                                              | N1                                                                           | 22         
| ntclkbufg_0                                     | clkbufg_0                                                                    | 22         
| u_ram_rw/ram_en                                 | u_ram_rw/ram_en                                                              | 9          
| u_ram_rw/N28                                    | u_ram_rw/N28                                                                 | 8          
| nt_ram_addr[0]                                  | u_ram_rw/ram_addr[0]                                                         | 7          
| nt_ram_addr[2]                                  | u_ram_rw/ram_addr[2]                                                         | 7          
| nt_ram_addr[3]                                  | u_ram_rw/ram_addr[3]                                                         | 6          
| nt_ram_addr[1]                                  | u_ram_rw/ram_addr[1]                                                         | 6          
| u_ram_rw/N10                                    | u_ram_rw/N10                                                                 | 5          
| nt_ram_wr_data[0]                               | u_ram_rw/ram_wr_data[0]                                                      | 5          
| nt_ram_addr[4]                                  | u_ram_rw/ram_addr[4]                                                         | 5          
| u_ram_rw/rw_cnt [0]                             | u_ram_rw/rw_cnt[0]                                                           | 4          
| u_ram_rw/rw_cnt [5]                             | u_ram_rw/rw_cnt[5]                                                           | 4          
| nt_ram_wr_data[1]                               | u_ram_rw/ram_wr_data[1]                                                      | 4          
| nt_ram_rw_en                                    | u_ram_rw/N28_1                                                               | 3          
| u_ram_rw/rw_cnt [3]                             | u_ram_rw/rw_cnt[3]                                                           | 3          
| u_ram_rw/rw_cnt [1]                             | u_ram_rw/rw_cnt[1]                                                           | 3          
| nt_ram_wr_data[2]                               | u_ram_rw/ram_wr_data[2]                                                      | 3          
| nt_ram_wr_data[3]                               | u_ram_rw/ram_wr_data[3]                                                      | 3          
| nt_ram_wr_data[4]                               | u_ram_rw/ram_wr_data[4]                                                      | 3          
| nt_ram_wr_data[5]                               | u_ram_rw/ram_wr_data[5]                                                      | 3          
| nt_ram_wr_data[6]                               | u_ram_rw/ram_wr_data[6]                                                      | 3          
| nt_ram_wr_data[7]                               | u_ram_rw/ram_wr_data[7]                                                      | 3          
| u_ram_rw/_N40                                   | u_ram_rw/N21_ac1                                                             | 3          
| u_ram_rw/rw_cnt [4]                             | u_ram_rw/rw_cnt[4]                                                           | 3          
| u_ram_rw/rw_cnt [2]                             | u_ram_rw/rw_cnt[2]                                                           | 2          
| u_ram_rw/_N89                                   | u_ram_rw/N9_mux4_4                                                           | 2          
| ram_addr[2]                                     | ram_addr_obuf[2]                                                             | 1          
| ram_addr[3]                                     | ram_addr_obuf[3]                                                             | 1          
| ram_addr[4]                                     | ram_addr_obuf[4]                                                             | 1          
| ram_rd_data[0]                                  | ram_rd_data_obuf[0]                                                          | 1          
| ram_rd_data[1]                                  | ram_rd_data_obuf[1]                                                          | 1          
| ram_rd_data[2]                                  | ram_rd_data_obuf[2]                                                          | 1          
| ram_rd_data[3]                                  | ram_rd_data_obuf[3]                                                          | 1          
| ram_rd_data[4]                                  | ram_rd_data_obuf[4]                                                          | 1          
| ram_rd_data[5]                                  | ram_rd_data_obuf[5]                                                          | 1          
| ram_rd_data[6]                                  | ram_rd_data_obuf[6]                                                          | 1          
| ram_rd_data[7]                                  | ram_rd_data_obuf[7]                                                          | 1          
| ram_rw_en                                       | ram_rw_en_obuf                                                               | 1          
| ram_wr_data[0]                                  | ram_wr_data_obuf[0]                                                          | 1          
| ram_wr_data[1]                                  | ram_wr_data_obuf[1]                                                          | 1          
| ram_wr_data[2]                                  | ram_wr_data_obuf[2]                                                          | 1          
| ram_wr_data[3]                                  | ram_wr_data_obuf[3]                                                          | 1          
| ram_wr_data[4]                                  | ram_wr_data_obuf[4]                                                          | 1          
| ram_wr_data[5]                                  | ram_wr_data_obuf[5]                                                          | 1          
| ram_wr_data[6]                                  | ram_wr_data_obuf[6]                                                          | 1          
| nt_ram_rd_data[1]                               | u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K     | 1          
| nt_ram_rd_data[5]                               | u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K     | 1          
| nt_ram_rd_data[0]                               | u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K     | 1          
| nt_sys_rst_n                                    | sys_rst_n_ibuf                                                               | 1          
| u_ram_rw/N35 [1]                                | u_ram_rw/N12_1_1                                                             | 1          
| u_ram_rw/N35 [2]                                | u_ram_rw/N12_1_2                                                             | 1          
| ram_addr[1]                                     | ram_addr_obuf[1]                                                             | 1          
| u_ram_rw/N35 [4]                                | u_ram_rw/N12_1_4                                                             | 1          
| u_ram_rw/N35 [5]                                | u_ram_rw/N12_1_5                                                             | 1          
| u_ram_rw/N37 [0]                                | u_ram_rw/N37[0]                                                              | 1          
| u_ram_rw/N37 [1]                                | u_ram_rw/N37[1]                                                              | 1          
| u_ram_rw/N37 [2]                                | u_ram_rw/N37[2]                                                              | 1          
| u_ram_rw/N37 [3]                                | u_ram_rw/N37[3]                                                              | 1          
| u_ram_rw/N37 [4]                                | u_ram_rw/N37[4]                                                              | 1          
| u_ram_rw/N39 [0]                                | u_ram_rw/N39[0]_1                                                            | 1          
| u_ram_rw/N39 [1]                                | u_ram_rw/N30_1_1                                                             | 1          
| u_ram_rw/N39 [2]                                | u_ram_rw/N30_1_2                                                             | 1          
| u_ram_rw/N39 [3]                                | u_ram_rw/N30_1_3                                                             | 1          
| u_ram_rw/N39 [4]                                | u_ram_rw/N30_1_4                                                             | 1          
| u_ram_rw/N39 [5]                                | u_ram_rw/N30_1_5                                                             | 1          
| u_ram_rw/N39 [6]                                | u_ram_rw/N30_1_6                                                             | 1          
| u_ram_rw/N39 [7]                                | u_ram_rw/N30_1_7                                                             | 1          
| nt_sys_clk                                      | sys_clk_ibuf                                                                 | 1          
| u_ram_rw/_N48                                   | u_ram_rw/N21_ac3                                                             | 1          
| u_ram_rw/_N63                                   | u_ram_rw/N30_1_1                                                             | 1          
| u_ram_rw/_N64                                   | u_ram_rw/N30_1_2                                                             | 1          
| u_ram_rw/_N65                                   | u_ram_rw/N30_1_3                                                             | 1          
| u_ram_rw/_N66                                   | u_ram_rw/N30_1_4                                                             | 1          
| u_ram_rw/_N67                                   | u_ram_rw/N30_1_5                                                             | 1          
| u_ram_rw/_N68                                   | u_ram_rw/N30_1_6                                                             | 1          
| u_ram_rw/_N71                                   | u_ram_rw/N12_1_1                                                             | 1          
| u_ram_rw/_N72                                   | u_ram_rw/N12_1_2                                                             | 1          
| u_ram_rw/_N73                                   | u_ram_rw/N12_1_3                                                             | 1          
| u_ram_rw/_N74                                   | u_ram_rw/N12_1_4                                                             | 1          
| u_ram_rw/N35 [3]                                | u_ram_rw/N12_1_3                                                             | 1          
| nt_ram_rd_data[4]                               | u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K     | 1          
| nt_ram_rd_data[3]                               | u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K     | 1          
| nt_ram_rd_data[6]                               | u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K     | 1          
| ram_addr[0]                                     | ram_addr_obuf[0]                                                             | 1          
| nt_ram_rd_data[7]                               | u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K     | 1          
| u_ram_rw/N35 [0]                                | u_ram_rw/N35[0]                                                              | 1          
| nt_ram_rd_data[2]                               | u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K     | 1          
| u_ram_1port/U_ipml_spram_ram_1port/clk_en_b     | u_ram_1port/U_ipml_spram_ram_1port/N26                                       | 1          
| ram_wr_data[7]                                  | ram_wr_data_obuf[7]                                                          | 1          
+----------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 20       | 33840         | 1                  
| LUT                   | 25       | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0.5      | 60            | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 24       | 226           | 11                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.02 sec.


Inputs and Outputs :
+---------------------------------------------------------------------------+
| Type       | File Name                                                   
+---------------------------------------------------------------------------+
| Input      | E:/PDS/ip_1port_ram/prj/synthesize/ip_1port_ram_syn.adf     
| Output     | E:/PDS/ip_1port_ram/prj/device_map/ip_1port_ram_map.adf     
|            | E:/PDS/ip_1port_ram/prj/device_map/ip_1port_ram_dmr.prt     
|            | E:/PDS/ip_1port_ram/prj/device_map/ip_1port_ram.dmr         
|            | E:/PDS/ip_1port_ram/prj/device_map/dmr.db                   
+---------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 208 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
