module registerfile (
	input [31:0] dataIn,
	input we,
	input clk, rst,
	input [4:0] rs,rt,rd,
	output reg [31:0] A,B
);

integer i;
	
reg [31:0] register [0:15];

always @ (negedge clk) // Leitura
begin
	A <= register[rs];
	B <= register[rt];
end

always @ (posedge clk or posedge rst) // Escrita
begin
	if(rst)
	begin
		for(i = 0; i < 16; i = i + 1) 
		begin
			register[i] <= 32'b0;
		end
	end
	
	else if(we)
	begin
		register[rd] <= dataIn; //Escrita
	end
end



endmodule
