# -*- coding: utf-8 -*-
# run_complete_analysis.py
"""
–ó–ê–ü–£–°–ö –ü–û–õ–ù–û–ì–û –ê–ù–ê–õ–ò–ó–ê –î–õ–Ø –í–ê–®–ï–ì–û SYSTEMVERILOG –ö–û–î–ê
"""

import sys
from pathlib import Path

# –î–æ–±–∞–≤–ª—è–µ–º –ø—É—Ç—å –∫ –≤–∞—à–∏–º —Å–µ—Ä–≤–∏—Å–∞–º
sys.path.append('.')

from test_free import CompleteASTService, print_complete_ast
from delit1 import generate_complete_analysis_report, save_ast_json

def analyze_your_code():
    """–ü—Ä–æ–∞–Ω–∞–ª–∏–∑–∏—Ä–æ–≤–∞—Ç—å –≤–∞—à SystemVerilog –∫–æ–¥"""
    
    # –í–∞—à –∫–æ–¥ –∏–∑ –≤–æ–ø—Ä–æ—Å–∞
    your_code = """
//----------------------------------------------------------------------------
// Example
//----------------------------------------------------------------------------

module detect_4_bit_sequence_using_fsm
(
  input  clk,
  input  rst,
  input  a,
  output detected
);

  // Detection of the "1010" sequence

  // States (F ‚Äî First, S ‚Äî Second)
  enum logic[2:0]
  {
     IDLE   = 3'b001,
     F1 = 3'b000,
     F0   = 3'b010,
     S1   = 3'b011,
     S0   = 3'b100
  }
  fsm_state;

  fsm_state next_state;
  fsm_state state;

  // State transition logic
  always_comb
  begin
    next_state = state;

    // This lint warning is bogus because we assign the default value above
    // verilator lint_off CASEINCOMPLETE

    case (state)
      IDLE: if (  a) next_state = F1;
      F1:   if (~ a) next_state = F0;
      F0:   if (  a) next_state = S1;
            else     next_state = IDLE;
      S1:   if (~ a) next_state = S0;
            else     next_state = F1;
      S0:   if (  a) next_state = S1;
            else     next_state = IDLE;
    endcase

    // verilator lint_on CASEINCOMPLETE

  end

  // Output logic (depends only on the current state)
  assign detected = (state == S0);

  // State update
  always_ff @ (posedge clk)
    if (rst)
      state <= IDLE;
    else
      state <= next_state;

endmodule

//----------------------------------------------------------------------------
// Task
//----------------------------------------------------------------------------

module detect_6_bit_sequence_using_fsm
(
  input  clk,
  input  rst,
  input  a,
  output detected
);

  // Task:
  // Implement a module that detects the "110011" input sequence
  //
  // Hint: See Lecture 3 for details


endmodule


    """
    
    try:
        # –ò–º–ø–æ—Ä—Ç–∏—Ä—É–µ–º CST —Å–µ—Ä–≤–∏—Å
        from cst_service import CSTService
        
        print("üîç –ó–ê–ü–£–°–ö –ü–û–õ–ù–û–ì–û –ê–ù–ê–õ–ò–ó–ê SYSTEMVERILOG –ö–û–î–ê...")
        print("=" * 60)
        
        # –°—Ç—Ä–æ–∏–º CST
        cst_service = CSTService()
        tree = cst_service.build_cst_from_text(your_code, "your_code.sv")
        
        # –°—Ç—Ä–æ–∏–º –ü–û–õ–ù–´–ô AST
        ast_service = CompleteASTService()
        ast_service.debug = True  # –í–∫–ª—é—á–∞–µ–º –æ—Ç–ª–∞–¥–∫—É –¥–ª—è –ø–æ–¥—Ä–æ–±–Ω–æ–≥–æ –≤—ã–≤–æ–¥–∞
        
        complete_ast = ast_service.build_complete_ast_from_cst(tree)
        
        print("‚úÖ AST –£–°–ü–ï–®–ù–û –ü–û–°–¢–†–û–ï–ù!")
        print("")
        
        # 1. –ü–µ—á–∞—Ç—å –±–∞–∑–æ–≤–æ–≥–æ AST
        print("üìä –ë–ê–ó–û–í–´–ô AST:")
        print_complete_ast(complete_ast)
        
        print("\n" + "=" * 80)
        print("üìà –ü–û–õ–ù–´–ô –ê–ù–ê–õ–ò–¢–ò–ß–ï–°–ö–ò–ô –û–¢–ß–ï–¢:")
        print("=" * 80)
        
        # 2. –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –ø–æ–ª–Ω–æ–≥–æ –∞–Ω–∞–ª–∏—Ç–∏—á–µ—Å–∫–æ–≥–æ –æ—Ç—á–µ—Ç–∞
        generate_complete_analysis_report(
            complete_ast,
            output_file="complete_analysis_report.txt",
            console_output=True
        )
        
        # 3. –°–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ –ø–æ–ª–Ω—ã—Ö –¥–∞–Ω–Ω—ã—Ö AST –≤ JSON
        save_ast_json(complete_ast, "complete_ast_data.json")
        
        print("")
        print("‚úÖ –ê–ù–ê–õ–ò–ó –ó–ê–í–ï–†–®–ï–ù!")
        print("üìÅ –û—Ç—á–µ—Ç —Å–æ—Ö—Ä–∞–Ω–µ–Ω –≤: complete_analysis_report.txt")
        print("üìÅ –î–∞–Ω–Ω—ã–µ AST —Å–æ—Ö—Ä–∞–Ω–µ–Ω—ã –≤: complete_ast_data.json")
        
        return complete_ast
        
    except Exception as e:
        print(f"‚ùå –û—à–∏–±–∫–∞ –∞–Ω–∞–ª–∏–∑–∞: {e}")
        import traceback
        traceback.print_exc()
        return None

if __name__ == "__main__":
    analyze_your_code()