
---------- Begin Simulation Statistics ----------
final_tick                               2542122342500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230545                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.20                       # Real time elapsed on the host
host_tick_rate                              665416254                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196541                       # Number of instructions simulated
sim_ops                                       4196541                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012112                       # Number of seconds simulated
sim_ticks                                 12112497500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.554007                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  360123                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               660122                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2667                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111050                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            982402                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25778                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          150533                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           124755                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1185856                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71204                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27172                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196541                       # Number of instructions committed
system.cpu.committedOps                       4196541                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.769310                       # CPI: cycles per instruction
system.cpu.discardedOps                        317271                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618775                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1477785                       # DTB hits
system.cpu.dtb.data_misses                       8391                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416764                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873646                       # DTB read hits
system.cpu.dtb.read_misses                       7516                       # DTB read misses
system.cpu.dtb.write_accesses                  202011                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604139                       # DTB write hits
system.cpu.dtb.write_misses                       875                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18260                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3698552                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1155910                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687191                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17025509                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173331                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979725                       # ITB accesses
system.cpu.itb.fetch_acv                          340                       # ITB acv
system.cpu.itb.fetch_hits                      975111                       # ITB hits
system.cpu.itb.fetch_misses                      4614                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.34%     79.18% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6086                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14430                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2430     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2687     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2417     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2417     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4852                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11167326000     92.16%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9315500      0.08%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19310500      0.16%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               920894000      7.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12116846000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899516                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944888                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8169779000     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3947067000     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24211146                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85413      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541794     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839475     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592648     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104872      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196541                       # Class of committed instruction
system.cpu.quiesceCycles                        13849                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7185637                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22748455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22748455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22748455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22748455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116658.743590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116658.743590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116658.743590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116658.743590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12987480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12987480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12987480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12987480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66602.461538                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66602.461538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66602.461538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66602.461538                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22398958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22398958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116661.239583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116661.239583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12787983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12787983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66604.078125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66604.078125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.299388                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539623525000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.299388                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206212                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206212                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130345                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34912                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88343                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34500                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28956                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28956                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88933                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41306                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 476703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11341696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11341696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18072953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159610                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002725                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052134                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159175     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159610                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           833463028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378050500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          471533000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5687744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10184192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5687744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5687744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469576485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371223854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840800339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469576485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469576485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184467984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184467984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184467984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469576485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371223854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025268323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000183951750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412539                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113669                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123037                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10442                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1989                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5757                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2048644250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  743430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4836506750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13778.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32528.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105219                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81773                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.673953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.413917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.727836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35003     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24581     29.72%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10121     12.24%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4744      5.74%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2470      2.99%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1464      1.77%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          903      1.09%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.71%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2835      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.949685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.350258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.700006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1359     18.23%     18.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5607     75.23%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.12%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            76      1.02%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6674     89.55%     89.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.36%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              435      5.84%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.27%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.90%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9515904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7745856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10184192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7874368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12112492500                       # Total gap between requests
system.mem_ctrls.avgGap                      42926.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5051328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7745856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417034389.480782151222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368592521.897321343422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639492887.408232688904                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123037                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2571032000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2265474750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297411250500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28929.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32245.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417250.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            317765700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168873705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           566487600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313628040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     955765200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5298940020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188933760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7810394025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.821105                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438248500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11269949000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272876520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145018335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495130440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318143340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     955765200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5232076170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245240160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7664250165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.755562                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    582131750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11126065750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12105297500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1690570                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1690570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1690570                       # number of overall hits
system.cpu.icache.overall_hits::total         1690570                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88934                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88934                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88934                       # number of overall misses
system.cpu.icache.overall_misses::total         88934                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5480448000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5480448000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5480448000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5480448000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1779504                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1779504                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1779504                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1779504                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049977                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049977                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049977                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049977                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61623.765939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61623.765939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61623.765939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61623.765939                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88343                       # number of writebacks
system.cpu.icache.writebacks::total             88343                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88934                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88934                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88934                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88934                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5391515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5391515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5391515000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5391515000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049977                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049977                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049977                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049977                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60623.777183                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60623.777183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60623.777183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60623.777183                       # average overall mshr miss latency
system.cpu.icache.replacements                  88343                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1690570                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1690570                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88934                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88934                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5480448000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5480448000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1779504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1779504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049977                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049977                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61623.765939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61623.765939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5391515000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5391515000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60623.777183                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60623.777183                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.837218                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1750789                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.800602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.837218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3647941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3647941                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334373                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334373                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334373                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334373                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105989                       # number of overall misses
system.cpu.dcache.overall_misses::total        105989                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6803407500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6803407500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6803407500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6803407500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440362                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073585                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073585                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073585                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073585                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64189.750823                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64189.750823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64189.750823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64189.750823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34736                       # number of writebacks
system.cpu.dcache.writebacks::total             34736                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36600                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36600                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426465500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426465500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048175                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048175                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048175                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048175                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63792.034761                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63792.034761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63792.034761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63792.034761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69233                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803365                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803365                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327646500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327646500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67115.356689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67115.356689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2705019500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2705019500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66922.798120                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66922.798120                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475761000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475761000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61618.227911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61618.227911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721446000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721446000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59423.728814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59423.728814                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63066500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63066500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079138                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079138                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71261.581921                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71261.581921                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62181500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62181500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079138                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079138                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70261.581921                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70261.581921                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542122342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.364691                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.239842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.364691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2995581                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2995581                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3295322621500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246327                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   246327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.45                       # Real time elapsed on the host
host_tick_rate                              422703588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   437586971                       # Number of instructions simulated
sim_ops                                     437586971                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.750910                       # Number of seconds simulated
sim_ticks                                750909990000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.036739                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                61943234                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             87198870                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             237179                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          10668184                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          97401064                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3928475                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12402268                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          8473793                       # Number of indirect misses.
system.cpu.branchPred.lookups               135929348                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11801373                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       485615                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   432651122                       # Number of instructions committed
system.cpu.committedOps                     432651122                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.470845                       # CPI: cycles per instruction
system.cpu.discardedOps                      21211501                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                119077413                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    122975178                       # DTB hits
system.cpu.dtb.data_misses                    1368223                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 81719360                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     81963048                       # DTB read hits
system.cpu.dtb.read_misses                    1341138                       # DTB read misses
system.cpu.dtb.write_accesses                37358053                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    41012130                       # DTB write hits
system.cpu.dtb.write_misses                     27085                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              453619                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          343332099                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          96808989                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43516593                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       696400984                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288114                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               233091126                       # ITB accesses
system.cpu.itb.fetch_acv                          454                       # ITB acv
system.cpu.itb.fetch_hits                   233089497                       # ITB hits
system.cpu.itb.fetch_misses                      1629                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   186      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25953      6.79%      6.84% # number of callpals executed
system.cpu.kern.callpal::rdps                    1723      0.45%      7.29% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.29% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.29% # number of callpals executed
system.cpu.kern.callpal::rti                     3884      1.02%      8.30% # number of callpals executed
system.cpu.kern.callpal::callsys                  200      0.05%      8.36% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.36% # number of callpals executed
system.cpu.kern.callpal::rdunique              350490     91.64%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 382452                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1603976                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10952     35.72%     35.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     769      2.51%     38.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18885     61.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30658                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10951     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      769      3.38%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10951     48.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22723                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             734406070000     97.84%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87831500      0.01%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1053184500      0.14%     97.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15094119000      2.01%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         750641205000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999909                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.579878                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741177                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3789                      
system.cpu.kern.mode_good::user                  3789                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4070                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3789                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.930958                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964245                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        56074321000      7.47%      7.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         694566884000     92.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      186                       # number of times the context was actually changed
system.cpu.numCycles                       1501664831                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            33396469      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               261079516     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 230680      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                243008      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 49112      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 16376      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               83965957     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              40853717      9.44%     97.04% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             50149      0.01%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            50171      0.01%     97.06% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12715967      2.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                432651122                       # Class of committed instruction
system.cpu.quiesceCycles                       155149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       805263847                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7248976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14497808                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3860186446                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3860186446                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3860186446                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3860186446                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117983.570084                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117983.570084                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117983.570084                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117983.570084                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           355                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    44.375000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2222446414                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2222446414                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2222446414                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2222446414                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67927.330949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67927.330949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67927.330949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67927.330949                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8986966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8986966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115217.512821                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115217.512821                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5086966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5086966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65217.512821                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65217.512821                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3851199480                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3851199480                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117990.180147                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117990.180147                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2217359448                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2217359448                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67933.806618                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67933.806618                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6705726                       # Transaction distribution
system.membus.trans_dist::WriteReq               1720                       # Transaction distribution
system.membus.trans_dist::WriteResp              1720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1100067                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4079301                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2069462                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            511680                       # Transaction distribution
system.membus.trans_dist::ReadExResp           511680                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4079302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2625209                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12237905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12237905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9410446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9416316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21719657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    522150592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    522150592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    269071232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    269080814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               793320366                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7251779                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004563                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7251628    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7251779                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5499000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         36648201997                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16996511000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        21200505500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      261075328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      200755904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          461831232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    261075328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     261075328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     70404288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70404288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4079302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3136811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7216113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1100067                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1100067                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         347678592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         267350157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             615028749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    347678592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        347678592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93758625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93758625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93758625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        347678592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        267350157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            708787374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4767151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2354244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3124341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153899250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       281405                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       281405                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15973224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4491261                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7216113                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5179329                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7216113                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5179329                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1737528                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                412178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            190819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            277772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            382729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            217977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            401806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            319505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            554026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            214222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            212653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           673240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           313461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           335858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           247606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           464496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           505986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            124151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            397604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            307858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            133075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            359293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            160972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            689144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             85551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           511815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           322353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           292176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           454862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           599734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75791520000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27392925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            178514988750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13834.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32584.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3426860                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3352913                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7216113                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5179329                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5282592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  190459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  99325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 106500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 267579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 287942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 285378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 283912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 286807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 301186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 285268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 284984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 284661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 282789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 281759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 281763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 281743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 281508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 281730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 281828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    465                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3465972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.190459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.218332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.128748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1305390     37.66%     37.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1371944     39.58%     77.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       340197      9.82%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       176799      5.10%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116242      3.35%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39491      1.14%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27309      0.79%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17869      0.52%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70731      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3465972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       281405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.468691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.392042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15666      5.57%      5.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          89024     31.64%     37.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        100091     35.57%     72.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         42105     14.96%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         25509      9.06%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5972      2.12%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1085      0.39%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           579      0.21%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           368      0.13%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           233      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           186      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           157      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          138      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           81      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           62      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           64      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           63      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        281405                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       281405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.940552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.891969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.315948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           174952     62.17%     62.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4287      1.52%     63.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            63913     22.71%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            22691      8.06%     94.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            14092      5.01%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1062      0.38%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              210      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              105      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        281405                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              350629440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               111201792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               305097984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               461831232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331477056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       466.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       406.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    615.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    441.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  750909905000                       # Total gap between requests
system.mem_ctrls.avgGap                      60579.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    150671616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    199957824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    305097984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 200652032.875471532345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 266287340.244334727526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 406304334.824470758438                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4079302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3136811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5179329                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  74623829500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 103891159250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18157072722000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18293.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33119.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3505680.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13322076180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7080840030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21188442660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13041381780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     59276496240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     324773916570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14857786080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       453540939540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.988421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35789829250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25074660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 690051162250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11425335180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6072686895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17929239720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11843621460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     59276496240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     320965661640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18064766400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       445577807535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.383779                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44148434250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25074660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 681692632250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34360                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9582                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099166                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2134500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4150000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170378446                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1563500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1610500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              141500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    753118679000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    232546935                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        232546935                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    232546935                       # number of overall hits
system.cpu.icache.overall_hits::total       232546935                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4079301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4079301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4079301                       # number of overall misses
system.cpu.icache.overall_misses::total       4079301                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 193530740000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 193530740000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 193530740000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 193530740000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    236626236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    236626236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    236626236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    236626236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017239                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017239                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017239                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017239                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47442.132856                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47442.132856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47442.132856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47442.132856                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4079301                       # number of writebacks
system.cpu.icache.writebacks::total           4079301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4079301                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4079301                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4079301                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4079301                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 189451438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 189451438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 189451438000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 189451438000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017239                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017239                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017239                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017239                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46442.132610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46442.132610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46442.132610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46442.132610                       # average overall mshr miss latency
system.cpu.icache.replacements                4079301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    232546935                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       232546935                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4079301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4079301                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 193530740000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 193530740000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    236626236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    236626236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017239                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017239                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47442.132856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47442.132856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4079301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4079301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 189451438000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 189451438000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46442.132610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46442.132610                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           236678224                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4079813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.012028                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         477331774                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        477331774                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    115388231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        115388231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    115388231                       # number of overall hits
system.cpu.dcache.overall_hits::total       115388231                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3537460                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3537460                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3537460                       # number of overall misses
system.cpu.dcache.overall_misses::total       3537460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 231972795500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 231972795500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 231972795500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 231972795500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    118925691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    118925691                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    118925691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    118925691                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029745                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029745                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029745                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029745                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65576.090048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65576.090048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65576.090048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65576.090048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1067427                       # number of writebacks
system.cpu.dcache.writebacks::total           1067427                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       409188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       409188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       409188                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       409188                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3128272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3128272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3128272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3128272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2935                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2935                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 203449719000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 203449719000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 203449719000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 203449719000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242971500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242971500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026304                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026304                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026304                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026304                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65035.814980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65035.814980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65035.814980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65035.814980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 82784.156729                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 82784.156729                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3136811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     77187740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77187740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2622795                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2622795                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 175593656500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 175593656500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     79810535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     79810535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66949.058733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66949.058733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2616589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2616589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 172533551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 172533551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242971500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242971500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65938.346259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65938.346259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199976.543210                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199976.543210                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38200491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38200491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       914665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       914665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56379139000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56379139000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39115156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39115156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61639.112681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61639.112681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       402982                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       402982                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       511683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       511683                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30916167500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30916167500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60420.548465                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60420.548465                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1756899                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1756899                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8553                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8553                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    637063500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    637063500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1765452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1765452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004845                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004845                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74484.216065                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74484.216065                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8552                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8552                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    628436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    628436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73484.097287                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73484.097287                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1765157                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1765157                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1765157                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1765157                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 753200279000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122071113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3137835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.902974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          591                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         248049411                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        248049411                       # Number of data accesses

---------- End Simulation Statistics   ----------
