[
    {
        "key": "Disable ARM CA7 CPU boot (TXD5)",
        "type": "reg_protect",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 0
        }
    },
    {
        "key": "Reserved0",
        "type": "reg_protect",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 1
        }
    },
    {
        "key": "Enable secure boot",
        "type": "boolean",
        "bit_offset": 0,
        "info": [
            "Disable Secure Boot",
            "Enable Secure Boot"
        ]
    },
    {
        "key": "Enable boot from eMMC",
        "type": "boolean",
        "bit_offset": 1,
        "info": [
            "Disable boot from eMMC",
            "Enable boot from eMMC"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 2
        }
    },
    {
        "key": "Boot from debug SPI",
        "type": "boolean",
        "bit_offset": 2,
        "info": [
            "Disable Boot from debug SPI",
            "Enable Boot from debug SPI"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 3
        }
    },
    {
        "key": "Disable ARM CM3",
        "type": "boolean",
        "bit_offset": 3,
        "info": [
            "Enable ARM CM3",
            "Disable ARM CM3"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 4
        }
    },
    {
        "key": "Enable dedicated VGA BIOS ROM",
        "type": "boolean",
        "bit_offset": 4,
        "info": [
            "No VGA BIOS ROM, VGA BIOS is merged in the system BIOS",
            "Enable dedicated VGA BIOS ROM"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 5
        }
    },
    {
        "key": "MAC 1 RMII mode",
        "type": "string",
        "value": [
            {
                "value": "RMII/NCSI",
                "bit": 0
            },
            {
                "value": "RGMII",
                "bit": 1
            }
        ],
        "bit_offset": 5,
        "bit_length": 1,
        "info": "MAC 1 : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 6
        }
    },
    {
        "key": "MAC 2 RMII mode",
        "type": "string",
        "value": [
            {
                "value": "RMII/NCSI",
                "bit": 0
            },
            {
                "value": "RGMII",
                "bit": 1
            }
        ],
        "bit_offset": 6,
        "bit_length": 1,
        "info": "MAC 2 : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 7
        }
    },
    {
        "key": "CPU frequency",
        "type": "string",
        "value": [
            {
                "value": "1.2GHz",
                "bit": 0
            },
            {
                "value": "1.6GHz",
                "bit": 1
            },
            {
                "value": "1.2GHz",
                "bit": 2
            },
            {
                "value": "1.6GHz",
                "bit": 3
            },
            {
                "value": "800MHz",
                "bit": 4
            },
            {
                "value": "800MHz",
                "bit": 5
            },
            {
                "value": "800MHz",
                "bit": 6
            },
            {
                "value": "800MHz",
                "bit": 7
            }
        ],
        "bit_offset": 7,
        "bit_length": 3,
        "info": "CPU Frequency : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 8,
            "bit_length": 3
        }
    },
    {
        "key": "HCLK ratio",
        "type": "string",
        "value": [
            {
                "value": "default",
                "bit": 0
            },
            {
                "value": "2:1",
                "bit": 1
            },
            {
                "value": "3:1",
                "bit": 2
            },
            {
                "value": "4:1",
                "bit": 3
            }
        ],
        "bit_offset": 10,
        "bit_length": 2,
        "info": "HCLK ratio AXI:AHB = {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 11,
            "bit_length": 2
        }
    },
    {
        "key": "VGA memory size",
        "type": "string",
        "value": [
            {
                "value": "8MB",
                "bit": 0
            },
            {
                "value": "16MB",
                "bit": 1
            },
            {
                "value": "32MB",
                "bit": 2
            },
            {
                "value": "64MB",
                "bit": 3
            }
        ],
        "bit_offset": 12,
        "bit_length": 2,
        "info": "VGA memory size : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 13,
            "bit_length": 2
        }
    },
    {
        "key": "OTPSTRAP[14] Reserved",
        "type": "reserved",
        "bit_offset": 14,
        "bit_length": 1,
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 15
        }
    },
    {
        "key": "CPU/AXI clock ratio",
        "type": "string",
        "value": [
            {
                "value": "2:1",
                "bit": 0
            },
            {
                "value": "1:1",
                "bit": 1
            }
        ],
        "bit_offset": 15,
        "bit_length": 1,
        "info": "CPU/AXI clock ratio : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 16
        }
    },
    {
        "key": "Disable ARM JTAG debug",
        "type": "boolean",
        "bit_offset": 16,
        "info": [
            "Enable ARM JTAG debug",
            "Disable ARM JTAG debug"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 17
        }
    },
    {
        "key": "VGA class code",
        "type": "string",
        "value": [
            {
                "value": "vga_device",
                "bit": 0
            },
            {
                "value": "video_device",
                "bit": 1
            }
        ],
        "bit_offset": 17,
        "bit_length": 1,
        "info": "VGA class code : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 18
        }
    },
    {
        "key": "Disable debug 0",
        "type": "boolean",
        "bit_offset": 18,
        "info": [
            "Enable debug interfaces 0",
            "Disable debug interfaces 0"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 19
        }
    },
    {
        "key": "Boot from eMMC speed mode",
        "type": "string",
        "value": [
            {
                "value": "normal",
                "bit": 0
            },
            {
                "value": "high",
                "bit": 1
            }
        ],
        "bit_offset": 19,
        "bit_length": 1,
        "info": "Boot from eMMC speed mode : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 20
        }
    },
    {
        "key": "Enable PCIe EHCI",
        "type": "boolean",
        "bit_offset": 20,
        "info": [
            "Disable Pcie EHCI device",
            "Enable Pcie EHCI device"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 21
        }
    },
    {
        "key": "Disable ARM JTAG trust world debug",
        "type": "boolean",
        "bit_offset": 21,
        "info": [
            "Enable ARM JTAG trust world debug",
            "Disable ARM JTAG trust world debug"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 22
        }
    },
    {
        "key": "Disable dedicated BMC function",
        "type": "boolean",
        "bit_offset": 22,
        "info": [
            "Normal BMC mode",
            "Disable dedicated BMC functions for non-BMC application"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 23
        }
    },
    {
        "key": "Enable dedicate PCIe RC reset",
        "type": "boolean",
        "bit_offset": 23,
        "info": [
            "SSPRST# pin is for secondary processor dedicated reset pin",
            "SSPRST# pin is for PCIE root complex dedicated reset pin"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 24
        }
    },
    {
        "key": "Disable watchdog to reset full chip",
        "type": "boolean",
        "bit_offset": 24,
        "info": [
            "Enable watchdog to reset full chip",
            "Disable watchdog to reset full chip"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 25
        }
    },
    {
        "key": "Internal bridge speed selection",
        "type": "string",
        "value": [
            {
                "value": "1x",
                "bit": 0
            },
            {
                "value": "1/2x",
                "bit": 1
            },
            {
                "value": "1/4x",
                "bit": 2
            },
            {
                "value": "1/8x",
                "bit": 3
            }
        ],
        "bit_offset": 25,
        "bit_length": 2,
        "info": "Internal bridge speed selection : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 26,
            "bit_length": 2
        }
    },
    {
        "key": "Select Reset Source of eMMC part",
        "type": "string",
        "value": [
            {
                "value": "GPIOY3",
                "bit": 0
            },
            {
                "value": "GPIO18A2",
                "bit": 1
            },
            {
                "value": "GPIO18B6",
                "bit": 2
            },
            {
                "value": "GPIO18A2",
                "bit": 3
            }
        ],
        "bit_offset": 27,
        "bit_length": 2,
        "info": "Reset Source of eMMC part : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 28,
            "bit_length": 2
        }
    },
    {
        "key": "Disable RVAS function",
        "type": "boolean",
        "bit_offset": 29,
        "info": [
            "Enable RVAS function",
            "Disable RVAS function"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 30
        }
    },
    {
        "key": "Enable boot SPI auxiliary control pins(mirror)",
        "type": "reg_protect",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 31
        }
    },
    {
        "key": "OTPSTRAP[1E-1D] Reserved",
        "type": "reserved",
        "bit_offset": 30,
        "bit_length": 2
    },
    {
        "key": "MAC 3 RMII mode",
        "type": "string",
        "value": [
            {
                "value": "RMII/NCSI",
                "bit": 0
            },
            {
                "value": "RGMII",
                "bit": 1
            }
        ],
        "bit_offset": 32,
        "bit_length": 1,
        "info": "MAC 3 : {}",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 0
        }
    },
    {
        "key": "MAC 4 RMII mode",
        "type": "string",
        "value": [
            {
                "value": "RMII/NCSI",
                "bit": 0
            },
            {
                "value": "RGMII",
                "bit": 1
            }
        ],
        "bit_offset": 33,
        "bit_length": 1,
        "info": "MAC 4 : {}",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 1
        }
    },
    {
        "key": "SuperIO configuration address selection",
        "type": "string",
        "value": [
            {
                "value": "0x2e",
                "bit": 0
            },
            {
                "value": "0x4e",
                "bit": 1
            }
        ],
        "bit_offset": 34,
        "bit_length": 1,
        "info": "SuperIO configuration address : {}",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 2
        }
    },
    {
        "key": "Disable LPC to decode SuperIO",
        "type": "boolean",
        "bit_offset": 35,
        "info": [
            "Enable LPC to decode SuperIO",
            "Disable LPC to decode SuperIO"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 3
        }
    },
    {
        "key": "Disable debug 1",
        "type": "boolean",
        "bit_offset": 36,
        "info": [
            "Enable debug interfaces 1",
            "Disable debug interfaces 1"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 4
        }
    },
    {
        "key": "Enable ACPI",
        "type": "boolean",
        "bit_offset": 37,
        "info": [
            "Disable ACPI function",
            "Enable ACPI function"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 5
        }
    },
    {
        "key": "Select LPC/eSPI",
        "type": "string",
        "value": [
            {
                "value": "eSPI",
                "bit": 0
            },
            {
                "value": "LPC",
                "bit": 1
            }
        ],
        "bit_offset": 38,
        "bit_length": 1,
        "info": "Select LPC/eSPI : {}",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 6
        }
    },
    {
        "key": "Enable SAFS",
        "type": "boolean",
        "bit_offset": 39,
        "info": [
            "Disable SAFS mode",
            "Enable SAFS mode"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 7
        }
    },
    {
        "key": "Enable boot from uart5",
        "type": "boolean",
        "bit_offset": 40,
        "info": [
            "Disable boot from uart5",
            "Enable boot from uart5"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 8
        }
    },
    {
        "key": "Enable boot SPI 3B address mode auto-clear",
        "type": "boolean",
        "bit_offset": 41,
        "info": [
            "Disable boot SPI 3B address mode auto-clear",
            "Enable boot SPI 3B address mode auto-clear"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 9
        }
    },
    {
        "key": "Enable SPI 3B/4B address mode auto detection",
        "type": "boolean",
        "bit_offset": 42,
        "info": [
            "Disable boot SPI 3B/4B address mode auto detection",
            "Enable boot SPI 3B/4B address mode auto detection"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 10
        }
    },
    {
        "key": "Enable boot SPI or eMMC ABR",
        "type": "boolean",
        "bit_offset": 43,
        "info": [
            "Disable boot SPI or eMMC ABR",
            "Enable boot SPI or eMMC ABR"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 11
        }
    },
    {
        "key": "Boot SPI ABR Mode",
        "type": "string",
        "value": [
            {
                "value": "dual",
                "bit": 0
            },
            {
                "value": "single",
                "bit": 1
            }
        ],
        "bit_offset": 44,
        "bit_length": 1,
        "info": "Boot SPI ABR Mode : {}",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 12
        }
    },
    {
        "key": "Boot SPI flash size",
        "type": "string",
        "value": [
            {
                "value": "0",
                "bit": 0
            },
            {
                "value": "2",
                "bit": 1
            },
            {
                "value": "4",
                "bit": 2
            },
            {
                "value": "8",
                "bit": 3
            },
            {
                "value": "16",
                "bit": 4
            },
            {
                "value": "32",
                "bit": 5
            },
            {
                "value": "64",
                "bit": 6
            },
            {
                "value": "128",
                "bit": 7
            }
        ],
        "bit_offset": 45,
        "bit_length": 3,
        "info": "Boot SPI flash size : {}MB",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 13,
            "bit_length": 3
        }
    },
    {
        "key": "Enable host SPI ABR",
        "type": "boolean",
        "bit_offset": 48,
        "info": [
            "Disable host SPI ABR",
            "Enable host SPI ABR"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 16
        }
    },
    {
        "key": "Enable host SPI ABR mode select pin",
        "type": "boolean",
        "bit_offset": 49,
        "info": [
            "Disable host SPI ABR mode select pin",
            "Enable host SPI ABR mode select pin"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 17
        }
    },
    {
        "key": "Host SPI ABR Mode",
        "type": "string",
        "value": [
            {
                "value": "dual",
                "bit": 0
            },
            {
                "value": "single",
                "bit": 1
            }
        ],
        "bit_offset": 50,
        "bit_length": 1,
        "info": "Host SPI ABR mode : {}",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 18
        }
    },
    {
        "key": "Host SPI flash size",
        "type": "string",
        "value": [
            {
                "value": "0",
                "bit": 0
            },
            {
                "value": "2",
                "bit": 1
            },
            {
                "value": "4",
                "bit": 2
            },
            {
                "value": "8",
                "bit": 3
            },
            {
                "value": "16",
                "bit": 4
            },
            {
                "value": "32",
                "bit": 5
            },
            {
                "value": "64",
                "bit": 6
            },
            {
                "value": "128",
                "bit": 7
            }
        ],
        "bit_offset": 51,
        "bit_length": 3,
        "info": "Host SPI flash size : {}MB",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 19,
            "bit_length": 3
        }
    },
    {
        "key": "Enable boot SPI auxiliary control pins",
        "type": "boolean",
        "bit_offset": 54,
        "info": [
            "Disable boot SPI auxiliary control pins",
            "Enable boot SPI auxiliary control pins"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 22
        }
    },
    {
        "key": "Boot SPI CRTM size",
        "type": "string",
        "value": [
            {
                "value": "0",
                "bit": 0
            },
            {
                "value": "256",
                "bit": 1
            },
            {
                "value": "512",
                "bit": 2
            },
            {
                "value": "1024",
                "bit": 3
            }
        ],
        "bit_offset": 55,
        "bit_length": 2,
        "info": "Boot SPI CRTM size : {}KB",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 23,
            "bit_length": 2
        }
    },
    {
        "key": "Host SPI CRTM size",
        "type": "string",
        "value": [
            {
                "value": "0",
                "bit": 0
            },
            {
                "value": "1024",
                "bit": 1
            },
            {
                "value": "2048",
                "bit": 2
            },
            {
                "value": "4096",
                "bit": 3
            }
        ],
        "bit_offset": 57,
        "bit_length": 2,
        "info": "Host SPI CRTM size : {}KB",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 25,
            "bit_length": 2
        }
    },
    {
        "key": "Enable host SPI auxiliary control pins",
        "type": "boolean",
        "bit_offset": 59,
        "info": [
            "Disable host SPI auxiliary control pins",
            "Enable host SPI auxiliary control pins"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 27
        }
    },
    {
        "key": "Enable GPIO Pass Through",
        "type": "boolean",
        "bit_offset": 60,
        "info": [
            "Disable GPIO pass through",
            "Enable GPIO pass through"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 28
        }
    },
    {
        "key": "OTPSTRAP[3D] Reserved",
        "type": "reserved",
        "bit_offset": 61,
        "bit_length": 1,
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 29
        }
    },
    {
        "key": "Enable Dedicate GPIO Strap Pins",
        "type": "boolean",
        "bit_offset": 62,
        "info": [
            "Disable dedicate GPIO strap pins",
            "Enable dedicate GPIO strap pins"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 30
        }
    },
    {
        "key": "OTPSTRAP[3F] Reserved",
        "type": "reserved",
        "bit_offset": 63,
        "bit_length": 1,
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 31
        }
    }
]
