#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Aug 22 05:55:22 2017
# Process ID: 10636
# Current directory: C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3624
# Log file: C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Soliton_work/Xilinx/UltraScale_Demo_T53/prj_MyKcu105_TI/prj_MyKcu105_TI.xpr
INFO: [Project 1-313] Project file moved from 'D:/Soliton_work/Xilinx/UltraScale_Demo_T52_debug/prj_MyKcu105_TI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/UltraScale_Demo_T53/local_IP_TI/repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx1/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 963.707 ; gain = 256.922
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Aug 22 05:58:57 2017] Launched synth_1...
Run output will be captured here: D:/Soliton_work/Xilinx/UltraScale_Demo_T53/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/synth_1/runme.log
[Tue Aug 22 05:58:57 2017] Launched impl_1...
Run output will be captured here: D:/Soliton_work/Xilinx/UltraScale_Demo_T53/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 865 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10636-HSP_DT002/dcp/mySystem_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Soliton_work/Xilinx/UltraScale_Demo_T53/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/Soliton_work/Xilinx/UltraScale_Demo_T53/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_clk_wiz_0_0/mySystem_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.543 ; gain = 351.066
Finished Parsing XDC File [C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10636-HSP_DT002/dcp/mySystem_wrapper_early.xdc]
Parsing XDC File [C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10636-HSP_DT002/dcp/mySystem_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T53/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/.Xil/Vivado-376-HSP_DT002/dbg_hub_CV.0/out/xsdbm.xdc:11]
Finished Parsing XDC File [C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10636-HSP_DT002/dcp/mySystem_wrapper.xdc]
Parsing XDC File [C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10636-HSP_DT002/dcp/mySystem_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/hsplab01/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10636-HSP_DT002/dcp/mySystem_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1853.902 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1853.902 ; gain = 0.000
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: core_name_ddr4_mem_intfc
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: core_name_ddr4_mem_intfc
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 863 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 696 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1996.113 ; gain = 1000.516
open_report: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2539.508 ; gain = 514.164
archive_project D:/Soliton_work/Xilinx/UltraScale_Demo_T53/KCU105_ADC12DJxx_6G.xpr.zip -temp_dir D:/Soliton_work/Xilinx/temp_folder -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Soliton_work/Xilinx/temp_folder' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/UltraScale_Demo_T53/local_IP_TI/repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx1/Vivado/2016.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [IP_Flow 19-3571] IP 'mySystem_Transport_layer_12DJxx_0_0' is restricted:
* Detected changes to Module Reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rx_link_clk_rstn' as interface 'rx_link_clk_rstn'.
INFO: [IP_Flow 19-4728] Bus Interface 'rx_link_clk_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'rx_link_clk' as interface 'rx_link_clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'rx_link_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rx_link_clk_rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'rx_link_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/UltraScale_Demo_T53/local_IP_TI/repository'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
