# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do adder32_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PMLS/Desktop/Adder {C:/Users/PMLS/Desktop/Adder/adder32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:22 on Dec 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PMLS/Desktop/Adder" C:/Users/PMLS/Desktop/Adder/adder32.v 
# -- Compiling module adder32
# 
# Top level modules:
# 	adder32
# End time: 22:47:22 on Dec 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PMLS/Desktop/Adder {C:/Users/PMLS/Desktop/Adder/adder32_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:22 on Dec 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PMLS/Desktop/Adder" C:/Users/PMLS/Desktop/Adder/adder32_tb.v 
# -- Compiling module adder32_tb
# 
# Top level modules:
# 	adder32_tb
# End time: 22:47:22 on Dec 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  adder32_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" adder32_tb 
# Start time: 22:47:22 on Dec 21,2025
# Loading work.adder32_tb
# Loading work.adder32
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# --- Starting Testbench ---
# PASS: 00000000 + 00000000 + 0 = 00000000 (Cout: 0)
# PASS: ffffffff + ffffffff + 0 = fffffffe (Cout: 1)
# PASS: 12153524 + c0895e81 + 0 = d29e93a5 (Cout: 0)
# PASS: 8484d609 + b1f05663 + 1 = 36752c6d (Cout: 1)
# PASS: 06b97b0d + 46df998d + 0 = 4d99149a (Cout: 0)
# PASS: b2c28465 + 89375212 + 1 = 3bf9d678 (Cout: 1)
# PASS: 00f3e301 + 06d7cd0d + 0 = 07cbb00e (Cout: 0)
# Done! Total Passed: 7
# ** Note: $stop    : C:/Users/PMLS/Desktop/Adder/adder32_tb.v(38)
#    Time: 35 ns  Iteration: 0  Instance: /adder32_tb
# Break in Module adder32_tb at C:/Users/PMLS/Desktop/Adder/adder32_tb.v line 38
# End time: 22:53:28 on Dec 21,2025, Elapsed time: 0:06:06
# Errors: 0, Warnings: 0
