#!/bin/bash

iverilog -g2001 -osimv -s half_adder_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/half_adder/half_adder_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_6B_ft_n50/intermediate1/examples-code-gen-16B-tmp_0.3/example6.v 