{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615717093370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.01std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615717093370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 17:18:13 2021 " "Processing started: Sun Mar 14 17:18:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615717093370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717093370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717093370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615717093853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615717093853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/mult_matrix_revert/mult_matrix_revert.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_matrix_revert " "Found entity 1: mult_matrix_revert" {  } { { "../mult_matrix_revert/mult_matrix_revert.sv" "" { Text "G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717100333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/register_delay/delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/register_delay/delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../register_delay/delay.sv" "" { Text "G:/neural-burning/register_delay/delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717100334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file start_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_store " "Found entity 1: start_store" {  } { { "start_store.sv" "" { Text "G:/neural-burning/backprop_stack/start_store.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717100335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717100337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continuous_systolic.sv 1 1 " "Found 1 design units, including 1 entities, in source file continuous_systolic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 continuous_systolic " "Found entity 1: continuous_systolic" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717100338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/mult_matrix_prep/mult_matrix_prep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_matrix_prep " "Found entity 1: mult_matrix_prep" {  } { { "../mult_matrix_prep/mult_matrix_prep.sv" "" { Text "G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717100339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_to_z_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file z_to_z_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 z_to_z_calculator " "Found entity 1: z_to_z_calculator" {  } { { "z_to_z_calculator.sv" "" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717100341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/general_data_operator/src/gdo.sv 1 0 " "Found 1 design units, including 0 entities, in source file /neural-burning/general_data_operator/src/gdo.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gdo (SystemVerilog) " "Found design unit 1: gdo (SystemVerilog)" {  } { { "../general_data_operator/src/gdo.sv" "" { Text "G:/neural-burning/general_data_operator/src/gdo.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717100342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100342 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "backprop_stack.sv(429) " "Verilog HDL error at backprop_stack.sv(429): this block requires a name" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 429 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1615717100346 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "backprop_stack.sv(428) " "Verilog HDL error at backprop_stack.sv(428): this block requires a name" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 428 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1615717100346 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "backprop_stack.sv(437) " "Verilog HDL error at backprop_stack.sv(437): this block requires a name" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 437 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1615717100347 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "backprop_stack.sv(436) " "Verilog HDL error at backprop_stack.sv(436): this block requires a name" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 436 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1615717100347 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "backprop_stack backprop_stack.sv(1) " "Ignored design unit \"backprop_stack\" at backprop_stack.sv(1) due to previous errors" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615717100347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_stack.sv 0 0 " "Found 0 design units, including 0 entities, in source file backprop_stack.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100347 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615717100470 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 14 17:18:20 2021 " "Processing ended: Sun Mar 14 17:18:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615717100470 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615717100470 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615717100470 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717100470 ""}
