strict digraph "" {
	node [label="\N"];
	"326:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e61ba90>",
		fillcolor=springgreen,
		label="326:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"327:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e61b8d0>",
		fillcolor=turquoise,
		label="327:BL
ebi_rxd_out <= 0;
ebi_K_out <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f273e619b10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f273e61b790>]",
		style=filled,
		typ=Block];
	"326:IF" -> "327:BL"	 [cond="['reset']",
		label=reset,
		lineno=326];
	"329:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e61bb10>",
		fillcolor=turquoise,
		label="329:BL
ebi_rxd_out <= ebi_rxd_d1;
ebi_K_out <= ebi_K_d1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f273e61bb50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f273e61bc90>]",
		style=filled,
		typ=Block];
	"326:IF" -> "329:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=326];
	"325:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f273e61b910>",
		clk_sens=True,
		fillcolor=gold,
		label="325:AL",
		sens="['ck', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'ebi_rxd_d1', 'ebi_K_d1']"];
	"325:AL" -> "326:IF"	 [cond="[]",
		lineno=None];
	"Leaf_325:AL"	 [def_var="['ebi_K_out', 'ebi_rxd_out']",
		label="Leaf_325:AL"];
	"327:BL" -> "Leaf_325:AL"	 [cond="[]",
		lineno=None];
	"329:BL" -> "Leaf_325:AL"	 [cond="[]",
		lineno=None];
}
