

================================================================
== Vivado HLS Report for 'reshape_2D_to_3D'
================================================================
* Date:           Mon Nov 25 00:15:55 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.687 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESHAPE_2D_TO_3D_LOOP_2_RESHAPE_2D_TO_3D_LOOP_3  |       16|       16|         2|          1|          1|    16|    yes   |
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     82|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|     536|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     536|    154|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln178_1_fu_168_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln178_fu_174_p2       |     +    |      0|  0|  12|           1|           3|
    |add_ln179_fu_233_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln180_fu_218_p2       |     +    |      0|  0|  13|           4|           4|
    |icmp_ln178_fu_162_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln179_fu_180_p2      |   icmp   |      0|  0|   9|           3|           4|
    |select_ln178_1_fu_194_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln178_fu_186_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  82|          26|          26|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_i_0_0_phi_fu_144_p4  |   9|          2|    3|          6|
    |i_0_0_reg_140                   |   9|          2|    3|          6|
    |indvar_flatten_reg_129          |   9|          2|    5|         10|
    |k_0_0_reg_151                   |   9|          2|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  72|         15|   16|         35|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_0_reg_140            |   3|   0|    3|          0|
    |icmp_ln178_reg_559       |   1|   0|    1|          0|
    |indvar_flatten_reg_129   |   5|   0|    5|          0|
    |k_0_0_reg_151            |   3|   0|    3|          0|
    |output_V14_1_fu_108      |  32|   0|   32|          0|
    |output_V1520_1_fu_112    |  32|   0|   32|          0|
    |output_V1625_1_fu_104    |  32|   0|   32|          0|
    |output_V16_1_fu_72       |  32|   0|   32|          0|
    |output_V17_1_fu_100      |  32|   0|   32|          0|
    |output_V210_1_fu_80      |  32|   0|   32|          0|
    |output_V211_1_fu_76      |  32|   0|   32|          0|
    |output_V28_1_fu_92       |  32|   0|   32|          0|
    |output_V2936_1_fu_88     |  32|   0|   32|          0|
    |output_V2_1_fu_84        |  32|   0|   32|          0|
    |output_V31247_1_fu_68    |  32|   0|   32|          0|
    |output_V313_1_fu_64      |  32|   0|   32|          0|
    |output_V314_1_fu_56      |  32|   0|   32|          0|
    |output_V315_1_fu_52      |  32|   0|   32|          0|
    |output_V3_1_fu_96        |  32|   0|   32|          0|
    |output_V_1_fu_60         |  32|   0|   32|          0|
    |select_ln178_1_reg_568   |   3|   0|    3|          0|
    |trunc_ln178_reg_573      |   2|   0|    2|          0|
    |trunc_ln203_reg_582      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 536|   0|  536|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_start            |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_done             | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_idle             | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_ready            | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_0         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_1         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_2         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_3         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_4         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_5         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_6         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_7         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_8         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_9         | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_10        | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_11        | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_12        | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_13        | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_14        | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_return_15        | out |   32| ap_ctrl_hs | reshape_2D_to_3D | return value |
|input_0_V_address0  | out |    4|  ap_memory |     input_0_V    |     array    |
|input_0_V_ce0       | out |    1|  ap_memory |     input_0_V    |     array    |
|input_0_V_q0        |  in |   32|  ap_memory |     input_0_V    |     array    |
+--------------------+-----+-----+------------+------------------+--------------+

