Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/t/u/tugrul/Downloads/final_project_with_transmit/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/t/u/tugrul/Downloads/final_project_with_transmit/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "zbt.v" in library work
Module <zbt_6111> compiled
Module <ramclock> compiled
Compiling verilog file "transmitter_crc.v" in library work
Module <mybram> compiled
Compiling verilog file "transmitterNew.v" in library work
Module <transmitter_crc> compiled
Compiling verilog file "sampleclk.v" in library work
Module <transmitterNew> compiled
Compiling verilog file "receiver_crc.v" in library work
Module <sampleclk> compiled
Compiling verilog file "receiverNew.v" in library work
Module <receiver_crc> compiled
Compiling verilog file "parallelizer.v" in library work
Module <receiverNew> compiled
Compiling verilog file "display_16hex.v" in library work
Module <deserial> compiled
Compiling verilog file "checkpoint.v" in library work
Module <display_16hex> compiled
Compiling verilog file "AC97.v" in library work
Module <checkpoint> compiled
Module <ac97> compiled
Module <ac97commands> compiled
Module <tone750hz> compiled
Compiling verilog file "high_level_module.v" in library work
Module <recorder> compiled
Module <debounce> compiled
Module <labkit_audio> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <labkit_audio> in library <work>.

Analyzing hierarchy for module <display_16hex> in library <work>.

Analyzing hierarchy for module <recorder> in library <work> with parameters.
	MAX_MEMORY_VALUE = "00000000000001111010000100100000"
	S_PLAYBACK = "1"
	S_RECORD = "0"

Analyzing hierarchy for module <zbt_6111> in library <work>.

Analyzing hierarchy for module <sampleclk> in library <work>.

Analyzing hierarchy for module <transmitter_crc> in library <work> with parameters.
	S_CRC = "00000000000000000000000000000001"
	S_IDLE = "00000000000000000000000000000000"

Analyzing hierarchy for module <transmitterNew> in library <work> with parameters.
	idle = "00000000000000000000000000000000"
	transmitCRC = "00000000000000000000000000000010"
	transmitData = "00000000000000000000000000000001"

Analyzing hierarchy for module <checkpoint> in library <work> with parameters.
	S_CHECK_HEADER = "00000000000000000000000000000001"
	S_CLK = "00000000000000000000000000000001"
	S_IDLE = "00000000000000000000000000000000"
	S_PROCESSING_DATA = "00000000000000000000000000000010"
	S_WAIT = "00000000000000000000000000000000"

Analyzing hierarchy for module <deserial> in library <work> with parameters.
	S_HOLDING = "00000000000000000000000000000010"
	S_IDLE = "00000000000000000000000000000000"
	S_WORKING = "00000000000000000000000000000001"

Analyzing hierarchy for module <receiver_crc> in library <work> with parameters.
	S_CRC = "00000000000000000000000000000001"
	S_IDLE = "00000000000000000000000000000000"

Analyzing hierarchy for module <receiverNew> in library <work> with parameters.
	idle = "00000000000000000000000000000000"
	receiveData = "00000000000000000000000000000001"

Analyzing hierarchy for module <mybram> in library <work> with parameters.
	LOGSIZE = "00000000000000000000000000010000"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <ramclock> in library <work>.

Analyzing hierarchy for module <ac97> in library <work>.

Analyzing hierarchy for module <ac97commands> in library <work>.

Analyzing hierarchy for module <tone750hz> in library <work>.

WARNING:Xst:2591 - "zbt.v" line 80: attribute on instance <CLKOUT_PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 80: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 80: attribute on instance <DFS_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 80: attribute on instance <DLL_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 80: attribute on instance <DUTY_CYCLE_CORRECTION> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 80: attribute on instance <PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 80: attribute on instance <STARTUP_WAIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 97: attribute on instance <CLKOUT_PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 97: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 97: attribute on instance <DFS_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 97: attribute on instance <DLL_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 97: attribute on instance <DUTY_CYCLE_CORRECTION> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 97: attribute on instance <PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 97: attribute on instance <STARTUP_WAIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt.v" line 110: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
WARNING:Xst:852 - "high_level_module.v" line 418: Unconnected input port 'reset' of instance 'reset1' is tied to GND.
WARNING:Xst:852 - "high_level_module.v" line 607: Unconnected input port 'memory_full' of instance 'rcN1' is tied to GND.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <labkit_audio> in library <work>.
Module <labkit_audio> is correct for synthesis.
 
Analyzing module <ac97> in library <work>.
INFO:Xst:1432 - Contents of array <l_cmd_addr> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_cmd_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_right_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_right_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ac97> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <ready> in unit <ac97>.
    Set user-defined property "INIT =  00000" for signal <left_in_data> in unit <ac97>.
    Set user-defined property "INIT =  00000" for signal <right_in_data> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_sdata_out> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_synch> in unit <ac97>.
    Set user-defined property "INIT =  0000" for signal <bit_count>.
    Set user-defined property "INIT =  0" for signal <l_left_v>.
    Set user-defined property "INIT =  0" for signal <l_right_v>.
    Set user-defined property "INIT =  0" for signal <l_cmd_v>.
Analyzing module <ac97commands> in library <work>.
Module <ac97commands> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <command_valid> in unit <ac97commands>.
    Set user-defined property "INIT =  0000" for signal <state>.
    Set user-defined property "INIT =  0" for signal <command>.
Analyzing module <display_16hex> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex> is correct for synthesis.
 
Analyzing module <recorder> in library <work>.
	MAX_MEMORY_VALUE = 32'sb00000000000001111010000100100000
	S_PLAYBACK = 1'b1
	S_RECORD = 1'b0
Module <recorder> is correct for synthesis.
 
Analyzing module <tone750hz> in library <work>.
Module <tone750hz> is correct for synthesis.
 
    Set user-defined property "INIT =  00000" for signal <pcm_data> in unit <tone750hz>.
    Set user-defined property "INIT =  00" for signal <index>.
Analyzing module <zbt_6111> in library <work>.
Module <zbt_6111> is correct for synthesis.
 
Analyzing module <sampleclk> in library <work>.
Module <sampleclk> is correct for synthesis.
 
Analyzing module <transmitter_crc> in library <work>.
	S_CRC = 32'sb00000000000000000000000000000001
	S_IDLE = 32'sb00000000000000000000000000000000
Module <transmitter_crc> is correct for synthesis.
 
Analyzing module <transmitterNew> in library <work>.
	idle = 32'sb00000000000000000000000000000000
	transmitCRC = 32'sb00000000000000000000000000000010
	transmitData = 32'sb00000000000000000000000000000001
Module <transmitterNew> is correct for synthesis.
 
Analyzing module <checkpoint> in library <work>.
	S_CHECK_HEADER = 32'sb00000000000000000000000000000001
	S_CLK = 32'sb00000000000000000000000000000001
	S_IDLE = 32'sb00000000000000000000000000000000
	S_PROCESSING_DATA = 32'sb00000000000000000000000000000010
	S_WAIT = 32'sb00000000000000000000000000000000
WARNING:Xst:1643 - "checkpoint.v" line 53: You are giving the signal countHeader a default value. countHeader already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "checkpoint.v" line 55: You are giving the signal deserial_on a default value. deserial_on already had a default value, which will be overridden by this one.
Module <checkpoint> is correct for synthesis.
 
Analyzing module <deserial> in library <work>.
	S_HOLDING = 32'sb00000000000000000000000000000010
	S_IDLE = 32'sb00000000000000000000000000000000
	S_WORKING = 32'sb00000000000000000000000000000001
Module <deserial> is correct for synthesis.
 
Analyzing module <receiver_crc> in library <work>.
	S_CRC = 32'sb00000000000000000000000000000001
	S_IDLE = 32'sb00000000000000000000000000000000
Module <receiver_crc> is correct for synthesis.
 
Analyzing module <receiverNew> in library <work>.
	idle = 32'sb00000000000000000000000000000000
	receiveData = 32'sb00000000000000000000000000000001
Module <receiverNew> is correct for synthesis.
 
Analyzing module <mybram> in library <work>.
	LOGSIZE = 32'sb00000000000000000000000000010000
	WIDTH = 32'sb00000000000000000000000000100100
Module <mybram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <mem>.
Analyzing module <ramclock> in library <work>.
Module <ramclock> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <fb_buf> in unit <ramclock>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <fb_buf> in unit <ramclock>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <fb_buf> in unit <ramclock>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "INIT =  000F" for instance <dcm_rst_sr> in unit <ramclock>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "high_level_module.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 23.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <display_16hex>.
    Related source file is "display_16hex.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 166.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 95.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex> synthesized.


Synthesizing Unit <zbt_6111>.
    Related source file is "zbt.v".
    Found 36-bit tristate buffer for signal <ram_data>.
    Found 2-bit register for signal <we_delay>.
    Found 36-bit register for signal <write_data_old1>.
    Found 36-bit register for signal <write_data_old2>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred  36 Tristate(s).
Unit <zbt_6111> synthesized.


Synthesizing Unit <sampleclk>.
    Related source file is "sampleclk.v".
    Found 1-bit register for signal <new_clock>.
    Found 8-bit up counter for signal <clock_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <sampleclk> synthesized.


Synthesizing Unit <transmitter_crc>.
    Related source file is "transmitter_crc.v".
    Found 16-bit register for signal <r>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <done>.
    Found 6-bit adder for signal <count$addsub0000> created at line 93.
    Found 55-bit register for signal <packet>.
    Found 1-bit xor2 for signal <r_0$xor0000> created at line 76.
    Found 1-bit xor2 for signal <r_15$xor0000> created at line 91.
    Found 1-bit xor2 for signal <r_2$xor0000> created at line 78.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <transmitter_crc> synthesized.


Synthesizing Unit <transmitterNew>.
    Related source file is "transmitterNew.v".
    Found 2-bit register for signal <state>.
    Found 59-bit register for signal <packet>.
    Found 1-bit register for signal <crc_start>.
    Found 6-bit register for signal <counter>.
    Found 6-bit register for signal <crc_counter>.
    Found 1-bit register for signal <deserial_on>.
    Found 1-bit register for signal <serial_data>.
    Found 6-bit adder for signal <counter$addsub0000> created at line 87.
    Found 16-bit register for signal <crc_checksum>.
    Found 6-bit adder for signal <crc_counter$addsub0000> created at line 92.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <transmitterNew> synthesized.


Synthesizing Unit <checkpoint>.
    Related source file is "checkpoint.v".
WARNING:Xst:647 - Input <crc_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <start_parallel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk_state>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <crc_start>.
    Found 3-bit register for signal <parallel_header>.
    Found 2-bit register for signal <bit_counter>.
    Found 2-bit register for signal <countHeader>.
    Found 1-bit register for signal <deserial_on>.
    Found 1-bit register for signal <transmission_clk>.
    Found 2-bit register for signal <nth_sample>.
    Found 2-bit adder for signal <bit_counter$share0000> created at line 77.
    Found 1-bit register for signal <clock_divide_count>.
    Found 1-bit adder for signal <clock_divide_count$addsub0000> created at line 173.
    Found 2-bit adder for signal <countHeader$addsub0000> created at line 123.
    Found 2-bit comparator greatequal for signal <crc_start$cmp_ge0000> created at line 99.
    Found 2-bit adder for signal <nth_sample$share0000> created at line 77.
    Found 2-bit comparator lessequal for signal <parallel_header$cmp_le0000> created at line 131.
    Found 9-bit register for signal <process_counter>.
    Found 9-bit adder for signal <process_counter$addsub0000> created at line 143.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <checkpoint> synthesized.


Synthesizing Unit <deserial>.
    Related source file is "parallelizer.v".
    Found 71-bit register for signal <parallel_data_out>.
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count$share0000> created at line 29.
    Found 2-bit register for signal <deserial_state>.
    Found 71-bit 4-to-1 multiplexer for signal <parallel_data_out$mux0000> created at line 29.
    Found 1-bit register for signal <wait_count>.
    Found 1-bit adder for signal <wait_count$addsub0000> created at line 54.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  71 Multiplexer(s).
Unit <deserial> synthesized.


Synthesizing Unit <receiver_crc>.
    Related source file is "receiver_crc.v".
    Found 16-bit register for signal <r>.
    Found 1-bit register for signal <receiver_flag>.
    Found 7-bit register for signal <count>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <crc_good>.
    Found 7-bit adder for signal <count$addsub0000> created at line 96.
    Found 1-bit xor2 for signal <r_0$xor0000> created at line 79.
    Found 1-bit xor2 for signal <r_15$xor0000> created at line 94.
    Found 1-bit xor2 for signal <r_2$xor0000> created at line 81.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <receiver_crc> synthesized.


Synthesizing Unit <receiverNew>.
    Related source file is "receiverNew.v".
WARNING:Xst:647 - Input <seventy_one_bit_packet<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memory_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <data_to_recorder> is never assigned. Tied to value 000000000000000000000000000000000000.
    Found 2-bit register for signal <state>.
    Found 19-bit register for signal <resend_address>.
    Found 36-bit register for signal <data_to_zbt>.
    Found 19-bit register for signal <zbt_address>.
    Found 1-bit register for signal <write_enable>.
    Found 19-bit register for signal <last_good_address>.
    Found 19-bit adder for signal <resend_address$add0000> created at line 76.
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <receiverNew> synthesized.


Synthesizing Unit <mybram>.
    Related source file is "zbt.v".
    Found 65536x36-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 36-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  36 D-type flip-flop(s).
Unit <mybram> synthesized.


Synthesizing Unit <ac97>.
    Related source file is "AC97.v".
    Register <l_right_v> equivalent to <l_left_v> has been removed
    Found 20-bit register for signal <left_in_data>.
    Found 1-bit register for signal <ac97_synch>.
    Found 1-bit register for signal <ac97_sdata_out>.
    Found 20-bit register for signal <right_in_data>.
    Found 1-bit register for signal <ready>.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 87.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 90.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 98.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0000> created at line 96.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0000> created at line 96.
    Found 8-bit up counter for signal <bit_count>.
    Found 20-bit register for signal <l_cmd_addr>.
    Found 20-bit register for signal <l_cmd_data>.
    Found 1-bit register for signal <l_cmd_v>.
    Found 20-bit register for signal <l_left_data>.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0000> created at line 85.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0001> created at line 88.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0002> created at line 91.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0000> created at line 91.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0001> created at line 88.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0002> created at line 85.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0000> created at line 75.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0001> created at line 85.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0002> created at line 88.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0003> created at line 91.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0000> created at line 91.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0001> created at line 88.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0002> created at line 85.
    Found 1-bit register for signal <l_left_v>.
    Found 20-bit register for signal <l_right_data>.
    Found 8-bit comparator greatequal for signal <left_in_data$cmp_ge0000> created at line 106.
    Found 8-bit comparator lessequal for signal <left_in_data$cmp_le0000> created at line 106.
    Found 8-bit comparator greater for signal <right_in_data$cmp_gt0000> created at line 109.
    Found 8-bit comparator less for signal <right_in_data$cmp_lt0000> created at line 109.
    Summary:
	inferred   1 Counter(s).
	inferred 125 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ac97> synthesized.


Synthesizing Unit <ac97commands>.
    Related source file is "AC97.v".
    Found 1-bit register for signal <command_valid>.
    Found 24-bit register for signal <command>.
    Found 4-bit up counter for signal <state>.
    Found 5-bit adder for signal <vol>.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ac97commands> synthesized.


Synthesizing Unit <tone750hz>.
    Related source file is "AC97.v".
    Found 64x20-bit ROM for signal <pcm_data>.
    Found 9-bit up counter for signal <index>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <tone750hz> synthesized.


Synthesizing Unit <labkit_audio>.
    Related source file is "high_level_module.v".
WARNING:Xst:646 - Signal <right_in_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <left_in_data<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <audio_reset_b>.
    Found 12-bit register for signal <out_data>.
    Found 3-bit register for signal <ready_sync>.
    Found 10-bit up counter for signal <reset_count>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <labkit_audio> synthesized.


Synthesizing Unit <recorder>.
    Related source file is "AC97.v".
WARNING:Xst:646 - Signal <tone<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <din<10>> equivalent to <din<0>> has been removed
    Register <din<11>> equivalent to <din<0>> has been removed
    Register <din<12>> equivalent to <din<0>> has been removed
    Register <din<13>> equivalent to <din<0>> has been removed
    Register <din<14>> equivalent to <din<0>> has been removed
    Register <din<15>> equivalent to <din<0>> has been removed
    Register <din<16>> equivalent to <din<0>> has been removed
    Register <din<17>> equivalent to <din<0>> has been removed
    Register <din<18>> equivalent to <din<0>> has been removed
    Register <din<19>> equivalent to <din<0>> has been removed
    Register <din<1>> equivalent to <din<0>> has been removed
    Register <din<20>> equivalent to <din<0>> has been removed
    Register <din<21>> equivalent to <din<0>> has been removed
    Register <din<22>> equivalent to <din<0>> has been removed
    Register <din<23>> equivalent to <din<0>> has been removed
    Register <din<24>> equivalent to <din<0>> has been removed
    Register <din<25>> equivalent to <din<0>> has been removed
    Register <din<26>> equivalent to <din<0>> has been removed
    Register <din<27>> equivalent to <din<0>> has been removed
    Register <din<28>> equivalent to <din<0>> has been removed
    Register <din<29>> equivalent to <din<0>> has been removed
    Register <din<2>> equivalent to <din<0>> has been removed
    Register <din<30>> equivalent to <din<0>> has been removed
    Register <din<31>> equivalent to <din<0>> has been removed
    Register <din<32>> equivalent to <din<0>> has been removed
    Register <din<33>> equivalent to <din<0>> has been removed
    Register <din<34>> equivalent to <din<0>> has been removed
    Register <din<35>> equivalent to <din<0>> has been removed
    Register <din<3>> equivalent to <din<0>> has been removed
    Register <din<4>> equivalent to <din<0>> has been removed
    Register <din<5>> equivalent to <din<0>> has been removed
    Register <din<6>> equivalent to <din<0>> has been removed
    Register <din<7>> equivalent to <din<0>> has been removed
    Register <din<8>> equivalent to <din<0>> has been removed
    Register <din<9>> equivalent to <din<0>> has been removed
    Found 1-bit register for signal <din<0>>.
    Found 1-bit register for signal <audio_state>.
    Found 12-bit register for signal <to_ac97_data>.
    Found 19-bit register for signal <mem_address>.
    Found 1-bit register for signal <ac97_en>.
    Found 19-bit register for signal <hi_address>.
    Found 2-bit register for signal <hi_sample>.
    Found 19-bit comparator equal for signal <mem_address$cmp_eq0002> created at line 417.
    Found 2-bit comparator equal for signal <mem_address$cmp_eq0003> created at line 417.
    Found 19-bit adder for signal <mem_address$share0000> created at line 320.
    Found 1-bit register for signal <mem_full>.
    Found 3-bit up counter for signal <ready_counter>.
    Found 2-bit register for signal <sample>.
    Found 2-bit adder for signal <sample$addsub0000> created at line 331.
    Found 12-bit 4-to-1 multiplexer for signal <to_ac97_data$mux0000> created at line 402.
    Summary:
	inferred   1 Counter(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <recorder> synthesized.


Synthesizing Unit <ramclock>.
    Related source file is "zbt.v".
Unit <ramclock> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "high_level_module.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <zbt_to_fsm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <zbt_address> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000.
WARNING:Xst:653 - Signal <we> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <transmitter_data> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <transmit_packet> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <transmit_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <transmit_address> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000.
WARNING:Xst:646 - Signal <tr_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tr_address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resend_address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <recorder_to_fsm_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rec_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram0_clk_not_used> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parallel_header> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nth_sample> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <locked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fsm_to_zbt> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <dispdata<63:55>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:646 - Signal <data_to_recorder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <countHeader> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <clock_5hz> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <clock_20hz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock_125khz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chk_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cen> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bit_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <audio_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ac97_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ac97_address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 55-bit register for signal <dispdata<54:0>>.
    Found 1-bit register for signal <old_vdown>.
    Found 1-bit register for signal <old_vup>.
    Found 5-bit updown counter for signal <volume>.
    Summary:
	inferred   1 Counter(s).
	inferred  57 D-type flip-flop(s).
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x36-bit single-port RAM                          : 1
# ROMs                                                 : 2
 16x40-bit ROM                                         : 1
 64x20-bit ROM                                         : 1
# Adders/Subtractors                                   : 20
 1-bit adder                                           : 2
 10-bit addsub                                         : 1
 19-bit adder                                          : 2
 2-bit adder                                           : 4
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 3
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 4
# Counters                                             : 15
 10-bit up counter                                     : 1
 19-bit up counter                                     : 6
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 179
 1-bit register                                        : 136
 10-bit register                                       : 1
 12-bit register                                       : 2
 16-bit register                                       : 1
 19-bit register                                       : 5
 2-bit register                                        : 10
 20-bit register                                       : 6
 24-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 1
 36-bit register                                       : 4
 4-bit register                                        : 1
 55-bit register                                       : 1
 59-bit register                                       : 1
 6-bit register                                        : 3
 7-bit register                                        : 1
 71-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 23
 19-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator lessequal                            : 1
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 7
 1-bit 20-to-1 multiplexer                             : 3
 1-bit 40-to-1 multiplexer                             : 1
 12-bit 4-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
 71-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 1
 36-bit tristate buffer                                : 1
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <hexdisp1/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <labkit>.
INFO:Xst - The RAM <bram11/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <bram11/dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65536-word x 36-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock_27mhz_in> | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <receiver_zbt_address> |          |
    |     diA            | connected to signal <data_to_zbt>   |          |
    |     doA            | connected to signal <fsm_to_recorder_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <labkit> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <packet_0> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_1> has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch l_left_v hinder the constant cleaning in the block ac97.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block ac97commands.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <command_5> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_7> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_13> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_14> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_16> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_22> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <command_0> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_8> 
INFO:Xst:2261 - The FF/Latch <command_4> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_12> 
INFO:Xst:2261 - The FF/Latch <command_2> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_10> 
INFO:Xst:2261 - The FF/Latch <command_1> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_9> 
WARNING:Xst:1710 - FF/Latch <ac97_en> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_full> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_sample_1> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_sample_0> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_18> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_17> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_16> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_15> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_14> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_13> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_12> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_11> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_10> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_9> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_8> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_7> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_6> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_5> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_4> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_3> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_2> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_1> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hi_address_0> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_0> (without init value) has a constant value of 0 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rcN1/state_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_50> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_51> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_52> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_53> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_54> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state> has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <serial_data> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_0> has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_0> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_1> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_2> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_3> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_4> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_5> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_6> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_7> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_8> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_9> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_10> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_11> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_12> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_13> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_14> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_checksum_15> (without init value) has a constant value of 1 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_0> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_1> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_2> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_3> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_4> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_5> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_start> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_0> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_18> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_19> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_20> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_21> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_22> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_23> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_24> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_25> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_26> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_27> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_28> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_29> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_30> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_31> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_32> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_33> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_34> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_35> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_36> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_37> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_38> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_39> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_40> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_41> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_42> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_43> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_44> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_45> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_46> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_47> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_48> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_49> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_33> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_34> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_35> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_36> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_37> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_38> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_39> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_40> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_41> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_42> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_43> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_44> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_45> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_46> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_47> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_48> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_49> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_50> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_51> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_52> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_53> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_54> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_55> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_56> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_57> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_58> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_4> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_5> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_1> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_2> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_3> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_4> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_5> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_6> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_7> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_8> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_9> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_10> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_11> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_12> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_13> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_14> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_15> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_16> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_17> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_18> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_19> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_20> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_21> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_22> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_23> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_24> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_25> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_26> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_27> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_28> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_29> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_30> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_31> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_32> (without init value) has a constant value of 0 in block <transNew1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_11> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_12> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_13> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_14> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_15> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_16> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_17> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_18> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_19> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_20> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_21> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_22> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_23> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_24> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_25> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_26> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_27> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_28> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_29> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_30> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_31> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_32> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_33> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_34> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_35> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_12> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_17> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <we_delay_0> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_0> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_1> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_2> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_3> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_4> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_5> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_6> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_7> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_8> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_9> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_old1_10> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_3> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_2> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_1> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_0> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_0> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_2> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_3> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_1> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_5> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_6> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_4> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_8> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_9> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_7> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_11> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_12> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_10> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_13> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_17> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_16> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_15> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_14> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_13> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_12> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_11> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_10> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_9> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_8> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_7> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_6> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_5> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_4> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_3> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_2> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_1> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_5> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_4> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_14> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_15> (without init value) has a constant value of 1 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <done> (without init value) has a constant value of 0 in block <trans_crc1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_9> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_10> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <we_delay_1> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_11> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_12> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_13> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_14> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_15> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_16> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_17> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_18> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_19> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_20> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_21> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_22> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_23> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_24> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_25> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_35> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_34> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_33> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_32> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_31> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_30> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_29> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_28> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_27> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_26> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_0> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_1> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_2> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_3> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_4> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_5> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_6> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_7> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_8> (without init value) has a constant value of 0 in block <zbt1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <left_in_data_12> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <left_in_data_13> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <left_in_data_14> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <left_in_data_15> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <left_in_data_16> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <left_in_data_17> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <left_in_data_18> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <left_in_data_19> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_0> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_1> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_2> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_3> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_4> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_5> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_6> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_7> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_8> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_9> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_10> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_11> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_12> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_13> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_14> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_15> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_16> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_17> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_18> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_19> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <deserial_on> of sequential type is unconnected in block <transNew1>.
WARNING:Xst:1290 - Hierarchical block <trans_crc1> is unconnected in block <labkit>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x36-bit single-port block RAM                    : 1
# ROMs                                                 : 2
 16x40-bit ROM                                         : 1
 64x20-bit ROM                                         : 1
# Adders/Subtractors                                   : 18
 1-bit adder                                           : 2
 10-bit addsub                                         : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 3
 4-bit subtractor                                      : 1
 5-bit adder                                           : 4
 6-bit adder                                           : 3
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 15
 10-bit up counter                                     : 1
 19-bit up counter                                     : 6
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 734
 Flip-Flops                                            : 734
# Comparators                                          : 23
 19-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator lessequal                            : 1
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 18
 1-bit 20-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 12
 1-bit 40-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
 71-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <we_delay_0> in Unit <zbt_6111> is equivalent to the following 36 FFs/Latches, which will be removed : <write_data_old1_0> <write_data_old1_1> <write_data_old1_2> <write_data_old1_3> <write_data_old1_4> <write_data_old1_5> <write_data_old1_6> <write_data_old1_7> <write_data_old1_8> <write_data_old1_9> <write_data_old1_10> <write_data_old1_11> <write_data_old1_12> <write_data_old1_13> <write_data_old1_14> <write_data_old1_15> <write_data_old1_16> <write_data_old1_17> <write_data_old1_18> <write_data_old1_19> <write_data_old1_20> <write_data_old1_21> <write_data_old1_22> <write_data_old1_23> <write_data_old1_24> <write_data_old1_25> <write_data_old1_26> <write_data_old1_27> <write_data_old1_28> <write_data_old1_29> <write_data_old1_30> <write_data_old1_31> <write_data_old1_32> <write_data_old1_33> <write_data_old1_34> <write_data_old1_35> 
INFO:Xst:2261 - The FF/Latch <l_right_data_0> in Unit <ac97> is equivalent to the following 7 FFs/Latches, which will be removed : <l_right_data_1> <l_right_data_2> <l_right_data_3> <l_right_data_4> <l_right_data_5> <l_right_data_6> <l_right_data_7> 
WARNING:Xst:1710 - FF/Latch <we_delay_0> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_18> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_19> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_20> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_21> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_22> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_23> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_24> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_25> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_26> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_27> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_28> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_29> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_30> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_31> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_32> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_33> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_34> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_35> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <we_delay_1> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_0> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_1> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_2> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_3> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_4> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_5> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_6> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_7> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_8> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_9> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_10> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_11> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_12> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_13> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_14> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_15> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_16> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_old2_17> (without init value) has a constant value of 0 in block <zbt_6111>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_35> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_34> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_33> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_32> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_31> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_30> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_29> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_28> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_27> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_26> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_25> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_24> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_23> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_22> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_21> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_20> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_19> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_18> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_17> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state> has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_54> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_53> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_52> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_51> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_50> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_49> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_48> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_47> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_46> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_45> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_44> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_43> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_42> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_41> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_40> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_39> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_38> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_37> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_36> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <done> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_0> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_1> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_2> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_3> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_4> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <count_5> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_1> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_2> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_3> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_4> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_16> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_15> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_14> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_13> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_12> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_11> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_5> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_6> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_7> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_10> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_9> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_8> (without init value) has a constant value of 0 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_15> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_14> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_13> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_10> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_12> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_11> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_7> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_9> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_8> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_4> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_6> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_5> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_1> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_3> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_2> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_0> (without init value) has a constant value of 1 in block <transmitter_crc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_42> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_41> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_40> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_39> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_38> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_37> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_36> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_35> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_34> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_33> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_32> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_31> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_30> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_29> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_28> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_27> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_26> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_25> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_24> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_23> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_22> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_21> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <deserial_on> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_5> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_4> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_3> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_1> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_0> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_58> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_57> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_56> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_55> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_54> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_53> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_52> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_51> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_50> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_49> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_48> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_47> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_46> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_45> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_44> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_43> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <serial_data> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_0> has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_0> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_1> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_2> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_3> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_4> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_counter_5> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <crc_start> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_0> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_1> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_2> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_3> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_4> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_5> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_20> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_19> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_18> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_17> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_16> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_15> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_14> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_6> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_7> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_8> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_9> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_13> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_12> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_10> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_11> (without init value) has a constant value of 0 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_0> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_1> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_2> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_3> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_4> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_5> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_6> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_7> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_8> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_9> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_10> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_11> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_12> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_13> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_14> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <crc_checksum_15> (without init value) has a constant value of 1 in block <transmitterNew>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <xxx/index_6> of sequential type is unconnected in block <recorder>.
WARNING:Xst:2677 - Node <xxx/index_7> of sequential type is unconnected in block <recorder>.
WARNING:Xst:2677 - Node <xxx/index_8> of sequential type is unconnected in block <recorder>.
INFO:Xst:2261 - The FF/Latch <dispdata_50> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF_1> 
INFO:Xst:2261 - The FF/Latch <dispdata_51> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF_0> 

Optimizing unit <labkit> ...

Optimizing unit <display_16hex> ...

Optimizing unit <checkpoint> ...

Optimizing unit <deserial> ...

Optimizing unit <receiver_crc> ...

Optimizing unit <ac97> ...

Optimizing unit <ac97commands> ...

Optimizing unit <labkit_audio> ...

Optimizing unit <recorder> ...
WARNING:Xst:1710 - FF/Latch <audio_state> (without init value) has a constant value of 1 in block <recorder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <a/ac97/l_cmd_addr_12> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_addr_18> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_11> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_17> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_18> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <a/ac97/left_in_data_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/left_in_data_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/left_in_data_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/left_in_data_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/left_in_data_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/left_in_data_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/left_in_data_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/left_in_data_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <r/mem_address_0> of sequential type is unconnected in block <labkit>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_12> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_5> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_13> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_14> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_8> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_16> 
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 1.
FlipFlop hexdisp1/char_index_0 has been replicated 2 time(s)
FlipFlop hexdisp1/char_index_1 has been replicated 1 time(s)
FlipFlop hexdisp1/char_index_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 7-bit shift register for signal <hexdisp1/control_30>.
	Found 7-bit shift register for signal <hexdisp1/control_22>.
	Found 7-bit shift register for signal <hexdisp1/control_14>.
	Found 7-bit shift register for signal <hexdisp1/control_6>.
	Found 9-bit shift register for signal <a/ac97/left_in_data_8>.
	Found 2-bit shift register for signal <a/ready_sync_1>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 560
 Flip-Flops                                            : 560
# Shift Registers                                      : 6
 2-bit shift register                                  : 1
 7-bit shift register                                  : 4
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 1433
#      GND                         : 1
#      INV                         : 38
#      LUT1                        : 137
#      LUT2                        : 57
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 281
#      LUT3_D                      : 11
#      LUT3_L                      : 5
#      LUT4                        : 389
#      LUT4_D                      : 9
#      LUT4_L                      : 16
#      MUXCY                       : 173
#      MUXF5                       : 135
#      MUXF6                       : 22
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 154
# FlipFlops/Latches                : 579
#      FD                          : 172
#      FDE                         : 166
#      FDE_1                       : 4
#      FDR                         : 45
#      FDRE                        : 138
#      FDRS                        : 20
#      FDS                         : 20
#      FDSE                        : 11
#      OFDDRRSE                    : 3
# RAMS                             : 144
#      RAMB16_S1                   : 144
# Shift Registers                  : 8
#      SRL16                       : 3
#      SRL16E                      : 4
#      SRL16E_1                    : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 286
#      IBUF                        : 9
#      IBUFG                       : 2
#      OBUF                        : 239
#      OBUFT                       : 36
# DCMs                             : 2
#      DCM                         : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      544  out of  33792     1%  
 Number of Slice Flip Flops:            579  out of  67584     0%  
 Number of 4 input LUTs:                953  out of  67584     1%  
    Number used as logic:               945
    Number used as Shift registers:       8
 Number of IOs:                         576
 Number of bonded IOBs:                 288  out of    684    42%  
 Number of BRAMs:                       144  out of    144   100%  
 Number of GCLKs:                         6  out of     16    37%  
 Number of DCMs:                          2  out of     12    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | rc/int_dcm:CLK0        | 344   |
hexdisp1/clock1                    | BUFG                   | 47    |
clk500kHz/new_clock1               | BUFG                   | 25    |
chkpt/transmission_clk1            | BUFG                   | 110   |
ac97_bit_clock                     | IBUF+BUFG              | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.181ns (Maximum Frequency: 89.433MHz)
   Minimum input arrival time before clock: 5.517ns
   Maximum output required time after clock: 7.355ns
   Maximum combinational path delay: 5.887ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 6.801ns (frequency: 147.045MHz)
  Total number of paths / destination ports: 5220 / 678
-------------------------------------------------------------------------
Delay:               6.801ns (Levels of Logic = 5)
  Source:            r/xxx/index_3 (FF)
  Destination:       r/to_ac97_data_11 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising

  Data Path: r/xxx/index_3 to r/to_ac97_data_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             43   0.568   1.401  r/xxx/index_3 (r/xxx/index_3)
     LUT4:I0->O            1   0.439   0.557  r/to_ac97_data_mux0001<19>2_SW0 (N701)
     LUT4:I3->O            2   0.439   0.987  r/to_ac97_data_mux0001<19>2 (r/N3)
     LUT3:I0->O            1   0.439   0.725  r/to_ac97_data_mux0001<19>1 (r/to_ac97_data_mux0001<19>)
     LUT3:I1->O            1   0.439   0.000  r/mux2_3 (r/mux2_3)
     MUXF5:I1->O           1   0.436   0.000  r/mux2_2_f5 (r/to_ac97_data_mux0000<19>)
     FDE:D                     0.370          r/to_ac97_data_11
    ----------------------------------------
    Total                      6.801ns (3.130ns logic, 3.671ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hexdisp1/clock1'
  Clock period: 11.181ns (frequency: 89.433MHz)
  Total number of paths / destination ports: 3357 / 78
-------------------------------------------------------------------------
Delay:               11.181ns (Levels of Logic = 11)
  Source:            hexdisp1/char_index_0_1 (FF)
  Destination:       hexdisp1/disp_data_out (FF)
  Source Clock:      hexdisp1/clock1 rising
  Destination Clock: hexdisp1/clock1 rising

  Data Path: hexdisp1/char_index_0_1 to hexdisp1/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.568   0.965  hexdisp1/char_index_0_1 (hexdisp1/char_index_0_1)
     LUT3:I2->O            1   0.439   0.557  hexdisp1/Mmux_nibble_10 (hexdisp1/Mmux_nibble_10)
     LUT4:I3->O            1   0.439   0.000  hexdisp1/char_index<3>271_F (N362)
     MUXF5:I0->O           6   0.436   0.827  hexdisp1/char_index<3>271 (hexdisp1/char_index<3>271)
     LUT3_D:I2->O         10   0.439   1.094  hexdisp1/char_index<3>41_1 (hexdisp1/char_index<3>41)
     LUT4:I1->O            1   0.439   0.726  hexdisp1/Mmux__varindex0000_15_SW1 (N203)
     LUT3:I1->O            1   0.439   0.000  hexdisp1/Mmux__varindex0000_15 (hexdisp1/Mmux__varindex0000_15)
     MUXF5:I0->O           1   0.436   0.000  hexdisp1/Mmux__varindex0000_13_f5 (hexdisp1/Mmux__varindex0000_13_f5)
     MUXF6:I1->O           1   0.447   0.551  hexdisp1/Mmux__varindex0000_12_f6 (hexdisp1/Mmux__varindex0000_12_f6)
     LUT3:I2->O            1   0.439   0.558  hexdisp1/disp_data_out_mux000032 (hexdisp1/disp_data_out_mux000032)
     LUT4_L:I3->LO         1   0.439   0.134  hexdisp1/disp_data_out_mux000078 (hexdisp1/disp_data_out_mux000078)
     LUT4:I2->O            1   0.439   0.000  hexdisp1/disp_data_out_mux0000168 (hexdisp1/disp_data_out_mux0000)
     FDE:D                     0.370          hexdisp1/disp_data_out
    ----------------------------------------
    Total                     11.181ns (5.769ns logic, 5.412ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk500kHz/new_clock1'
  Clock period: 6.960ns (frequency: 143.678MHz)
  Total number of paths / destination ports: 395 / 32
-------------------------------------------------------------------------
Delay:               6.960ns (Levels of Logic = 5)
  Source:            chkpt/bit_counter_0 (FF)
  Destination:       chkpt/process_counter_3 (FF)
  Source Clock:      clk500kHz/new_clock1 rising
  Destination Clock: clk500kHz/new_clock1 rising

  Data Path: chkpt/bit_counter_0 to chkpt/process_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.568   1.125  chkpt/bit_counter_0 (chkpt/bit_counter_0)
     LUT2:I0->O            1   0.439   0.557  chkpt/crc_start_and0001_SW0 (N881)
     LUT4_D:I3->LO         1   0.439   0.134  chkpt/crc_start_and0001 (N366)
     LUT4:I2->O            7   0.439   1.024  chkpt/process_counter_mux0000<8>1_SW0 (N115)
     LUT4_D:I1->O          2   0.439   0.987  chkpt/process_counter_mux0000<8>1 (chkpt/N18)
     LUT3:I0->O            1   0.439   0.000  chkpt/process_counter_mux0000<5>471 (chkpt/process_counter_mux0000<5>47)
     FDRS:D                    0.370          chkpt/process_counter_3
    ----------------------------------------
    Total                      6.960ns (3.133ns logic, 3.827ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chkpt/transmission_clk1'
  Clock period: 5.766ns (frequency: 173.430MHz)
  Total number of paths / destination ports: 636 / 126
-------------------------------------------------------------------------
Delay:               5.766ns (Levels of Logic = 4)
  Source:            rc1/r_2 (FF)
  Destination:       rc1/crc_good (FF)
  Source Clock:      chkpt/transmission_clk1 rising
  Destination Clock: chkpt/transmission_clk1 rising

  Data Path: rc1/r_2 to rc1/crc_good
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.568   0.986  rc1/r_2 (rc1/r_2)
     LUT4:I0->O            1   0.439   0.803  rc1/crc_good_mux000057 (rc1/crc_good_mux000057)
     LUT4:I0->O            1   0.439   0.726  rc1/crc_good_mux000084 (rc1/crc_good_mux000084)
     LUT4:I1->O            1   0.439   0.558  rc1/crc_good_mux0000127_SW0 (N2741)
     LUT4:I3->O            1   0.439   0.000  rc1/crc_good_mux0000127 (rc1/crc_good_mux0000)
     FD:D                      0.370          rc1/crc_good
    ----------------------------------------
    Total                      5.766ns (2.694ns logic, 3.072ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ac97_bit_clock'
  Clock period: 10.257ns (frequency: 97.494MHz)
  Total number of paths / destination ports: 1614 / 91
-------------------------------------------------------------------------
Delay:               5.128ns (Levels of Logic = 3)
  Source:            a/ac97/bit_count_6 (FF)
  Destination:       a/ac97/Mshreg_left_in_data_8 (FF)
  Source Clock:      ac97_bit_clock rising
  Destination Clock: ac97_bit_clock falling

  Data Path: a/ac97/bit_count_6 to a/ac97/Mshreg_left_in_data_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.568   1.263  a/ac97/bit_count_6 (a/ac97/bit_count_6)
     LUT4:I0->O            1   0.439   0.551  a/ac97/left_in_data_and000024 (a/ac97/left_in_data_and000024)
     LUT4_L:I2->LO         1   0.439   0.134  a/ac97/left_in_data_and000026 (a/ac97/left_in_data_and000026)
     LUT4:I2->O            5   0.439   0.771  a/ac97/left_in_data_and000049 (a/ac97/left_in_data_and0000)
     SRL16E_1:CE               0.525          a/ac97/Mshreg_left_in_data_8
    ----------------------------------------
    Total                      5.128ns (2.410ns logic, 2.718ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              3.540ns (Levels of Logic = 2)
  Source:            button_enter (PAD)
  Destination:       benter/count_0 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: button_enter to benter/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.825   0.955  button_enter_IBUF (button_enter_IBUF)
     LUT3:I1->O           20   0.439   1.041  benter/count_or00001 (benter/count_or0000)
     FDRE:R                    0.280          benter/count_0
    ----------------------------------------
    Total                      3.540ns (1.544ns logic, 1.996ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk500kHz/new_clock1'
  Total number of paths / destination ports: 28 / 23
-------------------------------------------------------------------------
Offset:              5.517ns (Levels of Logic = 4)
  Source:            user3<5> (PAD)
  Destination:       chkpt/parallel_header_2 (FF)
  Destination Clock: clk500kHz/new_clock1 rising

  Data Path: user3<5> to chkpt/parallel_header_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.825   1.254  user3_5_IBUF (user3_5_IBUF)
     LUT3:I1->O            3   0.439   0.765  chkpt/countHeader_mux0000<0>5 (chkpt/countHeader_mux0000<0>5)
     LUT4:I3->O            2   0.439   0.987  chkpt/parallel_header_mux0000<0>129 (chkpt/N21)
     LUT4:I0->O            1   0.439   0.000  chkpt/parallel_header_mux0000<1>1 (chkpt/parallel_header_mux0000<1>)
     FDR:D                     0.370          chkpt/parallel_header_1
    ----------------------------------------
    Total                      5.517ns (2.512ns logic, 3.006ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chkpt/transmission_clk1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 3)
  Source:            user3<5> (PAD)
  Destination:       ds1/parallel_data_out_0 (FF)
  Destination Clock: chkpt/transmission_clk1 rising

  Data Path: user3<5> to ds1/parallel_data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.825   1.254  user3_5_IBUF (user3_5_IBUF)
     LUT3:I1->O            1   0.439   0.000  ds1/Mmux_parallel_data_out_mux0000682 (ds1/Mmux_parallel_data_out_mux0000681)
     MUXF5:I0->O           1   0.436   0.000  ds1/Mmux_parallel_data_out_mux000068_f5 (ds1/parallel_data_out_mux0000<70>)
     FD:D                      0.370          ds1/parallel_data_out_0
    ----------------------------------------
    Total                      3.324ns (2.070ns logic, 1.254ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.194ns (Levels of Logic = 1)
  Source:            ac97_sdata_in (PAD)
  Destination:       a/ac97/Mshreg_left_in_data_8 (FF)
  Destination Clock: ac97_bit_clock falling

  Data Path: ac97_sdata_in to a/ac97/Mshreg_left_in_data_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.701  ac97_sdata_in_IBUF (ac97_sdata_in_IBUF)
     SRL16E_1:D                0.667          a/ac97/Mshreg_left_in_data_8
    ----------------------------------------
    Total                      2.194ns (1.492ns logic, 0.701ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 33 / 26
-------------------------------------------------------------------------
Offset:              7.355ns (Levels of Logic = 2)
  Source:            a/ready_sync_1 (FF)
  Destination:       analyzer3_clock (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: a/ready_sync_1 to analyzer3_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.568   0.910  a/ready_sync_1 (a/ready_sync_1)
     LUT2:I1->O           28   0.439   1.077  a/ready1 (analyzer3_clock_OBUF)
     OBUF:I->O                 4.361          analyzer3_clock_OBUF (analyzer3_clock)
    ----------------------------------------
    Total                      7.355ns (5.368ns logic, 1.987ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hexdisp1/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            hexdisp1/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      hexdisp1/clock1 rising

  Data Path: hexdisp1/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  hexdisp1/disp_rs (hexdisp1/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.654ns (Levels of Logic = 1)
  Source:            a/ac97/ac97_synch (FF)
  Destination:       ac97_synch (PAD)
  Source Clock:      ac97_bit_clock rising

  Data Path: a/ac97/ac97_synch to ac97_synch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.568   0.725  a/ac97/ac97_synch (a/ac97/ac97_synch)
     OBUF:I->O                 4.361          ac97_synch_OBUF (ac97_synch)
    ----------------------------------------
    Total                      5.654ns (4.929ns logic, 0.725ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.887ns (Levels of Logic = 2)
  Source:            ac97_bit_clock (PAD)
  Destination:       analyzer1_clock (PAD)

  Data Path: ac97_bit_clock to analyzer1_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.701  ac97_bit_clock_IBUF (analyzer1_clock_OBUF1)
     OBUF:I->O                 4.361          analyzer1_clock_OBUF (analyzer1_clock)
    ----------------------------------------
    Total                      5.887ns (5.186ns logic, 0.701ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.22 secs
 
--> 


Total memory usage is 502556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  926 (   0 filtered)
Number of infos    :   60 (   0 filtered)

