<p><br/></p><p><time datetime="2021-07-14" class="date-past">14 Jul 2021</time> </p><ul><li><p>Trace block integration support:</p></li></ul><ol start="1"><li><p /><ol start="1"><li><p>Provided demo on flow using library functions to generate CSR interfaces for trace blocks.</p></li><li><p>Fixed an issue with the above flow that avoids writing the golden CPR CSR files.</p></li><li><p>Worked with Eric to facilitate the use of above library to integrate trace blocks inside Ncore units.</p></li><li><p>Clearly defined nativeTrigger interface signal names and widths to allow Trigger block integration, made local changes in IOAIU to serve as a reference for Trace Trigger integration.</p></li></ol></li></ol><ul><li><p>Trace Trigger block: Fixed all known verilator issues. Refactored some code.</p></li><li><p>DCE event handling: Just started working on integrating event handling (Sys event sender) in DCE.</p></li></ul><p><br/></p><p><time datetime="2022-05-25" class="date-past">25 May 2022</time></p><ul><li><p><del>Ncore Pmon: </del></p><ul><li><p><del>Continued refining the latency counter table design which is now broken down into smaller components such as LCT entry block. State machine was designed for the same.</del></p></li><li><p>Updated microarchitecture for Perfmon. </p></li></ul></li><li><p>CHI-AIU:</p><ul><li><p>Made changes to CHI-AIU ott table to bring out alloc-dealloc signals for Perfmon and to connect Bandwidth events to the Perfmon block. Integration mostly done (yet to check in).</p></li></ul></li><li><p>CONC-9651: Fixed issue with baseAddresses param passed to apb_demux in IOAIU. Also fixed issues with internal APB address bus widths connecting apb_demux and the individual cores.</p></li></ul><p><br/></p><p><time datetime="2022-06-01" class="date-past">01 Jun 2022</time></p><ul><li><p>Spent time debugging CONC-9651reopened issue which turned out to be a maestro param misconfigured.</p></li><li><p>CHI-AIU: Checkin test failed after design changes to integrate new Perfmon interfaces. Debugging and reviewing with France DV team (Zied) seemed to indicate a TB issue. This is now a blocker since it prevents checking in design changes (CONC-9752).</p></li></ul><p><br/></p><p><time datetime="2022-06-08" class="date-past">08 Jun 2022</time></p><ul><li><p>After CONC-9752 was resolved, was able to push the CHI-AIU changes to support Ncore 3.4 Perfmon features. </p></li><li><p>Also fixed register issues (Perfmon registers) and the new master-trigger interface in DVE. Perfmon integration is complete in all units except for the addition of the master-trigger interface in IOAIU (Bob is handling this).</p></li><li><p>Discussed changes to support the master-trigger capability in Perfmon with Ronak. Ronak has already implemented this now.</p></li><li><p>Had meeting discussing implementation details of software credit management including Credit control registers.</p></li></ul><p><br/></p><p><time datetime="2022-06-22" class="date-past">22 Jun 2022</time></p><ul><li><p>Created an initial version of the CCR register, that makes assumption about conditionally (based on TACHL params) select the read-write accessibility. This doesn't seem to be supported by Maestro at the moment.</p></li><li><p>Discussed, proposed a timing fix for latency counter table that doesn't cost many flops. Ronak will be implementing this.</p></li><li><p>Updated and published microarchitecture updates in latency counter table for DV. Also discussed and provided the information regarding signals that DV can tap to know which transactions are dropped.</p></li></ul><p><br/></p><p><time datetime="2022-06-29" class="date-past">29 Jun 2022</time></p><ul><li><p>Software Credit management: Made code edits to connect CCR register bits in ott_top, optional switch to revert back to fixed credits as before. Discussed with Dan and design team on possible solutions to reuse CCR register definition.</p></li><li><p>Discussed code-refactor or logic reorganization changes in Latency counter table with Ronak to simplify microarchitecture (Ronak has already implemented the changes now).</p></li><li><p>Had to take a sick leave on Wednesday, Jun 29.</p></li></ul><p><br/></p><p><time datetime="2022-07-06" class="date-past">06 Jul 2022</time></p><ul><li><p>Resumed work on width-adapter changes. Made some code edits and tried getting older testbenches running. Ran into some issues that need to be fixed.</p></li><li><p>Software credit management: Separated credit counter library elements into a variable limit credit counter (that support software credit management) and fixed limit credit counter (old credit counter still used for AIU to DVE credits).</p></li><li><p>Ncore Perfmon: Looking at a timing issue that goes through the low-pass filter. Had a few discussions with design team.</p></li></ul><p><br/></p><p><time datetime="2022-07-13" class="date-past">13 Jul 2022</time></p><ul><li><p>Ncore Perfmon timing: Timing issue from previous week involving LPF turned out to be a non-issue. But a new timing issue was found out to be a result of failure to pipeline incoming events into Perfmon 3.4. This was resolved.</p></li><li><p>Latency binning: Resolved a bug in multiplexing latency interfaces in ncr_pmon block discovered by DV (Zied).</p></li><li><p>Software credit management: Fixed a few issues with connectivity and register field generation. Had discussions with Dan regarding issues related to making &quot;access&quot; (read-writeability) property conditional in register field CPR definitions. Current solution is to modify this property in the CSR object and write into .attr file, the same way we do for multi-port IOAIU. </p></li><li><p>Other issues: Migrating CONC-9998 GRBUNSIDR register Release Version fix to 3.4. Looked at some lint issues in dce_csr.</p></li></ul><p><br/></p><p><time datetime="2022-07-20" class="date-past">20 Jul 2022</time></p><ul><li><p>Software credit management: Presented overview of code changes in CHI-AIU to implement variable credits - including new library components and functions. Added TACHL code to modify CSR object to override field properties of CCR register, all related changes in CHI-AIU are now checked in.</p></li><li><p>Other issues: Looked at failing timing reports from David. Turned out to be not an issue with PMON.</p></li></ul><p><br/></p><p><time datetime="2022-07-27" class="date-past">27 Jul 2022</time></p><ul><li><p>Software credit management: Fixed issues with reset values for Credit Limit field. Fixed lint issues and did some code refactor.</p></li><li><p>Debugged and fixed Jira related to Reserved register-fields with non-zero value.</p></li><li><p>Width adapter: Added code and ports for sending H_len field from hdr_translate to data_translate block.</p></li></ul><p><br/></p><p><time datetime="2022-08-03" class="date-past">03 Aug 2022</time></p><ul><li><p>Software credit management: Code refactor. Had code review of implementation in CHI-AIU.</p></li><li><p>Perfmon: Provided my comments on a couple of issues that came up regarding latency binning.</p></li></ul><p><br/></p><p><time datetime="2022-08-10" class="date-past">10 Aug 2022</time></p><ul><li><p>Software credit management: Fixed a couple of issues that were fixed. Had microarchitecture review of SCM including with DV team.</p></li><li><p>Perfmon: Provided comments for initial code review of latency counter table to Ronak. Ronak will most likely be scheduling it for next week.</p></li><li><p>Width Adapter: Changes for performance improvement using H_len field is now verilator clean. But few formal tests are failing and being debugged.</p></li></ul><p><br/></p><p><time datetime="2022-08-17" class="date-past">17 Aug 2022</time></p><ul><li><p>Perfmon: Contributed to code review of latency counter table that was presented on Thursday this week.</p></li><li><p>Width Adapter optimization: Fixed a couple of issues related to deadlocks, performance bubbles. Verification via simulation bench pending.</p></li></ul><p><br/></p><p><time datetime="2022-09-21" class="date-past">21 Sep 2022</time></p><ul><li><p>Mostly been busy debugging JIRAs for 3.4 release. Also modified state-machine logic for LCT entry (Perfmon latency binning) to handle latency_count_en deassertion while measurements are pending.</p></li></ul><p><br/></p><p><time datetime="2022-09-28" class="date-past">28 Sep 2022</time></p><ul><li><p>Debugged a few issues (rate-adapter, Credit Control register reset value, MasterTriggerInterface lint errors in CHI-AIU).</p></li><li><p>Discussed (with Ronak) simplifying the state-machine logic with the new latency_count_en input in LCT_entry.tachl</p></li><li><p>Resumed width-adapter optimization changes. Fixed some bugs. Still ongoing.</p></li></ul><p><br/></p><p><time datetime="2022-10-05" class="date-past">05 Oct 2022</time></p><ul><li><p>Fixed issue with Perfmon latency interface connectivity in DMI.</p></li><li><p>Fixed issues related to CounterState encoding in CCR register. Confirmed this with Michael Frank via a Jira and arch spec was updated.</p></li><li><p>Debugged or looked at a few Legato issues related to rate-adapter and width-adapter.</p></li></ul><p><br/></p><p><time datetime="2022-10-12" class="date-past">12 Oct 2022</time></p><ul><li><p>Width-adapter: Logic for optimization based on message-length is ready. Passes in simulation bench (John's). But formal bench needs some constraint updates.</p></li><li><p>Debugged a separate performance issue related to pipeForward=true in width-adapter. Fix is ready and will be checked in with the rest of the changes above.</p></li></ul><p><br/></p><p><time datetime="2022-10-19" class="date-past">19 Oct 2022</time></p><ul><li><p>Width-adapter: Cleaned all bugs discovered when running tests labeled 'legato'. Still one test failing in Symphony checkin test. Filed a Jira on Andrew to request updating the formal bench ( CONC-10689 ).</p></li><li><p>Helped debug issues from customer/AE (Eric Howard): NCOR - 154. Its a maestro issue.</p></li></ul><p><br/></p><p><time datetime="2022-10-26" class="date-past">26 Oct 2022</time></p><ul><li><p>Width-adapter: Got Symphony checkin and Legato tests all passing with the edits for performance optimization based on message length. However this feature will be shelved/disabled for Ncore since Ncore uses neither the H_msg_len nor H_addr packet fields. </p></li><li><p>Started updating the dw_adapter microarchitecture page on confluence to include notes about the message-length based optimization.</p></li><li><p>Provided inputs regarding the NRS attribute register (CONC-10681) implementation for 3.4. Implementation underway.</p></li></ul><p><br/></p><p><time datetime="2022-11-02" class="date-past">02 Nov 2022</time></p><ul><li><p>Had been out sick most of the week or traveling. Nothing to report.</p></li></ul><p><br/></p><p><time datetime="2022-11-09" class="date-past">09 Nov 2022</time></p><ul><li><p>Been busy addressing JIRAs for Nov 15 release:</p></li><li><p>CONC-10681: NRS attribute register implemented. Fix checked in, Jira resolved.</p></li><li><p>CONC-10613: Bubble caused in width-adapter when pipeForward is enabled. Now resolved.</p></li><li><p>NCOR-154: Pipe adapter reduction change CSR CDC bridge bus width. Replied. Maestro bug.</p></li><li><p>CONC-9489: SMI protocol change. Responded, discussed with Eric on changes required in Concerto mux. Depacketizer has necessary logic already.</p></li><li><p>CONC-10423: Solution discussed with Eric for resolving assertion. But requires architectural change or confirmation (Monday).</p></li></ul><p><br/><time datetime="2022-11-18" class="date-past">18 Nov 2022</time> </p><ul><li><p>Spent some time reviewing/adding TACHL coverage waivers in Perfmon and CHI-AIU.</p></li><li><p>Reviewed and responded to code-coverage holes related to Master-trigger interface signals in DCE.</p></li><li><p>Discussed CONC-10423 with Eric, Michael Frank, and Khaleel to arrive at a solution. Added a new port to the variable_credit_counter block to indicate no-outstanding-transactions. Complete fix is postponed till after RC.</p></li></ul><p /><p><time datetime="2022-11-23" class="date-past">23 Nov 2022</time> </p><ul><li><p>Fixed an issue related BW feature in CHI-AIU brought to attention by Romain.</p></li><li><p>Fixed issues related to synchornization of Master-trigger interface and sending through delay checker.</p></li></ul><p /><p><time datetime="2022-11-30" class="date-past">30 Nov 2022</time></p><ul><li><p>Added, discussed TACHL code waivers in CHI-AIU, and Perfmon.</p></li><li><p>Investigated, responded to issues related to NRSAR register and width-adapter performance ( performance has improved after recent fix to address bubble when pipeForward = true)</p></li><li><p>Had to take a sick day off.</p></li></ul><p /><p><time datetime="2022-12-07" class="date-past">07 Dec 2022</time> </p><ul><li><p>Spent time with Ronak and John going through some questions on Legato components (switch, packetizer, depacketizer).</p></li><li><p>Brought TACHL code coverage to 100 in most of the CHI-AIU tachl files. (Check-in delayed due to RC release).</p></li><li><p>Started reviewing Verilog code coverage holes for CHI-AIU configs. </p></li></ul><p /><p><time datetime="2022-12-14" class="date-past">14 Dec 2022</time> </p><ul><li><p>Mostly been busy working on hw_config_two and hw_nxpauto CHI-AIU configs, generating UCDBS, adding new waivers for 3.4.</p></li><li><p>Spent time with Ronak and John going through some questions on how switch networks are generated using gen_wrapper.</p></li><li><p>Discussed ramping on CHI-E spec features with Xiaojue.</p></li></ul><p /><p><time datetime="2023-01-04" class="date-past">04 Jan 2023</time> </p><ul><li><p>Mostly busy with improving and generating data for code coverage of CHI-AIU and Legato.</p></li></ul><p /><p><time datetime="2023-01-11" class="date-past">11 Jan 2023</time> </p><ul><li><p>Continuing work on code coverage of CHI-AIU and Legato.</p></li><li><p>Brought up a proposal for allowing packetizers to be stamped.</p></li></ul><p /><p><time datetime="2023-02-08" class="date-past">08 Feb 2023</time> </p><ul><li><p>Continuing work on code coverage of CHI-AIU and Legato: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/71762149/Ncore+3.4+CHIAIU+Code+Coverage+Statistics" data-linked-resource-id="71762149" data-linked-resource-version="32" data-linked-resource-type="page">Ncore 3.4 CHIAIU Code Coverage Statistics:</a> </p></li><li><p>Worked with Ronak on missing Tachl coverage holes for library elements in hw-lib.</p></li></ul><p /><p><time datetime="2023-02-22" class="date-past">22 Feb 2023</time> </p><ul><li><p>Continuing work on code coverage of CHI-AIU and Legato: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/71762149/Ncore+3.4+CHIAIU+Code+Coverage+Statistics" data-linked-resource-id="71762149" data-linked-resource-version="32" data-linked-resource-type="page">Ncore 3.4 CHIAIU Code Coverage Statistics:</a> . Updated branch coverage numbers. Investigated conditional coverage numbers.</p></li><li><p>Worked with Ronak on missing Tachl coverage holes for library elements in hw-lib. Investigated conditional coverage numbers for three of the configs. Most likely cause for drop is missing stimulus.</p></li></ul><p /><p><time datetime="2023-03-01" class="date-past">01 Mar 2023</time> </p><ul><li><p>Legato: Investigated CSR related configs, identified the cause of low conditional coverage numbers - hard-to-hit condition found in Target ATU depacketizers (35 instances) with only one initiator issuing packets at random to all of them. Recommended manual exclusions via Questasim tool and copying them over to the checked-in do file.</p></li><li><p>CHI-AIU code coverage - added exclusions to the rx_tx_link state-machines to improve branch and condition coverages.  <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/71762149/Ncore+3.4+CHIAIU+Code+Coverage+Statistics" data-linked-resource-id="71762149" data-linked-resource-version="32" data-linked-resource-type="page">Ncore 3.4 CHIAIU Code Coverage Statistics:</a>  (New numbers yet to be updated)</p></li></ul><p /><p><time datetime="2023-03-08" class="date-past">08 Mar 2023</time> </p><ul><li><p>CHI-AIU code coverage - Got two configs all green. Working with DV to get remaining stimulus to improve coverage for remaining configs.  <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/71762149/Ncore+3.4+CHIAIU+Code+Coverage+Statistics" data-linked-resource-id="71762149" data-linked-resource-version="32" data-linked-resource-type="page">Ncore 3.4 CHIAIU Code Coverage Statistics:</a>  (new numbers updated)</p></li></ul><p /><p><time datetime="2023-03-15" class="date-past">15 Mar 2023</time> </p><ul><li><p>CHI-AIU code coverage - Got all configs green except hw_cfg_7. <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/71762149/Ncore+3.4+CHIAIU+Code+Coverage+Statistics" data-linked-resource-id="71762149" data-linked-resource-version="32" data-linked-resource-type="page">Ncore 3.4 CHIAIU Code Coverage Statistics:</a>  (new numbers updated)</p></li><li><p>Reviewed Perfmon block code coverage numbers for DII.</p></li><li><p>Reviewed event messaging changes for 3.6 arch doc with Ronak.</p></li><li><p>Spent some time reading CHI-E spec to ramp up on MTE tasks for 3.8.</p></li><li><p>PTO on Friday, Mar 17, 2023.</p></li></ul><p /><p><time datetime="2023-03-22" class="date-past">22 Mar 2023</time> </p><ul><li><p>Reviewed newly discovered holes in Legato coverage database after it was generated with new options.</p></li><li><p>Prepared for CHI-E spec Chapters 1-5 discussion with Xiaojue (to ramp up for MTE)</p></li><li><p>Reviewing X-prop warnings and errors for CHI-AIU</p></li></ul><p /><p><time datetime="2023-03-29" class="date-past">29 Mar 2023</time> </p><ul><li><p>Helped add waivers to csr network related configs in Legato particularly the ctl_targ and apb_targ blocks.</p></li><li><p>Reached 95%+ code coverage goal for the last remaining CHI-AIU config: Expression coverage improved from 94.88% to 95.11%. This completes code coverage goal on CHI-AIU for Ncore 3.4.</p></li><li><p>Had discussions about CHI-E ordering with Xiaojue and Benjamin</p></li></ul><p /><p><time datetime="2023-04-05" class="date-past">05 Apr 2023</time> </p><ul><li><p>Went through or reviewed changes required in DVE TACHL for Event-to-event messaging for 3.6. Ronak will be implementing it.</p></li><li><p>CHI-E discussions: Had discussions on OWO and stashing snoops.</p></li><li><p>Was assigned new tasks: To review DCE blocks to be able to create detailed block diagrams to allow making architectural decisions for protection and resiliency. And TACHL changes in CHI-AIU to implement error handling for the newly supported commands in 3.6.</p></li></ul><p /><p><time datetime="2023-04-12" class="date-past">12 Apr 2023</time> </p><ul><li><p>Memory protection in DCE: Created block diagram of concerto mux in DCE with details of pipes. Had discussions with Xiaojue regarding the same and on required changes in fifo_bundle interface to support parity protection.</p></li><li><p>Reviewed TACHL code for Combined writes in CHI-AIU for error handling (ongoing). </p></li><li><p>Provided support to Ronak in making DVE changes for event-to-event messaging.</p></li><li><p>MTE ramp up effort: Had a discussion regarding CHI exclusives with Benjamin and Xiaojue.</p></li></ul><p /><p><time datetime="2023-04-19" class="date-past">19 Apr 2023</time> </p><ul><li><p>Memory protection in DCE: Had discussion with Boon to confirm interface changes for FIFO library elements. Starting making TACHL changes in fifo.tachl to implement parity protection and add protection interface.</p></li><li><p>CHI-AIU error handling: Made some edits for handling errors with Combined writes in CHI-AIU. Need to fix errors and run regression to check in code.</p></li><li><p>Event messaging: Helped guide register changes in DVE to support event broadcasting in DVE.</p></li><li><p>MTE ramp up effort: Had a discussion of Chapter 12 MTE with Benjamin and Xiaojue.</p></li></ul><p /><p><time datetime="2023-04-26" class="date-past">26 Apr 2023</time> </p><ul><li><p>Memory protection in DCE: Done making TACHL changes in fifo.tachl to implement parity protection and to add protection interface. TACHL compile clean. Running check in regressions.</p></li><li><p>CHI-AIU error handling: Reviewed existing edits that implement combined writes including error handling for the same. No new edits were added and it is ready for DV to verify.</p></li><li><p>Event messaging: DVE changes done. Discussed changes in CHI-AIU with Ronak. Microarchitecture documentation for DMI, DII, and DCE underway.</p></li></ul><p /><p><time datetime="2023-05-03" class="date-past">03 May 2023</time> </p><ul><li><p>Added a new library block, par_enc.tachl to modularize parity protection in Ncore memory elements.</p></li><li><p>Event messaging: Discussed implementation changes in IOAIU and DCE with Ronak.</p></li><li><p>Updated the page Ncore 3.6 Event-messaging delivery with changes in DCE, DII, and DMI.</p></li></ul><p /><p><time datetime="2023-05-10" class="date-past">10 May 2023</time> </p><ul><li><p>Had code review of changes in fifo.tachl and sub-blocks for FIFO memory protection. Implemented pointer protection changes suggested during review.</p></li><li><p>Event messaging: Reviewed DCE changes for 3.6 event messaging changes.</p></li><li><p>Updated and published microarch documents for event messaging: DCE, DMI, CHI-AIU, IOAIU.</p></li><li><p>Started working on changes to placeholder module for CHI-AIU interface parity protection implementation.</p></li></ul><p /><p><time datetime="2023-05-17" class="date-past">17 May 2023</time> </p><ul><li><p>Initial implementation of interface parity protection mostly coded and Compile clean. Checkin tests need to run clean before checking in.</p></li><li><p>Started editing concerto_mux with prot_mux instance additions to gather errors from storage elements.</p></li></ul><p /><p><time datetime="2023-05-24" class="date-past">24 May 2023</time> </p><ul><li><p>Worked on isolating interface parity protection for CHI into a separate block.</p></li><li><p>Changes in Concerto mux for implementing fifo memory parity protection are ready and compile clean.</p></li></ul><p /><p><time datetime="2023-05-31" class="date-past">31 May 2023</time> </p><ul><li><p>ASIL B memory protection: Had code review for changes in Concerto mux. Spent some time studying Skid buffer memory.</p></li><li><p>Created an initial version of documentation for end-to-end protection implementation in Concerto mux.</p></li><li><p>Responded to questions on register definitions for Performance monitoring, Credits, and Trace.</p></li></ul><p /><p><time datetime="2023-06-07" class="date-past">07 Jun 2023</time> </p><ul><li><p>Code review was done for CHI-interface memory protection. New block, chi_interface_protection.tachl, checked in.</p></li><li><p>Worked on some block diagrams for pri_age_buffer_arbiter showing memories to be protected for ASIL B goals.</p></li><li><p>Responded to questions on Performance monitoring, Software credits, and system event messaging.</p></li></ul><p /><p><time datetime="2023-06-14" class="date-past">14 Jun 2023</time> </p><ul><li><p>Worked on bringup of CHI-AIU combined-write and related Jira (CONC-12114).</p></li><li><p>Fixed some CHI-AIU document issues.</p></li><li><p>Reviewed aggregation of events in the system event receiver block with Ronak.</p></li><li><p>Discussed/Reviewed interfaces for parity protection with Eric and Boon.</p></li></ul><p /><p><time datetime="2023-06-28" class="date-past">28 Jun 2023</time> </p><ul><li><p>Fixed a couple of JIRAs related to CHI combined writes.</p></li><li><p>Updated CHI cpr definition to include interface-parity protection signals. Filed Jira on Maestro to pass new parameter to enable this.</p></li><li><p>Worked on script to generate synthesis area, gate-count numbers into spreadsheet to help with ASIL-B analysis.</p></li></ul><p /><p><time datetime="2023-07-07" class="date-past">07 Jul 2023</time> </p><ul><li><p>Out on vacation most of the week (Monday to Wednesday)</p></li><li><p>Created an initial version of the script that reads DCE synthesis reports and generates an excel spreadsheet, with cell formatting, and formulae.</p></li></ul><p /><p><time datetime="2023-07-12" class="date-past">12 Jul 2023</time> </p><ul><li><p>Fixed out issues with the Synthesis script that generates excel. Gave a demo to the team for the same.</p></li><li><p>Spent some time improving sharing of CPR definitions for Ncore registers, and debugging the issues with the cpr2excel.js script. With software support all issues with this script are now resolved and we are able to generate the spreadsheet.</p></li><li><p>Fixed issues with the CheckType value definitions. Ran into new issues with the TACHL interface_parity_protection block because of this.</p></li><li><p>Spent time reviewing DVE microarch for Fusa review.</p></li></ul><p /><p><time datetime="2023-07-26" class="date-past">26 Jul 2023</time> </p><ul><li><p>Mostly been busy with the code coverage for CHI-AIU for FuSa certification.</p></li><li><p>Made some microarch updates for Interface parity protection in CHI-AIU. Latest Interface parity protection block that supports the CHI interface with protection signals is now inside CHI-AIU.</p></li></ul><p /><p><time datetime="2023-08-09" class="date-past">09 Aug 2023</time> </p><ul><li><p>Fixed a couple of JIRAs - related to interface parity checker error logging, timeout threshold registers, and some lint issues.</p></li><li><p>Edits in CHI-AIU to support logging SoftwareConfig errors.</p></li><li><p>Supported generating synthesis numbers in excel for DMI with Benjamin</p></li></ul><p /><p><time datetime="2023-08-16" class="date-past">16 Aug 2023</time> </p><ul><li><p>Added separate timeout registers for remaining Ncore units. Fixed lint issues related to these changes.</p></li><li><p>Worked on resolving issues with DVMVersionSupport param. Added register DVM revision register (currently showing false reset value until MAES-6457 is resolved).</p></li><li><p>Responded to Jiras on apb_csr support for NS-bit support.</p></li></ul><p /><p><time datetime="2023-08-23" class="date-past">23 Aug 2023</time> </p><ul><li><p>Implemented flop count via counting dffre instances and widths in synthesis-to-excel script.</p></li><li><p>Added a new block in hw-lib: amba_chl_protection.tachl to allow interface parity error detection on a per-channel basis.</p></li><li><p>Resolved CONC-12206 - DVM register with reset value from the new Maestro param (DvmVersionSupport). Fixed lint issues related to the same.</p></li></ul><p /><p><time datetime="2023-09-06" class="date-past">06 Sep 2023</time> </p><ul><li><p>Integrated new amba_chl_protection block into amba_interface_protection. CHI-AIU now uses this new block.</p></li><li><p>Fixed issues in apb_csr when protection was enabled.</p></li><li><p>Working on resolving issues related to terminating transaction when check/parity error is detected on CHI-AIU (CONC-12617) and a related issue of logging error info (CONC-12619).</p></li></ul><p /><p><time datetime="2023-09-18" class="date-past">18 Sep 2023</time> </p><ul><li><p>Fixed issues with parity error logging (CONC-12617, CONC-12619) and connectivity to fault checker.</p></li><li><p>Fixed registers that reference the expanded implVerID parameter.</p></li><li><p>Was on PTO on Wednesday Sep 13.</p></li></ul><p /><p><time datetime="2023-09-20" class="date-past">20 Sep 2023</time> </p><ul><li><p>Fixed issues with CONC-12500 (ErrInfo expanded widths in UESR and UESAR registers) and CONC-12750 (missing synchonizers on chk signals).</p></li><li><p>Worked on Ronak in resolving an issue in responding to sys-event messages in ACE-Lite AIUs.</p></li></ul><p /><p><time datetime="2023-10-04" class="date-past">04 Oct 2023</time> </p><ul><li><p>Been busy fixing issues with Error logging in CHI-AIU. Status mentioned here: 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12797" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12797?src=confmacro" class="jira-issue-key">CONC-12797</a>
                            </span>
 </p></li></ul><p /><p><time datetime="2023-10-18" class="date-past">18 Oct 2023</time> </p><ul><li><p>Addressed/Debugged JIRAs related to Error Logging, Interface Parity protection, Sys Event Receiver response, and QoS starvation timeout.</p></li><li><p>Proposed a solution with Ronak for Perfmon register address collisions.</p></li></ul><p /><p><time datetime="2023-11-01" class="date-past">01 Nov 2023</time> </p><ul><li><p>Fixed Conc-13032 (implementation of Correctable error register) and CONC-13060 (Software Programmable error interrupt)</p></li><li><p>Currenly working on resolving CONC-13110 (Handshake completion on error) </p></li></ul><p /><p><time datetime="2023-11-29" class="date-past">29 Nov 2023</time> </p><ul><li><p>Fixed Addressed 2 issues in CHI-Async adapter - check signal connectivity issues and flit_pend signal assertion issue.</p></li><li><p>Reviewed Xprop errors in CHI-AIU.</p></li></ul><p /><p><time datetime="2024-01-08" class="date-past">08 Jan 2024</time> </p><ul><li><p>Worked on debug of performance issue (from Amadies) related to recovering L-credits on CHI. Provided response to customer. Not an actual issue.</p></li><li><p>Verified and provided response to <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13579" rel="nofollow">https://arterisip.atlassian.net/browse/CONC-13579</a>. Not a functional issue.</p></li><li><p>Still working on CONC-13423 related to Completion of response to Read+CMO requests.</p></li></ul><p /><p><time datetime="2024-01-24" class="date-past">24 Jan 2024</time> </p><ul><li><p>CONC-13423 (READ+CMO) was confirmed not a bug, but a TB issues related to TB not returning L-credits.</p></li><li><p>CONC-13662 (BIST sequence mission fault not asserting after 5th Step). Debugged this, confirmed it was an RTL issue caused by clock being gated to the ncore3_timeout block. Local fix ready.</p></li></ul><p /><p><time datetime="2024-02-21" class="date-past">21 Feb 2024</time> </p><ul><li><p>CONC-13662 (BIST sequence mission fault not asserting after 5th Step). Updated comments on what I found out with DV team and what was discussed with Eric and Boon. The latest issue is not a bug. But the BIST control logic in both AIUs need to align in order to behave consistently. DV is also parallelly investigating equivalent test on IOAIU to find out why it doesn’t fail there.</p></li><li><p>Updated CHI-AIU microarchitecture doc to address reviewer comments.</p></li><li><p>Debugged and responded to AE questions on interpretation and usage of Latency binning feature of Performance monitoring.</p></li></ul><p /><p><time datetime="2024-05-03" class="date-past">03 May 2024</time> </p><ul><li><p>Filed <a class="external-link" href="https://arterisip.atlassian.net/browse/MAES-7275" rel="nofollow">https://arterisip.atlassian.net/browse/MAES-7275</a> to fix tzMode issue (not copying values from CPR to CSR object) on Maestro (Dan).</p></li><li><p>Discussed conditionally specifying register fields with Dan. Suggestion was to try setting “bitWidth” to 0.</p></li><li><p>Confirmed issue with amba_interface_protection block - The outputs that indicate errors on a per-channel basis are not being qualified with flitv.</p></li></ul>