

================================================================
== Vivado HLS Report for 'my_net'
================================================================
* Date:           Sat Aug  6 17:20:02 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_net
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.603|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  30662206|  30662206|  30662206|  30662206|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                    |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1            |     30726|     30726|     10242|          -|          -|     3|    no    |
        | + Loop 1.1         |     10240|     10240|        10|          -|          -|  1024|    no    |
        |- Loop 2            |  12684944|  12684944|    792809|          -|          -|    16|    no    |
        | + memset_output1   |       783|       783|         1|          -|          -|   784|    no    |
        | + memset_output2   |       783|       783|         1|          -|          -|   784|    no    |
        | + Loop 2.3         |    752820|    752820|    250940|          -|          -|     3|    no    |
        |  ++ Loop 2.3.1     |      6272|      6272|         8|          -|          -|   784|    no    |
        | + Loop 2.4         |      6272|      6272|         8|          -|          -|   784|    no    |
        | + Loop 2.5         |     32144|     32144|        41|          -|          -|   784|    no    |
        |- Loop 3            |     72624|     72624|      4539|          -|          -|    16|    no    |
        |- Loop 4            |  16559648|  16559648|    517489|          -|          -|    32|    no    |
        | + memset_output15  |        99|        99|         1|          -|          -|   100|    no    |
        | + memset_output26  |        99|        99|         1|          -|          -|   100|    no    |
        | + Loop 4.3         |    512384|    512384|     32024|          -|          -|    16|    no    |
        |  ++ Loop 4.3.1     |       800|       800|         8|          -|          -|   100|    no    |
        | + Loop 4.4         |       800|       800|         8|          -|          -|   100|    no    |
        | + Loop 4.5         |      4100|      4100|        41|          -|          -|   100|    no    |
        |- Loop 5            |     18816|     18816|       588|          -|          -|    32|    no    |
        |- Loop 6            |      1664|      1664|        52|          -|          -|    32|    no    |
        | + Loop 6.1         |        50|        50|         2|          -|          -|    25|    no    |
        |- Loop 7            |    576540|    576540|      9609|          -|          -|    60|    no    |
        | + Loop 7.1         |      9600|      9600|        12|          -|          -|   800|    no    |
        |- Loop 8            |    576540|    576540|      9609|          -|          -|    60|    no    |
        | + Loop 8.1         |      9600|      9600|        12|          -|          -|   800|    no    |
        |- Loop 9            |      4920|      4920|        41|          -|          -|   120|    no    |
        |- Loop 10           |    121716|    121716|      1449|          -|          -|    84|    no    |
        | + Loop 10.1        |      1440|      1440|        12|          -|          -|   120|    no    |
        |- Loop 11           |      3444|      3444|        41|          -|          -|    84|    no    |
        |- Loop 12           |     10170|     10170|      1017|          -|          -|    10|    no    |
        | + Loop 12.1        |      1008|      1008|        12|          -|          -|    84|    no    |
        |- Loop 13           |       410|       410|        41|          -|          -|    10|    no    |
        |- Loop 14           |        30|        30|         3|          -|          -|    10|    no    |
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 351
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 76 
14 --> 14 15 
15 --> 15 16 
16 --> 17 26 
17 --> 18 
18 --> 19 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 18 
26 --> 27 
27 --> 28 35 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 27 
35 --> 36 13 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 35 
76 --> 77 78 
77 --> 76 
78 --> 79 141 
79 --> 79 80 
80 --> 80 81 
81 --> 82 91 
82 --> 83 
83 --> 84 81 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 83 
91 --> 92 
92 --> 93 100 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 92 
100 --> 101 78 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 100 
141 --> 142 143 
142 --> 141 
143 --> 144 146 
144 --> 145 143 
145 --> 144 
146 --> 147 166 
147 --> 148 159 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 147 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 146 
166 --> 167 186 
167 --> 168 179 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 167 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 166 
186 --> 187 227 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 186 
227 --> 228 247 
228 --> 229 240 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 228 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 227 
247 --> 248 288 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 247 
288 --> 289 308 
289 --> 290 301 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 289 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 288 
308 --> 309 349 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 308 
349 --> 350 
350 --> 351 
351 --> 349 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3072 x i32]* %input_r) nounwind, !map !23"   --->   Operation 352 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %output_r) nounwind, !map !29"   --->   Operation 353 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @my_net_str) nounwind"   --->   Operation 354 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%input1 = alloca [3072 x half], align 2" [my_net/src/my_net.cpp:52]   --->   Operation 355 'alloca' 'input1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%conv1_output = alloca [12544 x half], align 2" [my_net/src/my_net.cpp:96]   --->   Operation 356 'alloca' 'conv1_output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%pool1_output = alloca [3136 x half], align 2" [my_net/src/my_net.cpp:97]   --->   Operation 357 'alloca' 'pool1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%conv2_output = alloca [3200 x half], align 2" [my_net/src/my_net.cpp:98]   --->   Operation 358 'alloca' 'conv2_output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%pool2_output = alloca [800 x half], align 2"   --->   Operation 359 'alloca' 'pool2_output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%fc1_output = alloca [120 x half], align 16" [my_net/src/my_net.cpp:100]   --->   Operation 360 'alloca' 'fc1_output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%fc2_output = alloca [84 x half], align 16" [my_net/src/my_net.cpp:101]   --->   Operation 361 'alloca' 'fc2_output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%fc3_output = alloca [10 x half], align 16" [my_net/src/my_net.cpp:102]   --->   Operation 362 'alloca' 'fc3_output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%output1 = alloca [784 x half], align 16" [my_net/src/my_net.cpp:107]   --->   Operation 363 'alloca' 'output1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%output2 = alloca [784 x half], align 16" [my_net/src/my_net.cpp:108]   --->   Operation 364 'alloca' 'output2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%output1_1 = alloca [100 x half], align 16" [my_net/src/my_net.cpp:136]   --->   Operation 365 'alloca' 'output1_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%output2_1 = alloca [100 x half], align 16" [my_net/src/my_net.cpp:137]   --->   Operation 366 'alloca' 'output2_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%pool2_output1 = alloca [800 x half], align 16" [my_net/src/my_net.cpp:158]   --->   Operation 367 'alloca' 'pool2_output1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %output_r, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [my_net/src/my_net.cpp:48]   --->   Operation 368 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3072 x i32]* %input_r, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [my_net/src/my_net.cpp:49]   --->   Operation 369 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [9 x i8]* @p_str7, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [my_net/src/my_net.cpp:50]   --->   Operation 370 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (1.76ns)   --->   "br label %.loopexit14" [my_net/src/my_net.cpp:54]   --->   Operation 371 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit14.loopexit ]"   --->   Operation 372 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i2 %i_0 to i13" [my_net/src/my_net.cpp:54]   --->   Operation 373 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.95ns)   --->   "%icmp_ln54 = icmp eq i2 %i_0, -1" [my_net/src/my_net.cpp:54]   --->   Operation 374 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 375 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [my_net/src/my_net.cpp:54]   --->   Operation 376 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader14.preheader, label %.preheader13.preheader" [my_net/src/my_net.cpp:54]   --->   Operation 377 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_17 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 %i_0, i10 0)" [my_net/src/my_net.cpp:56]   --->   Operation 378 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i12 %tmp_17 to i13" [my_net/src/my_net.cpp:55]   --->   Operation 379 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (1.76ns)   --->   "br label %.preheader13" [my_net/src/my_net.cpp:55]   --->   Operation 380 'br' <Predicate = (!icmp_ln54)> <Delay = 1.76>
ST_2 : Operation 381 [1/1] (1.76ns)   --->   "br label %.preheader14" [my_net/src/my_net.cpp:105]   --->   Operation 381 'br' <Predicate = (icmp_ln54)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.06>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%j_0 = phi i11 [ %j, %1 ], [ 0, %.preheader13.preheader ]"   --->   Operation 382 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i11 %j_0 to i13" [my_net/src/my_net.cpp:55]   --->   Operation 383 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (1.88ns)   --->   "%icmp_ln55 = icmp eq i11 %j_0, -1024" [my_net/src/my_net.cpp:55]   --->   Operation 384 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 385 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (1.63ns)   --->   "%j = add i11 %j_0, 1" [my_net/src/my_net.cpp:55]   --->   Operation 386 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %.loopexit14.loopexit, label %1" [my_net/src/my_net.cpp:55]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i11 %j_0 to i10" [my_net/src/my_net.cpp:56]   --->   Operation 388 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln56, i2 0)" [my_net/src/my_net.cpp:56]   --->   Operation 389 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i12 %shl_ln to i13" [my_net/src/my_net.cpp:56]   --->   Operation 390 'zext' 'zext_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln56 = sub i13 %zext_ln56, %zext_ln55" [my_net/src/my_net.cpp:56]   --->   Operation 391 'sub' 'sub_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 392 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln56 = add i13 %zext_ln54, %sub_ln56" [my_net/src/my_net.cpp:56]   --->   Operation 392 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i13 %add_ln56 to i32" [my_net/src/my_net.cpp:56]   --->   Operation 393 'sext' 'sext_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i32 %sext_ln56 to i64" [my_net/src/my_net.cpp:56]   --->   Operation 394 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [3072 x i32]* %input_r, i64 0, i64 %zext_ln56_1" [my_net/src/my_net.cpp:56]   --->   Operation 395 'getelementptr' 'input_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 396 [2/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [my_net/src/my_net.cpp:56]   --->   Operation 396 'load' 'input_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 397 [1/1] (1.54ns)   --->   "%add_ln56_1 = add i13 %zext_ln55, %zext_ln55_1" [my_net/src/my_net.cpp:56]   --->   Operation 397 'add' 'add_ln56_1' <Predicate = (!icmp_ln55)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "br label %.loopexit14"   --->   Operation 398 'br' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 399 [1/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [my_net/src/my_net.cpp:56]   --->   Operation 399 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 400 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %input_load to float" [my_net/src/my_net.cpp:56]   --->   Operation 400 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 401 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %input_load to float" [my_net/src/my_net.cpp:56]   --->   Operation 401 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 402 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %input_load to float" [my_net/src/my_net.cpp:56]   --->   Operation 402 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 403 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %input_load to float" [my_net/src/my_net.cpp:56]   --->   Operation 403 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 404 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %input_load to float" [my_net/src/my_net.cpp:56]   --->   Operation 404 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 405 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %input_load to float" [my_net/src/my_net.cpp:56]   --->   Operation 405 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.22>
ST_11 : Operation 406 [2/2] (5.22ns)   --->   "%tmp1 = fptrunc float %tmp to half" [my_net/src/my_net.cpp:56]   --->   Operation 406 'sptohp' 'tmp1' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.48>
ST_12 : Operation 407 [1/2] (5.22ns)   --->   "%tmp1 = fptrunc float %tmp to half" [my_net/src/my_net.cpp:56]   --->   Operation 407 'sptohp' 'tmp1' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i13 %add_ln56_1 to i64" [my_net/src/my_net.cpp:56]   --->   Operation 408 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%input1_addr = getelementptr [3072 x half]* %input1, i64 0, i64 %zext_ln56_2" [my_net/src/my_net.cpp:56]   --->   Operation 409 'getelementptr' 'input1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 410 [1/1] (3.25ns)   --->   "store half %tmp1, half* %input1_addr, align 2" [my_net/src/my_net.cpp:56]   --->   Operation 410 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 411 [1/1] (0.00ns)   --->   "br label %.preheader13" [my_net/src/my_net.cpp:55]   --->   Operation 411 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.81>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i_4, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 412 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %add_ln105, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]" [my_net/src/my_net.cpp:105]   --->   Operation 413 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (1.81ns)   --->   "%add_ln105 = add i14 %phi_mul, 784" [my_net/src/my_net.cpp:105]   --->   Operation 414 'add' 'add_ln105' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (1.36ns)   --->   "%icmp_ln105 = icmp eq i5 %i1_0, -16" [my_net/src/my_net.cpp:105]   --->   Operation 415 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 416 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i1_0, 1" [my_net/src/my_net.cpp:105]   --->   Operation 417 'add' 'i_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %.preheader11.preheader, label %meminst.preheader" [my_net/src/my_net.cpp:105]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (1.76ns)   --->   "br label %meminst" [my_net/src/my_net.cpp:107]   --->   Operation 419 'br' <Predicate = (!icmp_ln105)> <Delay = 1.76>
ST_13 : Operation 420 [1/1] (1.76ns)   --->   "br label %.preheader11" [my_net/src/my_net.cpp:128]   --->   Operation 420 'br' <Predicate = (icmp_ln105)> <Delay = 1.76>

State 14 <SV = 3> <Delay = 3.25>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%phi_ln107 = phi i10 [ %add_ln107, %meminst ], [ 0, %meminst.preheader ]" [my_net/src/my_net.cpp:107]   --->   Operation 421 'phi' 'phi_ln107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (1.73ns)   --->   "%add_ln107 = add i10 %phi_ln107, 1" [my_net/src/my_net.cpp:107]   --->   Operation 422 'add' 'add_ln107' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i10 %phi_ln107 to i64" [my_net/src/my_net.cpp:107]   --->   Operation 423 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%output1_addr = getelementptr [784 x half]* %output1, i64 0, i64 %zext_ln107" [my_net/src/my_net.cpp:107]   --->   Operation 424 'getelementptr' 'output1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (3.25ns)   --->   "store half 0x0, half* %output1_addr, align 2" [my_net/src/my_net.cpp:107]   --->   Operation 425 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 426 [1/1] (1.77ns)   --->   "%icmp_ln107 = icmp eq i10 %phi_ln107, -241" [my_net/src/my_net.cpp:107]   --->   Operation 426 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_output1_str)"   --->   Operation 427 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind"   --->   Operation 428 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %meminst14.preheader, label %meminst" [my_net/src/my_net.cpp:107]   --->   Operation 429 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (1.76ns)   --->   "br label %meminst14" [my_net/src/my_net.cpp:108]   --->   Operation 430 'br' <Predicate = (icmp_ln107)> <Delay = 1.76>

State 15 <SV = 4> <Delay = 3.25>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%phi_ln108 = phi i10 [ %add_ln108, %meminst14 ], [ 0, %meminst14.preheader ]" [my_net/src/my_net.cpp:108]   --->   Operation 431 'phi' 'phi_ln108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 432 [1/1] (1.73ns)   --->   "%add_ln108 = add i10 %phi_ln108, 1" [my_net/src/my_net.cpp:108]   --->   Operation 432 'add' 'add_ln108' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i10 %phi_ln108 to i64" [my_net/src/my_net.cpp:108]   --->   Operation 433 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%output2_addr = getelementptr [784 x half]* %output2, i64 0, i64 %zext_ln108" [my_net/src/my_net.cpp:108]   --->   Operation 434 'getelementptr' 'output2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 435 [1/1] (3.25ns)   --->   "store half 0x0, half* %output2_addr, align 2" [my_net/src/my_net.cpp:108]   --->   Operation 435 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 436 [1/1] (1.77ns)   --->   "%icmp_ln108 = icmp eq i10 %phi_ln108, -241" [my_net/src/my_net.cpp:108]   --->   Operation 436 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_output2_str)"   --->   Operation 437 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind"   --->   Operation 438 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 439 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %2, label %meminst14" [my_net/src/my_net.cpp:108]   --->   Operation 439 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i5 %i1_0 to i64" [my_net/src/my_net.cpp:111]   --->   Operation 440 'zext' 'zext_ln111' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (1.76ns)   --->   "br label %.loopexit13" [my_net/src/my_net.cpp:110]   --->   Operation 441 'br' <Predicate = (icmp_ln108)> <Delay = 1.76>

State 16 <SV = 5> <Delay = 8.13>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%j2_0 = phi i2 [ 0, %2 ], [ %j_1, %.loopexit13.loopexit ]"   --->   Operation 442 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.95ns)   --->   "%icmp_ln110 = icmp eq i2 %j2_0, -1" [my_net/src/my_net.cpp:110]   --->   Operation 443 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 444 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j2_0, 1" [my_net/src/my_net.cpp:110]   --->   Operation 445 'add' 'j_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110, label %.preheader12.preheader, label %3" [my_net/src/my_net.cpp:110]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 447 [2/2] (8.13ns)   --->   "call fastcc void @conv2.1([3072 x half]* %input1, i2 %j2_0, i5 %i1_0, [784 x half]* %output1) nounwind" [my_net/src/my_net.cpp:111]   --->   Operation 447 'call' <Predicate = (!icmp_ln110)> <Delay = 8.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%conv1_bias_addr = getelementptr inbounds [16 x half]* @conv1_bias, i64 0, i64 %zext_ln111" [my_net/src/my_net.cpp:117]   --->   Operation 448 'getelementptr' 'conv1_bias_addr' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_16 : Operation 449 [2/2] (3.25ns)   --->   "%conv1_bias_load = load half* %conv1_bias_addr, align 2" [my_net/src/my_net.cpp:117]   --->   Operation 449 'load' 'conv1_bias_load' <Predicate = (icmp_ln110)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 17 <SV = 6> <Delay = 1.76>
ST_17 : Operation 450 [1/2] (0.00ns)   --->   "call fastcc void @conv2.1([3072 x half]* %input1, i2 %j2_0, i5 %i1_0, [784 x half]* %output1) nounwind" [my_net/src/my_net.cpp:111]   --->   Operation 450 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 451 [1/1] (1.76ns)   --->   "br label %4" [my_net/src/my_net.cpp:112]   --->   Operation 451 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 7> <Delay = 3.25>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%n_0 = phi i10 [ 0, %3 ], [ %n, %5 ]"   --->   Operation 452 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (1.77ns)   --->   "%icmp_ln112 = icmp eq i10 %n_0, -240" [my_net/src/my_net.cpp:112]   --->   Operation 453 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 454 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind"   --->   Operation 454 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 455 [1/1] (1.73ns)   --->   "%n = add i10 %n_0, 1" [my_net/src/my_net.cpp:112]   --->   Operation 455 'add' 'n' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %.loopexit13.loopexit, label %5" [my_net/src/my_net.cpp:112]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i10 %n_0 to i64" [my_net/src/my_net.cpp:113]   --->   Operation 457 'zext' 'zext_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_18 : Operation 458 [1/1] (0.00ns)   --->   "%output2_addr_2 = getelementptr inbounds [784 x half]* %output2, i64 0, i64 %zext_ln113" [my_net/src/my_net.cpp:113]   --->   Operation 458 'getelementptr' 'output2_addr_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_18 : Operation 459 [2/2] (3.25ns)   --->   "%output2_load_1 = load half* %output2_addr_2, align 2" [my_net/src/my_net.cpp:113]   --->   Operation 459 'load' 'output2_load_1' <Predicate = (!icmp_ln112)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 460 [1/1] (0.00ns)   --->   "%output1_addr_1 = getelementptr inbounds [784 x half]* %output1, i64 0, i64 %zext_ln113" [my_net/src/my_net.cpp:113]   --->   Operation 460 'getelementptr' 'output1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_18 : Operation 461 [2/2] (3.25ns)   --->   "%output1_load = load half* %output1_addr_1, align 2" [my_net/src/my_net.cpp:113]   --->   Operation 461 'load' 'output1_load' <Predicate = (!icmp_ln112)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 462 [1/1] (0.00ns)   --->   "br label %.loopexit13"   --->   Operation 462 'br' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 3.25>
ST_19 : Operation 463 [1/2] (3.25ns)   --->   "%output2_load_1 = load half* %output2_addr_2, align 2" [my_net/src/my_net.cpp:113]   --->   Operation 463 'load' 'output2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 464 [1/2] (3.25ns)   --->   "%output1_load = load half* %output1_addr_1, align 2" [my_net/src/my_net.cpp:113]   --->   Operation 464 'load' 'output1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 9> <Delay = 7.61>
ST_20 : Operation 465 [5/5] (7.61ns)   --->   "%tmp_3 = fadd half %output2_load_1, %output1_load" [my_net/src/my_net.cpp:113]   --->   Operation 465 'hadd' 'tmp_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 7.61>
ST_21 : Operation 466 [4/5] (7.61ns)   --->   "%tmp_3 = fadd half %output2_load_1, %output1_load" [my_net/src/my_net.cpp:113]   --->   Operation 466 'hadd' 'tmp_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 7.61>
ST_22 : Operation 467 [3/5] (7.61ns)   --->   "%tmp_3 = fadd half %output2_load_1, %output1_load" [my_net/src/my_net.cpp:113]   --->   Operation 467 'hadd' 'tmp_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 7.61>
ST_23 : Operation 468 [2/5] (7.61ns)   --->   "%tmp_3 = fadd half %output2_load_1, %output1_load" [my_net/src/my_net.cpp:113]   --->   Operation 468 'hadd' 'tmp_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 7.61>
ST_24 : Operation 469 [1/5] (7.61ns)   --->   "%tmp_3 = fadd half %output2_load_1, %output1_load" [my_net/src/my_net.cpp:113]   --->   Operation 469 'hadd' 'tmp_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 3.25>
ST_25 : Operation 470 [1/1] (3.25ns)   --->   "store half %tmp_3, half* %output2_addr_2, align 2" [my_net/src/my_net.cpp:113]   --->   Operation 470 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 471 [1/1] (0.00ns)   --->   "br label %4" [my_net/src/my_net.cpp:112]   --->   Operation 471 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 6> <Delay = 3.25>
ST_26 : Operation 472 [1/2] (3.25ns)   --->   "%conv1_bias_load = load half* %conv1_bias_addr, align 2" [my_net/src/my_net.cpp:117]   --->   Operation 472 'load' 'conv1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_26 : Operation 473 [1/1] (1.76ns)   --->   "br label %.preheader12" [my_net/src/my_net.cpp:116]   --->   Operation 473 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 7> <Delay = 3.25>
ST_27 : Operation 474 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ %k, %6 ], [ 0, %.preheader12.preheader ]"   --->   Operation 474 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 475 [1/1] (1.77ns)   --->   "%icmp_ln116 = icmp eq i10 %k_0, -240" [my_net/src/my_net.cpp:116]   --->   Operation 475 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 476 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind"   --->   Operation 476 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 477 [1/1] (1.73ns)   --->   "%k = add i10 %k_0, 1" [my_net/src/my_net.cpp:116]   --->   Operation 477 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %icmp_ln116, label %.preheader69.preheader, label %6" [my_net/src/my_net.cpp:116]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i10 %k_0 to i64" [my_net/src/my_net.cpp:117]   --->   Operation 479 'zext' 'zext_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_27 : Operation 480 [1/1] (0.00ns)   --->   "%output2_addr_1 = getelementptr inbounds [784 x half]* %output2, i64 0, i64 %zext_ln117" [my_net/src/my_net.cpp:117]   --->   Operation 480 'getelementptr' 'output2_addr_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_27 : Operation 481 [2/2] (3.25ns)   --->   "%output2_load = load half* %output2_addr_1, align 2" [my_net/src/my_net.cpp:117]   --->   Operation 481 'load' 'output2_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 482 [1/1] (1.76ns)   --->   "br label %.preheader69"   --->   Operation 482 'br' <Predicate = (icmp_ln116)> <Delay = 1.76>

State 28 <SV = 8> <Delay = 3.25>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i10 %k_0 to i14" [my_net/src/my_net.cpp:117]   --->   Operation 483 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (1.81ns)   --->   "%add_ln117 = add i14 %phi_mul, %zext_ln117_1" [my_net/src/my_net.cpp:117]   --->   Operation 484 'add' 'add_ln117' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 485 [1/2] (3.25ns)   --->   "%output2_load = load half* %output2_addr_1, align 2" [my_net/src/my_net.cpp:117]   --->   Operation 485 'load' 'output2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 29 <SV = 9> <Delay = 7.61>
ST_29 : Operation 486 [5/5] (7.61ns)   --->   "%tmp_2 = fadd half %output2_load, %conv1_bias_load" [my_net/src/my_net.cpp:117]   --->   Operation 486 'hadd' 'tmp_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 10> <Delay = 7.61>
ST_30 : Operation 487 [4/5] (7.61ns)   --->   "%tmp_2 = fadd half %output2_load, %conv1_bias_load" [my_net/src/my_net.cpp:117]   --->   Operation 487 'hadd' 'tmp_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 7.61>
ST_31 : Operation 488 [3/5] (7.61ns)   --->   "%tmp_2 = fadd half %output2_load, %conv1_bias_load" [my_net/src/my_net.cpp:117]   --->   Operation 488 'hadd' 'tmp_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 7.61>
ST_32 : Operation 489 [2/5] (7.61ns)   --->   "%tmp_2 = fadd half %output2_load, %conv1_bias_load" [my_net/src/my_net.cpp:117]   --->   Operation 489 'hadd' 'tmp_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 7.61>
ST_33 : Operation 490 [1/5] (7.61ns)   --->   "%tmp_2 = fadd half %output2_load, %conv1_bias_load" [my_net/src/my_net.cpp:117]   --->   Operation 490 'hadd' 'tmp_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 3.25>
ST_34 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i14 %add_ln117 to i64" [my_net/src/my_net.cpp:117]   --->   Operation 491 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 492 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr [12544 x half]* %conv1_output, i64 0, i64 %zext_ln117_2" [my_net/src/my_net.cpp:117]   --->   Operation 492 'getelementptr' 'conv1_output_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 493 [1/1] (3.25ns)   --->   "store half %tmp_2, half* %conv1_output_addr, align 2" [my_net/src/my_net.cpp:117]   --->   Operation 493 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 494 [1/1] (0.00ns)   --->   "br label %.preheader12" [my_net/src/my_net.cpp:116]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 8> <Delay = 5.06>
ST_35 : Operation 495 [1/1] (0.00ns)   --->   "%i_0_i = phi i10 [ %i_20, %7 ], [ 0, %.preheader69.preheader ]"   --->   Operation 495 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 496 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind"   --->   Operation 496 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 497 [1/1] (1.77ns)   --->   "%icmp_ln43 = icmp eq i10 %i_0_i, -240" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:119]   --->   Operation 497 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 498 [1/1] (1.73ns)   --->   "%i_20 = add i10 %i_0_i, 1" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:119]   --->   Operation 498 'add' 'i_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.preheader14.loopexit, label %7" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:119]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %i_0_i to i14" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 500 'zext' 'zext_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_35 : Operation 501 [1/1] (1.81ns)   --->   "%add_ln44 = add i14 %phi_mul, %zext_ln44" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 501 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i14 %add_ln44 to i64" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 502 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_35 : Operation 503 [1/1] (0.00ns)   --->   "%conv1_output_addr_1 = getelementptr [12544 x half]* %conv1_output, i64 0, i64 %zext_ln44_2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 503 'getelementptr' 'conv1_output_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_35 : Operation 504 [2/2] (3.25ns)   --->   "%conv1_output_load = load half* %conv1_output_addr_1, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 504 'load' 'conv1_output_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 505 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 505 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 36 <SV = 9> <Delay = 3.25>
ST_36 : Operation 506 [1/2] (3.25ns)   --->   "%conv1_output_load = load half* %conv1_output_addr_1, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 506 'load' 'conv1_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 37 <SV = 10> <Delay = 7.61>
ST_37 : Operation 507 [5/5] (7.61ns)   --->   "%tmp_i = fsub half 0x8000000000000000, %conv1_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 507 'hsub' 'tmp_i' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 11> <Delay = 7.61>
ST_38 : Operation 508 [4/5] (7.61ns)   --->   "%tmp_i = fsub half 0x8000000000000000, %conv1_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 508 'hsub' 'tmp_i' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 7.61>
ST_39 : Operation 509 [3/5] (7.61ns)   --->   "%tmp_i = fsub half 0x8000000000000000, %conv1_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 509 'hsub' 'tmp_i' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 7.61>
ST_40 : Operation 510 [2/5] (7.61ns)   --->   "%tmp_i = fsub half 0x8000000000000000, %conv1_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 510 'hsub' 'tmp_i' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 7.61>
ST_41 : Operation 511 [1/5] (7.61ns)   --->   "%tmp_i = fsub half 0x8000000000000000, %conv1_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 511 'hsub' 'tmp_i' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 3.52>
ST_42 : Operation 512 [2/2] (3.52ns)   --->   "%tmp_i_23 = fpext half %tmp_i to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 512 'hptosp' 'tmp_i_23' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 16> <Delay = 3.52>
ST_43 : Operation 513 [1/2] (3.52ns)   --->   "%tmp_i_23 = fpext half %tmp_i to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 513 'hptosp' 'tmp_i_23' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 17> <Delay = 7.68>
ST_44 : Operation 514 [9/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 514 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 18> <Delay = 7.68>
ST_45 : Operation 515 [8/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 515 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 19> <Delay = 7.68>
ST_46 : Operation 516 [7/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 516 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 20> <Delay = 7.68>
ST_47 : Operation 517 [6/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 517 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 21> <Delay = 7.68>
ST_48 : Operation 518 [5/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 518 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 22> <Delay = 7.68>
ST_49 : Operation 519 [4/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 519 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 23> <Delay = 7.68>
ST_50 : Operation 520 [3/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 520 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 24> <Delay = 7.68>
ST_51 : Operation 521 [2/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 521 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 25> <Delay = 7.68>
ST_52 : Operation 522 [1/9] (7.68ns)   --->   "%tmp_17_i = call float @llvm.exp.f32(float %tmp_i_23) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 522 'fexp' 'tmp_17_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 26> <Delay = 7.25>
ST_53 : Operation 523 [5/5] (7.25ns)   --->   "%tmp_18_i = fadd float %tmp_17_i, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 523 'fadd' 'tmp_18_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 27> <Delay = 7.25>
ST_54 : Operation 524 [4/5] (7.25ns)   --->   "%tmp_18_i = fadd float %tmp_17_i, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 524 'fadd' 'tmp_18_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 28> <Delay = 7.25>
ST_55 : Operation 525 [3/5] (7.25ns)   --->   "%tmp_18_i = fadd float %tmp_17_i, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 525 'fadd' 'tmp_18_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 29> <Delay = 7.25>
ST_56 : Operation 526 [2/5] (7.25ns)   --->   "%tmp_18_i = fadd float %tmp_17_i, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 526 'fadd' 'tmp_18_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 30> <Delay = 7.25>
ST_57 : Operation 527 [1/5] (7.25ns)   --->   "%tmp_18_i = fadd float %tmp_17_i, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 527 'fadd' 'tmp_18_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 31> <Delay = 6.07>
ST_58 : Operation 528 [16/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 528 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 6.07>
ST_59 : Operation 529 [15/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 529 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 6.07>
ST_60 : Operation 530 [14/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 530 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 6.07>
ST_61 : Operation 531 [13/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 531 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 6.07>
ST_62 : Operation 532 [12/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 532 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 36> <Delay = 6.07>
ST_63 : Operation 533 [11/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 533 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 37> <Delay = 6.07>
ST_64 : Operation 534 [10/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 534 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 38> <Delay = 6.07>
ST_65 : Operation 535 [9/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 535 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 39> <Delay = 6.07>
ST_66 : Operation 536 [8/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 536 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 40> <Delay = 6.07>
ST_67 : Operation 537 [7/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 537 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 41> <Delay = 6.07>
ST_68 : Operation 538 [6/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 538 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 42> <Delay = 6.07>
ST_69 : Operation 539 [5/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 539 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 43> <Delay = 6.07>
ST_70 : Operation 540 [4/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 540 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 44> <Delay = 6.07>
ST_71 : Operation 541 [3/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 541 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 45> <Delay = 6.07>
ST_72 : Operation 542 [2/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 542 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 46> <Delay = 6.07>
ST_73 : Operation 543 [1/16] (6.07ns)   --->   "%tmp_19_i = fdiv float 1.000000e+00, %tmp_18_i" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 543 'fdiv' 'tmp_19_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 47> <Delay = 5.22>
ST_74 : Operation 544 [2/2] (5.22ns)   --->   "%tmp_20_i = fptrunc float %tmp_19_i to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 544 'sptohp' 'tmp_20_i' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 48> <Delay = 8.48>
ST_75 : Operation 545 [1/2] (5.22ns)   --->   "%tmp_20_i = fptrunc float %tmp_19_i to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 545 'sptohp' 'tmp_20_i' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 546 [1/1] (3.25ns)   --->   "store half %tmp_20_i, half* %conv1_output_addr_1, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119]   --->   Operation 546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_75 : Operation 547 [1/1] (0.00ns)   --->   "br label %.preheader69" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:119]   --->   Operation 547 'br' <Predicate = true> <Delay = 0.00>

State 76 <SV = 3> <Delay = 6.38>
ST_76 : Operation 548 [1/1] (0.00ns)   --->   "%i3_0 = phi i5 [ %i_16, %8 ], [ 0, %.preheader11.preheader ]"   --->   Operation 548 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 549 [1/1] (1.36ns)   --->   "%icmp_ln128 = icmp eq i5 %i3_0, -16" [my_net/src/my_net.cpp:128]   --->   Operation 549 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 550 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 550 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 551 [1/1] (1.78ns)   --->   "%i_16 = add i5 %i3_0, 1" [my_net/src/my_net.cpp:128]   --->   Operation 551 'add' 'i_16' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 552 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.preheader10.preheader, label %8" [my_net/src/my_net.cpp:128]   --->   Operation 552 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 553 [2/2] (6.38ns)   --->   "call fastcc void @pool.1([12544 x half]* %conv1_output, i5 %i3_0, [3136 x half]* %pool1_output) nounwind" [my_net/src/my_net.cpp:129]   --->   Operation 553 'call' <Predicate = (!icmp_ln128)> <Delay = 6.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 554 [1/1] (1.76ns)   --->   "br label %.preheader10" [my_net/src/my_net.cpp:134]   --->   Operation 554 'br' <Predicate = (icmp_ln128)> <Delay = 1.76>

State 77 <SV = 4> <Delay = 0.00>
ST_77 : Operation 555 [1/2] (0.00ns)   --->   "call fastcc void @pool.1([12544 x half]* %conv1_output, i5 %i3_0, [3136 x half]* %pool1_output) nounwind" [my_net/src/my_net.cpp:129]   --->   Operation 555 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 556 [1/1] (0.00ns)   --->   "br label %.preheader11" [my_net/src/my_net.cpp:128]   --->   Operation 556 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 4> <Delay = 1.82>
ST_78 : Operation 557 [1/1] (0.00ns)   --->   "%i4_0 = phi i6 [ %i_17, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 557 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 558 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ %add_ln134, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]" [my_net/src/my_net.cpp:134]   --->   Operation 558 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 559 [1/1] (1.54ns)   --->   "%add_ln134 = add i12 %phi_mul1, 100" [my_net/src/my_net.cpp:134]   --->   Operation 559 'add' 'add_ln134' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 560 [1/1] (1.42ns)   --->   "%icmp_ln134 = icmp eq i6 %i4_0, -32" [my_net/src/my_net.cpp:134]   --->   Operation 560 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 561 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 561 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 562 [1/1] (1.82ns)   --->   "%i_17 = add i6 %i4_0, 1" [my_net/src/my_net.cpp:134]   --->   Operation 562 'add' 'i_17' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 563 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %.preheader8.preheader, label %meminst17.preheader" [my_net/src/my_net.cpp:134]   --->   Operation 563 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 564 [1/1] (1.76ns)   --->   "br label %meminst17" [my_net/src/my_net.cpp:136]   --->   Operation 564 'br' <Predicate = (!icmp_ln134)> <Delay = 1.76>
ST_78 : Operation 565 [1/1] (1.76ns)   --->   "br label %.preheader8" [my_net/src/my_net.cpp:153]   --->   Operation 565 'br' <Predicate = (icmp_ln134)> <Delay = 1.76>

State 79 <SV = 5> <Delay = 3.25>
ST_79 : Operation 566 [1/1] (0.00ns)   --->   "%phi_ln136 = phi i7 [ %add_ln136, %meminst17 ], [ 0, %meminst17.preheader ]" [my_net/src/my_net.cpp:136]   --->   Operation 566 'phi' 'phi_ln136' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 567 [1/1] (1.87ns)   --->   "%add_ln136 = add i7 %phi_ln136, 1" [my_net/src/my_net.cpp:136]   --->   Operation 567 'add' 'add_ln136' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i7 %phi_ln136 to i64" [my_net/src/my_net.cpp:136]   --->   Operation 568 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 569 [1/1] (0.00ns)   --->   "%output1_1_addr = getelementptr [100 x half]* %output1_1, i64 0, i64 %zext_ln136" [my_net/src/my_net.cpp:136]   --->   Operation 569 'getelementptr' 'output1_1_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 570 [1/1] (3.25ns)   --->   "store half 0x0, half* %output1_1_addr, align 2" [my_net/src/my_net.cpp:136]   --->   Operation 570 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_79 : Operation 571 [1/1] (1.48ns)   --->   "%icmp_ln136 = icmp eq i7 %phi_ln136, -29" [my_net/src/my_net.cpp:136]   --->   Operation 571 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memset_output15_str)"   --->   Operation 572 'specloopname' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 573 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 573 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 574 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %meminst20.preheader, label %meminst17" [my_net/src/my_net.cpp:136]   --->   Operation 574 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 575 [1/1] (1.76ns)   --->   "br label %meminst20" [my_net/src/my_net.cpp:137]   --->   Operation 575 'br' <Predicate = (icmp_ln136)> <Delay = 1.76>

State 80 <SV = 6> <Delay = 3.25>
ST_80 : Operation 576 [1/1] (0.00ns)   --->   "%phi_ln137 = phi i7 [ %add_ln137, %meminst20 ], [ 0, %meminst20.preheader ]" [my_net/src/my_net.cpp:137]   --->   Operation 576 'phi' 'phi_ln137' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 577 [1/1] (1.87ns)   --->   "%add_ln137 = add i7 %phi_ln137, 1" [my_net/src/my_net.cpp:137]   --->   Operation 577 'add' 'add_ln137' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i7 %phi_ln137 to i64" [my_net/src/my_net.cpp:137]   --->   Operation 578 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 579 [1/1] (0.00ns)   --->   "%output2_1_addr = getelementptr [100 x half]* %output2_1, i64 0, i64 %zext_ln137" [my_net/src/my_net.cpp:137]   --->   Operation 579 'getelementptr' 'output2_1_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 580 [1/1] (3.25ns)   --->   "store half 0x0, half* %output2_1_addr, align 2" [my_net/src/my_net.cpp:137]   --->   Operation 580 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_80 : Operation 581 [1/1] (1.48ns)   --->   "%icmp_ln137 = icmp eq i7 %phi_ln137, -29" [my_net/src/my_net.cpp:137]   --->   Operation 581 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 582 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memset_output26_str)"   --->   Operation 582 'specloopname' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 583 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 583 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 584 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %9, label %meminst20" [my_net/src/my_net.cpp:137]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i6 %i4_0 to i64" [my_net/src/my_net.cpp:140]   --->   Operation 585 'zext' 'zext_ln140' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_80 : Operation 586 [1/1] (1.76ns)   --->   "br label %.loopexit" [my_net/src/my_net.cpp:139]   --->   Operation 586 'br' <Predicate = (icmp_ln137)> <Delay = 1.76>

State 81 <SV = 7> <Delay = 6.38>
ST_81 : Operation 587 [1/1] (0.00ns)   --->   "%j7_0 = phi i5 [ 0, %9 ], [ %j_2, %.loopexit.loopexit ]"   --->   Operation 587 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 588 [1/1] (1.36ns)   --->   "%icmp_ln139 = icmp eq i5 %j7_0, -16" [my_net/src/my_net.cpp:139]   --->   Operation 588 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 589 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 589 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 590 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j7_0, 1" [my_net/src/my_net.cpp:139]   --->   Operation 590 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 591 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %.preheader9.preheader, label %10" [my_net/src/my_net.cpp:139]   --->   Operation 591 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 592 [2/2] (6.38ns)   --->   "call fastcc void @conv2([3136 x half]* %pool1_output, i5 %j7_0, i6 %i4_0, [100 x half]* %output1_1) nounwind" [my_net/src/my_net.cpp:140]   --->   Operation 592 'call' <Predicate = (!icmp_ln139)> <Delay = 6.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 593 [1/1] (0.00ns)   --->   "%conv2_bias_addr = getelementptr inbounds [32 x half]* @conv2_bias, i64 0, i64 %zext_ln140" [my_net/src/my_net.cpp:147]   --->   Operation 593 'getelementptr' 'conv2_bias_addr' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_81 : Operation 594 [2/2] (3.25ns)   --->   "%conv2_bias_load = load half* %conv2_bias_addr, align 2" [my_net/src/my_net.cpp:147]   --->   Operation 594 'load' 'conv2_bias_load' <Predicate = (icmp_ln139)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 82 <SV = 8> <Delay = 1.76>
ST_82 : Operation 595 [1/2] (0.00ns)   --->   "call fastcc void @conv2([3136 x half]* %pool1_output, i5 %j7_0, i6 %i4_0, [100 x half]* %output1_1) nounwind" [my_net/src/my_net.cpp:140]   --->   Operation 595 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 596 [1/1] (1.76ns)   --->   "br label %11" [my_net/src/my_net.cpp:142]   --->   Operation 596 'br' <Predicate = true> <Delay = 1.76>

State 83 <SV = 9> <Delay = 3.25>
ST_83 : Operation 597 [1/1] (0.00ns)   --->   "%n8_0 = phi i7 [ 0, %10 ], [ %n_1, %12 ]"   --->   Operation 597 'phi' 'n8_0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 598 [1/1] (1.48ns)   --->   "%icmp_ln142 = icmp eq i7 %n8_0, -28" [my_net/src/my_net.cpp:142]   --->   Operation 598 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 599 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 599 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 600 [1/1] (1.87ns)   --->   "%n_1 = add i7 %n8_0, 1" [my_net/src/my_net.cpp:142]   --->   Operation 600 'add' 'n_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 601 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %.loopexit.loopexit, label %12" [my_net/src/my_net.cpp:142]   --->   Operation 601 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i7 %n8_0 to i64" [my_net/src/my_net.cpp:143]   --->   Operation 602 'zext' 'zext_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_83 : Operation 603 [1/1] (0.00ns)   --->   "%output2_1_addr_2 = getelementptr inbounds [100 x half]* %output2_1, i64 0, i64 %zext_ln143" [my_net/src/my_net.cpp:143]   --->   Operation 603 'getelementptr' 'output2_1_addr_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_83 : Operation 604 [2/2] (3.25ns)   --->   "%output2_1_load_1 = load half* %output2_1_addr_2, align 2" [my_net/src/my_net.cpp:143]   --->   Operation 604 'load' 'output2_1_load_1' <Predicate = (!icmp_ln142)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_83 : Operation 605 [1/1] (0.00ns)   --->   "%output1_1_addr_1 = getelementptr inbounds [100 x half]* %output1_1, i64 0, i64 %zext_ln143" [my_net/src/my_net.cpp:143]   --->   Operation 605 'getelementptr' 'output1_1_addr_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_83 : Operation 606 [2/2] (3.25ns)   --->   "%output1_1_load = load half* %output1_1_addr_1, align 2" [my_net/src/my_net.cpp:143]   --->   Operation 606 'load' 'output1_1_load' <Predicate = (!icmp_ln142)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_83 : Operation 607 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 607 'br' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 84 <SV = 10> <Delay = 3.25>
ST_84 : Operation 608 [1/2] (3.25ns)   --->   "%output2_1_load_1 = load half* %output2_1_addr_2, align 2" [my_net/src/my_net.cpp:143]   --->   Operation 608 'load' 'output2_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_84 : Operation 609 [1/2] (3.25ns)   --->   "%output1_1_load = load half* %output1_1_addr_1, align 2" [my_net/src/my_net.cpp:143]   --->   Operation 609 'load' 'output1_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 85 <SV = 11> <Delay = 7.61>
ST_85 : Operation 610 [5/5] (7.61ns)   --->   "%tmp_8 = fadd half %output2_1_load_1, %output1_1_load" [my_net/src/my_net.cpp:143]   --->   Operation 610 'hadd' 'tmp_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 12> <Delay = 7.61>
ST_86 : Operation 611 [4/5] (7.61ns)   --->   "%tmp_8 = fadd half %output2_1_load_1, %output1_1_load" [my_net/src/my_net.cpp:143]   --->   Operation 611 'hadd' 'tmp_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 13> <Delay = 7.61>
ST_87 : Operation 612 [3/5] (7.61ns)   --->   "%tmp_8 = fadd half %output2_1_load_1, %output1_1_load" [my_net/src/my_net.cpp:143]   --->   Operation 612 'hadd' 'tmp_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 14> <Delay = 7.61>
ST_88 : Operation 613 [2/5] (7.61ns)   --->   "%tmp_8 = fadd half %output2_1_load_1, %output1_1_load" [my_net/src/my_net.cpp:143]   --->   Operation 613 'hadd' 'tmp_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 15> <Delay = 7.61>
ST_89 : Operation 614 [1/5] (7.61ns)   --->   "%tmp_8 = fadd half %output2_1_load_1, %output1_1_load" [my_net/src/my_net.cpp:143]   --->   Operation 614 'hadd' 'tmp_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 16> <Delay = 3.25>
ST_90 : Operation 615 [1/1] (3.25ns)   --->   "store half %tmp_8, half* %output2_1_addr_2, align 2" [my_net/src/my_net.cpp:143]   --->   Operation 615 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_90 : Operation 616 [1/1] (0.00ns)   --->   "br label %11" [my_net/src/my_net.cpp:142]   --->   Operation 616 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 8> <Delay = 3.25>
ST_91 : Operation 617 [1/2] (3.25ns)   --->   "%conv2_bias_load = load half* %conv2_bias_addr, align 2" [my_net/src/my_net.cpp:147]   --->   Operation 617 'load' 'conv2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_91 : Operation 618 [1/1] (1.76ns)   --->   "br label %.preheader9" [my_net/src/my_net.cpp:146]   --->   Operation 618 'br' <Predicate = true> <Delay = 1.76>

State 92 <SV = 9> <Delay = 3.25>
ST_92 : Operation 619 [1/1] (0.00ns)   --->   "%k9_0 = phi i7 [ %k_1, %13 ], [ 0, %.preheader9.preheader ]"   --->   Operation 619 'phi' 'k9_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 620 [1/1] (1.48ns)   --->   "%icmp_ln146 = icmp eq i7 %k9_0, -28" [my_net/src/my_net.cpp:146]   --->   Operation 620 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 621 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 621 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 622 [1/1] (1.87ns)   --->   "%k_1 = add i7 %k9_0, 1" [my_net/src/my_net.cpp:146]   --->   Operation 622 'add' 'k_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 623 [1/1] (0.00ns)   --->   "br i1 %icmp_ln146, label %.preheader68.preheader, label %13" [my_net/src/my_net.cpp:146]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i7 %k9_0 to i64" [my_net/src/my_net.cpp:147]   --->   Operation 624 'zext' 'zext_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_92 : Operation 625 [1/1] (0.00ns)   --->   "%output2_1_addr_1 = getelementptr inbounds [100 x half]* %output2_1, i64 0, i64 %zext_ln147" [my_net/src/my_net.cpp:147]   --->   Operation 625 'getelementptr' 'output2_1_addr_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_92 : Operation 626 [2/2] (3.25ns)   --->   "%output2_1_load = load half* %output2_1_addr_1, align 2" [my_net/src/my_net.cpp:147]   --->   Operation 626 'load' 'output2_1_load' <Predicate = (!icmp_ln146)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_92 : Operation 627 [1/1] (1.76ns)   --->   "br label %.preheader68"   --->   Operation 627 'br' <Predicate = (icmp_ln146)> <Delay = 1.76>

State 93 <SV = 10> <Delay = 3.25>
ST_93 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln147_1 = zext i7 %k9_0 to i12" [my_net/src/my_net.cpp:147]   --->   Operation 628 'zext' 'zext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 629 [1/1] (1.54ns)   --->   "%add_ln147 = add i12 %phi_mul1, %zext_ln147_1" [my_net/src/my_net.cpp:147]   --->   Operation 629 'add' 'add_ln147' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 630 [1/2] (3.25ns)   --->   "%output2_1_load = load half* %output2_1_addr_1, align 2" [my_net/src/my_net.cpp:147]   --->   Operation 630 'load' 'output2_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 94 <SV = 11> <Delay = 7.61>
ST_94 : Operation 631 [5/5] (7.61ns)   --->   "%tmp_7 = fadd half %output2_1_load, %conv2_bias_load" [my_net/src/my_net.cpp:147]   --->   Operation 631 'hadd' 'tmp_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 12> <Delay = 7.61>
ST_95 : Operation 632 [4/5] (7.61ns)   --->   "%tmp_7 = fadd half %output2_1_load, %conv2_bias_load" [my_net/src/my_net.cpp:147]   --->   Operation 632 'hadd' 'tmp_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 13> <Delay = 7.61>
ST_96 : Operation 633 [3/5] (7.61ns)   --->   "%tmp_7 = fadd half %output2_1_load, %conv2_bias_load" [my_net/src/my_net.cpp:147]   --->   Operation 633 'hadd' 'tmp_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 14> <Delay = 7.61>
ST_97 : Operation 634 [2/5] (7.61ns)   --->   "%tmp_7 = fadd half %output2_1_load, %conv2_bias_load" [my_net/src/my_net.cpp:147]   --->   Operation 634 'hadd' 'tmp_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 15> <Delay = 7.61>
ST_98 : Operation 635 [1/5] (7.61ns)   --->   "%tmp_7 = fadd half %output2_1_load, %conv2_bias_load" [my_net/src/my_net.cpp:147]   --->   Operation 635 'hadd' 'tmp_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 16> <Delay = 3.25>
ST_99 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln147_2 = zext i12 %add_ln147 to i64" [my_net/src/my_net.cpp:147]   --->   Operation 636 'zext' 'zext_ln147_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 637 [1/1] (0.00ns)   --->   "%conv2_output_addr = getelementptr [3200 x half]* %conv2_output, i64 0, i64 %zext_ln147_2" [my_net/src/my_net.cpp:147]   --->   Operation 637 'getelementptr' 'conv2_output_addr' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 638 [1/1] (3.25ns)   --->   "store half %tmp_7, half* %conv2_output_addr, align 2" [my_net/src/my_net.cpp:147]   --->   Operation 638 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_99 : Operation 639 [1/1] (0.00ns)   --->   "br label %.preheader9" [my_net/src/my_net.cpp:146]   --->   Operation 639 'br' <Predicate = true> <Delay = 0.00>

State 100 <SV = 10> <Delay = 4.80>
ST_100 : Operation 640 [1/1] (0.00ns)   --->   "%i_0_i17 = phi i7 [ %i_24, %14 ], [ 0, %.preheader68.preheader ]"   --->   Operation 640 'phi' 'i_0_i17' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 641 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 641 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 642 [1/1] (1.48ns)   --->   "%icmp_ln43_2 = icmp eq i7 %i_0_i17, -28" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:149]   --->   Operation 642 'icmp' 'icmp_ln43_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 643 [1/1] (1.87ns)   --->   "%i_24 = add i7 %i_0_i17, 1" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:149]   --->   Operation 643 'add' 'i_24' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 644 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43_2, label %.preheader10.loopexit, label %14" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:149]   --->   Operation 644 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i7 %i_0_i17 to i12" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 645 'zext' 'zext_ln44_5' <Predicate = (!icmp_ln43_2)> <Delay = 0.00>
ST_100 : Operation 646 [1/1] (1.54ns)   --->   "%add_ln44_1 = add i12 %phi_mul1, %zext_ln44_5" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 646 'add' 'add_ln44_1' <Predicate = (!icmp_ln43_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i12 %add_ln44_1 to i64" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 647 'zext' 'zext_ln44_6' <Predicate = (!icmp_ln43_2)> <Delay = 0.00>
ST_100 : Operation 648 [1/1] (0.00ns)   --->   "%conv2_output_addr_1 = getelementptr [3200 x half]* %conv2_output, i64 0, i64 %zext_ln44_6" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 648 'getelementptr' 'conv2_output_addr_1' <Predicate = (!icmp_ln43_2)> <Delay = 0.00>
ST_100 : Operation 649 [2/2] (3.25ns)   --->   "%conv2_output_load = load half* %conv2_output_addr_1, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 649 'load' 'conv2_output_load' <Predicate = (!icmp_ln43_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_100 : Operation 650 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 650 'br' <Predicate = (icmp_ln43_2)> <Delay = 0.00>

State 101 <SV = 11> <Delay = 3.25>
ST_101 : Operation 651 [1/2] (3.25ns)   --->   "%conv2_output_load = load half* %conv2_output_addr_1, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 651 'load' 'conv2_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 102 <SV = 12> <Delay = 7.61>
ST_102 : Operation 652 [5/5] (7.61ns)   --->   "%tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 652 'hsub' 'tmp_i2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 13> <Delay = 7.61>
ST_103 : Operation 653 [4/5] (7.61ns)   --->   "%tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 653 'hsub' 'tmp_i2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 14> <Delay = 7.61>
ST_104 : Operation 654 [3/5] (7.61ns)   --->   "%tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 654 'hsub' 'tmp_i2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 15> <Delay = 7.61>
ST_105 : Operation 655 [2/5] (7.61ns)   --->   "%tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 655 'hsub' 'tmp_i2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 16> <Delay = 7.61>
ST_106 : Operation 656 [1/5] (7.61ns)   --->   "%tmp_i2 = fsub half 0x8000000000000000, %conv2_output_load" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 656 'hsub' 'tmp_i2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 17> <Delay = 3.52>
ST_107 : Operation 657 [2/2] (3.52ns)   --->   "%tmp_i2_32 = fpext half %tmp_i2 to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 657 'hptosp' 'tmp_i2_32' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 18> <Delay = 3.52>
ST_108 : Operation 658 [1/2] (3.52ns)   --->   "%tmp_i2_32 = fpext half %tmp_i2 to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 658 'hptosp' 'tmp_i2_32' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 19> <Delay = 7.68>
ST_109 : Operation 659 [9/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 659 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 20> <Delay = 7.68>
ST_110 : Operation 660 [8/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 660 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 21> <Delay = 7.68>
ST_111 : Operation 661 [7/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 661 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 22> <Delay = 7.68>
ST_112 : Operation 662 [6/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 662 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 23> <Delay = 7.68>
ST_113 : Operation 663 [5/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 663 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 24> <Delay = 7.68>
ST_114 : Operation 664 [4/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 664 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 25> <Delay = 7.68>
ST_115 : Operation 665 [3/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 665 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 26> <Delay = 7.68>
ST_116 : Operation 666 [2/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 666 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 27> <Delay = 7.68>
ST_117 : Operation 667 [1/9] (7.68ns)   --->   "%tmp_17_i2 = call float @llvm.exp.f32(float %tmp_i2_32) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 667 'fexp' 'tmp_17_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 28> <Delay = 7.25>
ST_118 : Operation 668 [5/5] (7.25ns)   --->   "%tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 668 'fadd' 'tmp_18_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 29> <Delay = 7.25>
ST_119 : Operation 669 [4/5] (7.25ns)   --->   "%tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 669 'fadd' 'tmp_18_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 30> <Delay = 7.25>
ST_120 : Operation 670 [3/5] (7.25ns)   --->   "%tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 670 'fadd' 'tmp_18_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 31> <Delay = 7.25>
ST_121 : Operation 671 [2/5] (7.25ns)   --->   "%tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 671 'fadd' 'tmp_18_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 32> <Delay = 7.25>
ST_122 : Operation 672 [1/5] (7.25ns)   --->   "%tmp_18_i2 = fadd float %tmp_17_i2, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 672 'fadd' 'tmp_18_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 33> <Delay = 6.07>
ST_123 : Operation 673 [16/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 673 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 34> <Delay = 6.07>
ST_124 : Operation 674 [15/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 674 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 35> <Delay = 6.07>
ST_125 : Operation 675 [14/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 675 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 36> <Delay = 6.07>
ST_126 : Operation 676 [13/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 676 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 37> <Delay = 6.07>
ST_127 : Operation 677 [12/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 677 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 38> <Delay = 6.07>
ST_128 : Operation 678 [11/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 678 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 39> <Delay = 6.07>
ST_129 : Operation 679 [10/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 679 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 40> <Delay = 6.07>
ST_130 : Operation 680 [9/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 680 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 41> <Delay = 6.07>
ST_131 : Operation 681 [8/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 681 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 42> <Delay = 6.07>
ST_132 : Operation 682 [7/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 682 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 43> <Delay = 6.07>
ST_133 : Operation 683 [6/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 683 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 44> <Delay = 6.07>
ST_134 : Operation 684 [5/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 684 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 45> <Delay = 6.07>
ST_135 : Operation 685 [4/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 685 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 46> <Delay = 6.07>
ST_136 : Operation 686 [3/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 686 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 47> <Delay = 6.07>
ST_137 : Operation 687 [2/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 687 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 48> <Delay = 6.07>
ST_138 : Operation 688 [1/16] (6.07ns)   --->   "%tmp_19_i2 = fdiv float 1.000000e+00, %tmp_18_i2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 688 'fdiv' 'tmp_19_i2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 49> <Delay = 5.22>
ST_139 : Operation 689 [2/2] (5.22ns)   --->   "%tmp_20_i2 = fptrunc float %tmp_19_i2 to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 689 'sptohp' 'tmp_20_i2' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 50> <Delay = 8.48>
ST_140 : Operation 690 [1/2] (5.22ns)   --->   "%tmp_20_i2 = fptrunc float %tmp_19_i2 to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 690 'sptohp' 'tmp_20_i2' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 691 [1/1] (3.25ns)   --->   "store half %tmp_20_i2, half* %conv2_output_addr_1, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149]   --->   Operation 691 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_140 : Operation 692 [1/1] (0.00ns)   --->   "br label %.preheader68" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:149]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 5> <Delay = 4.17>
ST_141 : Operation 693 [1/1] (0.00ns)   --->   "%i10_0 = phi i6 [ %i_18, %15 ], [ 0, %.preheader8.preheader ]"   --->   Operation 693 'phi' 'i10_0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 694 [1/1] (1.42ns)   --->   "%icmp_ln153 = icmp eq i6 %i10_0, -32" [my_net/src/my_net.cpp:153]   --->   Operation 694 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 695 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 695 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 696 [1/1] (1.82ns)   --->   "%i_18 = add i6 %i10_0, 1" [my_net/src/my_net.cpp:153]   --->   Operation 696 'add' 'i_18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 697 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %.preheader7.preheader, label %15" [my_net/src/my_net.cpp:153]   --->   Operation 697 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 698 [2/2] (4.17ns)   --->   "call fastcc void @pool([3200 x half]* %conv2_output, i6 %i10_0, [800 x half]* %pool2_output) nounwind" [my_net/src/my_net.cpp:154]   --->   Operation 698 'call' <Predicate = (!icmp_ln153)> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 699 [1/1] (1.76ns)   --->   "br label %.preheader7" [my_net/src/my_net.cpp:161]   --->   Operation 699 'br' <Predicate = (icmp_ln153)> <Delay = 1.76>

State 142 <SV = 6> <Delay = 0.00>
ST_142 : Operation 700 [1/2] (0.00ns)   --->   "call fastcc void @pool([3200 x half]* %conv2_output, i6 %i10_0, [800 x half]* %pool2_output) nounwind" [my_net/src/my_net.cpp:154]   --->   Operation 700 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 701 [1/1] (0.00ns)   --->   "br label %.preheader8" [my_net/src/my_net.cpp:153]   --->   Operation 701 'br' <Predicate = true> <Delay = 0.00>

State 143 <SV = 6> <Delay = 1.82>
ST_143 : Operation 702 [1/1] (0.00ns)   --->   "%i11_0 = phi i6 [ %i_19, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 702 'phi' 'i11_0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 703 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i10 [ %add_ln161_3, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]" [my_net/src/my_net.cpp:161]   --->   Operation 703 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 704 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i10 [ %add_ln161_2, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]" [my_net/src/my_net.cpp:161]   --->   Operation 704 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 705 [1/1] (1.73ns)   --->   "%add_ln161_2 = add i10 %phi_mul5, 25" [my_net/src/my_net.cpp:161]   --->   Operation 705 'add' 'add_ln161_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 706 [1/1] (1.73ns)   --->   "%add_ln161_3 = add i10 %phi_mul3, 25" [my_net/src/my_net.cpp:161]   --->   Operation 706 'add' 'add_ln161_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 707 [1/1] (1.42ns)   --->   "%icmp_ln159 = icmp eq i6 %i11_0, -32" [my_net/src/my_net.cpp:159]   --->   Operation 707 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 708 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 708 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 709 [1/1] (1.82ns)   --->   "%i_19 = add i6 %i11_0, 1" [my_net/src/my_net.cpp:159]   --->   Operation 709 'add' 'i_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 710 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159, label %.preheader5.preheader, label %.preheader6.preheader" [my_net/src/my_net.cpp:159]   --->   Operation 710 'br' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 711 [1/1] (1.76ns)   --->   "br label %.preheader6" [my_net/src/my_net.cpp:160]   --->   Operation 711 'br' <Predicate = (!icmp_ln159)> <Delay = 1.76>
ST_143 : Operation 712 [1/1] (1.76ns)   --->   "br label %.preheader5" [my_net/src/my_net.cpp:169]   --->   Operation 712 'br' <Predicate = (icmp_ln159)> <Delay = 1.76>

State 144 <SV = 7> <Delay = 4.98>
ST_144 : Operation 713 [1/1] (0.00ns)   --->   "%j12_0 = phi i5 [ %j_4, %16 ], [ 0, %.preheader6.preheader ]"   --->   Operation 713 'phi' 'j12_0' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i5 %j12_0 to i10" [my_net/src/my_net.cpp:160]   --->   Operation 714 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 715 [1/1] (1.36ns)   --->   "%icmp_ln160 = icmp eq i5 %j12_0, -7" [my_net/src/my_net.cpp:160]   --->   Operation 715 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 716 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 716 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 717 [1/1] (1.78ns)   --->   "%j_4 = add i5 %j12_0, 1" [my_net/src/my_net.cpp:160]   --->   Operation 717 'add' 'j_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 718 [1/1] (0.00ns)   --->   "br i1 %icmp_ln160, label %.preheader7.loopexit, label %16" [my_net/src/my_net.cpp:160]   --->   Operation 718 'br' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 719 [1/1] (1.73ns)   --->   "%add_ln161_1 = add i10 %phi_mul3, %zext_ln160" [my_net/src/my_net.cpp:161]   --->   Operation 719 'add' 'add_ln161_1' <Predicate = (!icmp_ln160)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i10 %add_ln161_1 to i64" [my_net/src/my_net.cpp:161]   --->   Operation 720 'zext' 'zext_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_144 : Operation 721 [1/1] (0.00ns)   --->   "%pool2_output_addr = getelementptr [800 x half]* %pool2_output, i64 0, i64 %zext_ln161" [my_net/src/my_net.cpp:161]   --->   Operation 721 'getelementptr' 'pool2_output_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_144 : Operation 722 [2/2] (3.25ns)   --->   "%pool2_output_load = load half* %pool2_output_addr, align 2" [my_net/src/my_net.cpp:161]   --->   Operation 722 'load' 'pool2_output_load' <Predicate = (!icmp_ln160)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_144 : Operation 723 [1/1] (1.73ns)   --->   "%add_ln161 = add i10 %zext_ln160, %phi_mul5" [my_net/src/my_net.cpp:161]   --->   Operation 723 'add' 'add_ln161' <Predicate = (!icmp_ln160)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 724 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 724 'br' <Predicate = (icmp_ln160)> <Delay = 0.00>

State 145 <SV = 8> <Delay = 6.50>
ST_145 : Operation 725 [1/2] (3.25ns)   --->   "%pool2_output_load = load half* %pool2_output_addr, align 2" [my_net/src/my_net.cpp:161]   --->   Operation 725 'load' 'pool2_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_145 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i10 %add_ln161 to i64" [my_net/src/my_net.cpp:161]   --->   Operation 726 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 727 [1/1] (0.00ns)   --->   "%pool2_output1_addr = getelementptr inbounds [800 x half]* %pool2_output1, i64 0, i64 %zext_ln161_1" [my_net/src/my_net.cpp:161]   --->   Operation 727 'getelementptr' 'pool2_output1_addr' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 728 [1/1] (3.25ns)   --->   "store half %pool2_output_load, half* %pool2_output1_addr, align 2" [my_net/src/my_net.cpp:161]   --->   Operation 728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_145 : Operation 729 [1/1] (0.00ns)   --->   "br label %.preheader6" [my_net/src/my_net.cpp:160]   --->   Operation 729 'br' <Predicate = true> <Delay = 0.00>

State 146 <SV = 7> <Delay = 2.07>
ST_146 : Operation 730 [1/1] (0.00ns)   --->   "%i13_0 = phi i6 [ %i_21, %18 ], [ 0, %.preheader5.preheader ]"   --->   Operation 730 'phi' 'i13_0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 731 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i16 [ %add_ln169_1, %18 ], [ 0, %.preheader5.preheader ]" [my_net/src/my_net.cpp:169]   --->   Operation 731 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 732 [1/1] (2.07ns)   --->   "%add_ln169_1 = add i16 %phi_mul7, 800" [my_net/src/my_net.cpp:169]   --->   Operation 732 'add' 'add_ln169_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 733 [1/1] (1.42ns)   --->   "%icmp_ln166 = icmp eq i6 %i13_0, -4" [my_net/src/my_net.cpp:166]   --->   Operation 733 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 734 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind"   --->   Operation 734 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 735 [1/1] (1.82ns)   --->   "%i_21 = add i6 %i13_0, 1" [my_net/src/my_net.cpp:166]   --->   Operation 735 'add' 'i_21' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 736 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %.preheader3.preheader, label %.preheader4.preheader" [my_net/src/my_net.cpp:166]   --->   Operation 736 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i6 %i13_0 to i64" [my_net/src/my_net.cpp:169]   --->   Operation 737 'zext' 'zext_ln169' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_146 : Operation 738 [1/1] (0.00ns)   --->   "%fc1_output_addr = getelementptr inbounds [120 x half]* %fc1_output, i64 0, i64 %zext_ln169" [my_net/src/my_net.cpp:169]   --->   Operation 738 'getelementptr' 'fc1_output_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_146 : Operation 739 [1/1] (1.76ns)   --->   "br label %.preheader4" [my_net/src/my_net.cpp:168]   --->   Operation 739 'br' <Predicate = (!icmp_ln166)> <Delay = 1.76>
ST_146 : Operation 740 [1/1] (1.76ns)   --->   "br label %.preheader3" [my_net/src/my_net.cpp:175]   --->   Operation 740 'br' <Predicate = (icmp_ln166)> <Delay = 1.76>

State 147 <SV = 8> <Delay = 5.33>
ST_147 : Operation 741 [1/1] (0.00ns)   --->   "%j14_0 = phi i10 [ %j_8, %17 ], [ 0, %.preheader4.preheader ]"   --->   Operation 741 'phi' 'j14_0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i10 %j14_0 to i16" [my_net/src/my_net.cpp:168]   --->   Operation 742 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 743 [1/1] (1.77ns)   --->   "%icmp_ln168 = icmp eq i10 %j14_0, -224" [my_net/src/my_net.cpp:168]   --->   Operation 743 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 744 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800) nounwind"   --->   Operation 744 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 745 [1/1] (1.73ns)   --->   "%j_8 = add i10 %j14_0, 1" [my_net/src/my_net.cpp:168]   --->   Operation 745 'add' 'j_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 746 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %18, label %17" [my_net/src/my_net.cpp:168]   --->   Operation 746 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i10 %j14_0 to i64" [my_net/src/my_net.cpp:169]   --->   Operation 747 'zext' 'zext_ln169_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_147 : Operation 748 [1/1] (0.00ns)   --->   "%pool2_output1_addr_1 = getelementptr inbounds [800 x half]* %pool2_output1, i64 0, i64 %zext_ln169_1" [my_net/src/my_net.cpp:169]   --->   Operation 748 'getelementptr' 'pool2_output1_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_147 : Operation 749 [2/2] (3.25ns)   --->   "%pool2_output1_load = load half* %pool2_output1_addr_1, align 2" [my_net/src/my_net.cpp:169]   --->   Operation 749 'load' 'pool2_output1_load' <Predicate = (!icmp_ln168)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_147 : Operation 750 [1/1] (2.07ns)   --->   "%add_ln169 = add i16 %phi_mul7, %zext_ln168" [my_net/src/my_net.cpp:169]   --->   Operation 750 'add' 'add_ln169' <Predicate = (!icmp_ln168)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i16 %add_ln169 to i64" [my_net/src/my_net.cpp:169]   --->   Operation 751 'zext' 'zext_ln169_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_147 : Operation 752 [1/1] (0.00ns)   --->   "%fc1_weight1_addr = getelementptr inbounds [48000 x half]* @fc1_weight1, i64 0, i64 %zext_ln169_2" [my_net/src/my_net.cpp:169]   --->   Operation 752 'getelementptr' 'fc1_weight1_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_147 : Operation 753 [2/2] (3.25ns)   --->   "%fc1_weight1_load = load half* %fc1_weight1_addr, align 2" [my_net/src/my_net.cpp:169]   --->   Operation 753 'load' 'fc1_weight1_load' <Predicate = (!icmp_ln168)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_147 : Operation 754 [2/2] (3.25ns)   --->   "%fc1_output_load = load half* %fc1_output_addr, align 2" [my_net/src/my_net.cpp:171]   --->   Operation 754 'load' 'fc1_output_load' <Predicate = (icmp_ln168)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_147 : Operation 755 [1/1] (0.00ns)   --->   "%fc1_bias_addr = getelementptr inbounds [120 x half]* @fc1_bias, i64 0, i64 %zext_ln169" [my_net/src/my_net.cpp:171]   --->   Operation 755 'getelementptr' 'fc1_bias_addr' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_147 : Operation 756 [2/2] (3.25ns)   --->   "%fc1_bias_load = load half* %fc1_bias_addr, align 2" [my_net/src/my_net.cpp:171]   --->   Operation 756 'load' 'fc1_bias_load' <Predicate = (icmp_ln168)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 148 <SV = 9> <Delay = 3.25>
ST_148 : Operation 757 [1/2] (3.25ns)   --->   "%pool2_output1_load = load half* %pool2_output1_addr_1, align 2" [my_net/src/my_net.cpp:169]   --->   Operation 757 'load' 'pool2_output1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_148 : Operation 758 [1/2] (3.25ns)   --->   "%fc1_weight1_load = load half* %fc1_weight1_addr, align 2" [my_net/src/my_net.cpp:169]   --->   Operation 758 'load' 'fc1_weight1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 149 <SV = 10> <Delay = 6.86>
ST_149 : Operation 759 [4/4] (6.86ns)   --->   "%tmp_5 = fmul half %pool2_output1_load, %fc1_weight1_load" [my_net/src/my_net.cpp:169]   --->   Operation 759 'hmul' 'tmp_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 11> <Delay = 6.86>
ST_150 : Operation 760 [3/4] (6.86ns)   --->   "%tmp_5 = fmul half %pool2_output1_load, %fc1_weight1_load" [my_net/src/my_net.cpp:169]   --->   Operation 760 'hmul' 'tmp_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 12> <Delay = 6.86>
ST_151 : Operation 761 [2/2] (3.25ns)   --->   "%fc1_output_load_1 = load half* %fc1_output_addr, align 2" [my_net/src/my_net.cpp:169]   --->   Operation 761 'load' 'fc1_output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_151 : Operation 762 [2/4] (6.86ns)   --->   "%tmp_5 = fmul half %pool2_output1_load, %fc1_weight1_load" [my_net/src/my_net.cpp:169]   --->   Operation 762 'hmul' 'tmp_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 13> <Delay = 6.86>
ST_152 : Operation 763 [1/2] (3.25ns)   --->   "%fc1_output_load_1 = load half* %fc1_output_addr, align 2" [my_net/src/my_net.cpp:169]   --->   Operation 763 'load' 'fc1_output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_152 : Operation 764 [1/4] (6.86ns)   --->   "%tmp_5 = fmul half %pool2_output1_load, %fc1_weight1_load" [my_net/src/my_net.cpp:169]   --->   Operation 764 'hmul' 'tmp_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 14> <Delay = 7.61>
ST_153 : Operation 765 [5/5] (7.61ns)   --->   "%tmp_6 = fadd half %fc1_output_load_1, %tmp_5" [my_net/src/my_net.cpp:169]   --->   Operation 765 'hadd' 'tmp_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 15> <Delay = 7.61>
ST_154 : Operation 766 [4/5] (7.61ns)   --->   "%tmp_6 = fadd half %fc1_output_load_1, %tmp_5" [my_net/src/my_net.cpp:169]   --->   Operation 766 'hadd' 'tmp_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 16> <Delay = 7.61>
ST_155 : Operation 767 [3/5] (7.61ns)   --->   "%tmp_6 = fadd half %fc1_output_load_1, %tmp_5" [my_net/src/my_net.cpp:169]   --->   Operation 767 'hadd' 'tmp_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 17> <Delay = 7.61>
ST_156 : Operation 768 [2/5] (7.61ns)   --->   "%tmp_6 = fadd half %fc1_output_load_1, %tmp_5" [my_net/src/my_net.cpp:169]   --->   Operation 768 'hadd' 'tmp_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 18> <Delay = 7.61>
ST_157 : Operation 769 [1/5] (7.61ns)   --->   "%tmp_6 = fadd half %fc1_output_load_1, %tmp_5" [my_net/src/my_net.cpp:169]   --->   Operation 769 'hadd' 'tmp_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 19> <Delay = 3.25>
ST_158 : Operation 770 [1/1] (3.25ns)   --->   "store half %tmp_6, half* %fc1_output_addr, align 2" [my_net/src/my_net.cpp:169]   --->   Operation 770 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_158 : Operation 771 [1/1] (0.00ns)   --->   "br label %.preheader4" [my_net/src/my_net.cpp:168]   --->   Operation 771 'br' <Predicate = true> <Delay = 0.00>

State 159 <SV = 9> <Delay = 3.25>
ST_159 : Operation 772 [1/2] (3.25ns)   --->   "%fc1_output_load = load half* %fc1_output_addr, align 2" [my_net/src/my_net.cpp:171]   --->   Operation 772 'load' 'fc1_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_159 : Operation 773 [1/2] (3.25ns)   --->   "%fc1_bias_load = load half* %fc1_bias_addr, align 2" [my_net/src/my_net.cpp:171]   --->   Operation 773 'load' 'fc1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 160 <SV = 10> <Delay = 7.61>
ST_160 : Operation 774 [5/5] (7.61ns)   --->   "%tmp_4 = fadd half %fc1_output_load, %fc1_bias_load" [my_net/src/my_net.cpp:171]   --->   Operation 774 'hadd' 'tmp_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 11> <Delay = 7.61>
ST_161 : Operation 775 [4/5] (7.61ns)   --->   "%tmp_4 = fadd half %fc1_output_load, %fc1_bias_load" [my_net/src/my_net.cpp:171]   --->   Operation 775 'hadd' 'tmp_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 12> <Delay = 7.61>
ST_162 : Operation 776 [3/5] (7.61ns)   --->   "%tmp_4 = fadd half %fc1_output_load, %fc1_bias_load" [my_net/src/my_net.cpp:171]   --->   Operation 776 'hadd' 'tmp_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 13> <Delay = 7.61>
ST_163 : Operation 777 [2/5] (7.61ns)   --->   "%tmp_4 = fadd half %fc1_output_load, %fc1_bias_load" [my_net/src/my_net.cpp:171]   --->   Operation 777 'hadd' 'tmp_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 14> <Delay = 7.61>
ST_164 : Operation 778 [1/5] (7.61ns)   --->   "%tmp_4 = fadd half %fc1_output_load, %fc1_bias_load" [my_net/src/my_net.cpp:171]   --->   Operation 778 'hadd' 'tmp_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 15> <Delay = 3.25>
ST_165 : Operation 779 [1/1] (3.25ns)   --->   "store half %tmp_4, half* %fc1_output_addr, align 2" [my_net/src/my_net.cpp:171]   --->   Operation 779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_165 : Operation 780 [1/1] (0.00ns)   --->   "br label %.preheader5" [my_net/src/my_net.cpp:166]   --->   Operation 780 'br' <Predicate = true> <Delay = 0.00>

State 166 <SV = 8> <Delay = 2.07>
ST_166 : Operation 781 [1/1] (0.00ns)   --->   "%i15_0 = phi i6 [ %i_23, %20 ], [ 0, %.preheader3.preheader ]"   --->   Operation 781 'phi' 'i15_0' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 782 [1/1] (0.00ns)   --->   "%phi_mul9 = phi i16 [ %add_ln175_2, %20 ], [ 0, %.preheader3.preheader ]" [my_net/src/my_net.cpp:175]   --->   Operation 782 'phi' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 783 [1/1] (2.07ns)   --->   "%add_ln175_2 = add i16 %phi_mul9, 800" [my_net/src/my_net.cpp:175]   --->   Operation 783 'add' 'add_ln175_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %i15_0 to i7" [my_net/src/my_net.cpp:173]   --->   Operation 784 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 785 [1/1] (1.42ns)   --->   "%icmp_ln173 = icmp eq i6 %i15_0, -4" [my_net/src/my_net.cpp:173]   --->   Operation 785 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 786 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind"   --->   Operation 786 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 787 [1/1] (1.82ns)   --->   "%i_23 = add i6 %i15_0, 1" [my_net/src/my_net.cpp:173]   --->   Operation 787 'add' 'i_23' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 788 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %.preheader67.preheader, label %.preheader2.preheader" [my_net/src/my_net.cpp:173]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 789 [1/1] (1.87ns)   --->   "%add_ln175 = add i7 %zext_ln173, 60" [my_net/src/my_net.cpp:175]   --->   Operation 789 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i7 %add_ln175 to i64" [my_net/src/my_net.cpp:175]   --->   Operation 790 'zext' 'zext_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_166 : Operation 791 [1/1] (0.00ns)   --->   "%fc1_output_addr_1 = getelementptr inbounds [120 x half]* %fc1_output, i64 0, i64 %zext_ln175" [my_net/src/my_net.cpp:175]   --->   Operation 791 'getelementptr' 'fc1_output_addr_1' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_166 : Operation 792 [1/1] (1.76ns)   --->   "br label %.preheader2" [my_net/src/my_net.cpp:174]   --->   Operation 792 'br' <Predicate = (!icmp_ln173)> <Delay = 1.76>
ST_166 : Operation 793 [1/1] (1.76ns)   --->   "br label %.preheader67"   --->   Operation 793 'br' <Predicate = (icmp_ln173)> <Delay = 1.76>

State 167 <SV = 9> <Delay = 5.33>
ST_167 : Operation 794 [1/1] (0.00ns)   --->   "%j16_0 = phi i10 [ %j_9, %19 ], [ 0, %.preheader2.preheader ]"   --->   Operation 794 'phi' 'j16_0' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i10 %j16_0 to i16" [my_net/src/my_net.cpp:174]   --->   Operation 795 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 796 [1/1] (1.77ns)   --->   "%icmp_ln174 = icmp eq i10 %j16_0, -224" [my_net/src/my_net.cpp:174]   --->   Operation 796 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 797 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800) nounwind"   --->   Operation 797 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 798 [1/1] (1.73ns)   --->   "%j_9 = add i10 %j16_0, 1" [my_net/src/my_net.cpp:174]   --->   Operation 798 'add' 'j_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 799 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %20, label %19" [my_net/src/my_net.cpp:174]   --->   Operation 799 'br' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i10 %j16_0 to i64" [my_net/src/my_net.cpp:175]   --->   Operation 800 'zext' 'zext_ln175_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_167 : Operation 801 [1/1] (0.00ns)   --->   "%pool2_output1_addr_2 = getelementptr inbounds [800 x half]* %pool2_output1, i64 0, i64 %zext_ln175_1" [my_net/src/my_net.cpp:175]   --->   Operation 801 'getelementptr' 'pool2_output1_addr_2' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_167 : Operation 802 [2/2] (3.25ns)   --->   "%pool2_output1_load_1 = load half* %pool2_output1_addr_2, align 2" [my_net/src/my_net.cpp:175]   --->   Operation 802 'load' 'pool2_output1_load_1' <Predicate = (!icmp_ln174)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_167 : Operation 803 [1/1] (2.07ns)   --->   "%add_ln175_1 = add i16 %phi_mul9, %zext_ln174" [my_net/src/my_net.cpp:175]   --->   Operation 803 'add' 'add_ln175_1' <Predicate = (!icmp_ln174)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i16 %add_ln175_1 to i64" [my_net/src/my_net.cpp:175]   --->   Operation 804 'zext' 'zext_ln175_2' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_167 : Operation 805 [1/1] (0.00ns)   --->   "%fc1_weight2_addr = getelementptr inbounds [48000 x half]* @fc1_weight2, i64 0, i64 %zext_ln175_2" [my_net/src/my_net.cpp:175]   --->   Operation 805 'getelementptr' 'fc1_weight2_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_167 : Operation 806 [2/2] (3.25ns)   --->   "%fc1_weight2_load = load half* %fc1_weight2_addr, align 2" [my_net/src/my_net.cpp:175]   --->   Operation 806 'load' 'fc1_weight2_load' <Predicate = (!icmp_ln174)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_167 : Operation 807 [2/2] (3.25ns)   --->   "%fc1_output_load_2 = load half* %fc1_output_addr_1, align 2" [my_net/src/my_net.cpp:177]   --->   Operation 807 'load' 'fc1_output_load_2' <Predicate = (icmp_ln174)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_167 : Operation 808 [1/1] (0.00ns)   --->   "%fc1_bias_addr_1 = getelementptr inbounds [120 x half]* @fc1_bias, i64 0, i64 %zext_ln175" [my_net/src/my_net.cpp:177]   --->   Operation 808 'getelementptr' 'fc1_bias_addr_1' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_167 : Operation 809 [2/2] (3.25ns)   --->   "%fc1_bias_load_1 = load half* %fc1_bias_addr_1, align 2" [my_net/src/my_net.cpp:177]   --->   Operation 809 'load' 'fc1_bias_load_1' <Predicate = (icmp_ln174)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 168 <SV = 10> <Delay = 3.25>
ST_168 : Operation 810 [1/2] (3.25ns)   --->   "%pool2_output1_load_1 = load half* %pool2_output1_addr_2, align 2" [my_net/src/my_net.cpp:175]   --->   Operation 810 'load' 'pool2_output1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_168 : Operation 811 [1/2] (3.25ns)   --->   "%fc1_weight2_load = load half* %fc1_weight2_addr, align 2" [my_net/src/my_net.cpp:175]   --->   Operation 811 'load' 'fc1_weight2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 169 <SV = 11> <Delay = 6.86>
ST_169 : Operation 812 [4/4] (6.86ns)   --->   "%tmp_s = fmul half %pool2_output1_load_1, %fc1_weight2_load" [my_net/src/my_net.cpp:175]   --->   Operation 812 'hmul' 'tmp_s' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 12> <Delay = 6.86>
ST_170 : Operation 813 [3/4] (6.86ns)   --->   "%tmp_s = fmul half %pool2_output1_load_1, %fc1_weight2_load" [my_net/src/my_net.cpp:175]   --->   Operation 813 'hmul' 'tmp_s' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 13> <Delay = 6.86>
ST_171 : Operation 814 [2/2] (3.25ns)   --->   "%fc1_output_load_3 = load half* %fc1_output_addr_1, align 2" [my_net/src/my_net.cpp:175]   --->   Operation 814 'load' 'fc1_output_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_171 : Operation 815 [2/4] (6.86ns)   --->   "%tmp_s = fmul half %pool2_output1_load_1, %fc1_weight2_load" [my_net/src/my_net.cpp:175]   --->   Operation 815 'hmul' 'tmp_s' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 14> <Delay = 6.86>
ST_172 : Operation 816 [1/2] (3.25ns)   --->   "%fc1_output_load_3 = load half* %fc1_output_addr_1, align 2" [my_net/src/my_net.cpp:175]   --->   Operation 816 'load' 'fc1_output_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_172 : Operation 817 [1/4] (6.86ns)   --->   "%tmp_s = fmul half %pool2_output1_load_1, %fc1_weight2_load" [my_net/src/my_net.cpp:175]   --->   Operation 817 'hmul' 'tmp_s' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 15> <Delay = 7.61>
ST_173 : Operation 818 [5/5] (7.61ns)   --->   "%tmp_1 = fadd half %fc1_output_load_3, %tmp_s" [my_net/src/my_net.cpp:175]   --->   Operation 818 'hadd' 'tmp_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 16> <Delay = 7.61>
ST_174 : Operation 819 [4/5] (7.61ns)   --->   "%tmp_1 = fadd half %fc1_output_load_3, %tmp_s" [my_net/src/my_net.cpp:175]   --->   Operation 819 'hadd' 'tmp_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 17> <Delay = 7.61>
ST_175 : Operation 820 [3/5] (7.61ns)   --->   "%tmp_1 = fadd half %fc1_output_load_3, %tmp_s" [my_net/src/my_net.cpp:175]   --->   Operation 820 'hadd' 'tmp_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 18> <Delay = 7.61>
ST_176 : Operation 821 [2/5] (7.61ns)   --->   "%tmp_1 = fadd half %fc1_output_load_3, %tmp_s" [my_net/src/my_net.cpp:175]   --->   Operation 821 'hadd' 'tmp_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 19> <Delay = 7.61>
ST_177 : Operation 822 [1/5] (7.61ns)   --->   "%tmp_1 = fadd half %fc1_output_load_3, %tmp_s" [my_net/src/my_net.cpp:175]   --->   Operation 822 'hadd' 'tmp_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 20> <Delay = 3.25>
ST_178 : Operation 823 [1/1] (3.25ns)   --->   "store half %tmp_1, half* %fc1_output_addr_1, align 2" [my_net/src/my_net.cpp:175]   --->   Operation 823 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_178 : Operation 824 [1/1] (0.00ns)   --->   "br label %.preheader2" [my_net/src/my_net.cpp:174]   --->   Operation 824 'br' <Predicate = true> <Delay = 0.00>

State 179 <SV = 10> <Delay = 3.25>
ST_179 : Operation 825 [1/2] (3.25ns)   --->   "%fc1_output_load_2 = load half* %fc1_output_addr_1, align 2" [my_net/src/my_net.cpp:177]   --->   Operation 825 'load' 'fc1_output_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_179 : Operation 826 [1/2] (3.25ns)   --->   "%fc1_bias_load_1 = load half* %fc1_bias_addr_1, align 2" [my_net/src/my_net.cpp:177]   --->   Operation 826 'load' 'fc1_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 180 <SV = 11> <Delay = 7.61>
ST_180 : Operation 827 [5/5] (7.61ns)   --->   "%tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1" [my_net/src/my_net.cpp:177]   --->   Operation 827 'hadd' 'tmp_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 12> <Delay = 7.61>
ST_181 : Operation 828 [4/5] (7.61ns)   --->   "%tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1" [my_net/src/my_net.cpp:177]   --->   Operation 828 'hadd' 'tmp_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 13> <Delay = 7.61>
ST_182 : Operation 829 [3/5] (7.61ns)   --->   "%tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1" [my_net/src/my_net.cpp:177]   --->   Operation 829 'hadd' 'tmp_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 14> <Delay = 7.61>
ST_183 : Operation 830 [2/5] (7.61ns)   --->   "%tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1" [my_net/src/my_net.cpp:177]   --->   Operation 830 'hadd' 'tmp_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 15> <Delay = 7.61>
ST_184 : Operation 831 [1/5] (7.61ns)   --->   "%tmp_9 = fadd half %fc1_output_load_2, %fc1_bias_load_1" [my_net/src/my_net.cpp:177]   --->   Operation 831 'hadd' 'tmp_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 16> <Delay = 3.25>
ST_185 : Operation 832 [1/1] (3.25ns)   --->   "store half %tmp_9, half* %fc1_output_addr_1, align 2" [my_net/src/my_net.cpp:177]   --->   Operation 832 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_185 : Operation 833 [1/1] (0.00ns)   --->   "br label %.preheader3" [my_net/src/my_net.cpp:173]   --->   Operation 833 'br' <Predicate = true> <Delay = 0.00>

State 186 <SV = 9> <Delay = 3.25>
ST_186 : Operation 834 [1/1] (0.00ns)   --->   "%i_0_i29 = phi i7 [ %i_22, %21 ], [ 0, %.preheader67.preheader ]"   --->   Operation 834 'phi' 'i_0_i29' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 835 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 835 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 836 [1/1] (1.48ns)   --->   "%icmp_ln43_1 = icmp eq i7 %i_0_i29, -8" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:180]   --->   Operation 836 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 837 [1/1] (1.87ns)   --->   "%i_22 = add i7 %i_0_i29, 1" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:180]   --->   Operation 837 'add' 'i_22' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 838 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43_1, label %Sigmoid1.2.exit.preheader, label %21" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:180]   --->   Operation 838 'br' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i7 %i_0_i29 to i64" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 839 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_186 : Operation 840 [1/1] (0.00ns)   --->   "%fc1_output_addr_3 = getelementptr [120 x half]* %fc1_output, i64 0, i64 %zext_ln44_1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 840 'getelementptr' 'fc1_output_addr_3' <Predicate = (!icmp_ln43_1)> <Delay = 0.00>
ST_186 : Operation 841 [2/2] (3.25ns)   --->   "%fc1_output_load_5 = load half* %fc1_output_addr_3, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 841 'load' 'fc1_output_load_5' <Predicate = (!icmp_ln43_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_186 : Operation 842 [1/1] (1.76ns)   --->   "br label %Sigmoid1.2.exit" [my_net/src/my_net.cpp:183]   --->   Operation 842 'br' <Predicate = (icmp_ln43_1)> <Delay = 1.76>

State 187 <SV = 10> <Delay = 3.25>
ST_187 : Operation 843 [1/2] (3.25ns)   --->   "%fc1_output_load_5 = load half* %fc1_output_addr_3, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 843 'load' 'fc1_output_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 188 <SV = 11> <Delay = 7.61>
ST_188 : Operation 844 [5/5] (7.61ns)   --->   "%tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 844 'hsub' 'tmp_i1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 12> <Delay = 7.61>
ST_189 : Operation 845 [4/5] (7.61ns)   --->   "%tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 845 'hsub' 'tmp_i1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 13> <Delay = 7.61>
ST_190 : Operation 846 [3/5] (7.61ns)   --->   "%tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 846 'hsub' 'tmp_i1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 14> <Delay = 7.61>
ST_191 : Operation 847 [2/5] (7.61ns)   --->   "%tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 847 'hsub' 'tmp_i1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 15> <Delay = 7.61>
ST_192 : Operation 848 [1/5] (7.61ns)   --->   "%tmp_i1 = fsub half 0x8000000000000000, %fc1_output_load_5" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 848 'hsub' 'tmp_i1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 16> <Delay = 3.52>
ST_193 : Operation 849 [2/2] (3.52ns)   --->   "%tmp_i1_41 = fpext half %tmp_i1 to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 849 'hptosp' 'tmp_i1_41' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 194 <SV = 17> <Delay = 3.52>
ST_194 : Operation 850 [1/2] (3.52ns)   --->   "%tmp_i1_41 = fpext half %tmp_i1 to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 850 'hptosp' 'tmp_i1_41' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 195 <SV = 18> <Delay = 7.68>
ST_195 : Operation 851 [9/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 851 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 196 <SV = 19> <Delay = 7.68>
ST_196 : Operation 852 [8/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 852 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 197 <SV = 20> <Delay = 7.68>
ST_197 : Operation 853 [7/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 853 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 198 <SV = 21> <Delay = 7.68>
ST_198 : Operation 854 [6/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 854 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 199 <SV = 22> <Delay = 7.68>
ST_199 : Operation 855 [5/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 855 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 200 <SV = 23> <Delay = 7.68>
ST_200 : Operation 856 [4/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 856 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 201 <SV = 24> <Delay = 7.68>
ST_201 : Operation 857 [3/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 857 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 202 <SV = 25> <Delay = 7.68>
ST_202 : Operation 858 [2/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 858 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 203 <SV = 26> <Delay = 7.68>
ST_203 : Operation 859 [1/9] (7.68ns)   --->   "%tmp_17_i1 = call float @llvm.exp.f32(float %tmp_i1_41) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 859 'fexp' 'tmp_17_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 204 <SV = 27> <Delay = 7.25>
ST_204 : Operation 860 [5/5] (7.25ns)   --->   "%tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 860 'fadd' 'tmp_18_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 28> <Delay = 7.25>
ST_205 : Operation 861 [4/5] (7.25ns)   --->   "%tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 861 'fadd' 'tmp_18_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 29> <Delay = 7.25>
ST_206 : Operation 862 [3/5] (7.25ns)   --->   "%tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 862 'fadd' 'tmp_18_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 30> <Delay = 7.25>
ST_207 : Operation 863 [2/5] (7.25ns)   --->   "%tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 863 'fadd' 'tmp_18_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 31> <Delay = 7.25>
ST_208 : Operation 864 [1/5] (7.25ns)   --->   "%tmp_18_i1 = fadd float %tmp_17_i1, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 864 'fadd' 'tmp_18_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 32> <Delay = 6.07>
ST_209 : Operation 865 [16/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 865 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 33> <Delay = 6.07>
ST_210 : Operation 866 [15/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 866 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 34> <Delay = 6.07>
ST_211 : Operation 867 [14/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 867 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 35> <Delay = 6.07>
ST_212 : Operation 868 [13/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 868 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 36> <Delay = 6.07>
ST_213 : Operation 869 [12/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 869 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 37> <Delay = 6.07>
ST_214 : Operation 870 [11/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 870 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 38> <Delay = 6.07>
ST_215 : Operation 871 [10/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 871 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 39> <Delay = 6.07>
ST_216 : Operation 872 [9/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 872 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 40> <Delay = 6.07>
ST_217 : Operation 873 [8/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 873 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 41> <Delay = 6.07>
ST_218 : Operation 874 [7/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 874 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 42> <Delay = 6.07>
ST_219 : Operation 875 [6/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 875 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 43> <Delay = 6.07>
ST_220 : Operation 876 [5/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 876 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 44> <Delay = 6.07>
ST_221 : Operation 877 [4/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 877 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 45> <Delay = 6.07>
ST_222 : Operation 878 [3/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 878 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 46> <Delay = 6.07>
ST_223 : Operation 879 [2/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 879 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 47> <Delay = 6.07>
ST_224 : Operation 880 [1/16] (6.07ns)   --->   "%tmp_19_i1 = fdiv float 1.000000e+00, %tmp_18_i1" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 880 'fdiv' 'tmp_19_i1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 48> <Delay = 5.22>
ST_225 : Operation 881 [2/2] (5.22ns)   --->   "%tmp_20_i1 = fptrunc float %tmp_19_i1 to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 881 'sptohp' 'tmp_20_i1' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 226 <SV = 49> <Delay = 8.48>
ST_226 : Operation 882 [1/2] (5.22ns)   --->   "%tmp_20_i1 = fptrunc float %tmp_19_i1 to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 882 'sptohp' 'tmp_20_i1' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_226 : Operation 883 [1/1] (3.25ns)   --->   "store half %tmp_20_i1, half* %fc1_output_addr_3, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180]   --->   Operation 883 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_226 : Operation 884 [1/1] (0.00ns)   --->   "br label %.preheader67" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:180]   --->   Operation 884 'br' <Predicate = true> <Delay = 0.00>

State 227 <SV = 10> <Delay = 1.87>
ST_227 : Operation 885 [1/1] (0.00ns)   --->   "%i17_0 = phi i7 [ %i_26, %23 ], [ 0, %Sigmoid1.2.exit.preheader ]"   --->   Operation 885 'phi' 'i17_0' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 886 [1/1] (1.48ns)   --->   "%icmp_ln183 = icmp eq i7 %i17_0, -44" [my_net/src/my_net.cpp:183]   --->   Operation 886 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 887 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 887 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 888 [1/1] (1.87ns)   --->   "%i_26 = add i7 %i17_0, 1" [my_net/src/my_net.cpp:183]   --->   Operation 888 'add' 'i_26' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 889 [1/1] (0.00ns)   --->   "br i1 %icmp_ln183, label %.preheader66.preheader, label %.preheader1.preheader" [my_net/src/my_net.cpp:183]   --->   Operation 889 'br' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln1 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i17_0, i7 0)" [my_net/src/my_net.cpp:185]   --->   Operation 890 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_227 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln185_3 = zext i14 %shl_ln1 to i15" [my_net/src/my_net.cpp:185]   --->   Operation 891 'zext' 'zext_ln185_3' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_227 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln185_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i17_0, i3 0)" [my_net/src/my_net.cpp:185]   --->   Operation 892 'bitconcatenate' 'shl_ln185_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_227 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln185_4 = zext i10 %shl_ln185_1 to i15" [my_net/src/my_net.cpp:185]   --->   Operation 893 'zext' 'zext_ln185_4' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_227 : Operation 894 [1/1] (1.81ns)   --->   "%sub_ln185 = sub i15 %zext_ln185_3, %zext_ln185_4" [my_net/src/my_net.cpp:185]   --->   Operation 894 'sub' 'sub_ln185' <Predicate = (!icmp_ln183)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i7 %i17_0 to i64" [my_net/src/my_net.cpp:185]   --->   Operation 895 'zext' 'zext_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_227 : Operation 896 [1/1] (0.00ns)   --->   "%fc2_output_addr = getelementptr inbounds [84 x half]* %fc2_output, i64 0, i64 %zext_ln185" [my_net/src/my_net.cpp:185]   --->   Operation 896 'getelementptr' 'fc2_output_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_227 : Operation 897 [1/1] (1.76ns)   --->   "br label %.preheader1" [my_net/src/my_net.cpp:184]   --->   Operation 897 'br' <Predicate = (!icmp_ln183)> <Delay = 1.76>
ST_227 : Operation 898 [1/1] (1.76ns)   --->   "br label %.preheader66"   --->   Operation 898 'br' <Predicate = (icmp_ln183)> <Delay = 1.76>

State 228 <SV = 11> <Delay = 5.19>
ST_228 : Operation 899 [1/1] (0.00ns)   --->   "%j18_0 = phi i7 [ %j_10, %22 ], [ 0, %.preheader1.preheader ]"   --->   Operation 899 'phi' 'j18_0' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i7 %j18_0 to i15" [my_net/src/my_net.cpp:184]   --->   Operation 900 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 901 [1/1] (1.48ns)   --->   "%icmp_ln184 = icmp eq i7 %j18_0, -8" [my_net/src/my_net.cpp:184]   --->   Operation 901 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 902 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 902 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 903 [1/1] (1.87ns)   --->   "%j_10 = add i7 %j18_0, 1" [my_net/src/my_net.cpp:184]   --->   Operation 903 'add' 'j_10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 904 [1/1] (0.00ns)   --->   "br i1 %icmp_ln184, label %23, label %22" [my_net/src/my_net.cpp:184]   --->   Operation 904 'br' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i7 %j18_0 to i64" [my_net/src/my_net.cpp:185]   --->   Operation 905 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_228 : Operation 906 [1/1] (0.00ns)   --->   "%fc1_output_addr_2 = getelementptr inbounds [120 x half]* %fc1_output, i64 0, i64 %zext_ln185_1" [my_net/src/my_net.cpp:185]   --->   Operation 906 'getelementptr' 'fc1_output_addr_2' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_228 : Operation 907 [2/2] (3.25ns)   --->   "%fc1_output_load_4 = load half* %fc1_output_addr_2, align 2" [my_net/src/my_net.cpp:185]   --->   Operation 907 'load' 'fc1_output_load_4' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_228 : Operation 908 [1/1] (1.94ns)   --->   "%add_ln185 = add i15 %sub_ln185, %zext_ln184" [my_net/src/my_net.cpp:185]   --->   Operation 908 'add' 'add_ln185' <Predicate = (!icmp_ln184)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i15 %add_ln185 to i32" [my_net/src/my_net.cpp:185]   --->   Operation 909 'sext' 'sext_ln185' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_228 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln185_2 = zext i32 %sext_ln185 to i64" [my_net/src/my_net.cpp:185]   --->   Operation 910 'zext' 'zext_ln185_2' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_228 : Operation 911 [1/1] (0.00ns)   --->   "%fc2_weight_addr = getelementptr inbounds [10080 x half]* @fc2_weight, i64 0, i64 %zext_ln185_2" [my_net/src/my_net.cpp:185]   --->   Operation 911 'getelementptr' 'fc2_weight_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_228 : Operation 912 [2/2] (3.25ns)   --->   "%fc2_weight_load = load half* %fc2_weight_addr, align 2" [my_net/src/my_net.cpp:185]   --->   Operation 912 'load' 'fc2_weight_load' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_228 : Operation 913 [1/1] (0.00ns)   --->   "%fc2_bias_addr = getelementptr inbounds [84 x half]* @fc2_bias, i64 0, i64 %zext_ln185" [my_net/src/my_net.cpp:187]   --->   Operation 913 'getelementptr' 'fc2_bias_addr' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_228 : Operation 914 [2/2] (3.25ns)   --->   "%fc2_bias_load = load half* %fc2_bias_addr, align 2" [my_net/src/my_net.cpp:187]   --->   Operation 914 'load' 'fc2_bias_load' <Predicate = (icmp_ln184)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_228 : Operation 915 [2/2] (3.25ns)   --->   "%fc2_output_load = load half* %fc2_output_addr, align 2" [my_net/src/my_net.cpp:187]   --->   Operation 915 'load' 'fc2_output_load' <Predicate = (icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 229 <SV = 12> <Delay = 3.25>
ST_229 : Operation 916 [1/2] (3.25ns)   --->   "%fc1_output_load_4 = load half* %fc1_output_addr_2, align 2" [my_net/src/my_net.cpp:185]   --->   Operation 916 'load' 'fc1_output_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_229 : Operation 917 [1/2] (3.25ns)   --->   "%fc2_weight_load = load half* %fc2_weight_addr, align 2" [my_net/src/my_net.cpp:185]   --->   Operation 917 'load' 'fc2_weight_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 230 <SV = 13> <Delay = 6.86>
ST_230 : Operation 918 [4/4] (6.86ns)   --->   "%tmp_11 = fmul half %fc1_output_load_4, %fc2_weight_load" [my_net/src/my_net.cpp:185]   --->   Operation 918 'hmul' 'tmp_11' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 14> <Delay = 6.86>
ST_231 : Operation 919 [3/4] (6.86ns)   --->   "%tmp_11 = fmul half %fc1_output_load_4, %fc2_weight_load" [my_net/src/my_net.cpp:185]   --->   Operation 919 'hmul' 'tmp_11' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 15> <Delay = 6.86>
ST_232 : Operation 920 [2/4] (6.86ns)   --->   "%tmp_11 = fmul half %fc1_output_load_4, %fc2_weight_load" [my_net/src/my_net.cpp:185]   --->   Operation 920 'hmul' 'tmp_11' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 921 [2/2] (3.25ns)   --->   "%fc2_output_load_1 = load half* %fc2_output_addr, align 2" [my_net/src/my_net.cpp:185]   --->   Operation 921 'load' 'fc2_output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 233 <SV = 16> <Delay = 6.86>
ST_233 : Operation 922 [1/4] (6.86ns)   --->   "%tmp_11 = fmul half %fc1_output_load_4, %fc2_weight_load" [my_net/src/my_net.cpp:185]   --->   Operation 922 'hmul' 'tmp_11' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 923 [1/2] (3.25ns)   --->   "%fc2_output_load_1 = load half* %fc2_output_addr, align 2" [my_net/src/my_net.cpp:185]   --->   Operation 923 'load' 'fc2_output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 234 <SV = 17> <Delay = 7.61>
ST_234 : Operation 924 [5/5] (7.61ns)   --->   "%tmp_12 = fadd half %fc2_output_load_1, %tmp_11" [my_net/src/my_net.cpp:185]   --->   Operation 924 'hadd' 'tmp_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 18> <Delay = 7.61>
ST_235 : Operation 925 [4/5] (7.61ns)   --->   "%tmp_12 = fadd half %fc2_output_load_1, %tmp_11" [my_net/src/my_net.cpp:185]   --->   Operation 925 'hadd' 'tmp_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 19> <Delay = 7.61>
ST_236 : Operation 926 [3/5] (7.61ns)   --->   "%tmp_12 = fadd half %fc2_output_load_1, %tmp_11" [my_net/src/my_net.cpp:185]   --->   Operation 926 'hadd' 'tmp_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 20> <Delay = 7.61>
ST_237 : Operation 927 [2/5] (7.61ns)   --->   "%tmp_12 = fadd half %fc2_output_load_1, %tmp_11" [my_net/src/my_net.cpp:185]   --->   Operation 927 'hadd' 'tmp_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 21> <Delay = 7.61>
ST_238 : Operation 928 [1/5] (7.61ns)   --->   "%tmp_12 = fadd half %fc2_output_load_1, %tmp_11" [my_net/src/my_net.cpp:185]   --->   Operation 928 'hadd' 'tmp_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 22> <Delay = 3.25>
ST_239 : Operation 929 [1/1] (3.25ns)   --->   "store half %tmp_12, half* %fc2_output_addr, align 2" [my_net/src/my_net.cpp:185]   --->   Operation 929 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_239 : Operation 930 [1/1] (0.00ns)   --->   "br label %.preheader1" [my_net/src/my_net.cpp:184]   --->   Operation 930 'br' <Predicate = true> <Delay = 0.00>

State 240 <SV = 12> <Delay = 3.25>
ST_240 : Operation 931 [1/2] (3.25ns)   --->   "%fc2_bias_load = load half* %fc2_bias_addr, align 2" [my_net/src/my_net.cpp:187]   --->   Operation 931 'load' 'fc2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_240 : Operation 932 [1/2] (3.25ns)   --->   "%fc2_output_load = load half* %fc2_output_addr, align 2" [my_net/src/my_net.cpp:187]   --->   Operation 932 'load' 'fc2_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 241 <SV = 13> <Delay = 7.61>
ST_241 : Operation 933 [5/5] (7.61ns)   --->   "%tmp_10 = fadd half %fc2_output_load, %fc2_bias_load" [my_net/src/my_net.cpp:187]   --->   Operation 933 'hadd' 'tmp_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 14> <Delay = 7.61>
ST_242 : Operation 934 [4/5] (7.61ns)   --->   "%tmp_10 = fadd half %fc2_output_load, %fc2_bias_load" [my_net/src/my_net.cpp:187]   --->   Operation 934 'hadd' 'tmp_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 15> <Delay = 7.61>
ST_243 : Operation 935 [3/5] (7.61ns)   --->   "%tmp_10 = fadd half %fc2_output_load, %fc2_bias_load" [my_net/src/my_net.cpp:187]   --->   Operation 935 'hadd' 'tmp_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 16> <Delay = 7.61>
ST_244 : Operation 936 [2/5] (7.61ns)   --->   "%tmp_10 = fadd half %fc2_output_load, %fc2_bias_load" [my_net/src/my_net.cpp:187]   --->   Operation 936 'hadd' 'tmp_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 17> <Delay = 7.61>
ST_245 : Operation 937 [1/5] (7.61ns)   --->   "%tmp_10 = fadd half %fc2_output_load, %fc2_bias_load" [my_net/src/my_net.cpp:187]   --->   Operation 937 'hadd' 'tmp_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 18> <Delay = 3.25>
ST_246 : Operation 938 [1/1] (3.25ns)   --->   "store half %tmp_10, half* %fc2_output_addr, align 2" [my_net/src/my_net.cpp:187]   --->   Operation 938 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_246 : Operation 939 [1/1] (0.00ns)   --->   "br label %Sigmoid1.2.exit" [my_net/src/my_net.cpp:183]   --->   Operation 939 'br' <Predicate = true> <Delay = 0.00>

State 247 <SV = 11> <Delay = 3.25>
ST_247 : Operation 940 [1/1] (0.00ns)   --->   "%i_0_i41 = phi i7 [ %i_25, %24 ], [ 0, %.preheader66.preheader ]"   --->   Operation 940 'phi' 'i_0_i41' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 941 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 941 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 942 [1/1] (1.48ns)   --->   "%icmp_ln43_3 = icmp eq i7 %i_0_i41, -44" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:190]   --->   Operation 942 'icmp' 'icmp_ln43_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 943 [1/1] (1.87ns)   --->   "%i_25 = add i7 %i_0_i41, 1" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:190]   --->   Operation 943 'add' 'i_25' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 944 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43_3, label %Sigmoid1.1.exit.preheader, label %24" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:190]   --->   Operation 944 'br' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i7 %i_0_i41 to i64" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 945 'zext' 'zext_ln44_3' <Predicate = (!icmp_ln43_3)> <Delay = 0.00>
ST_247 : Operation 946 [1/1] (0.00ns)   --->   "%fc2_output_addr_2 = getelementptr [84 x half]* %fc2_output, i64 0, i64 %zext_ln44_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 946 'getelementptr' 'fc2_output_addr_2' <Predicate = (!icmp_ln43_3)> <Delay = 0.00>
ST_247 : Operation 947 [2/2] (3.25ns)   --->   "%fc2_output_load_3 = load half* %fc2_output_addr_2, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 947 'load' 'fc2_output_load_3' <Predicate = (!icmp_ln43_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_247 : Operation 948 [1/1] (1.76ns)   --->   "br label %Sigmoid1.1.exit" [my_net/src/my_net.cpp:195]   --->   Operation 948 'br' <Predicate = (icmp_ln43_3)> <Delay = 1.76>

State 248 <SV = 12> <Delay = 3.25>
ST_248 : Operation 949 [1/2] (3.25ns)   --->   "%fc2_output_load_3 = load half* %fc2_output_addr_2, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 949 'load' 'fc2_output_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 249 <SV = 13> <Delay = 7.61>
ST_249 : Operation 950 [5/5] (7.61ns)   --->   "%tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 950 'hsub' 'tmp_i3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 14> <Delay = 7.61>
ST_250 : Operation 951 [4/5] (7.61ns)   --->   "%tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 951 'hsub' 'tmp_i3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 15> <Delay = 7.61>
ST_251 : Operation 952 [3/5] (7.61ns)   --->   "%tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 952 'hsub' 'tmp_i3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 16> <Delay = 7.61>
ST_252 : Operation 953 [2/5] (7.61ns)   --->   "%tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 953 'hsub' 'tmp_i3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 17> <Delay = 7.61>
ST_253 : Operation 954 [1/5] (7.61ns)   --->   "%tmp_i3 = fsub half 0x8000000000000000, %fc2_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 954 'hsub' 'tmp_i3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 18> <Delay = 3.52>
ST_254 : Operation 955 [2/2] (3.52ns)   --->   "%tmp_i3_45 = fpext half %tmp_i3 to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 955 'hptosp' 'tmp_i3_45' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 255 <SV = 19> <Delay = 3.52>
ST_255 : Operation 956 [1/2] (3.52ns)   --->   "%tmp_i3_45 = fpext half %tmp_i3 to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 956 'hptosp' 'tmp_i3_45' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 256 <SV = 20> <Delay = 7.68>
ST_256 : Operation 957 [9/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 957 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 257 <SV = 21> <Delay = 7.68>
ST_257 : Operation 958 [8/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 958 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 258 <SV = 22> <Delay = 7.68>
ST_258 : Operation 959 [7/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 959 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 259 <SV = 23> <Delay = 7.68>
ST_259 : Operation 960 [6/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 960 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 260 <SV = 24> <Delay = 7.68>
ST_260 : Operation 961 [5/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 961 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 261 <SV = 25> <Delay = 7.68>
ST_261 : Operation 962 [4/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 962 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 262 <SV = 26> <Delay = 7.68>
ST_262 : Operation 963 [3/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 963 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 263 <SV = 27> <Delay = 7.68>
ST_263 : Operation 964 [2/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 964 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 264 <SV = 28> <Delay = 7.68>
ST_264 : Operation 965 [1/9] (7.68ns)   --->   "%tmp_17_i3 = call float @llvm.exp.f32(float %tmp_i3_45) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 965 'fexp' 'tmp_17_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 265 <SV = 29> <Delay = 7.25>
ST_265 : Operation 966 [5/5] (7.25ns)   --->   "%tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 966 'fadd' 'tmp_18_i3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 30> <Delay = 7.25>
ST_266 : Operation 967 [4/5] (7.25ns)   --->   "%tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 967 'fadd' 'tmp_18_i3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 31> <Delay = 7.25>
ST_267 : Operation 968 [3/5] (7.25ns)   --->   "%tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 968 'fadd' 'tmp_18_i3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 32> <Delay = 7.25>
ST_268 : Operation 969 [2/5] (7.25ns)   --->   "%tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 969 'fadd' 'tmp_18_i3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 33> <Delay = 7.25>
ST_269 : Operation 970 [1/5] (7.25ns)   --->   "%tmp_18_i3 = fadd float %tmp_17_i3, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 970 'fadd' 'tmp_18_i3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 34> <Delay = 6.07>
ST_270 : Operation 971 [16/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 971 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 35> <Delay = 6.07>
ST_271 : Operation 972 [15/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 972 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 36> <Delay = 6.07>
ST_272 : Operation 973 [14/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 973 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 37> <Delay = 6.07>
ST_273 : Operation 974 [13/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 974 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 38> <Delay = 6.07>
ST_274 : Operation 975 [12/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 975 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 39> <Delay = 6.07>
ST_275 : Operation 976 [11/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 976 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 40> <Delay = 6.07>
ST_276 : Operation 977 [10/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 977 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 41> <Delay = 6.07>
ST_277 : Operation 978 [9/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 978 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 42> <Delay = 6.07>
ST_278 : Operation 979 [8/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 979 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 43> <Delay = 6.07>
ST_279 : Operation 980 [7/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 980 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 44> <Delay = 6.07>
ST_280 : Operation 981 [6/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 981 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 45> <Delay = 6.07>
ST_281 : Operation 982 [5/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 982 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 46> <Delay = 6.07>
ST_282 : Operation 983 [4/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 983 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 47> <Delay = 6.07>
ST_283 : Operation 984 [3/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 984 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 48> <Delay = 6.07>
ST_284 : Operation 985 [2/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 985 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 49> <Delay = 6.07>
ST_285 : Operation 986 [1/16] (6.07ns)   --->   "%tmp_19_i3 = fdiv float 1.000000e+00, %tmp_18_i3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 986 'fdiv' 'tmp_19_i3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 50> <Delay = 5.22>
ST_286 : Operation 987 [2/2] (5.22ns)   --->   "%tmp_20_i3 = fptrunc float %tmp_19_i3 to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 987 'sptohp' 'tmp_20_i3' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 287 <SV = 51> <Delay = 8.48>
ST_287 : Operation 988 [1/2] (5.22ns)   --->   "%tmp_20_i3 = fptrunc float %tmp_19_i3 to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 988 'sptohp' 'tmp_20_i3' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_287 : Operation 989 [1/1] (3.25ns)   --->   "store half %tmp_20_i3, half* %fc2_output_addr_2, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190]   --->   Operation 989 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_287 : Operation 990 [1/1] (0.00ns)   --->   "br label %.preheader66" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:190]   --->   Operation 990 'br' <Predicate = true> <Delay = 0.00>

State 288 <SV = 12> <Delay = 1.76>
ST_288 : Operation 991 [1/1] (0.00ns)   --->   "%i19_0 = phi i4 [ %i_28, %26 ], [ 0, %Sigmoid1.1.exit.preheader ]"   --->   Operation 991 'phi' 'i19_0' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 992 [1/1] (0.00ns)   --->   "%phi_mul11 = phi i10 [ %add_ln195_1, %26 ], [ 0, %Sigmoid1.1.exit.preheader ]" [my_net/src/my_net.cpp:195]   --->   Operation 992 'phi' 'phi_mul11' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 993 [1/1] (1.73ns)   --->   "%add_ln195_1 = add i10 %phi_mul11, 84" [my_net/src/my_net.cpp:195]   --->   Operation 993 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 994 [1/1] (1.30ns)   --->   "%icmp_ln193 = icmp eq i4 %i19_0, -6" [my_net/src/my_net.cpp:193]   --->   Operation 994 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 995 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 995 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 996 [1/1] (1.73ns)   --->   "%i_28 = add i4 %i19_0, 1" [my_net/src/my_net.cpp:193]   --->   Operation 996 'add' 'i_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 997 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %.preheader65.preheader, label %.preheader.preheader" [my_net/src/my_net.cpp:193]   --->   Operation 997 'br' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i4 %i19_0 to i64" [my_net/src/my_net.cpp:195]   --->   Operation 998 'zext' 'zext_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_288 : Operation 999 [1/1] (0.00ns)   --->   "%fc3_output_addr = getelementptr inbounds [10 x half]* %fc3_output, i64 0, i64 %zext_ln195" [my_net/src/my_net.cpp:195]   --->   Operation 999 'getelementptr' 'fc3_output_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_288 : Operation 1000 [1/1] (1.76ns)   --->   "br label %.preheader" [my_net/src/my_net.cpp:194]   --->   Operation 1000 'br' <Predicate = (!icmp_ln193)> <Delay = 1.76>
ST_288 : Operation 1001 [1/1] (1.76ns)   --->   "br label %.preheader65"   --->   Operation 1001 'br' <Predicate = (icmp_ln193)> <Delay = 1.76>

State 289 <SV = 13> <Delay = 4.98>
ST_289 : Operation 1002 [1/1] (0.00ns)   --->   "%j20_0 = phi i7 [ %j_11, %25 ], [ 0, %.preheader.preheader ]"   --->   Operation 1002 'phi' 'j20_0' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i7 %j20_0 to i10" [my_net/src/my_net.cpp:194]   --->   Operation 1003 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 1004 [1/1] (1.48ns)   --->   "%icmp_ln194 = icmp eq i7 %j20_0, -44" [my_net/src/my_net.cpp:194]   --->   Operation 1004 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1005 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 1005 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 1006 [1/1] (1.87ns)   --->   "%j_11 = add i7 %j20_0, 1" [my_net/src/my_net.cpp:194]   --->   Operation 1006 'add' 'j_11' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1007 [1/1] (0.00ns)   --->   "br i1 %icmp_ln194, label %26, label %25" [my_net/src/my_net.cpp:194]   --->   Operation 1007 'br' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln195_1 = zext i7 %j20_0 to i64" [my_net/src/my_net.cpp:195]   --->   Operation 1008 'zext' 'zext_ln195_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_289 : Operation 1009 [1/1] (0.00ns)   --->   "%fc2_output_addr_1 = getelementptr inbounds [84 x half]* %fc2_output, i64 0, i64 %zext_ln195_1" [my_net/src/my_net.cpp:195]   --->   Operation 1009 'getelementptr' 'fc2_output_addr_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_289 : Operation 1010 [2/2] (3.25ns)   --->   "%fc2_output_load_2 = load half* %fc2_output_addr_1, align 2" [my_net/src/my_net.cpp:195]   --->   Operation 1010 'load' 'fc2_output_load_2' <Predicate = (!icmp_ln194)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_289 : Operation 1011 [1/1] (1.73ns)   --->   "%add_ln195 = add i10 %phi_mul11, %zext_ln194" [my_net/src/my_net.cpp:195]   --->   Operation 1011 'add' 'add_ln195' <Predicate = (!icmp_ln194)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln195_2 = zext i10 %add_ln195 to i64" [my_net/src/my_net.cpp:195]   --->   Operation 1012 'zext' 'zext_ln195_2' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_289 : Operation 1013 [1/1] (0.00ns)   --->   "%fc3_weight_addr = getelementptr inbounds [840 x half]* @fc3_weight, i64 0, i64 %zext_ln195_2" [my_net/src/my_net.cpp:195]   --->   Operation 1013 'getelementptr' 'fc3_weight_addr' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_289 : Operation 1014 [2/2] (3.25ns)   --->   "%fc3_weight_load = load half* %fc3_weight_addr, align 2" [my_net/src/my_net.cpp:195]   --->   Operation 1014 'load' 'fc3_weight_load' <Predicate = (!icmp_ln194)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_289 : Operation 1015 [1/1] (0.00ns)   --->   "%fc3_bias_addr = getelementptr inbounds [10 x half]* @fc3_bias, i64 0, i64 %zext_ln195" [my_net/src/my_net.cpp:197]   --->   Operation 1015 'getelementptr' 'fc3_bias_addr' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_289 : Operation 1016 [2/2] (3.25ns)   --->   "%fc3_bias_load = load half* %fc3_bias_addr, align 2" [my_net/src/my_net.cpp:197]   --->   Operation 1016 'load' 'fc3_bias_load' <Predicate = (icmp_ln194)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_289 : Operation 1017 [2/2] (2.32ns)   --->   "%fc3_output_load_1 = load half* %fc3_output_addr, align 2" [my_net/src/my_net.cpp:197]   --->   Operation 1017 'load' 'fc3_output_load_1' <Predicate = (icmp_ln194)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 290 <SV = 14> <Delay = 3.25>
ST_290 : Operation 1018 [1/2] (3.25ns)   --->   "%fc2_output_load_2 = load half* %fc2_output_addr_1, align 2" [my_net/src/my_net.cpp:195]   --->   Operation 1018 'load' 'fc2_output_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_290 : Operation 1019 [1/2] (3.25ns)   --->   "%fc3_weight_load = load half* %fc3_weight_addr, align 2" [my_net/src/my_net.cpp:195]   --->   Operation 1019 'load' 'fc3_weight_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 291 <SV = 15> <Delay = 6.86>
ST_291 : Operation 1020 [4/4] (6.86ns)   --->   "%tmp_15 = fmul half %fc2_output_load_2, %fc3_weight_load" [my_net/src/my_net.cpp:195]   --->   Operation 1020 'hmul' 'tmp_15' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 16> <Delay = 6.86>
ST_292 : Operation 1021 [3/4] (6.86ns)   --->   "%tmp_15 = fmul half %fc2_output_load_2, %fc3_weight_load" [my_net/src/my_net.cpp:195]   --->   Operation 1021 'hmul' 'tmp_15' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 17> <Delay = 6.86>
ST_293 : Operation 1022 [2/4] (6.86ns)   --->   "%tmp_15 = fmul half %fc2_output_load_2, %fc3_weight_load" [my_net/src/my_net.cpp:195]   --->   Operation 1022 'hmul' 'tmp_15' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1023 [2/2] (2.32ns)   --->   "%fc3_output_load_2 = load half* %fc3_output_addr, align 2" [my_net/src/my_net.cpp:195]   --->   Operation 1023 'load' 'fc3_output_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 294 <SV = 18> <Delay = 6.86>
ST_294 : Operation 1024 [1/4] (6.86ns)   --->   "%tmp_15 = fmul half %fc2_output_load_2, %fc3_weight_load" [my_net/src/my_net.cpp:195]   --->   Operation 1024 'hmul' 'tmp_15' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1025 [1/2] (2.32ns)   --->   "%fc3_output_load_2 = load half* %fc3_output_addr, align 2" [my_net/src/my_net.cpp:195]   --->   Operation 1025 'load' 'fc3_output_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 295 <SV = 19> <Delay = 7.61>
ST_295 : Operation 1026 [5/5] (7.61ns)   --->   "%tmp_16 = fadd half %fc3_output_load_2, %tmp_15" [my_net/src/my_net.cpp:195]   --->   Operation 1026 'hadd' 'tmp_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 20> <Delay = 7.61>
ST_296 : Operation 1027 [4/5] (7.61ns)   --->   "%tmp_16 = fadd half %fc3_output_load_2, %tmp_15" [my_net/src/my_net.cpp:195]   --->   Operation 1027 'hadd' 'tmp_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 21> <Delay = 7.61>
ST_297 : Operation 1028 [3/5] (7.61ns)   --->   "%tmp_16 = fadd half %fc3_output_load_2, %tmp_15" [my_net/src/my_net.cpp:195]   --->   Operation 1028 'hadd' 'tmp_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 22> <Delay = 7.61>
ST_298 : Operation 1029 [2/5] (7.61ns)   --->   "%tmp_16 = fadd half %fc3_output_load_2, %tmp_15" [my_net/src/my_net.cpp:195]   --->   Operation 1029 'hadd' 'tmp_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 23> <Delay = 7.61>
ST_299 : Operation 1030 [1/5] (7.61ns)   --->   "%tmp_16 = fadd half %fc3_output_load_2, %tmp_15" [my_net/src/my_net.cpp:195]   --->   Operation 1030 'hadd' 'tmp_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 24> <Delay = 2.32>
ST_300 : Operation 1031 [1/1] (2.32ns)   --->   "store half %tmp_16, half* %fc3_output_addr, align 2" [my_net/src/my_net.cpp:195]   --->   Operation 1031 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_300 : Operation 1032 [1/1] (0.00ns)   --->   "br label %.preheader" [my_net/src/my_net.cpp:194]   --->   Operation 1032 'br' <Predicate = true> <Delay = 0.00>

State 301 <SV = 14> <Delay = 3.25>
ST_301 : Operation 1033 [1/2] (3.25ns)   --->   "%fc3_bias_load = load half* %fc3_bias_addr, align 2" [my_net/src/my_net.cpp:197]   --->   Operation 1033 'load' 'fc3_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_301 : Operation 1034 [1/2] (2.32ns)   --->   "%fc3_output_load_1 = load half* %fc3_output_addr, align 2" [my_net/src/my_net.cpp:197]   --->   Operation 1034 'load' 'fc3_output_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 302 <SV = 15> <Delay = 7.61>
ST_302 : Operation 1035 [5/5] (7.61ns)   --->   "%tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load" [my_net/src/my_net.cpp:197]   --->   Operation 1035 'hadd' 'tmp_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 16> <Delay = 7.61>
ST_303 : Operation 1036 [4/5] (7.61ns)   --->   "%tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load" [my_net/src/my_net.cpp:197]   --->   Operation 1036 'hadd' 'tmp_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 17> <Delay = 7.61>
ST_304 : Operation 1037 [3/5] (7.61ns)   --->   "%tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load" [my_net/src/my_net.cpp:197]   --->   Operation 1037 'hadd' 'tmp_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 18> <Delay = 7.61>
ST_305 : Operation 1038 [2/5] (7.61ns)   --->   "%tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load" [my_net/src/my_net.cpp:197]   --->   Operation 1038 'hadd' 'tmp_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 19> <Delay = 7.61>
ST_306 : Operation 1039 [1/5] (7.61ns)   --->   "%tmp_14 = fadd half %fc3_output_load_1, %fc3_bias_load" [my_net/src/my_net.cpp:197]   --->   Operation 1039 'hadd' 'tmp_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 20> <Delay = 2.32>
ST_307 : Operation 1040 [1/1] (2.32ns)   --->   "store half %tmp_14, half* %fc3_output_addr, align 2" [my_net/src/my_net.cpp:197]   --->   Operation 1040 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_307 : Operation 1041 [1/1] (0.00ns)   --->   "br label %Sigmoid1.1.exit" [my_net/src/my_net.cpp:193]   --->   Operation 1041 'br' <Predicate = true> <Delay = 0.00>

State 308 <SV = 13> <Delay = 2.32>
ST_308 : Operation 1042 [1/1] (0.00ns)   --->   "%i_0_i53 = phi i4 [ %i_27, %27 ], [ 0, %.preheader65.preheader ]"   --->   Operation 1042 'phi' 'i_0_i53' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1043 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 1043 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1044 [1/1] (1.30ns)   --->   "%icmp_ln43_4 = icmp eq i4 %i_0_i53, -6" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:200]   --->   Operation 1044 'icmp' 'icmp_ln43_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1045 [1/1] (1.73ns)   --->   "%i_27 = add i4 %i_0_i53, 1" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:200]   --->   Operation 1045 'add' 'i_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1046 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43_4, label %Sigmoid1.exit.preheader, label %27" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:200]   --->   Operation 1046 'br' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i4 %i_0_i53 to i64" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1047 'zext' 'zext_ln44_4' <Predicate = (!icmp_ln43_4)> <Delay = 0.00>
ST_308 : Operation 1048 [1/1] (0.00ns)   --->   "%fc3_output_addr_2 = getelementptr [10 x half]* %fc3_output, i64 0, i64 %zext_ln44_4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1048 'getelementptr' 'fc3_output_addr_2' <Predicate = (!icmp_ln43_4)> <Delay = 0.00>
ST_308 : Operation 1049 [2/2] (2.32ns)   --->   "%fc3_output_load_3 = load half* %fc3_output_addr_2, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1049 'load' 'fc3_output_load_3' <Predicate = (!icmp_ln43_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_308 : Operation 1050 [1/1] (1.76ns)   --->   "br label %Sigmoid1.exit" [my_net/src/my_net.cpp:205]   --->   Operation 1050 'br' <Predicate = (icmp_ln43_4)> <Delay = 1.76>

State 309 <SV = 14> <Delay = 2.32>
ST_309 : Operation 1051 [1/2] (2.32ns)   --->   "%fc3_output_load_3 = load half* %fc3_output_addr_2, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1051 'load' 'fc3_output_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 310 <SV = 15> <Delay = 7.61>
ST_310 : Operation 1052 [5/5] (7.61ns)   --->   "%tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1052 'hsub' 'tmp_i4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 16> <Delay = 7.61>
ST_311 : Operation 1053 [4/5] (7.61ns)   --->   "%tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1053 'hsub' 'tmp_i4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 17> <Delay = 7.61>
ST_312 : Operation 1054 [3/5] (7.61ns)   --->   "%tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1054 'hsub' 'tmp_i4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 18> <Delay = 7.61>
ST_313 : Operation 1055 [2/5] (7.61ns)   --->   "%tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1055 'hsub' 'tmp_i4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 19> <Delay = 7.61>
ST_314 : Operation 1056 [1/5] (7.61ns)   --->   "%tmp_i4 = fsub half 0x8000000000000000, %fc3_output_load_3" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1056 'hsub' 'tmp_i4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 20> <Delay = 3.52>
ST_315 : Operation 1057 [2/2] (3.52ns)   --->   "%tmp_i4_49 = fpext half %tmp_i4 to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1057 'hptosp' 'tmp_i4_49' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 316 <SV = 21> <Delay = 3.52>
ST_316 : Operation 1058 [1/2] (3.52ns)   --->   "%tmp_i4_49 = fpext half %tmp_i4 to float" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1058 'hptosp' 'tmp_i4_49' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 317 <SV = 22> <Delay = 7.68>
ST_317 : Operation 1059 [9/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1059 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 318 <SV = 23> <Delay = 7.68>
ST_318 : Operation 1060 [8/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1060 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 319 <SV = 24> <Delay = 7.68>
ST_319 : Operation 1061 [7/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1061 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 320 <SV = 25> <Delay = 7.68>
ST_320 : Operation 1062 [6/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1062 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 321 <SV = 26> <Delay = 7.68>
ST_321 : Operation 1063 [5/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1063 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 322 <SV = 27> <Delay = 7.68>
ST_322 : Operation 1064 [4/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1064 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 323 <SV = 28> <Delay = 7.68>
ST_323 : Operation 1065 [3/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1065 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 324 <SV = 29> <Delay = 7.68>
ST_324 : Operation 1066 [2/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1066 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 325 <SV = 30> <Delay = 7.68>
ST_325 : Operation 1067 [1/9] (7.68ns)   --->   "%tmp_17_i4 = call float @llvm.exp.f32(float %tmp_i4_49) nounwind" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1067 'fexp' 'tmp_17_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 326 <SV = 31> <Delay = 7.25>
ST_326 : Operation 1068 [5/5] (7.25ns)   --->   "%tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1068 'fadd' 'tmp_18_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 32> <Delay = 7.25>
ST_327 : Operation 1069 [4/5] (7.25ns)   --->   "%tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1069 'fadd' 'tmp_18_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 33> <Delay = 7.25>
ST_328 : Operation 1070 [3/5] (7.25ns)   --->   "%tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1070 'fadd' 'tmp_18_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 34> <Delay = 7.25>
ST_329 : Operation 1071 [2/5] (7.25ns)   --->   "%tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1071 'fadd' 'tmp_18_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 35> <Delay = 7.25>
ST_330 : Operation 1072 [1/5] (7.25ns)   --->   "%tmp_18_i4 = fadd float %tmp_17_i4, 1.000000e+00" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1072 'fadd' 'tmp_18_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 36> <Delay = 6.07>
ST_331 : Operation 1073 [16/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1073 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 37> <Delay = 6.07>
ST_332 : Operation 1074 [15/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1074 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 38> <Delay = 6.07>
ST_333 : Operation 1075 [14/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1075 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 39> <Delay = 6.07>
ST_334 : Operation 1076 [13/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1076 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 40> <Delay = 6.07>
ST_335 : Operation 1077 [12/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1077 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 41> <Delay = 6.07>
ST_336 : Operation 1078 [11/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1078 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 42> <Delay = 6.07>
ST_337 : Operation 1079 [10/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1079 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 43> <Delay = 6.07>
ST_338 : Operation 1080 [9/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1080 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 44> <Delay = 6.07>
ST_339 : Operation 1081 [8/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1081 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 45> <Delay = 6.07>
ST_340 : Operation 1082 [7/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1082 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 46> <Delay = 6.07>
ST_341 : Operation 1083 [6/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1083 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 47> <Delay = 6.07>
ST_342 : Operation 1084 [5/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1084 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 48> <Delay = 6.07>
ST_343 : Operation 1085 [4/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1085 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 49> <Delay = 6.07>
ST_344 : Operation 1086 [3/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1086 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 50> <Delay = 6.07>
ST_345 : Operation 1087 [2/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1087 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 51> <Delay = 6.07>
ST_346 : Operation 1088 [1/16] (6.07ns)   --->   "%tmp_19_i4 = fdiv float 1.000000e+00, %tmp_18_i4" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1088 'fdiv' 'tmp_19_i4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 52> <Delay = 5.22>
ST_347 : Operation 1089 [2/2] (5.22ns)   --->   "%tmp_20_i4 = fptrunc float %tmp_19_i4 to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1089 'sptohp' 'tmp_20_i4' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 348 <SV = 53> <Delay = 7.55>
ST_348 : Operation 1090 [1/2] (5.22ns)   --->   "%tmp_20_i4 = fptrunc float %tmp_19_i4 to half" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1090 'sptohp' 'tmp_20_i4' <Predicate = true> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_348 : Operation 1091 [1/1] (2.32ns)   --->   "store half %tmp_20_i4, half* %fc3_output_addr_2, align 2" [my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200]   --->   Operation 1091 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_348 : Operation 1092 [1/1] (0.00ns)   --->   "br label %.preheader65" [my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:200]   --->   Operation 1092 'br' <Predicate = true> <Delay = 0.00>

State 349 <SV = 14> <Delay = 2.32>
ST_349 : Operation 1093 [1/1] (0.00ns)   --->   "%i21_0 = phi i4 [ %i_29, %28 ], [ 0, %Sigmoid1.exit.preheader ]"   --->   Operation 1093 'phi' 'i21_0' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1094 [1/1] (1.30ns)   --->   "%icmp_ln205 = icmp eq i4 %i21_0, -6" [my_net/src/my_net.cpp:205]   --->   Operation 1094 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 1095 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 1095 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1096 [1/1] (1.73ns)   --->   "%i_29 = add i4 %i21_0, 1" [my_net/src/my_net.cpp:205]   --->   Operation 1096 'add' 'i_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 1097 [1/1] (0.00ns)   --->   "br i1 %icmp_ln205, label %29, label %28" [my_net/src/my_net.cpp:205]   --->   Operation 1097 'br' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %i21_0 to i64" [my_net/src/my_net.cpp:206]   --->   Operation 1098 'zext' 'zext_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_349 : Operation 1099 [1/1] (0.00ns)   --->   "%fc3_output_addr_1 = getelementptr inbounds [10 x half]* %fc3_output, i64 0, i64 %zext_ln206" [my_net/src/my_net.cpp:206]   --->   Operation 1099 'getelementptr' 'fc3_output_addr_1' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_349 : Operation 1100 [2/2] (2.32ns)   --->   "%fc3_output_load = load half* %fc3_output_addr_1, align 2" [my_net/src/my_net.cpp:206]   --->   Operation 1100 'load' 'fc3_output_load' <Predicate = (!icmp_ln205)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_349 : Operation 1101 [1/1] (0.00ns)   --->   "ret void" [my_net/src/my_net.cpp:209]   --->   Operation 1101 'ret' <Predicate = (icmp_ln205)> <Delay = 0.00>

State 350 <SV = 15> <Delay = 5.84>
ST_350 : Operation 1102 [1/2] (2.32ns)   --->   "%fc3_output_load = load half* %fc3_output_addr_1, align 2" [my_net/src/my_net.cpp:206]   --->   Operation 1102 'load' 'fc3_output_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_350 : Operation 1103 [2/2] (3.52ns)   --->   "%tmp_13 = fpext half %fc3_output_load to float" [my_net/src/my_net.cpp:206]   --->   Operation 1103 'hptosp' 'tmp_13' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 351 <SV = 16> <Delay = 5.84>
ST_351 : Operation 1104 [1/2] (3.52ns)   --->   "%tmp_13 = fpext half %fc3_output_load to float" [my_net/src/my_net.cpp:206]   --->   Operation 1104 'hptosp' 'tmp_13' <Predicate = true> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>
ST_351 : Operation 1105 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [10 x float]* %output_r, i64 0, i64 %zext_ln206" [my_net/src/my_net.cpp:206]   --->   Operation 1105 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1106 [1/1] (2.32ns)   --->   "store float %tmp_13, float* %output_addr, align 4" [my_net/src/my_net.cpp:206]   --->   Operation 1106 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_351 : Operation 1107 [1/1] (0.00ns)   --->   "br label %Sigmoid1.exit" [my_net/src/my_net.cpp:205]   --->   Operation 1107 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:54) [35]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:55) [46]  (1.77 ns)

 <State 3>: 7.07ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:55) [46]  (0 ns)
	'sub' operation ('sub_ln56', my_net/src/my_net.cpp:56) [56]  (0 ns)
	'add' operation ('add_ln56', my_net/src/my_net.cpp:56) [57]  (3.82 ns)
	'getelementptr' operation ('input_addr', my_net/src/my_net.cpp:56) [60]  (0 ns)
	'load' operation ('input_load', my_net/src/my_net.cpp:56) on array 'input_r' [61]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', my_net/src/my_net.cpp:56) on array 'input_r' [61]  (3.25 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', my_net/src/my_net.cpp:56) [62]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', my_net/src/my_net.cpp:56) [62]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', my_net/src/my_net.cpp:56) [62]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', my_net/src/my_net.cpp:56) [62]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', my_net/src/my_net.cpp:56) [62]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', my_net/src/my_net.cpp:56) [62]  (6.41 ns)

 <State 11>: 5.23ns
The critical path consists of the following:
	'sptohp' operation ('tmp1', my_net/src/my_net.cpp:56) [63]  (5.23 ns)

 <State 12>: 8.48ns
The critical path consists of the following:
	'sptohp' operation ('tmp1', my_net/src/my_net.cpp:56) [63]  (5.23 ns)
	'store' operation ('store_ln56', my_net/src/my_net.cpp:56) of variable 'tmp1', my_net/src/my_net.cpp:56 on array 'input1', my_net/src/my_net.cpp:52 [67]  (3.25 ns)

 <State 13>: 1.81ns
The critical path consists of the following:
	'phi' operation ('phi_mul', my_net/src/my_net.cpp:105) with incoming values : ('add_ln105', my_net/src/my_net.cpp:105) [75]  (0 ns)
	'add' operation ('add_ln105', my_net/src/my_net.cpp:105) [76]  (1.81 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln107', my_net/src/my_net.cpp:107) with incoming values : ('add_ln107', my_net/src/my_net.cpp:107) [84]  (0 ns)
	'getelementptr' operation ('output1_addr', my_net/src/my_net.cpp:107) [87]  (0 ns)
	'store' operation ('store_ln107', my_net/src/my_net.cpp:107) of constant 0 on array 'output1', my_net/src/my_net.cpp:107 [88]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln108', my_net/src/my_net.cpp:108) with incoming values : ('add_ln108', my_net/src/my_net.cpp:108) [96]  (0 ns)
	'getelementptr' operation ('output2_addr', my_net/src/my_net.cpp:108) [99]  (0 ns)
	'store' operation ('store_ln108', my_net/src/my_net.cpp:108) of constant 0 on array 'output2', my_net/src/my_net.cpp:108 [100]  (3.25 ns)

 <State 16>: 8.13ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:110) [109]  (0 ns)
	'call' operation ('call_ln111', my_net/src/my_net.cpp:111) to 'conv2.1' [115]  (8.13 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n', my_net/src/my_net.cpp:112) [118]  (1.77 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', my_net/src/my_net.cpp:112) [118]  (0 ns)
	'getelementptr' operation ('output2_addr_2', my_net/src/my_net.cpp:113) [125]  (0 ns)
	'load' operation ('output2_load_1', my_net/src/my_net.cpp:113) on array 'output2', my_net/src/my_net.cpp:108 [126]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('output2_load_1', my_net/src/my_net.cpp:113) on array 'output2', my_net/src/my_net.cpp:108 [126]  (3.25 ns)

 <State 20>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_3', my_net/src/my_net.cpp:113) [129]  (7.61 ns)

 <State 21>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_3', my_net/src/my_net.cpp:113) [129]  (7.61 ns)

 <State 22>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_3', my_net/src/my_net.cpp:113) [129]  (7.61 ns)

 <State 23>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_3', my_net/src/my_net.cpp:113) [129]  (7.61 ns)

 <State 24>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_3', my_net/src/my_net.cpp:113) [129]  (7.61 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', my_net/src/my_net.cpp:113) of variable 'tmp_3', my_net/src/my_net.cpp:113 on array 'output2', my_net/src/my_net.cpp:108 [130]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv1_bias_load', my_net/src/my_net.cpp:117) on array 'conv1_bias' [136]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', my_net/src/my_net.cpp:116) [139]  (0 ns)
	'getelementptr' operation ('output2_addr_1', my_net/src/my_net.cpp:117) [150]  (0 ns)
	'load' operation ('output2_load', my_net/src/my_net.cpp:117) on array 'output2', my_net/src/my_net.cpp:108 [151]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('output2_load', my_net/src/my_net.cpp:117) on array 'output2', my_net/src/my_net.cpp:108 [151]  (3.25 ns)

 <State 29>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_2', my_net/src/my_net.cpp:117) [152]  (7.61 ns)

 <State 30>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_2', my_net/src/my_net.cpp:117) [152]  (7.61 ns)

 <State 31>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_2', my_net/src/my_net.cpp:117) [152]  (7.61 ns)

 <State 32>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_2', my_net/src/my_net.cpp:117) [152]  (7.61 ns)

 <State 33>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_2', my_net/src/my_net.cpp:117) [152]  (7.61 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv1_output_addr', my_net/src/my_net.cpp:117) [149]  (0 ns)
	'store' operation ('store_ln117', my_net/src/my_net.cpp:117) of variable 'tmp_2', my_net/src/my_net.cpp:117 on array 'a', my_net/src/my_net.cpp:96 [153]  (3.25 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:119) [158]  (0 ns)
	'add' operation ('add_ln44', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [165]  (1.81 ns)
	'getelementptr' operation ('conv1_output_addr_1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [167]  (0 ns)
	'load' operation ('conv1_output_load', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) on array 'a', my_net/src/my_net.cpp:96 [168]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv1_output_load', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) on array 'a', my_net/src/my_net.cpp:96 [168]  (3.25 ns)

 <State 37>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [169]  (7.61 ns)

 <State 38>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [169]  (7.61 ns)

 <State 39>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [169]  (7.61 ns)

 <State 40>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [169]  (7.61 ns)

 <State 41>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [169]  (7.61 ns)

 <State 42>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i_23', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [170]  (3.52 ns)

 <State 43>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i_23', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [170]  (3.52 ns)

 <State 44>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 45>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 46>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 47>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 48>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 49>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 50>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 51>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 52>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [171]  (7.68 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [172]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [172]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [172]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [172]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [172]  (7.26 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [173]  (6.08 ns)

 <State 74>: 5.23ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [174]  (5.23 ns)

 <State 75>: 8.48ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) [174]  (5.23 ns)
	'store' operation ('store_ln44', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119) of variable 'tmp_20_i', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:119 on array 'a', my_net/src/my_net.cpp:96 [175]  (3.25 ns)

 <State 76>: 6.38ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:128) [182]  (0 ns)
	'call' operation ('call_ln129', my_net/src/my_net.cpp:129) to 'pool.1' [188]  (6.38 ns)

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:134) [193]  (0 ns)
	'add' operation ('i', my_net/src/my_net.cpp:134) [198]  (1.83 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln136', my_net/src/my_net.cpp:136) with incoming values : ('add_ln136', my_net/src/my_net.cpp:136) [203]  (0 ns)
	'getelementptr' operation ('output1_1_addr', my_net/src/my_net.cpp:136) [206]  (0 ns)
	'store' operation ('store_ln136', my_net/src/my_net.cpp:136) of constant 0 on array 'output1', my_net/src/my_net.cpp:136 [207]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln137', my_net/src/my_net.cpp:137) with incoming values : ('add_ln137', my_net/src/my_net.cpp:137) [215]  (0 ns)
	'getelementptr' operation ('output2_1_addr', my_net/src/my_net.cpp:137) [218]  (0 ns)
	'store' operation ('store_ln137', my_net/src/my_net.cpp:137) of constant 0 on array 'output2', my_net/src/my_net.cpp:137 [219]  (3.25 ns)

 <State 81>: 6.38ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:139) [228]  (0 ns)
	'call' operation ('call_ln140', my_net/src/my_net.cpp:140) to 'conv2' [234]  (6.38 ns)

 <State 82>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n', my_net/src/my_net.cpp:142) [237]  (1.77 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', my_net/src/my_net.cpp:142) [237]  (0 ns)
	'getelementptr' operation ('output2_1_addr_2', my_net/src/my_net.cpp:143) [244]  (0 ns)
	'load' operation ('output2_1_load_1', my_net/src/my_net.cpp:143) on array 'output2', my_net/src/my_net.cpp:137 [245]  (3.25 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'load' operation ('output2_1_load_1', my_net/src/my_net.cpp:143) on array 'output2', my_net/src/my_net.cpp:137 [245]  (3.25 ns)

 <State 85>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_8', my_net/src/my_net.cpp:143) [248]  (7.61 ns)

 <State 86>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_8', my_net/src/my_net.cpp:143) [248]  (7.61 ns)

 <State 87>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_8', my_net/src/my_net.cpp:143) [248]  (7.61 ns)

 <State 88>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_8', my_net/src/my_net.cpp:143) [248]  (7.61 ns)

 <State 89>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_8', my_net/src/my_net.cpp:143) [248]  (7.61 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln143', my_net/src/my_net.cpp:143) of variable 'tmp_8', my_net/src/my_net.cpp:143 on array 'output2', my_net/src/my_net.cpp:137 [249]  (3.25 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv2_bias_load', my_net/src/my_net.cpp:147) on array 'conv2_bias' [255]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', my_net/src/my_net.cpp:146) [258]  (0 ns)
	'getelementptr' operation ('output2_1_addr_1', my_net/src/my_net.cpp:147) [269]  (0 ns)
	'load' operation ('output2_1_load', my_net/src/my_net.cpp:147) on array 'output2', my_net/src/my_net.cpp:137 [270]  (3.25 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'load' operation ('output2_1_load', my_net/src/my_net.cpp:147) on array 'output2', my_net/src/my_net.cpp:137 [270]  (3.25 ns)

 <State 94>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_7', my_net/src/my_net.cpp:147) [271]  (7.61 ns)

 <State 95>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_7', my_net/src/my_net.cpp:147) [271]  (7.61 ns)

 <State 96>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_7', my_net/src/my_net.cpp:147) [271]  (7.61 ns)

 <State 97>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_7', my_net/src/my_net.cpp:147) [271]  (7.61 ns)

 <State 98>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_7', my_net/src/my_net.cpp:147) [271]  (7.61 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv2_output_addr', my_net/src/my_net.cpp:147) [268]  (0 ns)
	'store' operation ('store_ln147', my_net/src/my_net.cpp:147) of variable 'tmp_7', my_net/src/my_net.cpp:147 on array 'a', my_net/src/my_net.cpp:98 [272]  (3.25 ns)

 <State 100>: 4.8ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:149) [277]  (0 ns)
	'add' operation ('add_ln44_1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [284]  (1.55 ns)
	'getelementptr' operation ('conv2_output_addr_1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [286]  (0 ns)
	'load' operation ('conv2_output_load', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) on array 'a', my_net/src/my_net.cpp:98 [287]  (3.25 ns)

 <State 101>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv2_output_load', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) on array 'a', my_net/src/my_net.cpp:98 [287]  (3.25 ns)

 <State 102>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [288]  (7.61 ns)

 <State 103>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [288]  (7.61 ns)

 <State 104>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [288]  (7.61 ns)

 <State 105>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [288]  (7.61 ns)

 <State 106>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [288]  (7.61 ns)

 <State 107>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i2_32', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [289]  (3.52 ns)

 <State 108>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i2_32', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [289]  (3.52 ns)

 <State 109>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 110>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 111>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 112>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 113>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 114>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 115>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 116>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 117>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [290]  (7.68 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [291]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [291]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [291]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [291]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [291]  (7.26 ns)

 <State 123>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 124>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 125>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 126>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 127>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 128>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 129>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 130>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 131>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 132>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 133>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 134>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 135>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 136>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 137>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 138>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [292]  (6.08 ns)

 <State 139>: 5.23ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [293]  (5.23 ns)

 <State 140>: 8.48ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) [293]  (5.23 ns)
	'store' operation ('store_ln44', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149) of variable 'tmp_20_i2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:149 on array 'a', my_net/src/my_net.cpp:98 [294]  (3.25 ns)

 <State 141>: 4.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:153) [301]  (0 ns)
	'call' operation ('call_ln154', my_net/src/my_net.cpp:154) to 'pool' [307]  (4.17 ns)

 <State 142>: 0ns
The critical path consists of the following:

 <State 143>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:159) [312]  (0 ns)
	'add' operation ('i', my_net/src/my_net.cpp:159) [319]  (1.83 ns)

 <State 144>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:160) [324]  (0 ns)
	'add' operation ('add_ln161_1', my_net/src/my_net.cpp:161) [331]  (1.73 ns)
	'getelementptr' operation ('pool2_output_addr', my_net/src/my_net.cpp:161) [333]  (0 ns)
	'load' operation ('pool2_output_load', my_net/src/my_net.cpp:161) on array 'pool2_output' [334]  (3.25 ns)

 <State 145>: 6.51ns
The critical path consists of the following:
	'load' operation ('pool2_output_load', my_net/src/my_net.cpp:161) on array 'pool2_output' [334]  (3.25 ns)
	'store' operation ('store_ln161', my_net/src/my_net.cpp:161) of variable 'pool2_output_load', my_net/src/my_net.cpp:161 on array 'pool2_output1', my_net/src/my_net.cpp:158 [338]  (3.25 ns)

 <State 146>: 2.08ns
The critical path consists of the following:
	'phi' operation ('phi_mul7', my_net/src/my_net.cpp:169) with incoming values : ('add_ln169_1', my_net/src/my_net.cpp:169) [346]  (0 ns)
	'add' operation ('add_ln169_1', my_net/src/my_net.cpp:169) [347]  (2.08 ns)

 <State 147>: 5.33ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:168) [357]  (0 ns)
	'add' operation ('add_ln169', my_net/src/my_net.cpp:169) [368]  (2.08 ns)
	'getelementptr' operation ('fc1_weight1_addr', my_net/src/my_net.cpp:169) [370]  (0 ns)
	'load' operation ('fc1_weight1_load', my_net/src/my_net.cpp:169) on array 'fc1_weight1' [371]  (3.25 ns)

 <State 148>: 3.25ns
The critical path consists of the following:
	'load' operation ('pool2_output1_load', my_net/src/my_net.cpp:169) on array 'pool2_output1', my_net/src/my_net.cpp:158 [367]  (3.25 ns)

 <State 149>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_5', my_net/src/my_net.cpp:169) [372]  (6.87 ns)

 <State 150>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_5', my_net/src/my_net.cpp:169) [372]  (6.87 ns)

 <State 151>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_5', my_net/src/my_net.cpp:169) [372]  (6.87 ns)

 <State 152>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_5', my_net/src/my_net.cpp:169) [372]  (6.87 ns)

 <State 153>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_6', my_net/src/my_net.cpp:169) [373]  (7.61 ns)

 <State 154>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_6', my_net/src/my_net.cpp:169) [373]  (7.61 ns)

 <State 155>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_6', my_net/src/my_net.cpp:169) [373]  (7.61 ns)

 <State 156>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_6', my_net/src/my_net.cpp:169) [373]  (7.61 ns)

 <State 157>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_6', my_net/src/my_net.cpp:169) [373]  (7.61 ns)

 <State 158>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln169', my_net/src/my_net.cpp:169) of variable 'tmp_6', my_net/src/my_net.cpp:169 on array 'a', my_net/src/my_net.cpp:100 [374]  (3.25 ns)

 <State 159>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc1_output_load', my_net/src/my_net.cpp:171) on array 'a', my_net/src/my_net.cpp:100 [377]  (3.25 ns)

 <State 160>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_4', my_net/src/my_net.cpp:171) [380]  (7.61 ns)

 <State 161>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_4', my_net/src/my_net.cpp:171) [380]  (7.61 ns)

 <State 162>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_4', my_net/src/my_net.cpp:171) [380]  (7.61 ns)

 <State 163>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_4', my_net/src/my_net.cpp:171) [380]  (7.61 ns)

 <State 164>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_4', my_net/src/my_net.cpp:171) [380]  (7.61 ns)

 <State 165>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln171', my_net/src/my_net.cpp:171) of variable 'tmp_4', my_net/src/my_net.cpp:171 on array 'a', my_net/src/my_net.cpp:100 [381]  (3.25 ns)

 <State 166>: 2.08ns
The critical path consists of the following:
	'phi' operation ('phi_mul9', my_net/src/my_net.cpp:175) with incoming values : ('add_ln175_2', my_net/src/my_net.cpp:175) [387]  (0 ns)
	'add' operation ('add_ln175_2', my_net/src/my_net.cpp:175) [388]  (2.08 ns)

 <State 167>: 5.33ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:174) [400]  (0 ns)
	'add' operation ('add_ln175_1', my_net/src/my_net.cpp:175) [411]  (2.08 ns)
	'getelementptr' operation ('fc1_weight2_addr', my_net/src/my_net.cpp:175) [413]  (0 ns)
	'load' operation ('fc1_weight2_load', my_net/src/my_net.cpp:175) on array 'fc1_weight2' [414]  (3.25 ns)

 <State 168>: 3.25ns
The critical path consists of the following:
	'load' operation ('pool2_output1_load_1', my_net/src/my_net.cpp:175) on array 'pool2_output1', my_net/src/my_net.cpp:158 [410]  (3.25 ns)

 <State 169>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_s', my_net/src/my_net.cpp:175) [415]  (6.87 ns)

 <State 170>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_s', my_net/src/my_net.cpp:175) [415]  (6.87 ns)

 <State 171>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_s', my_net/src/my_net.cpp:175) [415]  (6.87 ns)

 <State 172>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_s', my_net/src/my_net.cpp:175) [415]  (6.87 ns)

 <State 173>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_1', my_net/src/my_net.cpp:175) [416]  (7.61 ns)

 <State 174>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_1', my_net/src/my_net.cpp:175) [416]  (7.61 ns)

 <State 175>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_1', my_net/src/my_net.cpp:175) [416]  (7.61 ns)

 <State 176>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_1', my_net/src/my_net.cpp:175) [416]  (7.61 ns)

 <State 177>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_1', my_net/src/my_net.cpp:175) [416]  (7.61 ns)

 <State 178>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln175', my_net/src/my_net.cpp:175) of variable 'tmp_1', my_net/src/my_net.cpp:175 on array 'a', my_net/src/my_net.cpp:100 [417]  (3.25 ns)

 <State 179>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_2', my_net/src/my_net.cpp:177) on array 'a', my_net/src/my_net.cpp:100 [420]  (3.25 ns)

 <State 180>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_9', my_net/src/my_net.cpp:177) [423]  (7.61 ns)

 <State 181>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_9', my_net/src/my_net.cpp:177) [423]  (7.61 ns)

 <State 182>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_9', my_net/src/my_net.cpp:177) [423]  (7.61 ns)

 <State 183>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_9', my_net/src/my_net.cpp:177) [423]  (7.61 ns)

 <State 184>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_9', my_net/src/my_net.cpp:177) [423]  (7.61 ns)

 <State 185>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln177', my_net/src/my_net.cpp:177) of variable 'tmp_9', my_net/src/my_net.cpp:177 on array 'a', my_net/src/my_net.cpp:100 [424]  (3.25 ns)

 <State 186>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:180) [429]  (0 ns)
	'getelementptr' operation ('fc1_output_addr_3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [436]  (0 ns)
	'load' operation ('fc1_output_load_5', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) on array 'a', my_net/src/my_net.cpp:100 [437]  (3.25 ns)

 <State 187>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_5', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) on array 'a', my_net/src/my_net.cpp:100 [437]  (3.25 ns)

 <State 188>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [438]  (7.61 ns)

 <State 189>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [438]  (7.61 ns)

 <State 190>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [438]  (7.61 ns)

 <State 191>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [438]  (7.61 ns)

 <State 192>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [438]  (7.61 ns)

 <State 193>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i1_41', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [439]  (3.52 ns)

 <State 194>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i1_41', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [439]  (3.52 ns)

 <State 195>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 196>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 197>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 198>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 199>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 200>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 201>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 202>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 203>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [440]  (7.68 ns)

 <State 204>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [441]  (7.26 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [441]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [441]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [441]  (7.26 ns)

 <State 208>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [441]  (7.26 ns)

 <State 209>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 210>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 211>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 212>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 213>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 214>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 215>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 216>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 217>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 218>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 219>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 220>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 221>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 222>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 223>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 224>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [442]  (6.08 ns)

 <State 225>: 5.23ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [443]  (5.23 ns)

 <State 226>: 8.48ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) [443]  (5.23 ns)
	'store' operation ('store_ln44', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180) of variable 'tmp_20_i1', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:180 on array 'a', my_net/src/my_net.cpp:100 [444]  (3.25 ns)

 <State 227>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:183) [449]  (0 ns)
	'add' operation ('i', my_net/src/my_net.cpp:183) [452]  (1.87 ns)

 <State 228>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:184) [464]  (0 ns)
	'add' operation ('add_ln185', my_net/src/my_net.cpp:185) [474]  (1.94 ns)
	'getelementptr' operation ('fc2_weight_addr', my_net/src/my_net.cpp:185) [477]  (0 ns)
	'load' operation ('fc2_weight_load', my_net/src/my_net.cpp:185) on array 'fc2_weight' [478]  (3.25 ns)

 <State 229>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc1_output_load_4', my_net/src/my_net.cpp:185) on array 'a', my_net/src/my_net.cpp:100 [473]  (3.25 ns)

 <State 230>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_11', my_net/src/my_net.cpp:185) [479]  (6.87 ns)

 <State 231>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_11', my_net/src/my_net.cpp:185) [479]  (6.87 ns)

 <State 232>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_11', my_net/src/my_net.cpp:185) [479]  (6.87 ns)

 <State 233>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_11', my_net/src/my_net.cpp:185) [479]  (6.87 ns)

 <State 234>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_12', my_net/src/my_net.cpp:185) [481]  (7.61 ns)

 <State 235>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_12', my_net/src/my_net.cpp:185) [481]  (7.61 ns)

 <State 236>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_12', my_net/src/my_net.cpp:185) [481]  (7.61 ns)

 <State 237>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_12', my_net/src/my_net.cpp:185) [481]  (7.61 ns)

 <State 238>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_12', my_net/src/my_net.cpp:185) [481]  (7.61 ns)

 <State 239>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln185', my_net/src/my_net.cpp:185) of variable 'tmp_12', my_net/src/my_net.cpp:185 on array 'a', my_net/src/my_net.cpp:101 [482]  (3.25 ns)

 <State 240>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc2_bias_load', my_net/src/my_net.cpp:187) on array 'fc2_bias' [486]  (3.25 ns)

 <State 241>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_10', my_net/src/my_net.cpp:187) [488]  (7.61 ns)

 <State 242>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_10', my_net/src/my_net.cpp:187) [488]  (7.61 ns)

 <State 243>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_10', my_net/src/my_net.cpp:187) [488]  (7.61 ns)

 <State 244>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_10', my_net/src/my_net.cpp:187) [488]  (7.61 ns)

 <State 245>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_10', my_net/src/my_net.cpp:187) [488]  (7.61 ns)

 <State 246>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln187', my_net/src/my_net.cpp:187) of variable 'tmp_10', my_net/src/my_net.cpp:187 on array 'a', my_net/src/my_net.cpp:101 [489]  (3.25 ns)

 <State 247>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:190) [494]  (0 ns)
	'getelementptr' operation ('fc2_output_addr_2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [501]  (0 ns)
	'load' operation ('fc2_output_load_3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) on array 'a', my_net/src/my_net.cpp:101 [502]  (3.25 ns)

 <State 248>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc2_output_load_3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) on array 'a', my_net/src/my_net.cpp:101 [502]  (3.25 ns)

 <State 249>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [503]  (7.61 ns)

 <State 250>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [503]  (7.61 ns)

 <State 251>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [503]  (7.61 ns)

 <State 252>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [503]  (7.61 ns)

 <State 253>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [503]  (7.61 ns)

 <State 254>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i3_45', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [504]  (3.52 ns)

 <State 255>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i3_45', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [504]  (3.52 ns)

 <State 256>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 257>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 258>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 259>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 260>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 261>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 262>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 263>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 264>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [505]  (7.68 ns)

 <State 265>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [506]  (7.26 ns)

 <State 266>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [506]  (7.26 ns)

 <State 267>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [506]  (7.26 ns)

 <State 268>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [506]  (7.26 ns)

 <State 269>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [506]  (7.26 ns)

 <State 270>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 271>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 272>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 273>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 274>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 275>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 276>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 277>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 278>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 279>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 280>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 281>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 282>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 283>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 284>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 285>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [507]  (6.08 ns)

 <State 286>: 5.23ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [508]  (5.23 ns)

 <State 287>: 8.48ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) [508]  (5.23 ns)
	'store' operation ('store_ln44', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190) of variable 'tmp_20_i3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:190 on array 'a', my_net/src/my_net.cpp:101 [509]  (3.25 ns)

 <State 288>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:194) [526]  (1.77 ns)

 <State 289>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_net/src/my_net.cpp:194) [526]  (0 ns)
	'add' operation ('add_ln195', my_net/src/my_net.cpp:195) [536]  (1.73 ns)
	'getelementptr' operation ('fc3_weight_addr', my_net/src/my_net.cpp:195) [538]  (0 ns)
	'load' operation ('fc3_weight_load', my_net/src/my_net.cpp:195) on array 'fc3_weight' [539]  (3.25 ns)

 <State 290>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc2_output_load_2', my_net/src/my_net.cpp:195) on array 'a', my_net/src/my_net.cpp:101 [535]  (3.25 ns)

 <State 291>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_15', my_net/src/my_net.cpp:195) [540]  (6.87 ns)

 <State 292>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_15', my_net/src/my_net.cpp:195) [540]  (6.87 ns)

 <State 293>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_15', my_net/src/my_net.cpp:195) [540]  (6.87 ns)

 <State 294>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_15', my_net/src/my_net.cpp:195) [540]  (6.87 ns)

 <State 295>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_16', my_net/src/my_net.cpp:195) [542]  (7.61 ns)

 <State 296>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_16', my_net/src/my_net.cpp:195) [542]  (7.61 ns)

 <State 297>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_16', my_net/src/my_net.cpp:195) [542]  (7.61 ns)

 <State 298>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_16', my_net/src/my_net.cpp:195) [542]  (7.61 ns)

 <State 299>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_16', my_net/src/my_net.cpp:195) [542]  (7.61 ns)

 <State 300>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln195', my_net/src/my_net.cpp:195) of variable 'tmp_16', my_net/src/my_net.cpp:195 on array 'a', my_net/src/my_net.cpp:102 [543]  (2.32 ns)

 <State 301>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc3_bias_load', my_net/src/my_net.cpp:197) on array 'fc3_bias' [547]  (3.25 ns)

 <State 302>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_14', my_net/src/my_net.cpp:197) [549]  (7.61 ns)

 <State 303>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_14', my_net/src/my_net.cpp:197) [549]  (7.61 ns)

 <State 304>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_14', my_net/src/my_net.cpp:197) [549]  (7.61 ns)

 <State 305>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_14', my_net/src/my_net.cpp:197) [549]  (7.61 ns)

 <State 306>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_14', my_net/src/my_net.cpp:197) [549]  (7.61 ns)

 <State 307>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln197', my_net/src/my_net.cpp:197) of variable 'tmp_14', my_net/src/my_net.cpp:197 on array 'a', my_net/src/my_net.cpp:102 [550]  (2.32 ns)

 <State 308>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:43->my_net/src/my_net.cpp:200) [555]  (0 ns)
	'getelementptr' operation ('fc3_output_addr_2', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [562]  (0 ns)
	'load' operation ('fc3_output_load_3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) on array 'a', my_net/src/my_net.cpp:102 [563]  (2.32 ns)

 <State 309>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc3_output_load_3', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) on array 'a', my_net/src/my_net.cpp:102 [563]  (2.32 ns)

 <State 310>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [564]  (7.61 ns)

 <State 311>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [564]  (7.61 ns)

 <State 312>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [564]  (7.61 ns)

 <State 313>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [564]  (7.61 ns)

 <State 314>: 7.61ns
The critical path consists of the following:
	'hsub' operation ('tmp_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [564]  (7.61 ns)

 <State 315>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i4_49', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [565]  (3.52 ns)

 <State 316>: 3.52ns
The critical path consists of the following:
	'hptosp' operation ('tmp_i4_49', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [565]  (3.52 ns)

 <State 317>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 318>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 319>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 320>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 321>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 322>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 323>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 324>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 325>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_17_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [566]  (7.68 ns)

 <State 326>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [567]  (7.26 ns)

 <State 327>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [567]  (7.26 ns)

 <State 328>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [567]  (7.26 ns)

 <State 329>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [567]  (7.26 ns)

 <State 330>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [567]  (7.26 ns)

 <State 331>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 332>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 333>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 334>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 335>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 336>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 337>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 338>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 339>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 340>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 341>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 342>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 343>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 344>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 345>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 346>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [568]  (6.08 ns)

 <State 347>: 5.23ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [569]  (5.23 ns)

 <State 348>: 7.55ns
The critical path consists of the following:
	'sptohp' operation ('tmp_20_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) [569]  (5.23 ns)
	'store' operation ('store_ln44', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200) of variable 'tmp_20_i4', my_net/src/my_net.cpp:44->my_net/src/my_net.cpp:200 on array 'a', my_net/src/my_net.cpp:102 [570]  (2.32 ns)

 <State 349>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_net/src/my_net.cpp:205) [575]  (0 ns)
	'getelementptr' operation ('fc3_output_addr_1', my_net/src/my_net.cpp:206) [582]  (0 ns)
	'load' operation ('fc3_output_load', my_net/src/my_net.cpp:206) on array 'a', my_net/src/my_net.cpp:102 [583]  (2.32 ns)

 <State 350>: 5.84ns
The critical path consists of the following:
	'load' operation ('fc3_output_load', my_net/src/my_net.cpp:206) on array 'a', my_net/src/my_net.cpp:102 [583]  (2.32 ns)
	'hptosp' operation ('tmp_13', my_net/src/my_net.cpp:206) [584]  (3.52 ns)

 <State 351>: 5.84ns
The critical path consists of the following:
	'hptosp' operation ('tmp_13', my_net/src/my_net.cpp:206) [584]  (3.52 ns)
	'store' operation ('store_ln206', my_net/src/my_net.cpp:206) of variable 'tmp_13', my_net/src/my_net.cpp:206 on array 'output_r' [586]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
