// ff_96i_96o_4096kd.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ff_96i_96o_4096kd (
		input  wire [127:0] data,    //  fifo_input.datain
		input  wire         wrreq,   //            .wrreq
		input  wire         rdreq,   //            .rdreq
		input  wire         wrclk,   //            .wrclk
		input  wire         rdclk,   //            .rdclk
		input  wire         aclr,    //            .aclr
		output wire [127:0] q,       // fifo_output.dataout
		output wire [12:0]  rdusedw, //            .rdusedw
		output wire         rdempty, //            .rdempty
		output wire         wrfull   //            .wrfull
	);

	ff_96i_96o_4096kd_fifo_1927_urvj4rq fifo_0 (
		.data    (data),    //   input,  width = 128,  fifo_input.datain
		.wrreq   (wrreq),   //   input,    width = 1,            .wrreq
		.rdreq   (rdreq),   //   input,    width = 1,            .rdreq
		.wrclk   (wrclk),   //   input,    width = 1,            .wrclk
		.rdclk   (rdclk),   //   input,    width = 1,            .rdclk
		.aclr    (aclr),    //   input,    width = 1,            .aclr
		.q       (q),       //  output,  width = 128, fifo_output.dataout
		.rdusedw (rdusedw), //  output,   width = 13,            .rdusedw
		.rdempty (rdempty), //  output,    width = 1,            .rdempty
		.wrfull  (wrfull)   //  output,    width = 1,            .wrfull
	);

endmodule
