TimeQuest Timing Analyzer report for pooyan_mist
Sat Feb 09 20:50:30 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pooyan:pooyan|clock_6'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'SPI_SCK'
 16. Slow 1200mV 85C Model Hold: 'pooyan:pooyan|clock_6'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'SPI_SCK'
 20. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'pooyan:pooyan|clock_6'
 23. Slow 1200mV 85C Model Removal: 'pooyan:pooyan|clock_6'
 24. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pooyan:pooyan|clock_6'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'SPI_SCK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_27'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Slow 1200mV 85C Model Metastability Report
 42. Slow 1200mV 0C Model Fmax Summary
 43. Slow 1200mV 0C Model Setup Summary
 44. Slow 1200mV 0C Model Hold Summary
 45. Slow 1200mV 0C Model Recovery Summary
 46. Slow 1200mV 0C Model Removal Summary
 47. Slow 1200mV 0C Model Minimum Pulse Width Summary
 48. Slow 1200mV 0C Model Setup: 'pooyan:pooyan|clock_6'
 49. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'SPI_SCK'
 52. Slow 1200mV 0C Model Hold: 'pooyan:pooyan|clock_6'
 53. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'SPI_SCK'
 56. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 57. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Recovery: 'pooyan:pooyan|clock_6'
 59. Slow 1200mV 0C Model Removal: 'pooyan:pooyan|clock_6'
 60. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'pooyan:pooyan|clock_6'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'SPI_SCK'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Slow 1200mV 0C Model Metastability Report
 78. Fast 1200mV 0C Model Setup Summary
 79. Fast 1200mV 0C Model Hold Summary
 80. Fast 1200mV 0C Model Recovery Summary
 81. Fast 1200mV 0C Model Removal Summary
 82. Fast 1200mV 0C Model Minimum Pulse Width Summary
 83. Fast 1200mV 0C Model Setup: 'pooyan:pooyan|clock_6'
 84. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 85. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Setup: 'SPI_SCK'
 87. Fast 1200mV 0C Model Hold: 'pooyan:pooyan|clock_6'
 88. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 89. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Hold: 'SPI_SCK'
 91. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 92. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Recovery: 'pooyan:pooyan|clock_6'
 94. Fast 1200mV 0C Model Removal: 'pooyan:pooyan|clock_6'
 95. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'SPI_SCK'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'pooyan:pooyan|clock_6'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Propagation Delay
107. Minimum Propagation Delay
108. Output Enable Times
109. Minimum Output Enable Times
110. Output Disable Times
111. Minimum Output Disable Times
112. Fast 1200mV 0C Model Metastability Report
113. Multicorner Timing Analysis Summary
114. Setup Times
115. Hold Times
116. Clock to Output Times
117. Minimum Clock to Output Times
118. Progagation Delay
119. Minimum Progagation Delay
120. Board Trace Model Assignments
121. Input Transition Times
122. Slow Corner Signal Integrity Metrics
123. Fast Corner Signal Integrity Metrics
124. Setup Transfers
125. Hold Transfers
126. Recovery Transfers
127. Removal Transfers
128. Report TCCS
129. Report RSKM
130. Unconstrained Paths
131. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; pooyan_mist                                                        ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C25E144C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; CLOCK_27                                        ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { CLOCK_27 }                                        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.688 ; 24.58 MHz  ; 0.000 ; 20.344 ; 50.00      ; 78        ; 71          ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 81.377 ; 12.29 MHz  ; 0.000 ; 40.688 ; 50.00      ; 156       ; 71          ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 20.344 ; 49.15 MHz  ; 0.000 ; 10.172 ; 50.00      ; 39        ; 71          ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[3] } ;
; pooyan:pooyan|clock_6                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { pooyan:pooyan|clock_6 }                           ;
; SPI_SCK                                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { SPI_SCK }                                         ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 35.46 MHz ; 35.46 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 56.56 MHz ; 56.56 MHz       ; pooyan:pooyan|clock_6                           ;      ;
; 76.24 MHz ; 76.24 MHz       ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 87.8 MHz  ; 87.8 MHz        ; SPI_SCK                                         ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pooyan:pooyan|clock_6                           ; -15.914 ; -4841.065     ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -10.608 ; -151.433      ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; -8.791  ; -1352.609     ;
; SPI_SCK                                         ; -7.724  ; -189.528      ;
+-------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pooyan:pooyan|clock_6                           ; -2.725 ; -80.609       ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.376 ; -0.415        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.426  ; 0.000         ;
; SPI_SCK                                         ; 0.451  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -8.257 ; -8.257        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; -8.250 ; -97.105       ;
; pooyan:pooyan|clock_6                           ; -3.041 ; -553.835      ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pooyan:pooyan|clock_6                           ; 2.465 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 6.303 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 6.792 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pooyan:pooyan|clock_6                           ; -3.201 ; -890.042      ;
; SPI_SCK                                         ; -3.201 ; -117.374      ;
; CLOCK_27                                        ; 18.366 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 20.006 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 40.376 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pooyan:pooyan|clock_6'                                                                                                                                                  ;
+---------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -15.914 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.079     ; 16.836     ;
; -15.547 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.578     ; 15.970     ;
; -15.495 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.566     ; 15.930     ;
; -15.347 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.566     ; 15.782     ;
; -15.251 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.347      ; 16.599     ;
; -15.208 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.390      ; 16.599     ;
; -15.204 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.078     ; 16.127     ;
; -15.187 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.077     ; 16.111     ;
; -15.173 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.377      ; 16.551     ;
; -15.123 ; pooyan:pooyan|T80se:cpu|T80:u0|F[0]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.082     ; 16.042     ;
; -15.108 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.090     ; 16.019     ;
; -15.059 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.386      ; 16.446     ;
; -15.037 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.079     ; 15.959     ;
; -15.027 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.390      ; 16.418     ;
; -15.015 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.078     ; 15.938     ;
; -15.007 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.344      ; 16.352     ;
; -14.974 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.356      ; 16.331     ;
; -14.958 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[1] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.078     ; 15.881     ;
; -14.936 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.395      ; 16.332     ;
; -14.922 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.344      ; 16.267     ;
; -14.892 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.348      ; 16.241     ;
; -14.891 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.346      ; 16.238     ;
; -14.885 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.353      ; 16.239     ;
; -14.884 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.152     ; 15.733     ;
; -14.874 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.387      ; 16.262     ;
; -14.849 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.356      ; 16.206     ;
; -14.849 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.391      ; 16.241     ;
; -14.848 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.388      ; 16.237     ;
; -14.841 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.392      ; 16.234     ;
; -14.841 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.109     ; 15.733     ;
; -14.841 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[2] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.078     ; 15.764     ;
; -14.836 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.356      ; 16.193     ;
; -14.832 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.140     ; 15.693     ;
; -14.831 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.377      ; 16.209     ;
; -14.822 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.090     ; 15.733     ;
; -14.820 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.576     ; 15.245     ;
; -14.812 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.395      ; 16.208     ;
; -14.806 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.122     ; 15.685     ;
; -14.800 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.340      ; 16.141     ;
; -14.789 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.097     ; 15.693     ;
; -14.768 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.564     ; 15.205     ;
; -14.763 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.377      ; 16.141     ;
; -14.760 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.343      ; 16.104     ;
; -14.754 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.110     ; 15.645     ;
; -14.745 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.091     ; 15.655     ;
; -14.745 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.091     ; 15.655     ;
; -14.744 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.348      ; 16.093     ;
; -14.742 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.095     ; 15.648     ;
; -14.742 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.095     ; 15.648     ;
; -14.739 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.393      ; 16.133     ;
; -14.733 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.346      ; 16.080     ;
; -14.713 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.387      ; 16.101     ;
; -14.705 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[0]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.090     ; 15.616     ;
; -14.702 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.087     ; 15.616     ;
; -14.699 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.087     ; 15.613     ;
; -14.699 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.391      ; 16.091     ;
; -14.696 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.343      ; 16.040     ;
; -14.692 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.113     ; 15.580     ;
; -14.691 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.388      ; 16.080     ;
; -14.684 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.140     ; 15.545     ;
; -14.675 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.386      ; 16.062     ;
; -14.666 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.392      ; 16.059     ;
; -14.664 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.094     ; 15.571     ;
; -14.663 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.094     ; 15.570     ;
; -14.662 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][0] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.392      ; 16.055     ;
; -14.660 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.109     ; 15.552     ;
; -14.644 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.349      ; 15.994     ;
; -14.641 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.097     ; 15.545     ;
; -14.640 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.101     ; 15.540     ;
; -14.640 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.155     ; 15.486     ;
; -14.628 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.361      ; 15.990     ;
; -14.620 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.564     ; 15.057     ;
; -14.608 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.353      ; 15.962     ;
; -14.608 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.097     ; 15.512     ;
; -14.607 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.143     ; 15.465     ;
; -14.606 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.110     ; 15.497     ;
; -14.602 ; pooyan:pooyan|T80se:cpu|T80:u0|NMICycle  ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.555     ; 15.048     ;
; -14.588 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.143     ; 15.446     ;
; -14.585 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[1][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.403      ; 15.989     ;
; -14.582 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.347      ; 15.930     ;
; -14.577 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.390      ; 15.968     ;
; -14.576 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.087     ; 15.490     ;
; -14.575 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.087     ; 15.489     ;
; -14.569 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.392      ; 15.962     ;
; -14.569 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.104     ; 15.466     ;
; -14.561 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.340      ; 15.902     ;
; -14.561 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.078     ; 15.484     ;
; -14.559 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.090     ; 15.470     ;
; -14.555 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.131     ; 15.425     ;
; -14.555 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.155     ; 15.401     ;
; -14.551 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.087     ; 15.465     ;
; -14.543 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.344      ; 15.888     ;
; -14.541 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.348      ; 15.890     ;
; -14.531 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.392      ; 15.924     ;
; -14.525 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.151     ; 15.375     ;
; -14.524 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.153     ; 15.372     ;
; -14.518 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.146     ; 15.373     ;
; -14.517 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.092     ; 15.426     ;
; -14.509 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.360      ; 15.870     ;
; -14.507 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.112     ; 15.396     ;
+---------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock          ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; -10.608 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.407     ; 6.200      ;
; -10.596 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.400     ; 6.195      ;
; -9.841  ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.394     ; 5.446      ;
; -9.739  ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.401     ; 5.337      ;
; -7.951  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.856     ; 3.047      ;
; -7.951  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.856     ; 3.047      ;
; -7.951  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.856     ; 3.047      ;
; -7.951  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.856     ; 3.047      ;
; -7.895  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.990      ;
; -7.895  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.990      ;
; -7.895  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.990      ;
; -7.895  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.990      ;
; -7.895  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.990      ;
; -7.895  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.990      ;
; -7.895  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.990      ;
; -7.895  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.990      ;
; -7.839  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.417      ;
; -7.839  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.417      ;
; -7.839  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.417      ;
; -7.839  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.417      ;
; -7.693  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.277      ;
; -7.693  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.277      ;
; -7.693  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.277      ;
; -7.693  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.277      ;
; -7.693  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.277      ;
; -7.693  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.277      ;
; -7.693  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.277      ;
; -7.693  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.277      ;
; -7.687  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.265      ;
; -7.687  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.265      ;
; -7.687  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.265      ;
; -7.687  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.265      ;
; -7.665  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.249      ;
; -7.665  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.249      ;
; -7.665  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.249      ;
; -7.665  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.249      ;
; -7.665  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.249      ;
; -7.665  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.249      ;
; -7.665  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.249      ;
; -7.665  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.249      ;
; -7.640  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.367     ; 3.225      ;
; -7.640  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.367     ; 3.225      ;
; -7.640  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.367     ; 3.225      ;
; -7.640  ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.367     ; 3.225      ;
; -7.634  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.856     ; 2.730      ;
; -7.634  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.856     ; 2.730      ;
; -7.634  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.856     ; 2.730      ;
; -7.634  ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.856     ; 2.730      ;
; -7.630  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.207      ;
; -7.630  ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.214      ;
; -7.630  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.207      ;
; -7.630  ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.214      ;
; -7.630  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.207      ;
; -7.630  ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.214      ;
; -7.630  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.207      ;
; -7.630  ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.214      ;
; -7.630  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.207      ;
; -7.630  ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.214      ;
; -7.630  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.207      ;
; -7.630  ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.214      ;
; -7.630  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.207      ;
; -7.630  ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.214      ;
; -7.630  ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.207      ;
; -7.630  ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.214      ;
; -7.604  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.699      ;
; -7.604  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.699      ;
; -7.604  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.699      ;
; -7.604  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.699      ;
; -7.604  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.699      ;
; -7.604  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.699      ;
; -7.604  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.699      ;
; -7.604  ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.857     ; 2.699      ;
; -7.587  ; pooyan:pooyan|sp_buffer_sel                                                                                                               ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.015     ; 3.571      ;
; -7.568  ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.146      ;
; -7.568  ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.146      ;
; -7.568  ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.146      ;
; -7.568  ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.374     ; 3.146      ;
; -7.547  ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.131      ;
; -7.547  ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.131      ;
; -7.547  ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.131      ;
; -7.547  ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.131      ;
; -7.547  ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.131      ;
; -7.547  ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.131      ;
; -7.547  ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.131      ;
; -7.547  ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.368     ; 3.131      ;
; -7.509  ; pooyan:pooyan|sp_buffer_sel                                                                                                               ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.022     ; 3.486      ;
; -7.478  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.055      ;
; -7.478  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.055      ;
; -7.478  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.055      ;
; -7.478  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.055      ;
; -7.478  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.055      ;
; -7.478  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.055      ;
; -7.478  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.055      ;
; -7.478  ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.375     ; 3.055      ;
; -7.442  ; pooyan:pooyan|vcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.868     ; 2.526      ;
; -7.427  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.367     ; 3.012      ;
; -7.427  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.367     ; 3.012      ;
; -7.427  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.367     ; 3.012      ;
; -7.427  ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.367     ; 3.012      ;
; -7.422  ; pooyan:pooyan|sp_buffer_write_addr[5]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.022     ; 3.399      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                     ; Launch Clock          ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; -8.791 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.781      ;
; -8.791 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.781      ;
; -8.791 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.781      ;
; -8.791 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.781      ;
; -8.791 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.781      ;
; -8.791 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.781      ;
; -8.791 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.781      ;
; -8.791 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.781      ;
; -8.610 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.961     ; 4.608      ;
; -8.610 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.961     ; 4.608      ;
; -8.610 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.961     ; 4.608      ;
; -8.610 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.961     ; 4.608      ;
; -8.610 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.961     ; 4.608      ;
; -8.610 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.961     ; 4.608      ;
; -8.610 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.961     ; 4.608      ;
; -8.610 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.961     ; 4.608      ;
; -8.596 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.586      ;
; -8.596 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.586      ;
; -8.596 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.586      ;
; -8.596 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.586      ;
; -8.596 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.586      ;
; -8.596 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.586      ;
; -8.596 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.586      ;
; -8.596 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.586      ;
; -8.570 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.560      ;
; -8.570 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.560      ;
; -8.570 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.560      ;
; -8.570 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.560      ;
; -8.570 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.560      ;
; -8.570 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.560      ;
; -8.570 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.560      ;
; -8.570 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.969     ; 4.560      ;
; -8.458 ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]  ; dpSDRAM256Mb:mram|ram0_addr_s[6]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.876     ; 3.541      ;
; -8.322 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.953     ; 4.328      ;
; -8.322 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.953     ; 4.328      ;
; -8.322 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.953     ; 4.328      ;
; -8.322 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.953     ; 4.328      ;
; -8.322 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.953     ; 4.328      ;
; -8.322 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.953     ; 4.328      ;
; -8.322 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.953     ; 4.328      ;
; -8.322 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.953     ; 4.328      ;
; -8.319 ; pooyan:pooyan|T80se:cpu|T80:u0|A[3]  ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.857     ; 3.421      ;
; -8.170 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.919     ; 4.210      ;
; -8.124 ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]  ; dpSDRAM256Mb:mram|ram0_addr_s[7]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.913     ; 3.170      ;
; -8.110 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[6] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.430     ; 3.639      ;
; -8.022 ; pooyan:pooyan|hcnt[1]                ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.376     ; 3.605      ;
; -8.001 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.911     ; 4.049      ;
; -7.987 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.919     ; 4.027      ;
; -7.961 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.919     ; 4.001      ;
; -7.947 ; pooyan:pooyan|T80se:cpu|T80:u0|A[4]  ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.857     ; 3.049      ;
; -7.919 ; pooyan:pooyan|hcnt[3]                ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.865     ; 3.013      ;
; -7.874 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[0] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.430     ; 3.403      ;
; -7.859 ; pooyan:pooyan|flip                   ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.864     ; 2.954      ;
; -7.778 ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]  ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.913     ; 2.824      ;
; -7.770 ; pooyan:pooyan|T80se:cpu|T80:u0|A[2]  ; dpSDRAM256Mb:mram|ram0_addr_s[2]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.857     ; 2.872      ;
; -7.750 ; pooyan:pooyan|video_vs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.365     ; 3.344      ;
; -7.725 ; pooyan:pooyan|hcnt[4]                ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.376     ; 3.308      ;
; -7.694 ; pooyan:pooyan|T80se:cpu|T80:u0|A[5]  ; dpSDRAM256Mb:mram|ram0_addr_s[5]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.857     ; 2.796      ;
; -7.678 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[1] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.386     ; 3.251      ;
; -7.590 ; pooyan:pooyan|T80se:cpu|T80:u0|A[1]  ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.857     ; 2.692      ;
; -7.549 ; pooyan:pooyan|hcnt[0]                ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.865     ; 2.643      ;
; -7.446 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[5] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.386     ; 3.019      ;
; -7.442 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[2] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.430     ; 2.971      ;
; -7.433 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[3]   ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.366     ; 3.026      ;
; -7.416 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[11] ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.361     ; 3.014      ;
; -7.416 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[10] ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.361     ; 3.014      ;
; -7.416 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[9]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.361     ; 3.014      ;
; -7.404 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.436     ; 2.927      ;
; -7.404 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.436     ; 2.927      ;
; -7.404 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.436     ; 2.927      ;
; -7.404 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.436     ; 2.927      ;
; -7.404 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.436     ; 2.927      ;
; -7.404 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.436     ; 2.927      ;
; -7.404 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.436     ; 2.927      ;
; -7.404 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.436     ; 2.927      ;
; -7.398 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[5]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.362     ; 2.995      ;
; -7.398 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[6]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.362     ; 2.995      ;
; -7.398 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[2]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.362     ; 2.995      ;
; -7.398 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.362     ; 2.995      ;
; -7.398 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[8]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.362     ; 2.995      ;
; -7.398 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[7]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.362     ; 2.995      ;
; -7.398 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[3]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.362     ; 2.995      ;
; -7.398 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[4]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.362     ; 2.995      ;
; -7.377 ; pooyan:pooyan|pxcnt[1]               ; dpSDRAM256Mb:mram|ram0_addr_s[10]                           ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.953      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[2]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[5]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[6]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[7]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[8]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.369 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[9]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.383     ; 2.945      ;
; -7.346 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[4] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.429     ; 2.876      ;
; -7.337 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[0]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.361     ; 2.935      ;
; -7.337 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.361     ; 2.935      ;
; -7.337 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[2]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.361     ; 2.935      ;
; -7.337 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[3]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.361     ; 2.935      ;
; -7.337 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[5]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.361     ; 2.935      ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SPI_SCK'                                                                                                   ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -7.724 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.383      ; 9.108      ;
; -7.724 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.383      ; 9.108      ;
; -7.284 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.383      ; 8.668      ;
; -7.284 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.383      ; 8.668      ;
; -7.257 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 8.640      ;
; -7.257 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 8.640      ;
; -7.218 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 8.601      ;
; -7.218 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 8.601      ;
; -7.084 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 8.467      ;
; -7.084 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 8.467      ;
; -7.015 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.383      ; 8.399      ;
; -7.015 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.383      ; 8.399      ;
; -6.744 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 8.127      ;
; -6.744 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 8.127      ;
; -6.732 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 7.660      ;
; -6.604 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 7.987      ;
; -6.604 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 7.987      ;
; -6.589 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 7.972      ;
; -6.589 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 7.972      ;
; -6.469 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 7.852      ;
; -6.469 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 7.852      ;
; -6.292 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 7.220      ;
; -6.266 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.082     ; 7.185      ;
; -6.265 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 7.192      ;
; -6.257 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.379      ; 7.637      ;
; -6.257 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.379      ; 7.637      ;
; -6.226 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 7.153      ;
; -6.160 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.083     ; 7.078      ;
; -6.138 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.082     ; 7.057      ;
; -6.098 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 7.481      ;
; -6.098 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.382      ; 7.481      ;
; -6.092 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 7.019      ;
; -6.063 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.991      ;
; -6.043 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.379      ; 7.423      ;
; -6.043 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.379      ; 7.423      ;
; -6.023 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.951      ;
; -6.015 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.083     ; 6.933      ;
; -6.012 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.086     ; 6.927      ;
; -5.894 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.083     ; 6.812      ;
; -5.853 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.083     ; 6.771      ;
; -5.818 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.083     ; 6.736      ;
; -5.798 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.086     ; 6.713      ;
; -5.752 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.679      ;
; -5.703 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.083     ; 6.621      ;
; -5.623 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.551      ;
; -5.612 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.539      ;
; -5.597 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.524      ;
; -5.596 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.523      ;
; -5.561 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.083     ; 6.479      ;
; -5.557 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.484      ;
; -5.477 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.404      ;
; -5.428 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.082     ; 6.347      ;
; -5.423 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.350      ;
; -5.354 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.282      ;
; -5.340 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.083     ; 6.258      ;
; -5.265 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.077     ; 6.189      ;
; -5.195 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.472      ; 6.168      ;
; -5.130 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.058      ;
; -5.106 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.033      ;
; -5.083 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 6.010      ;
; -5.054 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.473      ; 6.028      ;
; -5.051 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.077     ; 5.975      ;
; -5.024 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.951      ;
; -5.002 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 5.930      ;
; -4.969 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.896      ;
; -4.943 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.870      ;
; -4.892 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.819      ;
; -4.883 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.472      ; 5.856      ;
; -4.879 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.806      ;
; -4.876 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.077     ; 5.800      ;
; -4.861 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.385      ; 6.247      ;
; -4.861 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.385      ; 6.247      ;
; -4.815 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.472      ; 5.788      ;
; -4.806 ; mist_io:mist_io|cmd[0]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.569     ; 5.238      ;
; -4.758 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.685      ;
; -4.741 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.473      ; 5.715      ;
; -4.717 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.644      ;
; -4.699 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.472      ; 5.672      ;
; -4.682 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.609      ;
; -4.665 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.473      ; 5.639      ;
; -4.662 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.077     ; 5.586      ;
; -4.639 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.080     ; 5.560      ;
; -4.586 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.472      ; 5.559      ;
; -4.567 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.494      ;
; -4.490 ; mist_io:mist_io|cmd[6]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.385      ; 5.876      ;
; -4.490 ; mist_io:mist_io|cmd[6]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.385      ; 5.876      ;
; -4.435 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.077     ; 5.359      ;
; -4.425 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.352      ;
; -4.420 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.469      ; 5.390      ;
; -4.413 ; mist_io:mist_io|cmd[7]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.385      ; 5.799      ;
; -4.413 ; mist_io:mist_io|cmd[7]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.385      ; 5.799      ;
; -4.292 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 5.220      ;
; -4.276 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.074     ; 5.203      ;
; -4.268 ; mist_io:mist_io|cmd[6]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.080     ; 5.189      ;
; -4.266 ; mist_io:mist_io|cmd[4]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.079     ; 5.188      ;
; -4.233 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[1] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.080     ; 5.154      ;
; -4.233 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[2] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.080     ; 5.154      ;
; -4.233 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[6] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.080     ; 5.154      ;
; -4.233 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[7] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.080     ; 5.154      ;
; -4.233 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[8] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.080     ; 5.154      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pooyan:pooyan|clock_6'                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                    ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.725 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[1]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.365      ; 1.922      ;
; -2.472 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|T80se:cpu|DI_Reg[6]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.184      ;
; -2.442 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|T80se:cpu|DI_Reg[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.214      ;
; -2.391 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.377      ; 2.268      ;
; -2.230 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|ch_data1[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.375      ; 2.427      ;
; -2.225 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.424      ;
; -2.211 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.368      ; 2.439      ;
; -2.196 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|ch_data1[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.460      ;
; -2.189 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.766      ; 2.901      ;
; -2.173 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|T80se:cpu|DI_Reg[2]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.476      ;
; -2.169 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.779      ; 2.934      ;
; -2.162 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.768      ; 2.930      ;
; -2.160 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.763      ; 2.927      ;
; -2.152 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.767      ; 2.939      ;
; -2.145 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.764      ; 2.943      ;
; -2.140 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.778      ; 2.962      ;
; -2.139 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.779      ; 2.964      ;
; -2.136 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|ch_data1[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.520      ;
; -2.133 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.774      ; 2.965      ;
; -2.132 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.370      ; 2.520      ;
; -2.129 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|T80se:cpu|DI_Reg[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.527      ;
; -2.124 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|T80se:cpu|DI_Reg[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.354      ; 2.512      ;
; -2.117 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.765      ; 2.972      ;
; -2.116 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.764      ; 2.972      ;
; -2.113 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.767      ; 2.978      ;
; -2.113 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.775      ; 2.986      ;
; -2.113 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.536      ;
; -2.109 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.765      ; 2.980      ;
; -2.108 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.763      ; 2.979      ;
; -2.108 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.778      ; 2.994      ;
; -2.104 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.764      ; 2.984      ;
; -2.102 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.777      ; 2.999      ;
; -2.101 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.764      ; 2.987      ;
; -2.101 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.765      ; 2.988      ;
; -2.097 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.776      ; 3.003      ;
; -2.095 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.767      ; 2.996      ;
; -2.093 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.767      ; 2.998      ;
; -2.093 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.556      ;
; -2.092 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.763      ; 2.995      ;
; -2.091 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.779      ; 3.012      ;
; -2.087 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.764      ; 3.001      ;
; -2.086 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|ch_data1[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.371      ; 2.567      ;
; -2.084 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.365      ; 2.563      ;
; -2.079 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.368      ; 2.571      ;
; -2.078 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.368      ; 2.572      ;
; -2.074 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.768      ; 3.018      ;
; -2.072 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.776      ; 3.028      ;
; -2.064 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.592      ;
; -2.063 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.768      ; 3.029      ;
; -2.060 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.766      ; 3.030      ;
; -2.060 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.779      ; 3.043      ;
; -2.056 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.775      ; 3.043      ;
; -2.051 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.767      ; 3.040      ;
; -2.044 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.605      ;
; -2.036 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.370      ; 2.616      ;
; -2.034 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.615      ;
; -2.027 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.764      ; 3.061      ;
; -2.026 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.776      ; 3.074      ;
; -2.024 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[5]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.365      ; 2.623      ;
; -2.024 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.774      ; 3.074      ;
; -2.023 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.362      ; 2.621      ;
; -2.021 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.756      ; 3.059      ;
; -2.020 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|T80se:cpu|DI_Reg[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.365      ; 2.627      ;
; -2.015 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.769      ; 3.078      ;
; -2.012 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.775      ; 3.087      ;
; -2.012 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.637      ;
; -2.010 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.755      ; 3.069      ;
; -2.002 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.767      ; 3.089      ;
; -2.001 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.756      ; 3.079      ;
; -2.000 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.766      ; 3.090      ;
; -1.988 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|ch_data1[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.668      ;
; -1.988 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.757      ; 3.093      ;
; -1.984 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.768      ; 3.108      ;
; -1.984 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.778      ; 3.118      ;
; -1.981 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.668      ;
; -1.971 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.776      ; 3.129      ;
; -1.970 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.776      ; 3.130      ;
; -1.970 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.774      ; 3.128      ;
; -1.969 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.777      ; 3.132      ;
; -1.968 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.768      ; 3.124      ;
; -1.964 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.778      ; 3.138      ;
; -1.963 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.780      ; 3.141      ;
; -1.962 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.687      ;
; -1.952 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.778      ; 3.150      ;
; -1.946 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.355      ; 2.691      ;
; -1.946 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.776      ; 3.154      ;
; -1.940 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.370      ; 2.712      ;
; -1.932 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|ch_data1[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.724      ;
; -1.928 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.721      ;
; -1.915 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.374      ; 2.741      ;
; -1.913 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.779      ; 3.190      ;
; -1.907 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.776      ; 3.193      ;
; -1.904 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.780      ; 3.200      ;
; -1.893 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.777      ; 3.208      ;
; -1.880 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.769      ;
; -1.879 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.770      ;
; -1.878 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.771      ;
; -1.876 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.773      ;
; -1.873 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.776      ;
; -1.862 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.367      ; 2.787      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.376 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|clock_6                                                                                                ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 0.758      ;
; -0.349 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|clock_6                                                                                                ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 0.785      ;
; -0.039 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.095      ;
; 0.063  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.197      ;
; 0.316  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.450      ;
; 0.368  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.931      ; 1.914      ;
; 0.375  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.925      ; 1.915      ;
; 0.447  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.581      ;
; 0.451  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.585      ;
; 0.456  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.590      ;
; 0.460  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.594      ;
; 0.509  ; pooyan:pooyan|sp_buffer_read_addr[7]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.801      ;
; 0.573  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.931      ; 2.119      ;
; 0.583  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.925      ; 2.123      ;
; 0.587  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.721      ;
; 0.591  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.725      ;
; 0.596  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.730      ;
; 0.600  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.734      ;
; 0.727  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.861      ;
; 0.731  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.865      ;
; 0.736  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.870      ;
; 0.740  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 1.874      ;
; 0.764  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764  ; pooyan:pooyan|sp_buffer_read_addr[6]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.059      ;
; 0.871  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 2.005      ;
; 0.955  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.247      ;
; 1.118  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.411      ;
; 1.125  ; pooyan:pooyan|sp_buffer_read_addr[6]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.417      ;
; 1.127  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.420      ;
; 1.136  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.428      ;
; 1.137  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.429      ;
; 1.249  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.259  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.551      ;
; 1.267  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.559      ;
; 1.268  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.560      ;
; 1.277  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.569      ;
; 1.286  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.578      ;
; 1.327  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.619      ;
; 1.390  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.682      ;
; 1.408  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.700      ;
; 1.426  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.718      ;
; 1.467  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.759      ;
; 1.501  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.562      ; 2.636      ;
; 1.501  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.562      ; 2.636      ;
; 1.501  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.562      ; 2.636      ;
; 1.501  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.562      ; 2.636      ;
; 1.566  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.858      ;
; 1.575  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.562      ; 2.710      ;
; 1.575  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.562      ; 2.710      ;
; 1.575  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.562      ; 2.710      ;
; 1.575  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.562      ; 2.710      ;
; 1.607  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.899      ;
; 1.706  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.998      ;
; 1.839  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.131      ;
; 2.243  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.535      ;
; 2.252  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.544      ;
; 2.383  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.675      ;
; 2.392  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.684      ;
; 2.523  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.815      ;
; 2.532  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.824      ;
; 4.860  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.303     ; 1.911      ;
; 4.923  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.297     ; 1.980      ;
; 5.103  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 2.150      ;
; 5.427  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.301     ; 2.480      ;
; 5.475  ; pooyan:pooyan|sp_buffer_write_addr[0] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 2.522      ;
; 5.483  ; pooyan:pooyan|sp_buffer_write_addr[0] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.313     ; 2.524      ;
; 5.551  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 2.598      ;
; 5.572  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.301     ; 2.625      ;
; 5.582  ; pooyan:pooyan|sp_buffer_write_addr[6] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.313     ; 2.623      ;
; 5.661  ; pooyan:pooyan|sp_buffer_write_addr[4] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.313     ; 2.702      ;
; 5.681  ; pooyan:pooyan|sp_buffer_write_addr[7] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.313     ; 2.722      ;
; 5.729  ; pooyan:pooyan|sp_buffer_write_addr[2] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.313     ; 2.770      ;
; 5.737  ; pooyan:pooyan|sp_buffer_write_addr[7] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 2.784      ;
; 5.744  ; pooyan:pooyan|sp_buffer_write_addr[4] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 2.791      ;
; 5.816  ; pooyan:pooyan|sp_buffer_write_addr[2] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 2.863      ;
; 5.879  ; pooyan:pooyan|sp_buffer_write_addr[6] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 2.926      ;
; 5.883  ; pooyan:pooyan|sp_buffer_write_addr[1] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.313     ; 2.924      ;
; 5.893  ; pooyan:pooyan|sp_buffer_write_addr[1] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 2.940      ;
; 5.991  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.143     ; 2.160      ;
; 5.992  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.143     ; 2.161      ;
; 5.995  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.143     ; 2.164      ;
; 6.001  ; pooyan:pooyan|sp_buffer_write_addr[5] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.313     ; 3.042      ;
; 6.001  ; pooyan:pooyan|sp_buffer_write_addr[3] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.313     ; 3.042      ;
; 6.002  ; pooyan:pooyan|sp_buffer_write_addr[3] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 3.049      ;
; 6.032  ; pooyan:pooyan|sp_buffer_write_addr[5] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.307     ; 3.079      ;
; 6.095  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.671     ; 2.736      ;
; 6.095  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.671     ; 2.736      ;
; 6.095  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.671     ; 2.736      ;
; 6.095  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.671     ; 2.736      ;
; 6.095  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.671     ; 2.736      ;
; 6.095  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.671     ; 2.736      ;
; 6.095  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.671     ; 2.736      ;
; 6.095  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.671     ; 2.736      ;
; 6.124  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.143     ; 2.293      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.426 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[7]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.152      ;
; 0.433 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.159      ;
; 0.434 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[3]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.160      ;
; 0.435 ; dpSDRAM256Mb:mram|ram0_req_s                                              ; dpSDRAM256Mb:mram|ram0_req_s                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.437 ; video_mixer:video_mixer|osd:osd|pixsz[0]                                  ; video_mixer:video_mixer|osd:osd|pixsz[0]                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.448 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[1]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.174      ;
; 0.449 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.177      ;
; 0.453 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[7]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.181      ;
; 0.454 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Null                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Null                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Init                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Init                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_RefreshAll                      ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_RefreshAll                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Idle                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Idle                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr1     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr1                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]                ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_mixer:video_mixer|scanline                                          ; video_mixer:video_mixer|scanline                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; video_mixer:video_mixer|scandoubler:scandoubler|hs_out                    ; video_mixer:video_mixer|scandoubler:scandoubler|hs_out                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; dpSDRAM256Mb:mram|SdrBa_s[1]                                              ; dpSDRAM256Mb:mram|SdrBa_s[1]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.462 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[2]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.190      ;
; 0.464 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.195      ;
; 0.466 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|y[0]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|y[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.469 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.197      ;
; 0.475 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.206      ;
; 0.475 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.201      ;
; 0.476 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[4]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.202      ;
; 0.477 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.205      ;
; 0.482 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.216      ;
; 0.486 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[2]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.217      ;
; 0.489 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[2]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.215      ;
; 0.491 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.227      ;
; 0.494 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.222      ;
; 0.496 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_frame ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|prevbuf                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.788      ;
; 0.497 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.223      ;
; 0.502 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.230      ;
; 0.502 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_line  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.231      ;
; 0.503 ; dpSDRAM256Mb:mram|SdrAddress_v[9]                                         ; dpSDRAM256Mb:mram|SdrAdr_s[8]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; dpSDRAM256Mb:mram|ram0_addr_s[1]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[1]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; dpSDRAM256Mb:mram|ram0_addr_s[3]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[3]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; dpSDRAM256Mb:mram|ram0_addr_s[8]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[8]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev2[0]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; dpSDRAM256Mb:mram|ram0_addr_s[0]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[0]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[0]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_line  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.507 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.241      ;
; 0.509 ; video_mixer:video_mixer|osd:osd|v_cnt[9]                                  ; video_mixer:video_mixer|osd:osd|v_cnt[9]                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.511 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[9]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[9]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[17]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[17]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[7]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[4]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[2]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.513 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.804      ;
; 0.517 ; dpSDRAM256Mb:mram|pcs_v[0]                                                ; dpSDRAM256Mb:mram|pcs_v[1]                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.828      ;
; 0.518 ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[11]               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[11]                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.809      ;
; 0.518 ; dpSDRAM256Mb:mram|pcs_v[0]                                                ; dpSDRAM256Mb:mram|ram0_req_s                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.829      ;
; 0.519 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.250      ;
; 0.523 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.259      ;
; 0.525 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.251      ;
; 0.527 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[4]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.530 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[5]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[3]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.534 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[7]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.535 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[4]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[5]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[0]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[5]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[7]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[8]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.537 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[9]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[10]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.538 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[6]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[6]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.829      ;
; 0.540 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.188      ;
; 0.541 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.277      ;
; 0.543 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[0]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.543 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[14]       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[14]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.543 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[1]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.543 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.834      ;
; 0.543 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.543 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[11]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[11]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.834      ;
; 0.545 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[1]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.545 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[15]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[15]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.550 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[7]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.198      ;
; 0.551 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.199      ;
; 0.552 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.844      ;
; 0.553 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[10]       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.845      ;
; 0.553 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[1]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[3]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.844      ;
; 0.553 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[9]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[9]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.844      ;
; 0.554 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.202      ;
; 0.555 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[10]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[10]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.846      ;
; 0.563 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.854      ;
; 0.568 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[2]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.569 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.308      ;
; 0.577 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[0]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.223      ;
; 0.588 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[1]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.236      ;
; 0.588 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[7]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.879      ;
; 0.588 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[6]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.879      ;
; 0.588 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[3]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.879      ;
; 0.593 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[4]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.884      ;
; 0.594 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[5]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.885      ;
; 0.596 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.330      ;
; 0.596 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[1]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.887      ;
; 0.599 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.890      ;
; 0.600 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[2]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.891      ;
; 0.612 ; pooyan:pooyan|clock_6                                                     ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                                                                                                                                   ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.511      ; 1.692      ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SPI_SCK'                                                                                                                                                                                                                 ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.451 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.181      ;
; 0.454 ; mist_io:mist_io|bit_cnt[1]                 ; mist_io:mist_io|bit_cnt[1]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mist_io:mist_io|bit_cnt[2]                 ; mist_io:mist_io|bit_cnt[2]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mist_io:mist_io|status[0]                  ; mist_io:mist_io|status[0]                                                                                                  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.184      ;
; 0.454 ; video_mixer:video_mixer|osd:osd|osd_enable ; video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; mist_io:mist_io|byte_cnt[0]                ; mist_io:mist_io|byte_cnt[0]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; mist_io:mist_io|bit_cnt[0]                 ; mist_io:mist_io|bit_cnt[0]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.758      ;
; 0.472 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.202      ;
; 0.474 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.192      ;
; 0.487 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.205      ;
; 0.490 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.220      ;
; 0.492 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.222      ;
; 0.501 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.231      ;
; 0.510 ; mist_io:mist_io|byte_cnt[9]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.228      ;
; 0.516 ; video_mixer:video_mixer|osd:osd|sbuf[2]    ; video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.099      ; 0.827      ;
; 0.520 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.238      ;
; 0.527 ; mist_io:mist_io|sbuf[1]                    ; mist_io:mist_io|sbuf[2]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.079      ; 0.818      ;
; 0.536 ; mist_io:mist_io|sbuf[3]                    ; mist_io:mist_io|sbuf[4]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.079      ; 0.827      ;
; 0.538 ; mist_io:mist_io|sbuf[3]                    ; mist_io:mist_io|cmd[4]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.079      ; 0.829      ;
; 0.551 ; mist_io:mist_io|sbuf[5]                    ; mist_io:mist_io|sbuf[6]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.079      ; 0.842      ;
; 0.594 ; mist_io:mist_io|bit_cnt[0]                 ; mist_io:mist_io|bit_cnt[1]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.886      ;
; 0.664 ; video_mixer:video_mixer|osd:osd|sbuf[3]    ; video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.099      ; 0.975      ;
; 0.695 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.413      ;
; 0.697 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.989      ;
; 0.704 ; video_mixer:video_mixer|osd:osd|cnt[4]     ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.996      ;
; 0.707 ; mist_io:mist_io|sbuf[4]                    ; mist_io:mist_io|cmd[5]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 0.999      ;
; 0.716 ; video_mixer:video_mixer|osd:osd|sbuf[5]    ; video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.099      ; 1.027      ;
; 0.724 ; mist_io:mist_io|sbuf[4]                    ; mist_io:mist_io|sbuf[5]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.079      ; 1.015      ;
; 0.726 ; mist_io:mist_io|sbuf[0]                    ; mist_io:mist_io|cmd[1]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.018      ;
; 0.733 ; mist_io:mist_io|sbuf[1]                    ; mist_io:mist_io|cmd[2]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.025      ;
; 0.741 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.574      ; 1.527      ;
; 0.748 ; mist_io:mist_io|sbuf[0]                    ; mist_io:mist_io|sbuf[1]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.079      ; 1.039      ;
; 0.752 ; mist_io:mist_io|sbuf[2]                    ; mist_io:mist_io|sbuf[3]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.079      ; 1.043      ;
; 0.753 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.483      ;
; 0.762 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.493      ;
; 0.764 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[7]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; mist_io:mist_io|byte_cnt[8]                ; mist_io:mist_io|byte_cnt[8]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.487      ;
; 0.771 ; video_mixer:video_mixer|osd:osd|cnt[3]     ; video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.063      ;
; 0.773 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.503      ;
; 0.780 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.072      ;
; 0.787 ; mist_io:mist_io|byte_cnt[6]                ; mist_io:mist_io|byte_cnt[6]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.079      ;
; 0.787 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.508      ;
; 0.797 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.527      ;
; 0.803 ; mist_io:mist_io|byte_cnt[2]                ; mist_io:mist_io|byte_cnt[2]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.095      ;
; 0.808 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.526      ;
; 0.811 ; mist_io:mist_io|byte_cnt[3]                ; mist_io:mist_io|byte_cnt[3]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.103      ;
; 0.814 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.471      ; 1.539      ;
; 0.835 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.471      ; 1.560      ;
; 0.869 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.587      ;
; 0.892 ; mist_io:mist_io|sbuf[6]                    ; mist_io:mist_io|cmd[7]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.184      ;
; 0.908 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.200      ;
; 0.908 ; video_mixer:video_mixer|osd:osd|sbuf[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.008      ; 1.170      ;
; 0.915 ; video_mixer:video_mixer|osd:osd|sbuf[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.008      ; 1.177      ;
; 0.953 ; mist_io:mist_io|sbuf[5]                    ; mist_io:mist_io|cmd[6]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.245      ;
; 0.969 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.261      ;
; 0.974 ; video_mixer:video_mixer|osd:osd|cnt[2]     ; video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.266      ;
; 0.984 ; video_mixer:video_mixer|osd:osd|cnt[1]     ; video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.276      ;
; 0.984 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.702      ;
; 0.986 ; mist_io:mist_io|sbuf[2]                    ; mist_io:mist_io|cmd[3]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.278      ;
; 1.009 ; video_mixer:video_mixer|osd:osd|sbuf[4]    ; video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.392     ; 0.829      ;
; 1.009 ; video_mixer:video_mixer|osd:osd|sbuf[2]    ; video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.392     ; 0.829      ;
; 1.029 ; video_mixer:video_mixer|osd:osd|cnt[0]     ; video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.097      ; 1.338      ;
; 1.071 ; mist_io:mist_io|byte_cnt[0]                ; mist_io:mist_io|byte_cnt[1]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.363      ;
; 1.100 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.464      ; 1.818      ;
; 1.117 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; mist_io:mist_io|byte_cnt[8]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.411      ;
; 1.121 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.476      ; 1.851      ;
; 1.124 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; video_mixer:video_mixer|osd:osd|cnt[3]     ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[8]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.429      ;
; 1.141 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.433      ;
; 1.142 ; mist_io:mist_io|byte_cnt[6]                ; mist_io:mist_io|byte_cnt[7]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.434      ;
; 1.142 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.080      ; 1.435      ;
; 1.148 ; video_mixer:video_mixer|osd:osd|sbuf[4]    ; video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.099      ; 1.459      ;
; 1.157 ; video_mixer:video_mixer|osd:osd|sbuf[3]    ; video_mixer:video_mixer|osd:osd|cmd[4]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.392     ; 0.977      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                    ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node               ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -8.257 ; mist_io:mist_io|status[0] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.880     ; 5.319      ;
; -8.152 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.879     ; 5.215      ;
; -8.074 ; mist_io:mist_io|status[6] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.880     ; 5.136      ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                           ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -8.250 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.879     ; 5.320      ;
; -8.249 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.889     ; 5.309      ;
; -8.249 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.891     ; 5.307      ;
; -8.249 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.890     ; 5.308      ;
; -8.249 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.887     ; 5.311      ;
; -8.249 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.890     ; 5.308      ;
; -8.249 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.887     ; 5.311      ;
; -8.249 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.887     ; 5.311      ;
; -8.145 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.878     ; 5.216      ;
; -8.144 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.888     ; 5.205      ;
; -8.144 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.890     ; 5.203      ;
; -8.144 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.889     ; 5.204      ;
; -8.144 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.886     ; 5.207      ;
; -8.144 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.889     ; 5.204      ;
; -8.144 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.886     ; 5.207      ;
; -8.144 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.886     ; 5.207      ;
; -8.067 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.879     ; 5.137      ;
; -8.066 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.889     ; 5.126      ;
; -8.066 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.891     ; 5.124      ;
; -8.066 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.890     ; 5.125      ;
; -8.066 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.887     ; 5.128      ;
; -8.066 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.890     ; 5.125      ;
; -8.066 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.887     ; 5.128      ;
; -8.066 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.887     ; 5.128      ;
; -7.778 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.416     ; 5.311      ;
; -7.778 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.416     ; 5.311      ;
; -7.778 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.416     ; 5.311      ;
; -7.778 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.416     ; 5.311      ;
; -7.673 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.415     ; 5.207      ;
; -7.673 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.415     ; 5.207      ;
; -7.673 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.415     ; 5.207      ;
; -7.673 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.415     ; 5.207      ;
; -7.595 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.416     ; 5.128      ;
; -7.595 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.416     ; 5.128      ;
; -7.595 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.416     ; 5.128      ;
; -7.595 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.416     ; 5.128      ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pooyan:pooyan|clock_6'                                                                                                              ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                         ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -3.041 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[7]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.320      ;
; -3.041 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[8]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.320      ;
; -3.041 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|OldNMI_n         ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.287      ; 5.319      ;
; -3.041 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|NMI_s            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.287      ; 5.319      ;
; -3.041 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[11]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.320      ;
; -3.041 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[12]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.320      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[3]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.319      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[6]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.319      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[4]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[5]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[2]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[1]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.320      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.320      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[4]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.320      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.320      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[1]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[0]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.319      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.319      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[5]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.319      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[0]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.319      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.040 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.308      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[1]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.275      ; 5.305      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Save_ALU_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.275      ; 5.305      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[4] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.275      ; 5.305      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[3] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.275      ; 5.305      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[2] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.275      ; 5.305      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.275      ; 5.305      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.275      ; 5.305      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[7]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[7]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|PreserveC_r      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[1]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[1]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[0]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[0]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[1]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[1]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[2]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[2]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[2]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[3]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[3]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[3]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[3]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[6]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[5]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[5]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[5]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[5]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[4]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[4]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[4]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[4]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[6]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.280      ; 5.310      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[6]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|No_BTR           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|BTR_r            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.277      ; 5.307      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.291      ; 5.321      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[3]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.291      ; 5.321      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.291      ; 5.321      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[6]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.291      ; 5.321      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.275      ; 5.305      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[1]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.276      ; 5.306      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[0]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.276      ; 5.306      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[1]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.276      ; 5.306      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[2]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.276      ; 5.306      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[2]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.276      ; 5.306      ;
; -3.039 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.276      ; 5.306      ;
; -3.032 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[0]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.296      ; 5.319      ;
; -3.032 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[1]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.296      ; 5.319      ;
; -3.032 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[2]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.296      ; 5.319      ;
; -3.028 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[14]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.303      ; 5.322      ;
; -3.028 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[15]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.303      ; 5.322      ;
; -3.027 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[13]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.304      ; 5.322      ;
; -3.027 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[9]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.304      ; 5.322      ;
; -3.027 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[10]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.304      ; 5.322      ;
; -3.021 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|F[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.297      ; 5.309      ;
; -3.020 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.296      ; 5.307      ;
; -3.020 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.296      ; 5.307      ;
; -2.936 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[7]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.216      ;
; -2.936 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[8]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.216      ;
; -2.936 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|OldNMI_n         ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.215      ;
; -2.936 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|NMI_s            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.288      ; 5.215      ;
; -2.936 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[11]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.216      ;
; -2.936 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[12]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.216      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[3]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.215      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[6]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.289      ; 5.215      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[4]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.278      ; 5.204      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[5]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.278      ; 5.204      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[2]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.278      ; 5.204      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[1]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.290      ; 5.216      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.290      ; 5.216      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[4]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.290      ; 5.216      ;
; -2.935 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.290      ; 5.216      ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pooyan:pooyan|clock_6'                                                                                                         ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                    ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 2.465 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.132      ; 4.839      ;
; 2.465 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.132      ; 4.839      ;
; 2.471 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.132      ; 4.845      ;
; 2.471 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.132      ; 4.845      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.103      ; 4.834      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[9]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.839      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[10] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.839      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[11] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.839      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[12] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.839      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[13] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.839      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[14] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.839      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[15] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.839      ;
; 2.489 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[8]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.839      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.103      ; 4.840      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[9]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.845      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[10] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.845      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[11] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.845      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[12] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.845      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[13] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.845      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[14] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.845      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[15] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.845      ;
; 2.495 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[8]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.108      ; 4.845      ;
; 2.499 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.095      ; 4.836      ;
; 2.500 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.096      ; 4.838      ;
; 2.500 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.091      ; 4.833      ;
; 2.500 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.091      ; 4.833      ;
; 2.505 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.095      ; 4.842      ;
; 2.506 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.096      ; 4.844      ;
; 2.506 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.091      ; 4.839      ;
; 2.506 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.091      ; 4.839      ;
; 2.507 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.090      ; 4.839      ;
; 2.507 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.090      ; 4.839      ;
; 2.509 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[1]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.099      ; 4.850      ;
; 2.509 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[0]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.099      ; 4.850      ;
; 2.510 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TState[0]   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.087      ; 4.839      ;
; 2.510 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TState[2]   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.087      ; 4.839      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.836      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|I[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.087      ; 4.840      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|I[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.087      ; 4.840      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[4]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.086      ; 4.839      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[5]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.086      ; 4.839      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Arith16_r   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.081      ; 4.834      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[3]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.086      ; 4.839      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Z16_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.836      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.082      ; 4.835      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Halt_FF     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.836      ;
; 2.511 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[0]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.096      ; 4.849      ;
; 2.512 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_State[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.096      ; 4.850      ;
; 2.512 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[10]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.079      ; 4.833      ;
; 2.512 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[9]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.079      ; 4.833      ;
; 2.512 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_State[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.096      ; 4.850      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.078      ; 4.833      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[5]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.078      ; 4.833      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[4]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.078      ; 4.833      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[4]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[9]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[10]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[11]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[12]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[13]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[14]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[15]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[5]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.078      ; 4.833      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.078      ; 4.833      ;
; 2.513 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[8]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.838      ;
; 2.513 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.090      ; 4.845      ;
; 2.513 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.090      ; 4.845      ;
; 2.515 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[11]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.075      ; 4.832      ;
; 2.515 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[12]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.075      ; 4.832      ;
; 2.515 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[14]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.075      ; 4.832      ;
; 2.515 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[15]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.075      ; 4.832      ;
; 2.515 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[13]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.075      ; 4.832      ;
; 2.515 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[8]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.075      ; 4.832      ;
; 2.515 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|WR_n               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.077      ; 4.834      ;
; 2.515 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[1]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.099      ; 4.856      ;
; 2.515 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[0]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.099      ; 4.856      ;
; 2.516 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TState[0]   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.087      ; 4.845      ;
; 2.516 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TState[2]   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.087      ; 4.845      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.842      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|I[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.087      ; 4.846      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|I[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.087      ; 4.846      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[4]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.086      ; 4.845      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[5]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.086      ; 4.845      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|Arith16_r   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.081      ; 4.840      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[3]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.086      ; 4.845      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|Z16_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.842      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.082      ; 4.841      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|Halt_FF     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.842      ;
; 2.517 ; mist_io:mist_io|status[6] ; pooyan:pooyan|vcnt[0]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.096      ; 4.855      ;
; 2.518 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_State[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.096      ; 4.856      ;
; 2.518 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[10]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.079      ; 4.839      ;
; 2.518 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[9]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.079      ; 4.839      ;
; 2.518 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_State[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.096      ; 4.856      ;
; 2.519 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.083      ; 4.844      ;
; 2.519 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.078      ; 4.839      ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                           ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 6.303 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 4.840      ;
; 6.303 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 4.840      ;
; 6.303 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 4.840      ;
; 6.303 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 4.840      ;
; 6.309 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 4.846      ;
; 6.309 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 4.846      ;
; 6.309 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 4.846      ;
; 6.309 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 4.846      ;
; 6.477 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 5.014      ;
; 6.477 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 5.014      ;
; 6.477 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 5.014      ;
; 6.477 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 5.014      ;
; 6.793 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 4.848      ;
; 6.794 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 4.838      ;
; 6.794 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 4.836      ;
; 6.794 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 4.837      ;
; 6.794 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 4.840      ;
; 6.794 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 4.837      ;
; 6.794 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 4.840      ;
; 6.794 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 4.840      ;
; 6.799 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 4.854      ;
; 6.800 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 4.844      ;
; 6.800 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 4.842      ;
; 6.800 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 4.843      ;
; 6.800 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 4.846      ;
; 6.800 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 4.843      ;
; 6.800 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 4.846      ;
; 6.800 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 4.846      ;
; 6.967 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 5.022      ;
; 6.968 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 5.012      ;
; 6.968 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 5.010      ;
; 6.968 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 5.011      ;
; 6.968 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 5.014      ;
; 6.968 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 5.011      ;
; 6.968 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 5.014      ;
; 6.968 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 5.014      ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                    ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node               ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 6.792 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.268     ; 4.846      ;
; 6.798 ; mist_io:mist_io|status[6] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.268     ; 4.852      ;
; 6.966 ; mist_io:mist_io|status[0] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.268     ; 5.020      ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pooyan:pooyan|clock_6'                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram1|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_address_reg0                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram1|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_datain_reg0                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram1|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_we_reg                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram2|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_address_reg0                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram2|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_datain_reg0                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram2|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_we_reg                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_color_lut:ch_palette|altsyncram:rom_data_rtl_0|altsyncram_8t81:auto_generated|ram_block1a0~porta_address_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a0~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a10~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a11~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a12~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a13~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a14~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a15~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a16~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a17~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a18~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a19~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a1~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a20~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a21~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a22~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a23~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a24~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a25~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a26~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a27~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a28~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a29~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a2~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a30~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a31~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a3~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a4~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a5~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a6~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a7~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a8~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a9~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_2p81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_2p81:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_2p81:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_2p81:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_3p81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_3p81:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_3p81:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_3p81:auto_generated|ram_block1a5~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[0]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[1]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[2]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[3]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[4]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[5]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[6]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[7]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[0]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[1]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[2]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[3]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[4]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[5]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[6]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[7]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[0]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[1]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[2]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[3]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Alternate                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[0]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[1]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[2]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[3]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[4]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[5]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[6]                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SPI_SCK'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SPI_SCK ; Rise       ; SPI_SCK                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[0]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[1]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[2]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[1]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[4]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[0]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[1]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[2]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[3]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[4]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[5]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[6]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[7]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[8]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[9]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[0]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[1]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[2]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[3]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[4]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[5]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[6]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[7]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[0]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[1]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[2]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[3]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[4]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[5]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[6]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Fall       ; mist_io:mist_io|spi_do                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|status[0]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|status[3]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|status[4]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|status[6]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[4]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[6]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[7]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ;
; 0.113  ; 0.348        ; 0.235          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.113  ; 0.348        ; 0.235          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_we_reg       ;
; 0.115  ; 0.350        ; 0.235          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.117  ; 0.352        ; 0.235          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.117  ; 0.352        ; 0.235          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.119  ; 0.354        ; 0.235          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; SPI_SCK ; Fall       ; mist_io:mist_io|spi_do                                                                                                     ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[2]                                                                                                 ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[1]                                                                                                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[2]                                                                                                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[3]                                                                                                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[6]                                                                                                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[7]                                                                                                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[8]                                                                                                ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[9]                                                                                                ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[0]                                                                                                 ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[1]                                                                                                 ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[1]                                                                                                  ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[0]                                                                                                ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[4]                                                                                                ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[5]                                                                                                ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|status[0]                                                                                                  ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|status[6]                                                                                                  ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[1]                                                                                                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[2]                                                                                                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[3]                                                                                                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[4]                                                                                                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[5]                                                                                                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[6]                                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_27'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; 18.366 ; 18.366       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.366 ; 18.366       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 18.366 ; 18.366       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 18.366 ; 18.366       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.400 ; 18.400       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                                          ;
; 18.438 ; 18.438       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                                          ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                                          ;
; 18.598 ; 18.598       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.637 ; 18.637       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                                          ;
; 18.668 ; 18.668       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.668 ; 18.668       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 18.668 ; 18.668       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 18.668 ; 18.668       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------+
; 20.006 ; 20.226       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[12]      ;
; 20.006 ; 20.226       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[13]      ;
; 20.006 ; 20.226       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[14]      ;
; 20.006 ; 20.226       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[15]      ;
; 20.006 ; 20.226       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[16]      ;
; 20.006 ; 20.226       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[17]      ;
; 20.007 ; 20.227       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[0]       ;
; 20.007 ; 20.227       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[1]       ;
; 20.007 ; 20.227       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[2]       ;
; 20.007 ; 20.227       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[3]       ;
; 20.007 ; 20.227       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[4]       ;
; 20.007 ; 20.227       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[5]       ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[0]                                           ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[1]                                           ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[2]                                           ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[3]                                           ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[4]                                           ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[5]                                           ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[6]                                           ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[7]                                           ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|hs                        ;
; 20.008 ; 20.228       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|vs                        ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[0]        ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[10]       ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[11]       ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[13]       ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[14]       ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[1]        ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[2]        ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[6]        ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[10]      ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[11]      ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[6]       ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[7]       ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[8]       ;
; 20.012 ; 20.232       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[9]       ;
; 20.013 ; 20.233       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[8]   ;
; 20.018 ; 20.238       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[0]                ;
; 20.023 ; 20.243       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|old_vs                                            ;
; 20.025 ; 20.245       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|old_hs                                            ;
; 20.026 ; 20.246       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|SdrCmd_s[0]                                             ;
; 20.026 ; 20.246       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|pcs_v[0]                                                ;
; 20.026 ; 20.246       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|pcs_v[1]                                                ;
; 20.026 ; 20.246       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_req_s                                              ;
; 20.026 ; 20.246       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_we_s                                               ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|A[10]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|A[13]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|A[16]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|A[7]            ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[10]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[13]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[9]            ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[10]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[4]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[7]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[8]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[9]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[10]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[4]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[7]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[8]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[9]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr1     ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[10]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[13]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[9]            ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[10]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[9]            ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|G[10]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|G[13]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|G[6]            ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[10]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[13]           ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[9]            ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[10]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[13]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[6]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[10]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[11]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[13]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[6]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev0[10]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev0[13]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev0[16]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev0[7]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev0[9]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[10]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[13]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[16]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[7]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[9]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev2[10]       ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev2[7]        ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[0]     ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[5]     ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_frame ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|prevbuf         ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr1[1]  ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[0]  ;
; 20.031 ; 20.251       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|y[0]            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 40.376 ; 40.596       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
; 40.418 ; 40.653       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.418 ; 40.653       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.418 ; 40.653       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.418 ; 40.653       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.418 ; 40.653       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.418 ; 40.653       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.478 ; 40.713       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.478 ; 40.713       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.479 ; 40.714       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.480 ; 40.715       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.480 ; 40.715       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.481 ; 40.716       ; 0.235          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 40.589 ; 40.777       ; 0.188          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|clock_6|clk                                                                                                   ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[0]|clk                                                                                    ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[1]|clk                                                                                    ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[2]|clk                                                                                    ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[3]|clk                                                                                    ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[4]|clk                                                                                    ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[5]|clk                                                                                    ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[6]|clk                                                                                    ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[7]|clk                                                                                    ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[0]|clk                                                                                            ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[1]|clk                                                                                            ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[2]|clk                                                                                            ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[3]|clk                                                                                            ;
; 40.645 ; 40.645       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf2|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.647 ; 40.647       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf1|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.652 ; 40.652       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                ;
; 40.652 ; 40.652       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                  ;
; 40.723 ; 40.723       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                ;
; 40.723 ; 40.723       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                  ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|clock_6|clk                                                                                                   ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[0]|clk                                                                                    ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[1]|clk                                                                                    ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[2]|clk                                                                                    ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[3]|clk                                                                                    ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[4]|clk                                                                                    ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[5]|clk                                                                                    ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[6]|clk                                                                                    ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[7]|clk                                                                                    ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[0]|clk                                                                                            ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[1]|clk                                                                                            ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[2]|clk                                                                                            ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[3]|clk                                                                                            ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf1|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.729 ; 40.729       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf2|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; CONF_DATA0    ; SPI_SCK    ; 8.120 ; 8.721 ; Rise       ; SPI_SCK                                         ;
; SPI_DI        ; SPI_SCK    ; 0.775 ; 1.040 ; Rise       ; SPI_SCK                                         ;
; SPI_SS3       ; SPI_SCK    ; 1.650 ; 1.890 ; Rise       ; SPI_SCK                                         ;
; CONF_DATA0    ; SPI_SCK    ; 2.958 ; 3.293 ; Fall       ; SPI_SCK                                         ;
; SDRAM_DQ[*]   ; CLOCK_27   ; 5.911 ; 6.271 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 5.047 ; 5.375 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 5.177 ; 5.410 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 5.199 ; 5.483 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 5.601 ; 5.852 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 5.565 ; 5.927 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 5.299 ; 5.647 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 5.491 ; 5.895 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 5.482 ; 5.864 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 5.461 ; 5.680 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 5.760 ; 6.068 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 5.737 ; 6.013 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 5.911 ; 6.271 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 5.872 ; 6.208 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 5.800 ; 6.125 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 5.828 ; 6.152 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 5.716 ; 6.032 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; CONF_DATA0    ; SPI_SCK    ; -3.167 ; -3.496 ; Rise       ; SPI_SCK                                         ;
; SPI_DI        ; SPI_SCK    ; 0.892  ; 0.636  ; Rise       ; SPI_SCK                                         ;
; SPI_SS3       ; SPI_SCK    ; 0.357  ; 0.183  ; Rise       ; SPI_SCK                                         ;
; CONF_DATA0    ; SPI_SCK    ; -2.558 ; -2.882 ; Fall       ; SPI_SCK                                         ;
; SDRAM_DQ[*]   ; CLOCK_27   ; -4.156 ; -4.460 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; -4.156 ; -4.460 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; -4.284 ; -4.496 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; -4.307 ; -4.567 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; -4.628 ; -4.835 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; -4.616 ; -4.936 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; -4.397 ; -4.722 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; -4.544 ; -4.905 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; -4.540 ; -4.873 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; -4.556 ; -4.753 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; -4.841 ; -5.126 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; -4.819 ; -5.074 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; -4.987 ; -5.322 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; -4.952 ; -5.262 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; -4.860 ; -5.152 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; -4.910 ; -5.209 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; -4.802 ; -5.094 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]      ; SPI_SCK               ; 16.475 ; 16.182 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[0]     ; SPI_SCK               ; 15.791 ; 15.534 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[1]     ; SPI_SCK               ; 15.865 ; 15.571 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[2]     ; SPI_SCK               ; 15.596 ; 15.260 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[3]     ; SPI_SCK               ; 15.042 ; 14.787 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[4]     ; SPI_SCK               ; 16.475 ; 16.182 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[5]     ; SPI_SCK               ; 15.630 ; 15.257 ; Rise       ; SPI_SCK                                         ;
; VGA_G[*]      ; SPI_SCK               ; 17.609 ; 17.119 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[0]     ; SPI_SCK               ; 17.609 ; 17.119 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[1]     ; SPI_SCK               ; 16.502 ; 16.010 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[2]     ; SPI_SCK               ; 17.026 ; 16.382 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[3]     ; SPI_SCK               ; 15.609 ; 15.353 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[4]     ; SPI_SCK               ; 16.603 ; 16.210 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[5]     ; SPI_SCK               ; 16.047 ; 15.618 ; Rise       ; SPI_SCK                                         ;
; VGA_HS        ; SPI_SCK               ; 10.985 ; 11.712 ; Rise       ; SPI_SCK                                         ;
; VGA_R[*]      ; SPI_SCK               ; 17.933 ; 17.395 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[0]     ; SPI_SCK               ; 17.933 ; 17.395 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[1]     ; SPI_SCK               ; 17.636 ; 17.119 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[2]     ; SPI_SCK               ; 17.374 ; 16.809 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[3]     ; SPI_SCK               ; 16.612 ; 16.220 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[4]     ; SPI_SCK               ; 17.125 ; 16.814 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[5]     ; SPI_SCK               ; 17.235 ; 16.751 ; Rise       ; SPI_SCK                                         ;
; VGA_VS        ; SPI_SCK               ; 11.197 ; 10.627 ; Rise       ; SPI_SCK                                         ;
; SPI_DO        ; SPI_SCK               ; 10.558 ; 9.863  ; Fall       ; SPI_SCK                                         ;
; SDRAM_A[*]    ; CLOCK_27              ; 6.764  ; 6.541  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLOCK_27              ; 4.953  ; 4.727  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLOCK_27              ; 5.994  ; 5.653  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLOCK_27              ; 5.901  ; 5.586  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLOCK_27              ; 5.622  ; 5.319  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLOCK_27              ; 6.029  ; 5.751  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLOCK_27              ; 5.747  ; 5.577  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLOCK_27              ; 5.650  ; 5.503  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLOCK_27              ; 6.764  ; 6.541  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLOCK_27              ; 6.047  ; 5.831  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLOCK_27              ; 5.850  ; 5.621  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLOCK_27              ; 5.127  ; 4.930  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLOCK_27              ; 6.018  ; 5.770  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLOCK_27              ; 5.450  ; 5.262  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLOCK_27              ; 4.793  ; 4.639  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLOCK_27              ; 4.793  ; 4.639  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_27              ; 6.018  ; 5.690  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27              ; 5.246  ; 4.932  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27              ; 4.818  ; 4.620  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27              ; 4.140  ; 3.965  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27              ; 4.404  ; 4.157  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27              ; 5.218  ; 4.894  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27              ; 4.725  ; 4.461  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27              ; 4.493  ; 4.249  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27              ; 4.829  ; 4.538  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27              ; 5.138  ; 4.917  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27              ; 5.368  ; 5.066  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27              ; 5.919  ; 5.590  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27              ; 5.346  ; 5.110  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27              ; 5.741  ; 5.444  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27              ; 6.014  ; 5.682  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27              ; 6.018  ; 5.690  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27              ; 5.527  ; 5.191  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLOCK_27              ; 5.634  ; 5.453  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLOCK_27              ; 4.566  ; 4.343  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nCAS    ; CLOCK_27              ; 4.836  ; 4.620  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nRAS    ; CLOCK_27              ; 4.937  ; 4.646  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nWE     ; CLOCK_27              ; 5.451  ; 5.228  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]      ; CLOCK_27              ; 21.177 ; 20.479 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]     ; CLOCK_27              ; 20.068 ; 19.891 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]     ; CLOCK_27              ; 20.169 ; 19.944 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]     ; CLOCK_27              ; 19.390 ; 19.092 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]     ; CLOCK_27              ; 18.970 ; 19.099 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]     ; CLOCK_27              ; 20.988 ; 20.257 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]     ; CLOCK_27              ; 21.177 ; 20.479 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]      ; CLOCK_27              ; 21.443 ; 20.645 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]     ; CLOCK_27              ; 20.496 ; 20.023 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]     ; CLOCK_27              ; 21.034 ; 20.558 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]     ; CLOCK_27              ; 20.869 ; 20.484 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]     ; CLOCK_27              ; 19.972 ; 20.085 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]     ; CLOCK_27              ; 21.443 ; 20.645 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]     ; CLOCK_27              ; 21.169 ; 20.436 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS        ; CLOCK_27              ; 8.583  ; 9.403  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]      ; CLOCK_27              ; 21.531 ; 20.808 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]     ; CLOCK_27              ; 20.183 ; 19.801 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]     ; CLOCK_27              ; 20.452 ; 20.049 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]     ; CLOCK_27              ; 21.225 ; 20.750 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]     ; CLOCK_27              ; 20.969 ; 20.141 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]     ; CLOCK_27              ; 21.531 ; 20.808 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]     ; CLOCK_27              ; 21.448 ; 20.706 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLOCK_27              ; 2.586  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; CLOCK_27              ;        ; 2.375  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]      ; pooyan:pooyan|clock_6 ; 16.763 ; 16.143 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[0]     ; pooyan:pooyan|clock_6 ; 15.654 ; 15.477 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[1]     ; pooyan:pooyan|clock_6 ; 15.755 ; 15.530 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[2]     ; pooyan:pooyan|clock_6 ; 14.976 ; 14.678 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[3]     ; pooyan:pooyan|clock_6 ; 14.634 ; 14.685 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[4]     ; pooyan:pooyan|clock_6 ; 16.574 ; 15.921 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[5]     ; pooyan:pooyan|clock_6 ; 16.763 ; 16.143 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_G[*]      ; pooyan:pooyan|clock_6 ; 17.029 ; 16.309 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[0]     ; pooyan:pooyan|clock_6 ; 16.253 ; 15.642 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[1]     ; pooyan:pooyan|clock_6 ; 16.620 ; 16.144 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[2]     ; pooyan:pooyan|clock_6 ; 16.826 ; 16.182 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[3]     ; pooyan:pooyan|clock_6 ; 15.636 ; 15.671 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[4]     ; pooyan:pooyan|clock_6 ; 17.029 ; 16.309 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[5]     ; pooyan:pooyan|clock_6 ; 16.755 ; 16.100 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_HS        ; pooyan:pooyan|clock_6 ; 13.147 ; 13.832 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_R[*]      ; pooyan:pooyan|clock_6 ; 17.436 ; 16.898 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[0]     ; pooyan:pooyan|clock_6 ; 17.436 ; 16.898 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[1]     ; pooyan:pooyan|clock_6 ; 17.111 ; 16.477 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[2]     ; pooyan:pooyan|clock_6 ; 16.811 ; 16.336 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[3]     ; pooyan:pooyan|clock_6 ; 16.555 ; 15.805 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[4]     ; pooyan:pooyan|clock_6 ; 17.117 ; 16.472 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[5]     ; pooyan:pooyan|clock_6 ; 17.034 ; 16.370 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_VS        ; pooyan:pooyan|clock_6 ; 12.941 ; 12.498 ; Rise       ; pooyan:pooyan|clock_6                           ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]      ; SPI_SCK               ; 10.307 ; 10.034 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[0]     ; SPI_SCK               ; 10.577 ; 10.310 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[1]     ; SPI_SCK               ; 10.746 ; 10.423 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[2]     ; SPI_SCK               ; 10.558 ; 10.286 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[3]     ; SPI_SCK               ; 10.307 ; 10.034 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[4]     ; SPI_SCK               ; 11.233 ; 11.163 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[5]     ; SPI_SCK               ; 11.410 ; 11.356 ; Rise       ; SPI_SCK                                         ;
; VGA_G[*]      ; SPI_SCK               ; 10.447 ; 10.020 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[0]     ; SPI_SCK               ; 10.447 ; 10.020 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[1]     ; SPI_SCK               ; 11.902 ; 11.491 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[2]     ; SPI_SCK               ; 10.946 ; 10.414 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[3]     ; SPI_SCK               ; 11.330 ; 10.937 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[4]     ; SPI_SCK               ; 11.668 ; 11.535 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[5]     ; SPI_SCK               ; 11.407 ; 11.336 ; Rise       ; SPI_SCK                                         ;
; VGA_HS        ; SPI_SCK               ; 10.669 ; 11.359 ; Rise       ; SPI_SCK                                         ;
; VGA_R[*]      ; SPI_SCK               ; 10.671 ; 10.204 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[0]     ; SPI_SCK               ; 11.069 ; 10.562 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[1]     ; SPI_SCK               ; 10.671 ; 10.204 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[2]     ; SPI_SCK               ; 11.548 ; 11.109 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[3]     ; SPI_SCK               ; 11.317 ; 10.925 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[4]     ; SPI_SCK               ; 11.453 ; 11.087 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[5]     ; SPI_SCK               ; 11.397 ; 11.036 ; Rise       ; SPI_SCK                                         ;
; VGA_VS        ; SPI_SCK               ; 10.928 ; 10.353 ; Rise       ; SPI_SCK                                         ;
; SPI_DO        ; SPI_SCK               ; 10.341 ; 9.656  ; Fall       ; SPI_SCK                                         ;
; SDRAM_A[*]    ; CLOCK_27              ; 4.375  ; 4.153  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLOCK_27              ; 4.375  ; 4.153  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLOCK_27              ; 5.374  ; 5.041  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLOCK_27              ; 5.285  ; 4.978  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLOCK_27              ; 5.017  ; 4.721  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLOCK_27              ; 5.407  ; 5.135  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLOCK_27              ; 5.142  ; 4.974  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLOCK_27              ; 5.048  ; 4.903  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLOCK_27              ; 6.117  ; 5.899  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLOCK_27              ; 5.430  ; 5.218  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLOCK_27              ; 5.240  ; 5.016  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLOCK_27              ; 4.541  ; 4.347  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLOCK_27              ; 5.401  ; 5.158  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLOCK_27              ; 4.850  ; 4.665  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLOCK_27              ; 4.221  ; 4.069  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLOCK_27              ; 4.221  ; 4.069  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_27              ; 3.592  ; 3.420  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27              ; 4.660  ; 4.354  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27              ; 4.249  ; 4.054  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27              ; 3.592  ; 3.420  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27              ; 3.846  ; 3.604  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27              ; 4.629  ; 4.313  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27              ; 4.156  ; 3.897  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27              ; 3.932  ; 3.693  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27              ; 4.255  ; 3.971  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27              ; 4.555  ; 4.339  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27              ; 4.777  ; 4.482  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27              ; 5.306  ; 4.986  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27              ; 4.756  ; 4.525  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27              ; 5.128  ; 4.840  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27              ; 5.397  ; 5.074  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27              ; 5.401  ; 5.081  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27              ; 4.924  ; 4.596  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLOCK_27              ; 5.033  ; 4.855  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLOCK_27              ; 4.004  ; 3.785  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nCAS    ; CLOCK_27              ; 4.263  ; 4.050  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nRAS    ; CLOCK_27              ; 4.360  ; 4.075  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nWE     ; CLOCK_27              ; 4.853  ; 4.634  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]      ; CLOCK_27              ; 7.484  ; 7.211  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]     ; CLOCK_27              ; 7.748  ; 7.481  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]     ; CLOCK_27              ; 7.923  ; 7.600  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]     ; CLOCK_27              ; 7.735  ; 7.657  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]     ; CLOCK_27              ; 7.484  ; 7.211  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]     ; CLOCK_27              ; 8.854  ; 8.854  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]     ; CLOCK_27              ; 8.762  ; 8.650  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]      ; CLOCK_27              ; 8.049  ; 7.622  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]     ; CLOCK_27              ; 8.049  ; 7.622  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]     ; CLOCK_27              ; 9.079  ; 8.668  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]     ; CLOCK_27              ; 8.969  ; 8.329  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]     ; CLOCK_27              ; 8.507  ; 8.108  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]     ; CLOCK_27              ; 9.289  ; 9.114  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]     ; CLOCK_27              ; 8.828  ; 8.686  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS        ; CLOCK_27              ; 7.929  ; 8.736  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]      ; CLOCK_27              ; 8.183  ; 7.621  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]     ; CLOCK_27              ; 8.183  ; 7.638  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]     ; CLOCK_27              ; 8.286  ; 7.621  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]     ; CLOCK_27              ; 8.719  ; 8.280  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]     ; CLOCK_27              ; 8.488  ; 8.158  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]     ; CLOCK_27              ; 8.790  ; 8.258  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]     ; CLOCK_27              ; 8.568  ; 8.207  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLOCK_27              ; 2.114  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; CLOCK_27              ;        ; 1.907  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]      ; pooyan:pooyan|clock_6 ; 10.525 ; 10.231 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[0]     ; pooyan:pooyan|clock_6 ; 11.071 ; 10.755 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[1]     ; pooyan:pooyan|clock_6 ; 11.204 ; 10.834 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[2]     ; pooyan:pooyan|clock_6 ; 11.474 ; 11.105 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[3]     ; pooyan:pooyan|clock_6 ; 10.525 ; 10.231 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[4]     ; pooyan:pooyan|clock_6 ; 11.792 ; 11.434 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[5]     ; pooyan:pooyan|clock_6 ; 12.501 ; 12.076 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_G[*]      ; pooyan:pooyan|clock_6 ; 11.629 ; 11.181 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[0]     ; pooyan:pooyan|clock_6 ; 11.629 ; 11.181 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[1]     ; pooyan:pooyan|clock_6 ; 13.133 ; 12.423 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[2]     ; pooyan:pooyan|clock_6 ; 13.702 ; 12.937 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[3]     ; pooyan:pooyan|clock_6 ; 12.109 ; 11.751 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[4]     ; pooyan:pooyan|clock_6 ; 13.484 ; 12.809 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[5]     ; pooyan:pooyan|clock_6 ; 13.477 ; 12.866 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_HS        ; pooyan:pooyan|clock_6 ; 11.195 ; 11.919 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_R[*]      ; pooyan:pooyan|clock_6 ; 12.699 ; 12.020 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[0]     ; pooyan:pooyan|clock_6 ; 12.699 ; 12.020 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[1]     ; pooyan:pooyan|clock_6 ; 13.307 ; 12.612 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[2]     ; pooyan:pooyan|clock_6 ; 13.647 ; 13.154 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[3]     ; pooyan:pooyan|clock_6 ; 13.441 ; 12.774 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[4]     ; pooyan:pooyan|clock_6 ; 13.811 ; 13.249 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[5]     ; pooyan:pooyan|clock_6 ; 14.056 ; 13.482 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_VS        ; pooyan:pooyan|clock_6 ; 12.593 ; 12.148 ; Rise       ; pooyan:pooyan|clock_6                           ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CONF_DATA0 ; SPI_DO      ; 8.156 ; 8.156 ; 8.388 ; 8.148 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CONF_DATA0 ; SPI_DO      ; 7.455 ; 7.484 ; 7.676 ; 7.676 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 4.384 ; 4.384 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 4.991 ; 4.991 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 5.041 ; 5.041 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 4.656 ; 4.656 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 4.384 ; 4.384 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 4.735 ; 4.735 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 5.034 ; 5.034 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 4.772 ; 4.772 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 4.760 ; 4.760 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 5.151 ; 5.151 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 5.307 ; 5.307 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 5.929 ; 5.929 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 5.903 ; 5.903 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 5.142 ; 5.142 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 4.825 ; 4.825 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 6.137 ; 6.137 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 5.473 ; 5.473 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 3.332 ; 3.361 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 3.915 ; 3.944 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 3.963 ; 3.992 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 3.594 ; 3.623 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 3.332 ; 3.361 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 3.642 ; 3.688 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 3.930 ; 3.976 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 3.678 ; 3.724 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 3.667 ; 3.713 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 4.068 ; 4.097 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 4.218 ; 4.247 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 4.816 ; 4.845 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 4.790 ; 4.819 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 4.061 ; 4.090 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 3.756 ; 3.785 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 5.015 ; 5.044 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 4.379 ; 4.408 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 4.083     ; 4.323     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 4.604     ; 4.844     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 4.601     ; 4.841     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 4.263     ; 4.503     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 4.083     ; 4.323     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 4.382     ; 4.642     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 4.591     ; 4.851     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 4.429     ; 4.689     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 4.401     ; 4.661     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 4.795     ; 5.035     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 5.007     ; 5.247     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 5.474     ; 5.714     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 5.456     ; 5.696     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 4.782     ; 5.022     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 4.531     ; 4.771     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 5.669     ; 5.909     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 5.095     ; 5.335     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 3.273     ; 3.273     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 3.774     ; 3.774     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 3.771     ; 3.771     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 3.447     ; 3.447     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 3.273     ; 3.273     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 3.553     ; 3.553     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 3.755     ; 3.755     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 3.599     ; 3.599     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 3.572     ; 3.572     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 3.957     ; 3.957     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 4.161     ; 4.161     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 4.609     ; 4.609     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 4.591     ; 4.591     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 3.945     ; 3.945     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 3.704     ; 3.704     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 4.796     ; 4.796     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 4.246     ; 4.246     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 37.9 MHz  ; 37.9 MHz        ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 61.37 MHz ; 61.37 MHz       ; pooyan:pooyan|clock_6                           ;      ;
; 82.32 MHz ; 82.32 MHz       ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 91.51 MHz ; 91.51 MHz       ; SPI_SCK                                         ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pooyan:pooyan|clock_6                           ; -15.065 ; -4559.819     ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -9.681  ; -138.268      ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; -8.013  ; -1230.224     ;
; SPI_SCK                                         ; -7.245  ; -173.035      ;
+-------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pooyan:pooyan|clock_6                           ; -2.423 ; -70.671       ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.502 ; -0.674        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384  ; 0.000         ;
; SPI_SCK                                         ; 0.402  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -7.469 ; -7.469        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; -7.462 ; -87.721       ;
; pooyan:pooyan|clock_6                           ; -2.706 ; -489.886      ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pooyan:pooyan|clock_6                           ; 2.132 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.556 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 6.025 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pooyan:pooyan|clock_6                           ; -3.201 ; -927.896      ;
; SPI_SCK                                         ; -3.201 ; -117.374      ;
; CLOCK_27                                        ; 18.351 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.980 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 40.378 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pooyan:pooyan|clock_6'                                                                                                                                                   ;
+---------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -15.065 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.074     ; 15.993     ;
; -14.621 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.544     ; 15.079     ;
; -14.604 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.534     ; 15.072     ;
; -14.482 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.534     ; 14.950     ;
; -14.383 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.328      ; 15.713     ;
; -14.378 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.071     ; 15.309     ;
; -14.334 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.374      ; 15.710     ;
; -14.326 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.084     ; 15.244     ;
; -14.324 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.362      ; 15.688     ;
; -14.286 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.073     ; 15.215     ;
; -14.233 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.337      ; 15.572     ;
; -14.229 ; pooyan:pooyan|T80se:cpu|T80:u0|F[0]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.074     ; 15.157     ;
; -14.223 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.370      ; 15.595     ;
; -14.202 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.074     ; 15.130     ;
; -14.200 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.325      ; 15.527     ;
; -14.193 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.379      ; 15.574     ;
; -14.186 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.374      ; 15.562     ;
; -14.158 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.072     ; 15.088     ;
; -14.118 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[1] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.072     ; 15.048     ;
; -14.093 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.337      ; 15.432     ;
; -14.087 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.325      ; 15.414     ;
; -14.083 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.338      ; 15.423     ;
; -14.070 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.371      ; 15.443     ;
; -14.059 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.084     ; 14.977     ;
; -14.057 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.326      ; 15.385     ;
; -14.056 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.329      ; 15.387     ;
; -14.052 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.379      ; 15.433     ;
; -14.041 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.362      ; 15.405     ;
; -14.040 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.335      ; 15.377     ;
; -14.010 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.372      ; 15.384     ;
; -14.009 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.376      ; 15.387     ;
; -13.994 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.376      ; 15.372     ;
; -13.971 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.321      ; 15.294     ;
; -13.957 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[2] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.072     ; 14.887     ;
; -13.956 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.086     ; 14.872     ;
; -13.956 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.086     ; 14.872     ;
; -13.951 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.378      ; 15.331     ;
; -13.948 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.329      ; 15.279     ;
; -13.939 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.142     ; 14.799     ;
; -13.937 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[0]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.084     ; 14.855     ;
; -13.934 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.324      ; 15.260     ;
; -13.934 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.541     ; 14.395     ;
; -13.930 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.362      ; 15.294     ;
; -13.926 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.326      ; 15.254     ;
; -13.922 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.132     ; 14.792     ;
; -13.917 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.077     ; 14.842     ;
; -13.917 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.082     ; 14.837     ;
; -13.917 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.082     ; 14.837     ;
; -13.917 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.531     ; 14.388     ;
; -13.914 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.077     ; 14.839     ;
; -13.899 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.376      ; 15.277     ;
; -13.890 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.096     ; 14.796     ;
; -13.889 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.324      ; 15.215     ;
; -13.886 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.371      ; 15.259     ;
; -13.880 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.372      ; 15.254     ;
; -13.880 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.108     ; 14.774     ;
; -13.879 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.084     ; 14.797     ;
; -13.878 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.084     ; 14.796     ;
; -13.873 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.086     ; 14.789     ;
; -13.868 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.329      ; 15.199     ;
; -13.864 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.376      ; 15.242     ;
; -13.864 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][0] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.376      ; 15.242     ;
; -13.863 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.098     ; 14.767     ;
; -13.861 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.340      ; 15.203     ;
; -13.857 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.370      ; 15.229     ;
; -13.815 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[1][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.386      ; 15.203     ;
; -13.811 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.077     ; 14.736     ;
; -13.810 ; pooyan:pooyan|T80se:cpu|T80:u0|NMICycle  ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.524     ; 14.288     ;
; -13.809 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.077     ; 14.734     ;
; -13.805 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.080     ; 14.727     ;
; -13.800 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.132     ; 14.670     ;
; -13.795 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.328      ; 15.125     ;
; -13.795 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.531     ; 14.266     ;
; -13.789 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.133     ; 14.658     ;
; -13.788 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.073     ; 14.717     ;
; -13.779 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.100     ; 14.681     ;
; -13.776 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.335      ; 15.113     ;
; -13.772 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.123     ; 14.651     ;
; -13.769 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.321      ; 15.092     ;
; -13.762 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.090     ; 14.674     ;
; -13.757 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.339      ; 15.098     ;
; -13.756 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.145     ; 14.613     ;
; -13.751 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.086     ; 14.667     ;
; -13.749 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.091     ; 14.660     ;
; -13.742 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.096     ; 14.648     ;
; -13.741 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.376      ; 15.119     ;
; -13.741 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.098     ; 14.645     ;
; -13.740 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.374      ; 15.116     ;
; -13.739 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.135     ; 14.606     ;
; -13.735 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.376      ; 15.113     ;
; -13.732 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.081     ; 14.653     ;
; -13.728 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.077     ; 14.653     ;
; -13.725 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.086     ; 14.641     ;
; -13.723 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.325      ; 15.050     ;
; -13.719 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.368      ; 15.089     ;
; -13.718 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.374      ; 15.094     ;
; -13.710 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.326      ; 15.038     ;
; -13.710 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.386      ; 15.098     ;
; -13.705 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[0][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.069     ; 14.638     ;
; -13.698 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.370      ; 15.070     ;
+---------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock          ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; -9.681 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.932     ; 5.739      ;
; -9.672 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.925     ; 5.737      ;
; -9.001 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.919     ; 5.072      ;
; -8.894 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.926     ; 4.958      ;
; -7.249 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 2.833      ;
; -7.249 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 2.833      ;
; -7.249 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 2.833      ;
; -7.249 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 2.833      ;
; -7.225 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.808      ;
; -7.225 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.808      ;
; -7.225 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.808      ;
; -7.225 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.808      ;
; -7.225 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.808      ;
; -7.225 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.808      ;
; -7.225 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.808      ;
; -7.225 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.808      ;
; -7.171 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 3.218      ;
; -7.171 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 3.218      ;
; -7.171 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 3.218      ;
; -7.171 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 3.218      ;
; -7.027 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 3.074      ;
; -7.027 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 3.074      ;
; -7.027 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 3.074      ;
; -7.027 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 3.074      ;
; -7.012 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.065      ;
; -7.012 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.065      ;
; -7.012 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.065      ;
; -7.012 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.065      ;
; -7.012 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.065      ;
; -7.012 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.065      ;
; -7.012 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.065      ;
; -7.012 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.065      ;
; -6.998 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.051      ;
; -6.998 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.051      ;
; -6.998 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.051      ;
; -6.998 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.051      ;
; -6.998 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.051      ;
; -6.998 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.051      ;
; -6.998 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.051      ;
; -6.998 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 3.051      ;
; -6.998 ; pooyan:pooyan|sp_buffer_sel                                                                                                               ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.587     ; 3.401      ;
; -6.973 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 2.557      ;
; -6.973 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 2.557      ;
; -6.973 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 2.557      ;
; -6.973 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.369     ; 2.557      ;
; -6.969 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 3.015      ;
; -6.969 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 3.015      ;
; -6.969 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 3.015      ;
; -6.969 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 3.015      ;
; -6.969 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 3.015      ;
; -6.969 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 3.015      ;
; -6.969 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 3.015      ;
; -6.969 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 3.015      ;
; -6.948 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.531      ;
; -6.948 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.531      ;
; -6.948 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.531      ;
; -6.948 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.531      ;
; -6.948 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.531      ;
; -6.948 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.531      ;
; -6.948 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.531      ;
; -6.948 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.370     ; 2.531      ;
; -6.946 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.999      ;
; -6.946 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.999      ;
; -6.946 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.999      ;
; -6.946 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.999      ;
; -6.946 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.999      ;
; -6.946 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.999      ;
; -6.946 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.999      ;
; -6.946 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.999      ;
; -6.935 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.899     ; 2.989      ;
; -6.935 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.899     ; 2.989      ;
; -6.935 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.899     ; 2.989      ;
; -6.935 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.899     ; 2.989      ;
; -6.918 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 2.965      ;
; -6.918 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 2.965      ;
; -6.918 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 2.965      ;
; -6.918 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.906     ; 2.965      ;
; -6.879 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.932      ;
; -6.879 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.932      ;
; -6.879 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.932      ;
; -6.879 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.932      ;
; -6.879 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.932      ;
; -6.879 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.932      ;
; -6.879 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.932      ;
; -6.879 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.900     ; 2.932      ;
; -6.859 ; pooyan:pooyan|sp_buffer_sel                                                                                                               ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.594     ; 3.255      ;
; -6.840 ; pooyan:pooyan|sp_buffer_write_addr[5]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.589     ; 3.241      ;
; -6.837 ; pooyan:pooyan|vcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -4.379     ; 2.411      ;
; -6.829 ; pooyan:pooyan|sp_buffer_write_addr[3]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.596     ; 3.223      ;
; -6.825 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.871      ;
; -6.825 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.871      ;
; -6.825 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.871      ;
; -6.825 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.871      ;
; -6.825 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.871      ;
; -6.825 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.871      ;
; -6.825 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.871      ;
; -6.825 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.871      ;
; -6.820 ; pooyan:pooyan|sp_buffer_write_addr[3]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.589     ; 3.221      ;
; -6.817 ; pooyan:pooyan|sp_buffer_write_addr[5]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.596     ; 3.211      ;
; -6.716 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -3.907     ; 2.762      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                     ; Launch Clock          ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; -8.013 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.453      ;
; -8.013 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.453      ;
; -8.013 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.453      ;
; -8.013 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.453      ;
; -8.013 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.453      ;
; -8.013 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.453      ;
; -8.013 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.453      ;
; -8.013 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.453      ;
; -7.904 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.344      ;
; -7.904 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.344      ;
; -7.904 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.344      ;
; -7.904 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.344      ;
; -7.904 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.344      ;
; -7.904 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.344      ;
; -7.904 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.344      ;
; -7.904 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.520     ; 4.344      ;
; -7.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.521     ; 4.282      ;
; -7.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.521     ; 4.282      ;
; -7.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.521     ; 4.282      ;
; -7.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.521     ; 4.282      ;
; -7.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.521     ; 4.282      ;
; -7.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.521     ; 4.282      ;
; -7.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.521     ; 4.282      ;
; -7.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.521     ; 4.282      ;
; -7.801 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.517     ; 4.244      ;
; -7.801 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.517     ; 4.244      ;
; -7.801 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.517     ; 4.244      ;
; -7.801 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.517     ; 4.244      ;
; -7.801 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.517     ; 4.244      ;
; -7.801 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.517     ; 4.244      ;
; -7.801 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.517     ; 4.244      ;
; -7.801 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.517     ; 4.244      ;
; -7.781 ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]  ; dpSDRAM256Mb:mram|ram0_addr_s[6]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.382     ; 3.359      ;
; -7.671 ; pooyan:pooyan|T80se:cpu|T80:u0|A[3]  ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.365     ; 3.266      ;
; -7.612 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.509     ; 4.063      ;
; -7.612 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.509     ; 4.063      ;
; -7.612 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.509     ; 4.063      ;
; -7.612 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.509     ; 4.063      ;
; -7.612 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.509     ; 4.063      ;
; -7.612 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.509     ; 4.063      ;
; -7.612 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.509     ; 4.063      ;
; -7.612 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.509     ; 4.063      ;
; -7.493 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[6] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.959     ; 3.494      ;
; -7.453 ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]  ; dpSDRAM256Mb:mram|ram0_addr_s[7]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.418     ; 2.995      ;
; -7.424 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.466     ; 3.918      ;
; -7.384 ; pooyan:pooyan|hcnt[1]                ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.910     ; 3.434      ;
; -7.344 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.466     ; 3.838      ;
; -7.311 ; pooyan:pooyan|T80se:cpu|T80:u0|A[4]  ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.365     ; 2.906      ;
; -7.293 ; pooyan:pooyan|hcnt[3]                ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.380     ; 2.873      ;
; -7.254 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.467     ; 3.747      ;
; -7.245 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[0] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.959     ; 3.246      ;
; -7.236 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.463     ; 3.733      ;
; -7.228 ; pooyan:pooyan|flip                   ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.379     ; 2.809      ;
; -7.143 ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]  ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.418     ; 2.685      ;
; -7.126 ; pooyan:pooyan|T80se:cpu|T80:u0|A[2]  ; dpSDRAM256Mb:mram|ram0_addr_s[2]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.365     ; 2.721      ;
; -7.085 ; pooyan:pooyan|hcnt[4]                ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.910     ; 3.135      ;
; -7.073 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[1] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.912     ; 3.121      ;
; -7.052 ; pooyan:pooyan|T80se:cpu|T80:u0|A[5]  ; dpSDRAM256Mb:mram|ram0_addr_s[5]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.365     ; 2.647      ;
; -7.022 ; pooyan:pooyan|video_vs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.897     ; 3.085      ;
; -6.964 ; pooyan:pooyan|T80se:cpu|T80:u0|A[1]  ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.365     ; 2.559      ;
; -6.936 ; pooyan:pooyan|hcnt[0]                ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.380     ; 2.516      ;
; -6.850 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[2] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.959     ; 2.851      ;
; -6.844 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[5] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.912     ; 2.892      ;
; -6.806 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[11] ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.893     ; 2.873      ;
; -6.806 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[10] ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.893     ; 2.873      ;
; -6.806 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[9]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.893     ; 2.873      ;
; -6.789 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.972     ; 2.777      ;
; -6.789 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.972     ; 2.777      ;
; -6.789 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.972     ; 2.777      ;
; -6.789 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.972     ; 2.777      ;
; -6.789 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.972     ; 2.777      ;
; -6.789 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.972     ; 2.777      ;
; -6.789 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.972     ; 2.777      ;
; -6.789 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.972     ; 2.777      ;
; -6.785 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[5]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.894     ; 2.851      ;
; -6.785 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[6]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.894     ; 2.851      ;
; -6.785 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[2]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.894     ; 2.851      ;
; -6.785 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.894     ; 2.851      ;
; -6.785 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[8]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.894     ; 2.851      ;
; -6.785 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[7]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.894     ; 2.851      ;
; -6.785 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[3]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.894     ; 2.851      ;
; -6.785 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[4]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.894     ; 2.851      ;
; -6.766 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[3]   ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.898     ; 2.828      ;
; -6.750 ; pooyan:pooyan|pxcnt[1]               ; dpSDRAM256Mb:mram|ram0_addr_s[10]                           ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.793      ;
; -6.744 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[4] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.959     ; 2.745      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[2]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[5]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[6]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[7]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[8]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.730 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[9]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.917     ; 2.773      ;
; -6.678 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[0]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.893     ; 2.745      ;
; -6.678 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.893     ; 2.745      ;
; -6.678 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[2]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.893     ; 2.745      ;
; -6.678 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[3]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.893     ; 2.745      ;
; -6.678 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[5]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.893     ; 2.745      ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SPI_SCK'                                                                                                    ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -7.245 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 8.623      ;
; -7.245 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 8.623      ;
; -6.798 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 8.176      ;
; -6.798 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 8.176      ;
; -6.742 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 8.120      ;
; -6.742 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 8.120      ;
; -6.679 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 8.057      ;
; -6.679 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 8.057      ;
; -6.587 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.965      ;
; -6.587 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.965      ;
; -6.555 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.933      ;
; -6.555 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.933      ;
; -6.341 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.719      ;
; -6.341 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.719      ;
; -6.265 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 7.201      ;
; -6.222 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.600      ;
; -6.222 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.600      ;
; -6.152 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.530      ;
; -6.152 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.530      ;
; -6.114 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.492      ;
; -6.114 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.492      ;
; -5.987 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.373      ; 7.362      ;
; -5.987 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.373      ; 7.362      ;
; -5.858 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.787      ;
; -5.818 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.754      ;
; -5.806 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.184      ;
; -5.806 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.376      ; 7.184      ;
; -5.766 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.373      ; 7.141      ;
; -5.766 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.373      ; 7.141      ;
; -5.762 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.698      ;
; -5.752 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.681      ;
; -5.743 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.076     ; 6.669      ;
; -5.740 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.669      ;
; -5.699 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.635      ;
; -5.661 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.590      ;
; -5.633 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.569      ;
; -5.607 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.543      ;
; -5.575 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.511      ;
; -5.562 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.491      ;
; -5.537 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.466      ;
; -5.522 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.076     ; 6.448      ;
; -5.426 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.355      ;
; -5.361 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.297      ;
; -5.345 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.274      ;
; -5.252 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.181      ;
; -5.242 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.178      ;
; -5.186 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.122      ;
; -5.172 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.108      ;
; -5.134 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.070      ;
; -5.130 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.066      ;
; -5.114 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 6.043      ;
; -5.067 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 6.003      ;
; -5.015 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.073     ; 5.944      ;
; -5.007 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.069     ; 5.940      ;
; -4.975 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.911      ;
; -4.964 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.421      ; 5.887      ;
; -4.943 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.879      ;
; -4.826 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.762      ;
; -4.786 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.069     ; 5.719      ;
; -4.773 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.709      ;
; -4.762 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.421      ; 5.685      ;
; -4.729 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.665      ;
; -4.667 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.603      ;
; -4.658 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.069     ; 5.591      ;
; -4.655 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.591      ;
; -4.610 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.546      ;
; -4.587 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.421      ; 5.510      ;
; -4.579 ; mist_io:mist_io|cmd[0]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.541     ; 5.040      ;
; -4.576 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.512      ;
; -4.564 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.378      ; 5.944      ;
; -4.564 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.378      ; 5.944      ;
; -4.554 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.421      ; 5.477      ;
; -4.540 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.476      ;
; -4.502 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.438      ;
; -4.477 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.413      ;
; -4.453 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.421      ; 5.376      ;
; -4.452 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.388      ;
; -4.446 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.421      ; 5.369      ;
; -4.437 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.069     ; 5.370      ;
; -4.348 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.071     ; 5.279      ;
; -4.341 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.277      ;
; -4.332 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.421      ; 5.255      ;
; -4.314 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.421      ; 5.237      ;
; -4.260 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.196      ;
; -4.238 ; mist_io:mist_io|cmd[6]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.378      ; 5.618      ;
; -4.238 ; mist_io:mist_io|cmd[6]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.378      ; 5.618      ;
; -4.232 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.069     ; 5.165      ;
; -4.202 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.418      ; 5.122      ;
; -4.167 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 5.103      ;
; -4.162 ; mist_io:mist_io|cmd[7]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.378      ; 5.542      ;
; -4.162 ; mist_io:mist_io|cmd[7]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.378      ; 5.542      ;
; -4.051 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 4.987      ;
; -4.029 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 4.965      ;
; -4.022 ; mist_io:mist_io|cmd[6]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.071     ; 4.953      ;
; -4.011 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.069     ; 4.944      ;
; -3.946 ; mist_io:mist_io|cmd[7]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.071     ; 4.877      ;
; -3.930 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.066     ; 4.866      ;
; -3.915 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[1] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.071     ; 4.846      ;
; -3.915 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[2] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.071     ; 4.846      ;
; -3.915 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[6] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.071     ; 4.846      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pooyan:pooyan|clock_6'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                    ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.423 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[1]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 1.741      ;
; -2.217 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|T80se:cpu|DI_Reg[6]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.908      ; 1.956      ;
; -2.174 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|T80se:cpu|DI_Reg[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.907      ; 1.998      ;
; -2.130 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.910      ; 2.045      ;
; -1.985 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.179      ;
; -1.957 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.207      ;
; -1.947 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|ch_data1[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.905      ; 2.223      ;
; -1.904 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|ch_data1[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.905      ; 2.266      ;
; -1.903 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.902      ; 2.264      ;
; -1.894 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|T80se:cpu|DI_Reg[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.888      ; 2.259      ;
; -1.890 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.661      ;
; -1.887 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|T80se:cpu|DI_Reg[2]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.900      ; 2.278      ;
; -1.882 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.282      ;
; -1.876 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.288      ;
; -1.874 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.248      ; 2.674      ;
; -1.866 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.253      ; 2.687      ;
; -1.866 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.250      ; 2.684      ;
; -1.863 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.264      ; 2.701      ;
; -1.863 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.263      ; 2.700      ;
; -1.863 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.301      ;
; -1.860 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.264      ; 2.704      ;
; -1.856 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|ch_data1[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.905      ; 2.314      ;
; -1.853 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.254      ; 2.701      ;
; -1.853 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.260      ; 2.707      ;
; -1.841 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|T80se:cpu|DI_Reg[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.909      ; 2.333      ;
; -1.840 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.253      ; 2.713      ;
; -1.835 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.329      ;
; -1.834 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.907      ; 2.338      ;
; -1.833 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.261      ; 2.728      ;
; -1.831 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.902      ; 2.336      ;
; -1.825 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.339      ;
; -1.825 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.726      ;
; -1.820 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.263      ; 2.743      ;
; -1.818 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.252      ; 2.734      ;
; -1.816 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.262      ; 2.746      ;
; -1.816 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.263      ; 2.747      ;
; -1.815 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.250      ; 2.735      ;
; -1.814 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.249      ; 2.735      ;
; -1.813 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.249      ; 2.736      ;
; -1.812 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.739      ;
; -1.807 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.357      ;
; -1.801 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.262      ; 2.761      ;
; -1.799 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|T80se:cpu|DI_Reg[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.898      ; 2.364      ;
; -1.799 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[5]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.898      ; 2.364      ;
; -1.799 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.752      ;
; -1.795 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.756      ;
; -1.792 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|ch_data1[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.902      ; 2.375      ;
; -1.785 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.263      ; 2.778      ;
; -1.783 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.252      ; 2.769      ;
; -1.783 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.261      ; 2.778      ;
; -1.781 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.253      ; 2.772      ;
; -1.779 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.385      ;
; -1.774 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.777      ;
; -1.770 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.394      ;
; -1.769 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.782      ;
; -1.760 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.254      ; 2.794      ;
; -1.760 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.404      ;
; -1.754 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.902      ; 2.413      ;
; -1.751 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.253      ; 2.802      ;
; -1.749 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.897      ; 2.413      ;
; -1.747 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.804      ;
; -1.746 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.253      ; 2.807      ;
; -1.744 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.261      ; 2.817      ;
; -1.742 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.261      ; 2.819      ;
; -1.729 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.260      ; 2.831      ;
; -1.721 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.260      ; 2.839      ;
; -1.712 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.908      ; 2.461      ;
; -1.707 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.242      ; 2.835      ;
; -1.705 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.240      ; 2.835      ;
; -1.705 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.259      ; 2.854      ;
; -1.702 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.900      ; 2.463      ;
; -1.701 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.463      ;
; -1.699 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|ch_data1[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.909      ; 2.475      ;
; -1.694 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.889      ; 2.460      ;
; -1.694 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.262      ; 2.868      ;
; -1.692 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.261      ; 2.869      ;
; -1.690 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.252      ; 2.862      ;
; -1.688 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.251      ; 2.863      ;
; -1.687 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.242      ; 2.855      ;
; -1.686 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.254      ; 2.868      ;
; -1.683 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.261      ; 2.878      ;
; -1.683 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.260      ; 2.877      ;
; -1.681 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.483      ;
; -1.679 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.485      ;
; -1.678 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.262      ; 2.884      ;
; -1.677 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.243      ; 2.866      ;
; -1.673 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.491      ;
; -1.665 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.262      ; 2.897      ;
; -1.663 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.253      ; 2.890      ;
; -1.659 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.260      ; 2.901      ;
; -1.658 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.902      ; 2.509      ;
; -1.657 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.252      ; 2.895      ;
; -1.657 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.507      ;
; -1.656 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.508      ;
; -1.653 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.511      ;
; -1.645 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 4.263      ; 2.918      ;
; -1.639 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.525      ;
; -1.632 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|ch_data1[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.909      ; 2.542      ;
; -1.630 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.534      ;
; -1.626 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 3.899      ; 2.538      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.502 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|clock_6                                                                                                ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 0.684      ;
; -0.481 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|clock_6                                                                                                ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 0.705      ;
; -0.172 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.014      ;
; -0.111 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.075      ;
; 0.150  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.336      ;
; 0.227  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.976      ; 1.773      ;
; 0.234  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.420      ;
; 0.237  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.968      ; 1.775      ;
; 0.249  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.435      ;
; 0.257  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.443      ;
; 0.272  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.458      ;
; 0.356  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.542      ;
; 0.371  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.557      ;
; 0.379  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.565      ;
; 0.394  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.580      ;
; 0.423  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.976      ; 1.969      ;
; 0.433  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.968      ; 1.971      ;
; 0.469  ; pooyan:pooyan|sp_buffer_read_addr[7]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.736      ;
; 0.478  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.664      ;
; 0.493  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.679      ;
; 0.501  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.687      ;
; 0.516  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.702      ;
; 0.600  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.651      ; 1.786      ;
; 0.709  ; pooyan:pooyan|sp_buffer_read_addr[6]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.713  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.876  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.143      ;
; 1.028  ; pooyan:pooyan|sp_buffer_read_addr[6]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.030  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.034  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.034  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.047  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.314      ;
; 1.128  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.129  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.396      ;
; 1.151  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.419      ;
; 1.152  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.419      ;
; 1.156  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.423      ;
; 1.169  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.436      ;
; 1.199  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 2.386      ;
; 1.199  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 2.386      ;
; 1.199  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 2.386      ;
; 1.199  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 2.386      ;
; 1.241  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.508      ;
; 1.250  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.517      ;
; 1.273  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.540      ;
; 1.274  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.541      ;
; 1.363  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.630      ;
; 1.375  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 2.562      ;
; 1.375  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 2.562      ;
; 1.375  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 2.562      ;
; 1.375  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.652      ; 2.562      ;
; 1.395  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.662      ;
; 1.485  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.752      ;
; 1.517  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.784      ;
; 1.626  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.893      ;
; 1.986  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.253      ;
; 2.001  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.268      ;
; 2.108  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.375      ;
; 2.123  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.390      ;
; 2.230  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.497      ;
; 2.245  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.512      ;
; 4.358  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.961     ; 1.727      ;
; 4.483  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.953     ; 1.860      ;
; 4.613  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.964     ; 1.979      ;
; 4.890  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.956     ; 2.264      ;
; 4.920  ; pooyan:pooyan|sp_buffer_write_addr[0] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.958     ; 2.292      ;
; 4.931  ; pooyan:pooyan|sp_buffer_write_addr[0] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.966     ; 2.295      ;
; 5.005  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.964     ; 2.371      ;
; 5.043  ; pooyan:pooyan|sp_buffer_write_addr[6] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.966     ; 2.407      ;
; 5.076  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.956     ; 2.450      ;
; 5.111  ; pooyan:pooyan|sp_buffer_write_addr[4] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.966     ; 2.475      ;
; 5.126  ; pooyan:pooyan|sp_buffer_write_addr[7] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.966     ; 2.490      ;
; 5.166  ; pooyan:pooyan|sp_buffer_write_addr[2] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.966     ; 2.530      ;
; 5.169  ; pooyan:pooyan|sp_buffer_write_addr[7] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.958     ; 2.541      ;
; 5.189  ; pooyan:pooyan|sp_buffer_write_addr[4] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.958     ; 2.561      ;
; 5.247  ; pooyan:pooyan|sp_buffer_write_addr[2] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.958     ; 2.619      ;
; 5.304  ; pooyan:pooyan|sp_buffer_write_addr[6] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.958     ; 2.676      ;
; 5.326  ; pooyan:pooyan|sp_buffer_write_addr[1] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.966     ; 2.690      ;
; 5.334  ; pooyan:pooyan|sp_buffer_write_addr[1] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.958     ; 2.706      ;
; 5.378  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.735     ; 1.938      ;
; 5.379  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.735     ; 1.939      ;
; 5.381  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.735     ; 1.941      ;
; 5.407  ; pooyan:pooyan|sp_buffer_write_addr[5] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.966     ; 2.771      ;
; 5.421  ; pooyan:pooyan|sp_buffer_write_addr[3] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.958     ; 2.793      ;
; 5.423  ; pooyan:pooyan|sp_buffer_write_addr[3] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.966     ; 2.787      ;
; 5.426  ; pooyan:pooyan|sp_buffer_write_addr[5] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.958     ; 2.798      ;
; 5.467  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 2.481      ;
; 5.467  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 2.481      ;
; 5.467  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 2.481      ;
; 5.467  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 2.481      ;
; 5.467  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 2.481      ;
; 5.467  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 2.481      ;
; 5.467  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 2.481      ;
; 5.467  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 2.481      ;
; 5.490  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.735     ; 2.050      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.384 ; dpSDRAM256Mb:mram|ram0_req_s                                              ; dpSDRAM256Mb:mram|ram0_req_s                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.390 ; video_mixer:video_mixer|osd:osd|pixsz[0]                                  ; video_mixer:video_mixer|osd:osd|pixsz[0]                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.390 ; pooyan:pooyan|clock_6                                                     ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                                                                                                                                   ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.590      ; 1.511      ;
; 0.402 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Null                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Null                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Init                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Init                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_RefreshAll                      ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_RefreshAll                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Idle                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Idle                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr1     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr1                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]                ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_mixer:video_mixer|scanline                                          ; video_mixer:video_mixer|scanline                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; video_mixer:video_mixer|scandoubler:scandoubler|hs_out                    ; video_mixer:video_mixer|scandoubler:scandoubler|hs_out                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; dpSDRAM256Mb:mram|SdrBa_s[1]                                              ; dpSDRAM256Mb:mram|SdrBa_s[1]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|y[0]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|y[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.421 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[1]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.067      ;
; 0.421 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.068      ;
; 0.422 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.071      ;
; 0.423 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[3]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.070      ;
; 0.423 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[7]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.070      ;
; 0.426 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[7]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.075      ;
; 0.433 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[2]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.082      ;
; 0.436 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.085      ;
; 0.440 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.091      ;
; 0.452 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.103      ;
; 0.455 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[2]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.106      ;
; 0.458 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_frame ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|prevbuf                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.725      ;
; 0.460 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.109      ;
; 0.463 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_line  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.729      ;
; 0.464 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.110      ;
; 0.465 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_line  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.731      ;
; 0.466 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.115      ;
; 0.466 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.113      ;
; 0.468 ; video_mixer:video_mixer|osd:osd|v_cnt[9]                                  ; video_mixer:video_mixer|osd:osd|v_cnt[9]                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.117      ;
; 0.469 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.118      ;
; 0.469 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[4]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.116      ;
; 0.470 ; dpSDRAM256Mb:mram|SdrAddress_v[9]                                         ; dpSDRAM256Mb:mram|SdrAdr_s[8]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev2[0]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; dpSDRAM256Mb:mram|ram0_addr_s[1]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[1]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; dpSDRAM256Mb:mram|ram0_addr_s[3]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[3]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; dpSDRAM256Mb:mram|ram0_addr_s[8]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[8]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[0]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; dpSDRAM256Mb:mram|ram0_addr_s[0]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[0]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[2]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.121      ;
; 0.477 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.132      ;
; 0.477 ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[11]               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[11]                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.743      ;
; 0.479 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[9]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[9]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[4]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[2]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[17]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[17]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.138      ;
; 0.481 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.482 ; dpSDRAM256Mb:mram|pcs_v[0]                                                ; dpSDRAM256Mb:mram|ram0_req_s                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.767      ;
; 0.482 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[7]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.748      ;
; 0.483 ; dpSDRAM256Mb:mram|pcs_v[0]                                                ; dpSDRAM256Mb:mram|pcs_v[1]                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.768      ;
; 0.487 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.138      ;
; 0.488 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.134      ;
; 0.491 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.146      ;
; 0.492 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[4]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.758      ;
; 0.495 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[5]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[3]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.498 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[0]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[5]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.500 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.157      ;
; 0.500 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[7]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[8]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[4]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[5]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.501 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[7]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.767      ;
; 0.502 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[6]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[6]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.768      ;
; 0.503 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[9]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[10]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.505 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.507 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[14]       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[14]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.774      ;
; 0.508 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[11]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[11]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.775      ;
; 0.509 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[15]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[15]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.510 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[1]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.777      ;
; 0.511 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[1]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.777      ;
; 0.512 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[0]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.778      ;
; 0.512 ; pooyan:pooyan|clock_6                                                     ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                                                                                                                                   ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.590      ; 1.637      ;
; 0.516 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.092      ;
; 0.516 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[1]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[3]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.782      ;
; 0.516 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.517 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[10]       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.517 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.517 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[9]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[9]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.783      ;
; 0.519 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[10]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[10]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.785      ;
; 0.523 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.180      ;
; 0.524 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.529 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[2]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.795      ;
; 0.533 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[0]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.107      ;
; 0.534 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[7]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.110      ;
; 0.537 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.113      ;
; 0.539 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.115      ;
; 0.539 ; pooyan:pooyan|clock_6                                                     ; video_mixer:video_mixer|scandoubler:scandoubler|ce_x1                                                                                                                                    ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.584      ; 1.654      ;
; 0.541 ; pooyan:pooyan|clock_6                                                     ; video_mixer:video_mixer|scandoubler:scandoubler|ce_x4                                                                                                                                    ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.584      ; 1.656      ;
; 0.548 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.207      ;
; 0.552 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[3]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.816      ;
; 0.553 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[6]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.817      ;
; 0.554 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[7]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.818      ;
; 0.555 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[4]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.819      ;
; 0.556 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[1]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.820      ;
; 0.556 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.820      ;
; 0.560 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[5]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.824      ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SPI_SCK'                                                                                                                                                                                                                  ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; mist_io:mist_io|bit_cnt[1]                 ; mist_io:mist_io|bit_cnt[1]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mist_io:mist_io|byte_cnt[0]                ; mist_io:mist_io|byte_cnt[0]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mist_io:mist_io|status[0]                  ; mist_io:mist_io|status[0]                                                                                                  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_mixer:video_mixer|osd:osd|osd_enable ; video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; mist_io:mist_io|bit_cnt[2]                 ; mist_io:mist_io|bit_cnt[2]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; mist_io:mist_io|bit_cnt[0]                 ; mist_io:mist_io|bit_cnt[0]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.684      ;
; 0.420 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.070      ;
; 0.427 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.077      ;
; 0.440 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.090      ;
; 0.444 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.083      ;
; 0.457 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.096      ;
; 0.460 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.110      ;
; 0.460 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.110      ;
; 0.468 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.118      ;
; 0.471 ; mist_io:mist_io|byte_cnt[9]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.737      ;
; 0.479 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.118      ;
; 0.480 ; video_mixer:video_mixer|osd:osd|sbuf[2]    ; video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.091      ; 0.766      ;
; 0.488 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.127      ;
; 0.491 ; mist_io:mist_io|sbuf[1]                    ; mist_io:mist_io|sbuf[2]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.758      ;
; 0.498 ; mist_io:mist_io|sbuf[3]                    ; mist_io:mist_io|sbuf[4]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.765      ;
; 0.501 ; mist_io:mist_io|sbuf[3]                    ; mist_io:mist_io|cmd[4]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.768      ;
; 0.513 ; mist_io:mist_io|sbuf[5]                    ; mist_io:mist_io|sbuf[6]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.780      ;
; 0.557 ; mist_io:mist_io|bit_cnt[0]                 ; mist_io:mist_io|bit_cnt[1]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.824      ;
; 0.617 ; video_mixer:video_mixer|osd:osd|sbuf[3]    ; video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.091      ; 0.903      ;
; 0.627 ; mist_io:mist_io|sbuf[4]                    ; mist_io:mist_io|cmd[5]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.894      ;
; 0.627 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.546      ; 1.368      ;
; 0.629 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.895      ;
; 0.635 ; video_mixer:video_mixer|osd:osd|sbuf[5]    ; video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.091      ; 0.921      ;
; 0.637 ; video_mixer:video_mixer|osd:osd|cnt[4]     ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.904      ;
; 0.641 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.280      ;
; 0.646 ; mist_io:mist_io|sbuf[0]                    ; mist_io:mist_io|cmd[1]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.913      ;
; 0.648 ; mist_io:mist_io|sbuf[1]                    ; mist_io:mist_io|cmd[2]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.915      ;
; 0.667 ; mist_io:mist_io|sbuf[4]                    ; mist_io:mist_io|sbuf[5]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.934      ;
; 0.671 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.937      ;
; 0.689 ; mist_io:mist_io|sbuf[0]                    ; mist_io:mist_io|sbuf[1]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.956      ;
; 0.692 ; mist_io:mist_io|sbuf[2]                    ; mist_io:mist_io|sbuf[3]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.959      ;
; 0.703 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.342      ;
; 0.705 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.355      ;
; 0.706 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.356      ;
; 0.708 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.974      ;
; 0.710 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[7]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; mist_io:mist_io|byte_cnt[8]                ; mist_io:mist_io|byte_cnt[8]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.363      ;
; 0.714 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.980      ;
; 0.716 ; video_mixer:video_mixer|osd:osd|cnt[3]     ; video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 0.983      ;
; 0.729 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.368      ;
; 0.730 ; mist_io:mist_io|byte_cnt[6]                ; mist_io:mist_io|byte_cnt[6]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.996      ;
; 0.730 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.996      ;
; 0.732 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.998      ;
; 0.732 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.998      ;
; 0.733 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 0.999      ;
; 0.735 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.385      ;
; 0.740 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.379      ;
; 0.745 ; mist_io:mist_io|byte_cnt[2]                ; mist_io:mist_io|byte_cnt[2]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.011      ;
; 0.749 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.415      ; 1.394      ;
; 0.757 ; mist_io:mist_io|byte_cnt[3]                ; mist_io:mist_io|byte_cnt[3]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.023      ;
; 0.770 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.415      ; 1.415      ;
; 0.803 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.442      ;
; 0.828 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.094      ;
; 0.831 ; mist_io:mist_io|sbuf[6]                    ; mist_io:mist_io|cmd[7]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 1.098      ;
; 0.873 ; mist_io:mist_io|sbuf[5]                    ; mist_io:mist_io|cmd[6]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 1.140      ;
; 0.883 ; video_mixer:video_mixer|osd:osd|cnt[1]     ; video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 1.150      ;
; 0.883 ; video_mixer:video_mixer|osd:osd|cnt[2]     ; video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 1.150      ;
; 0.892 ; video_mixer:video_mixer|osd:osd|sbuf[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.029     ; 1.093      ;
; 0.893 ; video_mixer:video_mixer|osd:osd|sbuf[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.029     ; 1.094      ;
; 0.894 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.160      ;
; 0.895 ; mist_io:mist_io|sbuf[2]                    ; mist_io:mist_io|cmd[3]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 1.162      ;
; 0.898 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.537      ;
; 0.913 ; video_mixer:video_mixer|osd:osd|cnt[0]     ; video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.089      ; 1.197      ;
; 0.950 ; mist_io:mist_io|byte_cnt[0]                ; mist_io:mist_io|byte_cnt[1]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 1.217      ;
; 0.954 ; video_mixer:video_mixer|osd:osd|sbuf[4]    ; video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.381     ; 0.768      ;
; 0.954 ; video_mixer:video_mixer|osd:osd|sbuf[2]    ; video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.381     ; 0.768      ;
; 1.021 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.420      ; 1.671      ;
; 1.025 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.409      ; 1.664      ;
; 1.028 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[8]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.297      ;
; 1.034 ; video_mixer:video_mixer|osd:osd|sbuf[4]    ; video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.091      ; 1.320      ;
; 1.035 ; mist_io:mist_io|byte_cnt[8]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.301      ;
; 1.038 ; video_mixer:video_mixer|osd:osd|cnt[3]     ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.072      ; 1.305      ;
; 1.043 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.310      ;
; 1.044 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.310      ;
; 1.044 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.310      ;
; 1.048 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.314      ;
; 1.048 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.314      ;
; 1.052 ; mist_io:mist_io|byte_cnt[6]                ; mist_io:mist_io|byte_cnt[7]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.318      ;
; 1.056 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.322      ;
; 1.056 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.322      ;
; 1.057 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.323      ;
; 1.069 ; mist_io:mist_io|byte_cnt[2]                ; mist_io:mist_io|byte_cnt[3]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.071      ; 1.335      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                     ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node               ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -7.469 ; mist_io:mist_io|status[0] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.495     ; 4.917      ;
; -7.390 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.494     ; 4.839      ;
; -7.296 ; mist_io:mist_io|status[6] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.495     ; 4.744      ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                           ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -7.462 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.495     ; 4.917      ;
; -7.461 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.504     ; 4.907      ;
; -7.461 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.506     ; 4.905      ;
; -7.461 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.506     ; 4.905      ;
; -7.461 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.504     ; 4.907      ;
; -7.461 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.506     ; 4.905      ;
; -7.461 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.504     ; 4.907      ;
; -7.461 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.503     ; 4.908      ;
; -7.383 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.494     ; 4.839      ;
; -7.382 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.503     ; 4.829      ;
; -7.382 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.505     ; 4.827      ;
; -7.382 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.505     ; 4.827      ;
; -7.382 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.503     ; 4.829      ;
; -7.382 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.505     ; 4.827      ;
; -7.382 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.503     ; 4.829      ;
; -7.382 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.502     ; 4.830      ;
; -7.289 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.495     ; 4.744      ;
; -7.288 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.504     ; 4.734      ;
; -7.288 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.506     ; 4.732      ;
; -7.288 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.506     ; 4.732      ;
; -7.288 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.504     ; 4.734      ;
; -7.288 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.506     ; 4.732      ;
; -7.288 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.504     ; 4.734      ;
; -7.288 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.503     ; 4.735      ;
; -7.008 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.051     ; 4.907      ;
; -7.008 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.051     ; 4.907      ;
; -7.008 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.051     ; 4.907      ;
; -7.008 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.051     ; 4.907      ;
; -6.929 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.050     ; 4.829      ;
; -6.929 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.050     ; 4.829      ;
; -6.929 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.050     ; 4.829      ;
; -6.929 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.050     ; 4.829      ;
; -6.835 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.051     ; 4.734      ;
; -6.835 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.051     ; 4.734      ;
; -6.835 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.051     ; 4.734      ;
; -6.835 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.051     ; 4.734      ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pooyan:pooyan|clock_6'                                                                                                               ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                         ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -2.706 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[1]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.918      ;
; -2.706 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.918      ;
; -2.706 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[4]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.918      ;
; -2.706 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.918      ;
; -2.705 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[7]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.917      ;
; -2.705 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[8]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.917      ;
; -2.705 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[11]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.917      ;
; -2.705 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[12]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.917      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[1]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.207      ; 4.903      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Save_ALU_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.207      ; 4.903      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[4] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.207      ; 4.903      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[3] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.207      ; 4.903      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[2] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.207      ; 4.903      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.207      ; 4.903      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.207      ; 4.903      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[7]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[7]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|PreserveC_r      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[1]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[1]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[0]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[0]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[1]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[1]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[3]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.916      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[2]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[2]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[2]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[3]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[3]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[3]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[3]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[6]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[6]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.916      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[5]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[5]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[5]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[5]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[4]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[4]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[4]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[4]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[4]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[6]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.212      ; 4.908      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[6]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[5]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[2]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[1]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|No_BTR           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|BTR_r            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.209      ; 4.905      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[0]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.916      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.916      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[5]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.916      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.222      ; 4.918      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[3]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.222      ; 4.918      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.222      ; 4.918      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[6]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.222      ; 4.918      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|OldNMI_n         ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.916      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|NMI_s            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.916      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[0]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.220      ; 4.916      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.207      ; 4.903      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[1]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[0]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[1]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[2]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[2]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.210      ; 4.906      ;
; -2.704 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.904      ;
; -2.698 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[0]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.227      ; 4.917      ;
; -2.698 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[1]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.227      ; 4.917      ;
; -2.698 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[2]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.227      ; 4.917      ;
; -2.696 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[14]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.231      ; 4.919      ;
; -2.696 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[13]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.231      ; 4.919      ;
; -2.696 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[15]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.231      ; 4.919      ;
; -2.696 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[9]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.231      ; 4.919      ;
; -2.696 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[10]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.231      ; 4.919      ;
; -2.690 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|F[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.225      ; 4.907      ;
; -2.690 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.223      ; 4.905      ;
; -2.690 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.223      ; 4.905      ;
; -2.627 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[1]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.221      ; 4.840      ;
; -2.627 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.221      ; 4.840      ;
; -2.627 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[4]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.221      ; 4.840      ;
; -2.627 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.221      ; 4.840      ;
; -2.626 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[7]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.221      ; 4.839      ;
; -2.626 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[8]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.221      ; 4.839      ;
; -2.626 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[11]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.221      ; 4.839      ;
; -2.626 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[12]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.221      ; 4.839      ;
; -2.625 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[1]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.825      ;
; -2.625 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Save_ALU_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.825      ;
; -2.625 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[4] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.825      ;
; -2.625 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[3] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.825      ;
; -2.625 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[2] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.825      ;
; -2.625 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.825      ;
; -2.625 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 1.208      ; 4.825      ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pooyan:pooyan|clock_6'                                                                                                          ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                    ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 2.132 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.008      ; 4.365      ;
; 2.132 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.008      ; 4.365      ;
; 2.146 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.008      ; 4.379      ;
; 2.146 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 2.008      ; 4.379      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.977      ; 4.361      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[9]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.366      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[10] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.366      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[11] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.366      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[12] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.366      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[13] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.366      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[14] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.366      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[15] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.366      ;
; 2.159 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[8]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.366      ;
; 2.165 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.974      ; 4.364      ;
; 2.166 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.972      ; 4.363      ;
; 2.169 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.966      ; 4.360      ;
; 2.169 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.966      ; 4.360      ;
; 2.169 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[1]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.376      ;
; 2.169 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[0]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.376      ;
; 2.170 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[0]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.980      ; 4.375      ;
; 2.171 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|WR_n               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.962      ; 4.358      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.977      ; 4.375      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[9]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.380      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[10] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.380      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[11] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.380      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[12] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.380      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[13] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.380      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[14] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.380      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[15] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.380      ;
; 2.173 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[8]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.380      ;
; 2.175 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.365      ;
; 2.175 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.365      ;
; 2.176 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[10]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.958      ; 4.359      ;
; 2.176 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[0]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.970      ; 4.371      ;
; 2.176 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[4]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.366      ;
; 2.176 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[5]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.366      ;
; 2.176 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[3]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.366      ;
; 2.176 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[9]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.958      ; 4.359      ;
; 2.176 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|hcnt[3]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.970      ; 4.371      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.961      ; 4.363      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|I[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.367      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_State[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.974      ; 4.376      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.957      ; 4.359      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|I[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.367      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[5]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.957      ; 4.359      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[4]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.957      ; 4.359      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[4]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[9]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[10]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[11]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[12]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[13]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[14]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Arith16_r   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.959      ; 4.361      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[15]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[5]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Z16_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.961      ; 4.363      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.957      ; 4.359      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.957      ; 4.359      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[8]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.963      ; 4.365      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Halt_FF     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.961      ; 4.363      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TState[0]   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.367      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TState[2]   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.367      ;
; 2.177 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_State[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.974      ; 4.376      ;
; 2.178 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.959      ; 4.362      ;
; 2.179 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.974      ; 4.378      ;
; 2.180 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.972      ; 4.377      ;
; 2.183 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[11]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.951      ; 4.359      ;
; 2.183 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[12]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.951      ; 4.359      ;
; 2.183 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[14]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.951      ; 4.359      ;
; 2.183 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[15]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.951      ; 4.359      ;
; 2.183 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[13]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.951      ; 4.359      ;
; 2.183 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[8]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.951      ; 4.359      ;
; 2.183 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.966      ; 4.374      ;
; 2.183 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.966      ; 4.374      ;
; 2.183 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[1]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.390      ;
; 2.183 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[0]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.982      ; 4.390      ;
; 2.184 ; mist_io:mist_io|status[6] ; pooyan:pooyan|vcnt[0]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.980      ; 4.389      ;
; 2.185 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_Ind      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.956      ; 4.366      ;
; 2.185 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|WR_n               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.962      ; 4.372      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|R[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.955      ; 4.366      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[5]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.955      ; 4.366      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[4]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.955      ; 4.366      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[3]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.955      ; 4.366      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[2]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.955      ; 4.366      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[1]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.955      ; 4.366      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.949      ; 4.360      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.949      ; 4.360      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[4]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.949      ; 4.360      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.949      ; 4.360      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[1]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.376      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[4]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.376      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[7]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.376      ;
; 2.186 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[8]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.965      ; 4.376      ;
; 2.187 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[2] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.948      ; 4.360      ;
; 2.187 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 1.949      ; 4.361      ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                           ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 5.556 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.364      ;
; 5.556 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.364      ;
; 5.556 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.364      ;
; 5.556 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.364      ;
; 5.570 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.378      ;
; 5.570 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.378      ;
; 5.570 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.378      ;
; 5.570 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.378      ;
; 5.718 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.526      ;
; 5.718 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.526      ;
; 5.718 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.526      ;
; 5.718 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 4.526      ;
; 6.027 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.364      ;
; 6.027 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.364      ;
; 6.027 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.364      ;
; 6.028 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.971     ; 4.362      ;
; 6.029 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 4.375      ;
; 6.030 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.969     ; 4.366      ;
; 6.030 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 4.365      ;
; 6.030 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 4.365      ;
; 6.041 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.378      ;
; 6.041 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.378      ;
; 6.041 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.378      ;
; 6.042 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.971     ; 4.376      ;
; 6.043 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 4.389      ;
; 6.044 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.969     ; 4.380      ;
; 6.044 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 4.379      ;
; 6.044 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 4.379      ;
; 6.189 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.526      ;
; 6.189 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.526      ;
; 6.189 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.968     ; 4.526      ;
; 6.190 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.971     ; 4.524      ;
; 6.191 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 4.537      ;
; 6.192 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.969     ; 4.528      ;
; 6.192 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 4.527      ;
; 6.192 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.970     ; 4.527      ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                     ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node               ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 6.025 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.959     ; 4.371      ;
; 6.039 ; mist_io:mist_io|status[6] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.959     ; 4.385      ;
; 6.187 ; mist_io:mist_io|status[0] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.959     ; 4.533      ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pooyan:pooyan|clock_6'                                                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram1|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_address_reg0                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram1|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_datain_reg0                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram1|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_we_reg                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram2|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_address_reg0                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram2|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_datain_reg0                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|gen_ram:spram2|altsyncram:ram_rtl_0|altsyncram_5b81:auto_generated|ram_block1a0~porta_we_reg                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_color_lut:ch_palette|altsyncram:rom_data_rtl_0|altsyncram_8t81:auto_generated|ram_block1a0~porta_address_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a0~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a10~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a11~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a12~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a13~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a14~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a15~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a16~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a17~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a18~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a19~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a1~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a20~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a21~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a22~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a23~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a24~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a25~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a26~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a27~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a28~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a29~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a2~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a30~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a31~porta_address_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a3~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a4~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a5~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a6~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a7~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a8~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Fall       ; pooyan:pooyan|pooyan_prog:rom_cpu1|altsyncram:rom_data_rtl_0|altsyncram_is71:auto_generated|ram_block1a9~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_2p81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_2p81:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_2p81:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx1:sp_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_2p81:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_3p81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_3p81:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_3p81:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|pooyan_sprite_grphx2:sp_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_3p81:auto_generated|ram_block1a5~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[0]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[1]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[2]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[3]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[4]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[5]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[6]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[7]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[0]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[1]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[2]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[3]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[4]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[5]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[6]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[7]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[0]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[1]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[2]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[3]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Alternate                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[0]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[1]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[2]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[3]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[4]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[5]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[6]                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SPI_SCK'                                                                                                                                                          ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; SPI_SCK ; Rise       ; SPI_SCK                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[0]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[1]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[2]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[1]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[4]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[0]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[1]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[2]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[3]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[4]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[5]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[6]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[7]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[8]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[9]                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[0]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[1]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[2]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[3]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[4]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[5]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[6]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[7]                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[0]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[1]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[2]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[3]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[4]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[5]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[6]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Fall       ; mist_io:mist_io|spi_do                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|status[0]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|status[3]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|status[4]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; mist_io:mist_io|status[6]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[4]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[6]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[7]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ;
; 0.101  ; 0.331        ; 0.230          ; Low Pulse Width ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.101  ; 0.331        ; 0.230          ; Low Pulse Width ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_we_reg       ;
; 0.102  ; 0.332        ; 0.230          ; Low Pulse Width ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.102  ; 0.332        ; 0.230          ; Low Pulse Width ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.103  ; 0.333        ; 0.230          ; Low Pulse Width ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 0.104  ; 0.334        ; 0.230          ; Low Pulse Width ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[0]                                                                                                 ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[1]                                                                                                 ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[2]                                                                                                 ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[1]                                                                                                  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[0]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[1]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[2]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[3]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[4]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[5]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[6]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[7]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[8]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[9]                                                                                                ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|status[0]                                                                                                  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|status[6]                                                                                                  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[4]                                                                                                     ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[0]                                                                                                    ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[1]                                                                                                    ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[2]                                                                                                    ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[3]                                                                                                    ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[4]                                                                                                    ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[5]                                                                                                    ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; 18.351 ; 18.351       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.351 ; 18.351       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 18.351 ; 18.351       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 18.351 ; 18.351       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.400 ; 18.400       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                                          ;
; 18.430 ; 18.430       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                                          ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                                          ;
; 18.606 ; 18.606       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.637 ; 18.637       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                                          ;
; 18.684 ; 18.684       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.684 ; 18.684       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 18.684 ; 18.684       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 18.684 ; 18.684       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------+
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[0]      ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[10]     ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[2]      ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[6]      ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[0]     ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[12]    ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[13]    ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[14]    ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[15]    ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[16]    ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[17]    ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[1]     ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[2]     ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[3]     ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[4]     ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[5]     ;
; 19.980 ; 20.196       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[8] ;
; 19.982 ; 20.198       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[0]                                         ;
; 19.982 ; 20.198       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[1]                                         ;
; 19.982 ; 20.198       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[2]                                         ;
; 19.982 ; 20.198       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[3]                                         ;
; 19.982 ; 20.198       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[4]                                         ;
; 19.982 ; 20.198       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[5]                                         ;
; 19.982 ; 20.198       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[6]                                         ;
; 19.982 ; 20.198       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_din_s[7]                                         ;
; 19.983 ; 20.199       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[11]     ;
; 19.983 ; 20.199       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[13]     ;
; 19.983 ; 20.199       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[14]     ;
; 19.983 ; 20.199       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next2[1]      ;
; 19.984 ; 20.200       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|old_vs                                          ;
; 19.984 ; 20.200       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|hs                      ;
; 19.984 ; 20.200       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|vs                      ;
; 19.985 ; 20.201       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[10]    ;
; 19.985 ; 20.201       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[11]    ;
; 19.985 ; 20.201       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[6]     ;
; 19.985 ; 20.201       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[7]     ;
; 19.985 ; 20.201       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[8]     ;
; 19.985 ; 20.201       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[9]     ;
; 19.985 ; 20.201       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[0]              ;
; 19.986 ; 20.202       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|SdrCmd_s[0]                                           ;
; 19.986 ; 20.202       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|pcs_v[0]                                              ;
; 19.986 ; 20.202       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|pcs_v[1]                                              ;
; 19.986 ; 20.202       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_req_s                                            ;
; 19.986 ; 20.202       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dpSDRAM256Mb:mram|ram0_we_s                                             ;
; 19.988 ; 20.204       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|old_hs                                          ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[12]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[13]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[14]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[15]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[16]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[17]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[18]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[19]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[20]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[21]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[22]                               ;
; 20.024 ; 20.208       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[23]                               ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[0]                                ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|scandoubler:scandoubler|pixsz2[0]               ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|scandoubler:scandoubler|pixsz2[1]               ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|scandoubler:scandoubler|pixsz2[2]               ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|scandoubler:scandoubler|pixsz2[3]               ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|scandoubler:scandoubler|pixsz2[4]               ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|scandoubler:scandoubler|pixsz2[5]               ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|scandoubler:scandoubler|pixsz2[6]               ;
; 20.030 ; 20.214       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|scandoubler:scandoubler|req_line_reset          ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[10]                               ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[11]                               ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[1]                                ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[2]                                ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[3]                                ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[4]                                ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[5]                                ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[6]                                ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[7]                                ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[8]                                ;
; 20.031 ; 20.215       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[9]                                ;
; 20.032 ; 20.216       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|hs                                      ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[16]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[17]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[18]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[19]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[20]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[21]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[22]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[23]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[24]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[25]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[26]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[27]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[28]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[29]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[30]                              ;
; 20.033 ; 20.217       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[31]                              ;
; 20.033 ; 20.249       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[5]          ;
; 20.033 ; 20.249       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[7]          ;
; 20.033 ; 20.249       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[7]          ;
; 20.033 ; 20.249       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[0]          ;
; 20.033 ; 20.249       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[5]          ;
; 20.033 ; 20.249       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[7]          ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
; 40.423 ; 40.653       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.423 ; 40.653       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.424 ; 40.654       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.424 ; 40.654       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.424 ; 40.654       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.425 ; 40.655       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.488 ; 40.718       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.488 ; 40.718       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.488 ; 40.718       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.488 ; 40.718       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.489 ; 40.719       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.489 ; 40.719       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 40.594 ; 40.778       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|clock_6|clk                                                                                                   ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[0]|clk                                                                                    ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[1]|clk                                                                                    ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[2]|clk                                                                                    ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[3]|clk                                                                                    ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[4]|clk                                                                                    ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[5]|clk                                                                                    ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[6]|clk                                                                                    ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[7]|clk                                                                                    ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[0]|clk                                                                                            ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[1]|clk                                                                                            ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[2]|clk                                                                                            ;
; 40.648 ; 40.648       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[3]|clk                                                                                            ;
; 40.649 ; 40.649       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf1|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.649 ; 40.649       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf2|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.652 ; 40.652       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                ;
; 40.652 ; 40.652       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                  ;
; 40.723 ; 40.723       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                ;
; 40.723 ; 40.723       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                  ;
; 40.725 ; 40.725       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf1|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.726 ; 40.726       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf2|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|clock_6|clk                                                                                                   ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[0]|clk                                                                                    ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[1]|clk                                                                                    ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[2]|clk                                                                                    ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[3]|clk                                                                                    ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[4]|clk                                                                                    ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[5]|clk                                                                                    ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[6]|clk                                                                                    ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[7]|clk                                                                                    ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[0]|clk                                                                                            ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[1]|clk                                                                                            ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[2]|clk                                                                                            ;
; 40.727 ; 40.727       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[3]|clk                                                                                            ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 77.176 ; 81.377       ; 4.201          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 78.890 ; 81.377       ; 2.487          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; CONF_DATA0    ; SPI_SCK    ; 7.314 ; 8.036 ; Rise       ; SPI_SCK                                         ;
; SPI_DI        ; SPI_SCK    ; 0.712 ; 1.136 ; Rise       ; SPI_SCK                                         ;
; SPI_SS3       ; SPI_SCK    ; 1.489 ; 1.905 ; Rise       ; SPI_SCK                                         ;
; CONF_DATA0    ; SPI_SCK    ; 2.714 ; 2.864 ; Fall       ; SPI_SCK                                         ;
; SDRAM_DQ[*]   ; CLOCK_27   ; 5.267 ; 5.428 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 4.435 ; 4.629 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 4.591 ; 4.636 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 4.592 ; 4.718 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 4.972 ; 5.052 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 4.930 ; 5.102 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 4.682 ; 4.870 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 4.853 ; 5.093 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 4.854 ; 5.058 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 4.841 ; 4.902 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 5.139 ; 5.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 5.107 ; 5.188 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 5.267 ; 5.428 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 5.236 ; 5.378 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 5.185 ; 5.280 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 5.204 ; 5.306 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 5.099 ; 5.204 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; CONF_DATA0    ; SPI_SCK    ; -2.910 ; -3.046 ; Rise       ; SPI_SCK                                         ;
; SPI_DI        ; SPI_SCK    ; 0.789  ; 0.448  ; Rise       ; SPI_SCK                                         ;
; SPI_SS3       ; SPI_SCK    ; 0.327  ; 0.052  ; Rise       ; SPI_SCK                                         ;
; CONF_DATA0    ; SPI_SCK    ; -2.359 ; -2.503 ; Fall       ; SPI_SCK                                         ;
; SDRAM_DQ[*]   ; CLOCK_27   ; -3.644 ; -3.825 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; -3.644 ; -3.825 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; -3.798 ; -3.833 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; -3.800 ; -3.912 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; -4.106 ; -4.152 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; -4.081 ; -4.229 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; -3.881 ; -4.059 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; -4.007 ; -4.220 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; -4.013 ; -4.188 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; -4.038 ; -4.087 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; -4.320 ; -4.400 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; -4.290 ; -4.361 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; -4.444 ; -4.591 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; -4.417 ; -4.546 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; -4.340 ; -4.423 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; -4.387 ; -4.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; -4.286 ; -4.379 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]      ; SPI_SCK               ; 15.675 ; 14.978 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[0]     ; SPI_SCK               ; 14.969 ; 14.368 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[1]     ; SPI_SCK               ; 15.037 ; 14.430 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[2]     ; SPI_SCK               ; 14.821 ; 14.118 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[3]     ; SPI_SCK               ; 14.255 ; 13.699 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[4]     ; SPI_SCK               ; 15.675 ; 14.978 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[5]     ; SPI_SCK               ; 14.871 ; 14.210 ; Rise       ; SPI_SCK                                         ;
; VGA_G[*]      ; SPI_SCK               ; 16.781 ; 15.809 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[0]     ; SPI_SCK               ; 16.781 ; 15.809 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[1]     ; SPI_SCK               ; 15.696 ; 14.811 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[2]     ; SPI_SCK               ; 16.320 ; 15.374 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[3]     ; SPI_SCK               ; 14.817 ; 14.215 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[4]     ; SPI_SCK               ; 15.769 ; 14.985 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[5]     ; SPI_SCK               ; 15.340 ; 14.573 ; Rise       ; SPI_SCK                                         ;
; VGA_HS        ; SPI_SCK               ; 10.483 ; 11.278 ; Rise       ; SPI_SCK                                         ;
; VGA_R[*]      ; SPI_SCK               ; 17.209 ; 16.466 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[0]     ; SPI_SCK               ; 17.209 ; 16.466 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[1]     ; SPI_SCK               ; 16.949 ; 16.120 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[2]     ; SPI_SCK               ; 16.616 ; 15.685 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[3]     ; SPI_SCK               ; 15.906 ; 15.293 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[4]     ; SPI_SCK               ; 16.266 ; 15.771 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[5]     ; SPI_SCK               ; 16.471 ; 15.612 ; Rise       ; SPI_SCK                                         ;
; VGA_VS        ; SPI_SCK               ; 10.799 ; 10.004 ; Rise       ; SPI_SCK                                         ;
; SPI_DO        ; SPI_SCK               ; 10.193 ; 9.315  ; Fall       ; SPI_SCK                                         ;
; SDRAM_A[*]    ; CLOCK_27              ; 6.724  ; 6.240  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLOCK_27              ; 4.958  ; 4.638  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLOCK_27              ; 5.983  ; 5.457  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLOCK_27              ; 5.883  ; 5.395  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLOCK_27              ; 5.638  ; 5.144  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLOCK_27              ; 6.012  ; 5.535  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLOCK_27              ; 5.733  ; 5.396  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLOCK_27              ; 5.633  ; 5.320  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLOCK_27              ; 6.724  ; 6.240  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLOCK_27              ; 6.024  ; 5.634  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLOCK_27              ; 5.827  ; 5.445  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLOCK_27              ; 5.103  ; 4.807  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLOCK_27              ; 5.977  ; 5.596  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLOCK_27              ; 5.438  ; 5.107  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLOCK_27              ; 4.785  ; 4.539  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLOCK_27              ; 4.785  ; 4.539  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_27              ; 5.976  ; 5.523  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27              ; 5.256  ; 4.811  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27              ; 4.829  ; 4.532  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27              ; 4.181  ; 3.924  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27              ; 4.443  ; 4.093  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27              ; 5.217  ; 4.764  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27              ; 4.765  ; 4.362  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27              ; 4.527  ; 4.172  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27              ; 4.836  ; 4.454  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27              ; 5.123  ; 4.814  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27              ; 5.355  ; 4.952  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27              ; 5.873  ; 5.447  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27              ; 5.339  ; 4.957  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27              ; 5.691  ; 5.291  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27              ; 5.970  ; 5.516  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27              ; 5.976  ; 5.523  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27              ; 5.526  ; 5.004  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLOCK_27              ; 5.560  ; 5.286  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLOCK_27              ; 4.582  ; 4.266  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nCAS    ; CLOCK_27              ; 4.867  ; 4.507  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nRAS    ; CLOCK_27              ; 4.936  ; 4.556  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nWE     ; CLOCK_27              ; 5.438  ; 5.084  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]      ; CLOCK_27              ; 20.227 ; 19.277 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]     ; CLOCK_27              ; 19.159 ; 18.877 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]     ; CLOCK_27              ; 19.244 ; 18.932 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]     ; CLOCK_27              ; 18.539 ; 18.139 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]     ; CLOCK_27              ; 17.999 ; 18.164 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]     ; CLOCK_27              ; 20.071 ; 19.079 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]     ; CLOCK_27              ; 20.227 ; 19.277 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]      ; CLOCK_27              ; 20.491 ; 19.489 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]     ; CLOCK_27              ; 19.643 ; 18.963 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]     ; CLOCK_27              ; 20.118 ; 19.489 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]     ; CLOCK_27              ; 19.965 ; 19.416 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]     ; CLOCK_27              ; 18.996 ; 19.052 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]     ; CLOCK_27              ; 20.491 ; 19.427 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]     ; CLOCK_27              ; 20.220 ; 19.248 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS        ; CLOCK_27              ; 8.321  ; 9.301  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]      ; CLOCK_27              ; 20.579 ; 19.658 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]     ; CLOCK_27              ; 19.303 ; 18.816 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]     ; CLOCK_27              ; 19.583 ; 19.010 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]     ; CLOCK_27              ; 20.325 ; 19.658 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]     ; CLOCK_27              ; 20.084 ; 18.986 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]     ; CLOCK_27              ; 20.579 ; 19.573 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]     ; CLOCK_27              ; 20.512 ; 19.474 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLOCK_27              ; 2.722  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; CLOCK_27              ;        ; 2.482  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]      ; pooyan:pooyan|clock_6 ; 16.012 ; 15.032 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[0]     ; pooyan:pooyan|clock_6 ; 14.944 ; 14.662 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[1]     ; pooyan:pooyan|clock_6 ; 15.029 ; 14.717 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[2]     ; pooyan:pooyan|clock_6 ; 14.324 ; 13.924 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[3]     ; pooyan:pooyan|clock_6 ; 13.754 ; 13.949 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[4]     ; pooyan:pooyan|clock_6 ; 15.856 ; 14.834 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[5]     ; pooyan:pooyan|clock_6 ; 16.012 ; 15.032 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_G[*]      ; pooyan:pooyan|clock_6 ; 16.276 ; 15.274 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[0]     ; pooyan:pooyan|clock_6 ; 15.594 ; 14.748 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[1]     ; pooyan:pooyan|clock_6 ; 15.903 ; 15.274 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[2]     ; pooyan:pooyan|clock_6 ; 16.133 ; 15.201 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[3]     ; pooyan:pooyan|clock_6 ; 14.751 ; 14.837 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[4]     ; pooyan:pooyan|clock_6 ; 16.276 ; 15.182 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[5]     ; pooyan:pooyan|clock_6 ; 16.005 ; 15.003 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_HS        ; pooyan:pooyan|clock_6 ; 12.546 ; 13.280 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_R[*]      ; pooyan:pooyan|clock_6 ; 16.701 ; 15.958 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[0]     ; pooyan:pooyan|clock_6 ; 16.701 ; 15.958 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[1]     ; pooyan:pooyan|clock_6 ; 16.372 ; 15.439 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[2]     ; pooyan:pooyan|clock_6 ; 16.110 ; 15.443 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[3]     ; pooyan:pooyan|clock_6 ; 15.869 ; 14.741 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[4]     ; pooyan:pooyan|clock_6 ; 16.364 ; 15.328 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[5]     ; pooyan:pooyan|clock_6 ; 16.297 ; 15.229 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_VS        ; pooyan:pooyan|clock_6 ; 12.339 ; 11.879 ; Rise       ; pooyan:pooyan|clock_6                           ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]      ; SPI_SCK               ; 9.710  ; 9.335  ; Rise       ; SPI_SCK                                         ;
;  VGA_B[0]     ; SPI_SCK               ; 10.083 ; 9.657  ; Rise       ; SPI_SCK                                         ;
;  VGA_B[1]     ; SPI_SCK               ; 10.151 ; 9.693  ; Rise       ; SPI_SCK                                         ;
;  VGA_B[2]     ; SPI_SCK               ; 9.948  ; 9.563  ; Rise       ; SPI_SCK                                         ;
;  VGA_B[3]     ; SPI_SCK               ; 9.710  ; 9.335  ; Rise       ; SPI_SCK                                         ;
;  VGA_B[4]     ; SPI_SCK               ; 10.578 ; 10.583 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[5]     ; SPI_SCK               ; 10.723 ; 10.701 ; Rise       ; SPI_SCK                                         ;
; VGA_G[*]      ; SPI_SCK               ; 9.953  ; 9.307  ; Rise       ; SPI_SCK                                         ;
;  VGA_G[0]     ; SPI_SCK               ; 9.953  ; 9.307  ; Rise       ; SPI_SCK                                         ;
;  VGA_G[1]     ; SPI_SCK               ; 11.238 ; 10.647 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[2]     ; SPI_SCK               ; 10.420 ; 9.772  ; Rise       ; SPI_SCK                                         ;
;  VGA_G[3]     ; SPI_SCK               ; 10.680 ; 10.224 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[4]     ; SPI_SCK               ; 10.977 ; 10.917 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[5]     ; SPI_SCK               ; 10.720 ; 10.744 ; Rise       ; SPI_SCK                                         ;
; VGA_HS        ; SPI_SCK               ; 10.120 ; 10.857 ; Rise       ; SPI_SCK                                         ;
; VGA_R[*]      ; SPI_SCK               ; 10.175 ; 9.569  ; Rise       ; SPI_SCK                                         ;
;  VGA_R[0]     ; SPI_SCK               ; 10.551 ; 9.831  ; Rise       ; SPI_SCK                                         ;
;  VGA_R[1]     ; SPI_SCK               ; 10.175 ; 9.569  ; Rise       ; SPI_SCK                                         ;
;  VGA_R[2]     ; SPI_SCK               ; 11.026 ; 10.395 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[3]     ; SPI_SCK               ; 10.803 ; 10.197 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[4]     ; SPI_SCK               ; 10.910 ; 10.361 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[5]     ; SPI_SCK               ; 10.864 ; 10.308 ; Rise       ; SPI_SCK                                         ;
; VGA_VS        ; SPI_SCK               ; 10.545 ; 9.762  ; Rise       ; SPI_SCK                                         ;
; SPI_DO        ; SPI_SCK               ; 9.994  ; 9.133  ; Fall       ; SPI_SCK                                         ;
; SDRAM_A[*]    ; CLOCK_27              ; 4.445  ; 4.133  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLOCK_27              ; 4.445  ; 4.133  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLOCK_27              ; 5.429  ; 4.919  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLOCK_27              ; 5.333  ; 4.860  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLOCK_27              ; 5.098  ; 4.619  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLOCK_27              ; 5.456  ; 4.994  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLOCK_27              ; 5.195  ; 4.866  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLOCK_27              ; 5.098  ; 4.793  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLOCK_27              ; 6.145  ; 5.676  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLOCK_27              ; 5.473  ; 5.095  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLOCK_27              ; 5.284  ; 4.913  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLOCK_27              ; 4.585  ; 4.297  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLOCK_27              ; 5.430  ; 5.059  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLOCK_27              ; 4.906  ; 4.584  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLOCK_27              ; 4.280  ; 4.040  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLOCK_27              ; 4.280  ; 4.040  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_27              ; 3.698  ; 3.448  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27              ; 4.736  ; 4.305  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27              ; 4.327  ; 4.036  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27              ; 3.698  ; 3.448  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27              ; 3.950  ; 3.610  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27              ; 4.694  ; 4.255  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27              ; 4.262  ; 3.870  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27              ; 4.033  ; 3.687  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27              ; 4.329  ; 3.958  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27              ; 4.608  ; 4.307  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27              ; 4.831  ; 4.440  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27              ; 5.329  ; 4.916  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27              ; 4.817  ; 4.446  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27              ; 5.147  ; 4.759  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27              ; 5.422  ; 4.982  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27              ; 5.429  ; 4.989  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27              ; 4.990  ; 4.485  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLOCK_27              ; 5.028  ; 4.761  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLOCK_27              ; 4.086  ; 3.777  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nCAS    ; CLOCK_27              ; 4.360  ; 4.009  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nRAS    ; CLOCK_27              ; 4.426  ; 4.055  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nWE     ; CLOCK_27              ; 4.908  ; 4.563  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]      ; CLOCK_27              ; 7.233  ; 6.858  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]     ; CLOCK_27              ; 7.521  ; 7.106  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]     ; CLOCK_27              ; 7.674  ; 7.216  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]     ; CLOCK_27              ; 7.471  ; 7.252  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]     ; CLOCK_27              ; 7.233  ; 6.858  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]     ; CLOCK_27              ; 8.507  ; 8.393  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]     ; CLOCK_27              ; 8.450  ; 8.371  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]      ; CLOCK_27              ; 7.869  ; 7.223  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]     ; CLOCK_27              ; 7.869  ; 7.223  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]     ; CLOCK_27              ; 8.761  ; 8.170  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]     ; CLOCK_27              ; 8.759  ; 7.870  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]     ; CLOCK_27              ; 8.203  ; 7.662  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]     ; CLOCK_27              ; 8.906  ; 8.560  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]     ; CLOCK_27              ; 8.510  ; 8.416  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS        ; CLOCK_27              ; 7.745  ; 8.705  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]      ; CLOCK_27              ; 7.991  ; 7.204  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]     ; CLOCK_27              ; 7.991  ; 7.253  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]     ; CLOCK_27              ; 8.153  ; 7.204  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]     ; CLOCK_27              ; 8.472  ; 7.833  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]     ; CLOCK_27              ; 8.258  ; 7.720  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]     ; CLOCK_27              ; 8.697  ; 7.799  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]     ; CLOCK_27              ; 8.310  ; 7.746  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLOCK_27              ; 2.309  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; CLOCK_27              ;        ; 2.074  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]      ; pooyan:pooyan|clock_6 ; 9.894  ; 9.526  ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[0]     ; pooyan:pooyan|clock_6 ; 10.454 ; 9.996  ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[1]     ; pooyan:pooyan|clock_6 ; 10.544 ; 10.074 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[2]     ; pooyan:pooyan|clock_6 ; 10.858 ; 10.299 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[3]     ; pooyan:pooyan|clock_6 ; 9.894  ; 9.526  ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[4]     ; pooyan:pooyan|clock_6 ; 11.136 ; 10.607 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[5]     ; pooyan:pooyan|clock_6 ; 11.927 ; 11.183 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_G[*]      ; pooyan:pooyan|clock_6 ; 11.126 ; 10.379 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[0]     ; pooyan:pooyan|clock_6 ; 11.126 ; 10.379 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[1]     ; pooyan:pooyan|clock_6 ; 12.620 ; 11.513 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[2]     ; pooyan:pooyan|clock_6 ; 13.168 ; 11.921 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[3]     ; pooyan:pooyan|clock_6 ; 11.402 ; 10.899 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[4]     ; pooyan:pooyan|clock_6 ; 12.938 ; 11.854 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[5]     ; pooyan:pooyan|clock_6 ; 12.919 ; 11.899 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_HS        ; pooyan:pooyan|clock_6 ; 10.657 ; 11.432 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_R[*]      ; pooyan:pooyan|clock_6 ; 12.157 ; 11.186 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[0]     ; pooyan:pooyan|clock_6 ; 12.157 ; 11.186 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[1]     ; pooyan:pooyan|clock_6 ; 12.809 ; 11.650 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[2]     ; pooyan:pooyan|clock_6 ; 12.872 ; 12.165 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[3]     ; pooyan:pooyan|clock_6 ; 12.658 ; 11.826 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[4]     ; pooyan:pooyan|clock_6 ; 13.245 ; 12.245 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[5]     ; pooyan:pooyan|clock_6 ; 13.474 ; 12.449 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_VS        ; pooyan:pooyan|clock_6 ; 12.015 ; 11.555 ; Rise       ; pooyan:pooyan|clock_6                           ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CONF_DATA0 ; SPI_DO      ; 7.337 ; 7.337 ; 7.361 ; 7.290 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CONF_DATA0 ; SPI_DO      ; 6.860 ; 6.860 ; 7.021 ; 6.885 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 4.042 ; 4.042 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 4.622 ; 4.622 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 4.690 ; 4.690 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 4.326 ; 4.326 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 4.042 ; 4.042 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 4.393 ; 4.393 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 4.680 ; 4.680 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 4.427 ; 4.427 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 4.414 ; 4.414 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 4.768 ; 4.768 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 4.924 ; 4.924 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 5.521 ; 5.521 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 5.484 ; 5.484 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 4.793 ; 4.793 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 4.476 ; 4.476 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 5.714 ; 5.714 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 5.099 ; 5.099 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 3.263 ; 3.263 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 3.819 ; 3.819 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 3.884 ; 3.884 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 3.536 ; 3.536 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 3.263 ; 3.263 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 3.579 ; 3.579 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 3.855 ; 3.855 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 3.611 ; 3.611 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 3.599 ; 3.599 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 3.959 ; 3.959 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 4.110 ; 4.110 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 4.682 ; 4.682 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 4.647 ; 4.647 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 3.983 ; 3.983 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 3.679 ; 3.679 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 4.869 ; 4.869 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 4.277 ; 4.277 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 3.827     ; 3.898     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 4.307     ; 4.378     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 4.303     ; 4.374     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 3.994     ; 4.065     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 3.827     ; 3.898     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 4.087     ; 4.186     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 4.303     ; 4.402     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 4.151     ; 4.250     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 4.120     ; 4.219     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 4.487     ; 4.558     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 4.656     ; 4.727     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 5.114     ; 5.185     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 5.107     ; 5.178     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 4.456     ; 4.527     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 4.232     ; 4.303     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 5.296     ; 5.367     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 4.744     ; 4.815     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 3.125     ; 3.261     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 3.586     ; 3.722     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 3.581     ; 3.717     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 3.285     ; 3.421     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 3.125     ; 3.261     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 3.379     ; 3.510     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 3.587     ; 3.718     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 3.441     ; 3.572     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 3.411     ; 3.542     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 3.757     ; 3.893     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 3.920     ; 4.056     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 4.359     ; 4.495     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 4.353     ; 4.489     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 3.727     ; 3.863     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 3.513     ; 3.649     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 4.535     ; 4.671     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 4.005     ; 4.141     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pooyan:pooyan|clock_6                           ; -6.293 ; -1840.340     ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -4.567 ; -69.195       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; -4.096 ; -627.755      ;
; SPI_SCK                                         ; -2.770 ; -49.116       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pooyan:pooyan|clock_6                           ; -1.510 ; -45.747       ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.040 ; -0.040        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.148  ; 0.000         ;
; SPI_SCK                                         ; 0.151  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -3.994 ; -3.994        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; -3.989 ; -47.103       ;
; pooyan:pooyan|clock_6                           ; -0.915 ; -160.851      ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pooyan:pooyan|clock_6                           ; 1.098 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.913 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 3.111 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; SPI_SCK                                         ; -3.000 ; -94.461       ;
; pooyan:pooyan|clock_6                           ; -1.000 ; -534.000      ;
; CLOCK_27                                        ; 17.928 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 20.090 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 40.449 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pooyan:pooyan|clock_6'                                                                                                                                                  ;
+--------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -6.293 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.038     ; 7.242      ;
; -6.114 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.143      ; 7.244      ;
; -6.087 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.236     ; 6.838      ;
; -6.048 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.134      ; 7.169      ;
; -6.047 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.146      ; 7.180      ;
; -6.029 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.150      ; 7.166      ;
; -6.027 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.036     ; 6.978      ;
; -6.002 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.140      ; 7.129      ;
; -6.002 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.229     ; 6.760      ;
; -5.992 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.154      ; 7.133      ;
; -5.990 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.043     ; 6.934      ;
; -5.988 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.131      ; 7.106      ;
; -5.977 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.135      ; 7.099      ;
; -5.972 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.150      ; 7.109      ;
; -5.963 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.038     ; 6.912      ;
; -5.961 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 7.099      ;
; -5.958 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.147      ; 7.092      ;
; -5.938 ; pooyan:pooyan|T80se:cpu|T80:u0|F[0]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.038     ; 6.887      ;
; -5.938 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.140      ; 7.065      ;
; -5.934 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.037     ; 6.884      ;
; -5.931 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.229     ; 6.689      ;
; -5.929 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[2][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.140      ; 7.056      ;
; -5.926 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.154      ; 7.067      ;
; -5.924 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[1] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.036     ; 6.875      ;
; -5.922 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.131      ; 7.040      ;
; -5.921 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.131      ; 7.039      ;
; -5.908 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.055     ; 6.840      ;
; -5.901 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][0] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 7.039      ;
; -5.894 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.048     ; 6.833      ;
; -5.893 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.048     ; 6.832      ;
; -5.891 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.036     ; 6.842      ;
; -5.887 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.143      ; 7.017      ;
; -5.881 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.138      ; 7.006      ;
; -5.876 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.133      ; 6.996      ;
; -5.870 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.046     ; 6.811      ;
; -5.867 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.046     ; 6.808      ;
; -5.867 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.136      ; 6.990      ;
; -5.865 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 7.003      ;
; -5.864 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.043     ; 6.808      ;
; -5.861 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.148      ; 6.996      ;
; -5.853 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.131      ; 6.971      ;
; -5.846 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.146      ; 6.979      ;
; -5.844 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[0][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.143      ; 6.974      ;
; -5.843 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.043     ; 6.787      ;
; -5.842 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.064     ; 6.765      ;
; -5.841 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.040     ; 6.788      ;
; -5.841 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.052     ; 6.776      ;
; -5.840 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.043     ; 6.784      ;
; -5.840 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.130      ; 6.957      ;
; -5.833 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.134      ; 6.954      ;
; -5.828 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.133      ; 6.948      ;
; -5.828 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[1][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.159      ; 6.974      ;
; -5.828 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 6.966      ;
; -5.827 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.143      ; 6.957      ;
; -5.826 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.147      ; 6.960      ;
; -5.824 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.150      ; 6.961      ;
; -5.823 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.048     ; 6.762      ;
; -5.823 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.048     ; 6.762      ;
; -5.821 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.234     ; 6.574      ;
; -5.817 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.130      ; 6.934      ;
; -5.816 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 6.954      ;
; -5.813 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.148      ; 6.948      ;
; -5.811 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.138      ; 6.936      ;
; -5.810 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[4][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.153      ; 6.950      ;
; -5.808 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.135      ; 6.930      ;
; -5.806 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.040     ; 6.753      ;
; -5.805 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.040     ; 6.752      ;
; -5.798 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[0]     ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.043     ; 6.742      ;
; -5.796 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.138      ; 6.921      ;
; -5.796 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.058     ; 6.725      ;
; -5.793 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][0] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.147      ; 6.927      ;
; -5.790 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 6.928      ;
; -5.788 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][1] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 6.926      ;
; -5.788 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][0] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.133      ; 6.908      ;
; -5.787 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.134      ; 6.908      ;
; -5.786 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 6.924      ;
; -5.786 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[3][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.044     ; 6.729      ;
; -5.784 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.143      ; 6.914      ;
; -5.782 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[0][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.067     ; 6.702      ;
; -5.777 ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[2] ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.036     ; 6.728      ;
; -5.776 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][0] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.148      ; 6.911      ;
; -5.774 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][0] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.138      ; 6.899      ;
; -5.772 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[7][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.133      ; 6.892      ;
; -5.771 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[7][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.144      ; 6.902      ;
; -5.771 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[3][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.063     ; 6.695      ;
; -5.766 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[4][3] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.048     ; 6.705      ;
; -5.763 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][4] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.146      ; 6.896      ;
; -5.759 ; pooyan:pooyan|T80se:cpu|T80:u0|F[0]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.143      ; 6.889      ;
; -5.757 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[1][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.159      ; 6.903      ;
; -5.757 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][0] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.151      ; 6.895      ;
; -5.757 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.057     ; 6.687      ;
; -5.756 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[1][7] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.159      ; 6.902      ;
; -5.756 ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[5][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.045     ; 6.698      ;
; -5.755 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[1][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.047     ; 6.695      ;
; -5.755 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.144      ; 6.886      ;
; -5.754 ; pooyan:pooyan|T80se:cpu|T80:u0|NMICycle  ; pooyan:pooyan|T80se:cpu|T80:u0|IncDecZ                  ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.234     ; 6.507      ;
; -5.752 ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[2][6] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.048     ; 6.691      ;
; -5.752 ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]      ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][2] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.051     ; 6.688      ;
; -5.746 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsL[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; -0.040     ; 6.693      ;
; -5.745 ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]     ; pooyan:pooyan|T80se:cpu|T80:u0|T80_Reg:Regs|RegsH[6][5] ; pooyan:pooyan|clock_6 ; pooyan:pooyan|clock_6 ; 1.000        ; 0.129      ; 6.861      ;
+--------+------------------------------------------+---------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock          ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; -4.567 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.114     ; 2.413      ;
; -4.561 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.108     ; 2.413      ;
; -4.254 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.106     ; 2.108      ;
; -4.233 ; pooyan:pooyan|pooyan_sprite_color_lut:sp_palette|altsyncram:rom_data_rtl_0|altsyncram_m191:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.112     ; 2.081      ;
; -3.693 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.507      ;
; -3.693 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.507      ;
; -3.693 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.507      ;
; -3.693 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.507      ;
; -3.641 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.263      ;
; -3.641 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.263      ;
; -3.641 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.263      ;
; -3.641 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.263      ;
; -3.641 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.263      ;
; -3.641 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.263      ;
; -3.641 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.263      ;
; -3.641 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.263      ;
; -3.623 ; pooyan:pooyan|sp_buffer_sel                                                                                                               ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.932     ; 1.651      ;
; -3.619 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.433      ;
; -3.619 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.433      ;
; -3.619 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.433      ;
; -3.619 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.433      ;
; -3.615 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.315     ; 1.238      ;
; -3.615 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.315     ; 1.238      ;
; -3.615 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.315     ; 1.238      ;
; -3.615 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.315     ; 1.238      ;
; -3.575 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.394      ;
; -3.575 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.388      ;
; -3.575 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.394      ;
; -3.575 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.388      ;
; -3.575 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.394      ;
; -3.575 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.388      ;
; -3.575 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.394      ;
; -3.575 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.388      ;
; -3.575 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.394      ;
; -3.575 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.388      ;
; -3.575 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.394      ;
; -3.575 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.388      ;
; -3.575 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.394      ;
; -3.575 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.388      ;
; -3.575 ; pooyan:pooyan|hcnt[2]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.394      ;
; -3.575 ; pooyan:pooyan|pxcnt[0]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.388      ;
; -3.574 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.393      ;
; -3.574 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.393      ;
; -3.574 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.393      ;
; -3.574 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.393      ;
; -3.574 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.393      ;
; -3.574 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.393      ;
; -3.574 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.393      ;
; -3.574 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.393      ;
; -3.561 ; pooyan:pooyan|sp_buffer_sel                                                                                                               ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.938     ; 1.583      ;
; -3.560 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.374      ;
; -3.560 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.374      ;
; -3.560 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.374      ;
; -3.560 ; pooyan:pooyan|pxcnt[2]                                                                                                                    ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.124     ; 1.374      ;
; -3.553 ; pooyan:pooyan|vcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.325     ; 1.166      ;
; -3.544 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.166      ;
; -3.544 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.166      ;
; -3.544 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.166      ;
; -3.544 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.166      ;
; -3.544 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.166      ;
; -3.544 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.166      ;
; -3.544 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.166      ;
; -3.544 ; pooyan:pooyan|hcnt[0]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.316     ; 1.166      ;
; -3.537 ; pooyan:pooyan|sp_buffer_write_addr[5]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.935     ; 1.562      ;
; -3.532 ; pooyan:pooyan|sp_buffer_write_addr[3]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.935     ; 1.557      ;
; -3.525 ; pooyan:pooyan|sp_buffer_write_addr[3]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.941     ; 1.544      ;
; -3.524 ; pooyan:pooyan|sp_buffer_write_addr[5]                                                                                                     ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.941     ; 1.543      ;
; -3.506 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.118     ; 1.326      ;
; -3.506 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.118     ; 1.326      ;
; -3.506 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.118     ; 1.326      ;
; -3.506 ; pooyan:pooyan|hcnt[1]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.118     ; 1.326      ;
; -3.501 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.320      ;
; -3.501 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.314      ;
; -3.501 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.320      ;
; -3.501 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.314      ;
; -3.501 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.320      ;
; -3.501 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.314      ;
; -3.501 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.320      ;
; -3.501 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.314      ;
; -3.501 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.320      ;
; -3.501 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.314      ;
; -3.501 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.320      ;
; -3.501 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.314      ;
; -3.501 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.320      ;
; -3.501 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.314      ;
; -3.501 ; pooyan:pooyan|hcnt[5]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.320      ;
; -3.501 ; pooyan:pooyan|pxcnt[1]                                                                                                                    ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.125     ; 1.314      ;
; -3.479 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.298      ;
; -3.479 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.298      ;
; -3.479 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.298      ;
; -3.479 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.298      ;
; -3.479 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.298      ;
; -3.479 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.298      ;
; -3.479 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.298      ;
; -3.479 ; pooyan:pooyan|hcnt[4]                                                                                                                     ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.119     ; 1.298      ;
; -3.477 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.315     ; 1.100      ;
; -3.477 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.315     ; 1.100      ;
; -3.477 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.315     ; 1.100      ;
; -3.477 ; pooyan:pooyan|hcnt[3]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.315     ; 1.100      ;
; -3.459 ; pooyan:pooyan|vcnt[0]                                                                                                                     ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.325     ; 1.072      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                     ; Launch Clock          ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+
; -4.096 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 2.074      ;
; -4.096 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 2.074      ;
; -4.096 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 2.074      ;
; -4.096 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 2.074      ;
; -4.096 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 2.074      ;
; -4.096 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 2.074      ;
; -4.096 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 2.074      ;
; -4.096 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 2.074      ;
; -4.022 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.962     ; 2.005      ;
; -4.022 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.962     ; 2.005      ;
; -4.022 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.962     ; 2.005      ;
; -4.022 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.962     ; 2.005      ;
; -4.022 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.962     ; 2.005      ;
; -4.022 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.962     ; 2.005      ;
; -4.022 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.962     ; 2.005      ;
; -4.022 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.962     ; 2.005      ;
; -4.009 ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]  ; dpSDRAM256Mb:mram|ram0_addr_s[6]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.330     ; 1.624      ;
; -4.001 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.979      ;
; -4.001 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.979      ;
; -4.001 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.979      ;
; -4.001 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.979      ;
; -4.001 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.979      ;
; -4.001 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.979      ;
; -4.001 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.979      ;
; -4.001 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.979      ;
; -3.998 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.976      ;
; -3.998 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.976      ;
; -3.998 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.976      ;
; -3.998 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.976      ;
; -3.998 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.976      ;
; -3.998 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.976      ;
; -3.998 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.976      ;
; -3.998 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.967     ; 1.976      ;
; -3.930 ; pooyan:pooyan|T80se:cpu|T80:u0|A[3]  ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.320     ; 1.555      ;
; -3.867 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[6] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.145     ; 1.667      ;
; -3.856 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[0] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.145     ; 1.656      ;
; -3.853 ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]  ; dpSDRAM256Mb:mram|ram0_addr_s[7]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.343     ; 1.455      ;
; -3.843 ; pooyan:pooyan|T80se:cpu|T80:u0|A[14] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.947     ; 1.841      ;
; -3.808 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.958     ; 1.795      ;
; -3.808 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.958     ; 1.795      ;
; -3.808 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.958     ; 1.795      ;
; -3.808 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.958     ; 1.795      ;
; -3.808 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.958     ; 1.795      ;
; -3.808 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.958     ; 1.795      ;
; -3.808 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.958     ; 1.795      ;
; -3.808 ; pooyan:pooyan|T80se:cpu|T80:u0|A[12] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.958     ; 1.795      ;
; -3.801 ; pooyan:pooyan|hcnt[1]                ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.126     ; 1.620      ;
; -3.775 ; pooyan:pooyan|T80se:cpu|T80:u0|A[15] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.947     ; 1.773      ;
; -3.769 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.772      ;
; -3.749 ; pooyan:pooyan|hcnt[3]                ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.323     ; 1.371      ;
; -3.748 ; pooyan:pooyan|T80se:cpu|T80:u0|A[13] ; dpSDRAM256Mb:mram|ram0_we_s                                 ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.947     ; 1.746      ;
; -3.729 ; pooyan:pooyan|T80se:cpu|T80:u0|A[4]  ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.320     ; 1.354      ;
; -3.707 ; pooyan:pooyan|hcnt[4]                ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.126     ; 1.526      ;
; -3.699 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[1] ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.130     ; 1.514      ;
; -3.683 ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]  ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.343     ; 1.285      ;
; -3.683 ; pooyan:pooyan|T80se:cpu|T80:u0|A[2]  ; dpSDRAM256Mb:mram|ram0_addr_s[2]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.320     ; 1.308      ;
; -3.675 ; pooyan:pooyan|flip                   ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.325     ; 1.295      ;
; -3.644 ; pooyan:pooyan|T80se:cpu|T80:u0|A[5]  ; dpSDRAM256Mb:mram|ram0_addr_s[5]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.320     ; 1.269      ;
; -3.619 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[5] ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.130     ; 1.434      ;
; -3.613 ; pooyan:pooyan|video_vs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.120     ; 1.438      ;
; -3.597 ; pooyan:pooyan|T80se:cpu|T80:u0|A[1]  ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.320     ; 1.222      ;
; -3.587 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[4] ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.144     ; 1.388      ;
; -3.585 ; pooyan:pooyan|hcnt[0]                ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.323     ; 1.207      ;
; -3.562 ; pooyan:pooyan|pxcnt[1]               ; dpSDRAM256Mb:mram|ram0_addr_s[10]                           ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.375      ;
; -3.559 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[2] ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.145     ; 1.359      ;
; -3.554 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[7] ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.156     ; 1.343      ;
; -3.539 ; pooyan:pooyan|T80se:cpu|T80:u0|DO[3] ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.156     ; 1.328      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[0]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[1]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[2]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[3]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[4]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[5]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[6]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[7]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[8]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.504 ; pooyan:pooyan|pxcnt[0]               ; dpSDRAM256Mb:mram|ram0_addr_s[9]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.132     ; 1.317      ;
; -3.479 ; pooyan:pooyan|T80se:cpu|T80:u0|A[10] ; dpSDRAM256Mb:mram|ram0_addr_s[10]                           ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.137     ; 1.287      ;
; -3.454 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[0]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.149     ; 1.250      ;
; -3.454 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[1]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.149     ; 1.250      ;
; -3.454 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[2]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.149     ; 1.250      ;
; -3.454 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[3]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.149     ; 1.250      ;
; -3.454 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[4]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.149     ; 1.250      ;
; -3.454 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[5]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.149     ; 1.250      ;
; -3.454 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[6]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.149     ; 1.250      ;
; -3.454 ; pooyan:pooyan|T80se:cpu|WR_n         ; dpSDRAM256Mb:mram|ram0_din_s[7]                             ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.149     ; 1.250      ;
; -3.452 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[11] ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.114     ; 1.283      ;
; -3.452 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[10] ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.114     ; 1.283      ;
; -3.452 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[9]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.114     ; 1.283      ;
; -3.442 ; pooyan:pooyan|hcnt[2]                ; dpSDRAM256Mb:mram|ram0_addr_s[2]                            ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.126     ; 1.261      ;
; -3.436 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[5]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.115     ; 1.266      ;
; -3.436 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[6]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.115     ; 1.266      ;
; -3.436 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[2]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.115     ; 1.266      ;
; -3.436 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.115     ; 1.266      ;
; -3.436 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[8]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.115     ; 1.266      ;
; -3.436 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[7]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.115     ; 1.266      ;
; -3.436 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[3]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.115     ; 1.266      ;
; -3.436 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|hs_rise[4]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.115     ; 1.266      ;
; -3.432 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[0]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.114     ; 1.263      ;
; -3.432 ; pooyan:pooyan|video_hs               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[1]  ; pooyan:pooyan|clock_6 ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.114     ; 1.263      ;
+--------+--------------------------------------+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SPI_SCK'                                                                                                    ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -2.770 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.907      ;
; -2.770 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.907      ;
; -2.642 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.779      ;
; -2.642 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.779      ;
; -2.599 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.736      ;
; -2.599 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.736      ;
; -2.579 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.716      ;
; -2.579 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.716      ;
; -2.521 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.658      ;
; -2.521 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.658      ;
; -2.480 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.617      ;
; -2.480 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.617      ;
; -2.430 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.567      ;
; -2.430 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.567      ;
; -2.405 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.542      ;
; -2.405 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.542      ;
; -2.398 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.535      ;
; -2.398 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.535      ;
; -2.336 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.473      ;
; -2.336 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.473      ;
; -2.262 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 3.216      ;
; -2.231 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.148      ; 3.366      ;
; -2.231 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.148      ; 3.366      ;
; -2.178 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.315      ;
; -2.178 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.150      ; 3.315      ;
; -2.175 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.148      ; 3.310      ;
; -2.175 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.148      ; 3.310      ;
; -2.134 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 3.088      ;
; -2.116 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 3.066      ;
; -2.094 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 3.044      ;
; -2.091 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 3.045      ;
; -2.071 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 3.025      ;
; -2.063 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 3.013      ;
; -2.057 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.039     ; 3.005      ;
; -2.033 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 2.983      ;
; -2.027 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.981      ;
; -2.013 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.967      ;
; -2.004 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 2.954      ;
; -2.001 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.039     ; 2.949      ;
; -1.972 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.926      ;
; -1.961 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 2.911      ;
; -1.960 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 2.910      ;
; -1.922 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.876      ;
; -1.907 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 2.857      ;
; -1.899 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.853      ;
; -1.897 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.851      ;
; -1.890 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.844      ;
; -1.856 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.810      ;
; -1.836 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.790      ;
; -1.828 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.782      ;
; -1.826 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 2.776      ;
; -1.778 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.732      ;
; -1.776 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 2.726      ;
; -1.761 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.037     ; 2.711      ;
; -1.737 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.691      ;
; -1.723 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.035     ; 2.675      ;
; -1.687 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.641      ;
; -1.670 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.624      ;
; -1.667 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[6]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.035     ; 2.619      ;
; -1.662 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.616      ;
; -1.655 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.609      ;
; -1.596 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.549      ;
; -1.593 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.547      ;
; -1.577 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.154      ; 2.718      ;
; -1.577 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.154      ; 2.718      ;
; -1.574 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.527      ;
; -1.543 ; mist_io:mist_io|byte_cnt[4] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.496      ;
; -1.538 ; mist_io:mist_io|cmd[0]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.230     ; 2.295      ;
; -1.537 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.488      ;
; -1.513 ; mist_io:mist_io|byte_cnt[9] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.466      ;
; -1.484 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.437      ;
; -1.481 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.432      ;
; -1.442 ; mist_io:mist_io|cmd[7]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.154      ; 2.583      ;
; -1.442 ; mist_io:mist_io|cmd[7]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.154      ; 2.583      ;
; -1.441 ; mist_io:mist_io|byte_cnt[8] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.394      ;
; -1.440 ; mist_io:mist_io|byte_cnt[3] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.393      ;
; -1.422 ; mist_io:mist_io|cmd[6]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.154      ; 2.563      ;
; -1.422 ; mist_io:mist_io|cmd[6]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.154      ; 2.563      ;
; -1.396 ; mist_io:mist_io|bit_cnt[0]  ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.035     ; 2.348      ;
; -1.388 ; mist_io:mist_io|cmd[5]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.342      ;
; -1.387 ; mist_io:mist_io|byte_cnt[7] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.340      ;
; -1.380 ; mist_io:mist_io|byte_cnt[6] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.744      ; 2.611      ;
; -1.343 ; mist_io:mist_io|bit_cnt[2]  ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.297      ;
; -1.340 ; mist_io:mist_io|bit_cnt[1]  ; mist_io:mist_io|status[0]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.035     ; 2.292      ;
; -1.309 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[1] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.260      ;
; -1.309 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[2] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.260      ;
; -1.309 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[6] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.260      ;
; -1.309 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[7] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.260      ;
; -1.309 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[8] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.260      ;
; -1.309 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[9] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.260      ;
; -1.309 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|byte_cnt[3] ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.036     ; 2.260      ;
; -1.306 ; mist_io:mist_io|byte_cnt[1] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.259      ;
; -1.303 ; mist_io:mist_io|byte_cnt[5] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.744      ; 2.534      ;
; -1.277 ; mist_io:mist_io|byte_cnt[2] ; mist_io:mist_io|spi_do      ; SPI_SCK      ; SPI_SCK     ; 0.500        ; 0.744      ; 2.508      ;
; -1.256 ; mist_io:mist_io|cmd[0]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.043     ; 2.200      ;
; -1.256 ; mist_io:mist_io|cmd[0]      ; mist_io:mist_io|status[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.043     ; 2.200      ;
; -1.256 ; mist_io:mist_io|byte_cnt[0] ; mist_io:mist_io|but_sw[1]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.034     ; 2.209      ;
; -1.256 ; mist_io:mist_io|cmd[4]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.032     ; 2.211      ;
; -1.253 ; mist_io:mist_io|cmd[7]      ; mist_io:mist_io|but_sw[4]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; -0.033     ; 2.207      ;
; -1.248 ; mist_io:mist_io|cmd[4]      ; mist_io:mist_io|status[3]   ; SPI_SCK      ; SPI_SCK     ; 1.000        ; 0.155      ; 2.390      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pooyan:pooyan|clock_6'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                    ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.510 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|T80se:cpu|DI_Reg[1]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 0.762      ;
; -1.375 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|T80se:cpu|DI_Reg[6]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.127      ; 0.906      ;
; -1.355 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.124      ; 0.923      ;
; -1.343 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|T80se:cpu|DI_Reg[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.126      ; 0.937      ;
; -1.257 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|ch_data1[2]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.121      ; 1.018      ;
; -1.243 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.029      ;
; -1.242 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.030      ;
; -1.230 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|T80se:cpu|DI_Reg[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.127      ; 1.051      ;
; -1.230 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|ch_data1[0]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.120      ; 1.044      ;
; -1.227 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|ch_data1[1]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.120      ; 1.047      ;
; -1.221 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.119      ; 1.052      ;
; -1.218 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.121      ; 1.057      ;
; -1.212 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.060      ;
; -1.212 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.119      ; 1.061      ;
; -1.211 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|T80se:cpu|DI_Reg[2]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.120      ; 1.063      ;
; -1.199 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.073      ;
; -1.196 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|ch_data1[3]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.122      ; 1.080      ;
; -1.196 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.119      ; 1.077      ;
; -1.195 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.077      ;
; -1.195 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.121      ; 1.080      ;
; -1.191 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.126      ; 1.089      ;
; -1.179 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|ch_data1[7]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.127      ; 1.102      ;
; -1.179 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.093      ;
; -1.176 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|T80se:cpu|DI_Reg[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.113      ; 1.091      ;
; -1.175 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[5]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.097      ;
; -1.174 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|T80se:cpu|DI_Reg[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.098      ;
; -1.170 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|ch_data1[6]                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.127      ; 1.111      ;
; -1.170 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.102      ;
; -1.169 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.315      ; 1.320      ;
; -1.168 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.307      ; 1.313      ;
; -1.167 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.309      ; 1.316      ;
; -1.164 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.121      ; 1.111      ;
; -1.163 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.309      ; 1.320      ;
; -1.161 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.127      ; 1.120      ;
; -1.159 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.121      ; 1.116      ;
; -1.159 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.310      ; 1.325      ;
; -1.159 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.311      ; 1.326      ;
; -1.157 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.315      ; 1.332      ;
; -1.156 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.310      ; 1.328      ;
; -1.156 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.310      ; 1.328      ;
; -1.154 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.119      ; 1.119      ;
; -1.154 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.118      ;
; -1.152 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.314      ; 1.336      ;
; -1.151 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.310      ; 1.333      ;
; -1.150 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.313      ; 1.337      ;
; -1.149 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.313      ; 1.338      ;
; -1.149 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.313      ; 1.338      ;
; -1.147 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.315      ; 1.342      ;
; -1.146 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.312      ; 1.340      ;
; -1.146 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.126      ;
; -1.145 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.317      ; 1.346      ;
; -1.144 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.114      ; 1.124      ;
; -1.144 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.310      ; 1.340      ;
; -1.144 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.128      ;
; -1.142 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.312      ; 1.344      ;
; -1.141 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.124      ; 1.137      ;
; -1.141 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.314      ; 1.347      ;
; -1.138 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.312      ; 1.348      ;
; -1.138 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.134      ;
; -1.138 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.134      ;
; -1.137 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.135      ;
; -1.136 ; dpSDRAM256Mb:mram|port0_data_o[0] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.315      ; 1.353      ;
; -1.134 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.314      ; 1.354      ;
; -1.133 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.311      ; 1.352      ;
; -1.133 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.313      ; 1.354      ;
; -1.133 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.139      ;
; -1.132 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.318      ; 1.360      ;
; -1.132 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.312      ; 1.354      ;
; -1.131 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.317      ; 1.360      ;
; -1.130 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.312      ; 1.356      ;
; -1.128 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.315      ; 1.361      ;
; -1.126 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.308      ; 1.356      ;
; -1.125 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.120      ; 1.149      ;
; -1.123 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.307      ; 1.358      ;
; -1.121 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.151      ;
; -1.119 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.318      ; 1.373      ;
; -1.119 ; pooyan:pooyan|sp_read_out[2]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.153      ;
; -1.118 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.314      ; 1.370      ;
; -1.116 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.310      ; 1.368      ;
; -1.116 ; pooyan:pooyan|sp_read_out[1]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.156      ;
; -1.116 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.156      ;
; -1.114 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.311      ; 1.371      ;
; -1.114 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.158      ;
; -1.113 ; dpSDRAM256Mb:mram|port0_data_o[1] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.309      ; 1.370      ;
; -1.113 ; dpSDRAM256Mb:mram|port0_data_o[6] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.318      ; 1.379      ;
; -1.109 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.121      ; 1.166      ;
; -1.108 ; pooyan:pooyan|sp_read_out[3]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.164      ;
; -1.106 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.305      ; 1.373      ;
; -1.102 ; dpSDRAM256Mb:mram|port0_data_o[7] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.315      ; 1.387      ;
; -1.101 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.311      ; 1.384      ;
; -1.100 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.313      ; 1.387      ;
; -1.099 ; dpSDRAM256Mb:mram|port0_data_o[3] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.316      ; 1.391      ;
; -1.099 ; dpSDRAM256Mb:mram|port0_data_o[5] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.313      ; 1.388      ;
; -1.096 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.302      ; 1.380      ;
; -1.096 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx2:char_graphics_2|altsyncram:rom_data_rtl_0|altsyncram_hh81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.305      ; 1.383      ;
; -1.096 ; pooyan:pooyan|sp_read_out[0]      ; pooyan:pooyan|pooyan_palette:rgb_palette_gb|data[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.118      ; 1.176      ;
; -1.093 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.309      ; 1.390      ;
; -1.091 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.304      ; 1.387      ;
; -1.090 ; dpSDRAM256Mb:mram|port0_data_o[2] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a5~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.316      ; 1.400      ;
; -1.088 ; dpSDRAM256Mb:mram|port0_data_o[4] ; pooyan:pooyan|pooyan_char_grphx1:char_graphics_1|altsyncram:rom_data_rtl_0|altsyncram_4g81:auto_generated|ram_block1a1~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6 ; 0.000        ; 2.307      ; 1.393      ;
+--------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.040 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|clock_6                                                                                                ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.314      ;
; -0.031 ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|clock_6                                                                                                ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.323      ;
; 0.093  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.447      ;
; 0.159  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.513      ;
; 0.205  ; pooyan:pooyan|sp_buffer_read_addr[7]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.242  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.596      ;
; 0.282  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.262      ; 0.853      ;
; 0.288  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 0.853      ;
; 0.305  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.659      ;
; 0.306  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; pooyan:pooyan|sp_buffer_read_addr[6]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.662      ;
; 0.328  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.262      ; 0.899      ;
; 0.332  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 0.897      ;
; 0.333  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.687      ;
; 0.336  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.690      ;
; 0.367  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.487      ;
; 0.371  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.725      ;
; 0.374  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.728      ;
; 0.399  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.753      ;
; 0.402  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.756      ;
; 0.437  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.791      ;
; 0.440  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.794      ;
; 0.455  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.465  ; pooyan:pooyan|sp_buffer_read_addr[6]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.819      ;
; 0.466  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.822      ;
; 0.469  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.518  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; pooyan:pooyan|sp_buffer_read_addr[5]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
; 0.521  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.526  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.646      ;
; 0.529  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.649      ;
; 0.531  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.885      ;
; 0.532  ; pooyan:pooyan|sp_buffer_read_addr[4]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.652      ;
; 0.534  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.654      ;
; 0.584  ; pooyan:pooyan|sp_buffer_read_addr[3]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.704      ;
; 0.592  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.712      ;
; 0.595  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.715      ;
; 0.597  ; pooyan:pooyan|sp_buffer_read_addr[2]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.717      ;
; 0.658  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.778      ;
; 0.661  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.781      ;
; 0.724  ; pooyan:pooyan|sp_buffer_read_addr[0]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.844      ;
; 0.726  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.081      ;
; 0.726  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.081      ;
; 0.726  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.081      ;
; 0.726  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.081      ;
; 0.762  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.882      ;
; 0.797  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.152      ;
; 0.797  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.152      ;
; 0.797  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[1]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.152      ;
; 0.797  ; pooyan:pooyan|clock_6                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.152      ;
; 0.911  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.031      ;
; 0.974  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.094      ;
; 0.977  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.097      ;
; 1.040  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.160      ;
; 1.043  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.163      ;
; 1.106  ; pooyan:pooyan|sp_buffer_read_addr[1]  ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.226      ;
; 2.169  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.599     ; 0.774      ;
; 2.223  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.593     ; 0.834      ;
; 2.305  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.601     ; 0.908      ;
; 2.447  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.595     ; 1.056      ;
; 2.483  ; pooyan:pooyan|sp_buffer_write_addr[0] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.599     ; 1.088      ;
; 2.491  ; pooyan:pooyan|sp_buffer_write_addr[0] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.605     ; 1.090      ;
; 2.518  ; pooyan:pooyan|sp_buffer_write_addr[6] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.605     ; 1.117      ;
; 2.527  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.595     ; 1.136      ;
; 2.535  ; pooyan:pooyan|sp_buffer_sel           ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.601     ; 1.138      ;
; 2.563  ; pooyan:pooyan|sp_buffer_write_addr[4] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.605     ; 1.162      ;
; 2.567  ; pooyan:pooyan|sp_buffer_write_addr[7] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.605     ; 1.166      ;
; 2.605  ; pooyan:pooyan|sp_buffer_write_addr[7] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.599     ; 1.210      ;
; 2.610  ; pooyan:pooyan|sp_buffer_write_addr[2] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.605     ; 1.209      ;
; 2.623  ; pooyan:pooyan|sp_buffer_write_addr[4] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.599     ; 1.228      ;
; 2.638  ; pooyan:pooyan|sp_buffer_write_addr[2] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.599     ; 1.243      ;
; 2.657  ; pooyan:pooyan|sp_buffer_write_addr[6] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.599     ; 1.262      ;
; 2.661  ; pooyan:pooyan|sp_buffer_write_addr[1] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.605     ; 1.260      ;
; 2.665  ; pooyan:pooyan|sp_buffer_write_addr[1] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.599     ; 1.270      ;
; 2.703  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.792     ; 1.095      ;
; 2.703  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.792     ; 1.095      ;
; 2.703  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.792     ; 1.095      ;
; 2.703  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.792     ; 1.095      ;
; 2.703  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.792     ; 1.095      ;
; 2.703  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.792     ; 1.095      ;
; 2.703  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.792     ; 1.095      ;
; 2.703  ; pooyan:pooyan|pxcnt[2]                ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.792     ; 1.095      ;
; 2.706  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.985     ; 0.905      ;
; 2.707  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.985     ; 0.906      ;
; 2.708  ; pooyan:pooyan|vcnt[0]                 ; pooyan:pooyan|sp_read_out[3]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.985     ; 0.907      ;
; 2.712  ; pooyan:pooyan|sp_buffer_write_addr[3] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.605     ; 1.311      ;
; 2.717  ; pooyan:pooyan|sp_buffer_write_addr[5] ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.605     ; 1.316      ;
; 2.721  ; pooyan:pooyan|sp_buffer_write_addr[3] ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.599     ; 1.326      ;
; 2.746  ; pooyan:pooyan|hcnt[4]                 ; pooyan:pooyan|sp_read_out[0]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.786     ; 1.144      ;
; 2.746  ; pooyan:pooyan|hcnt[4]                 ; pooyan:pooyan|sp_read_out[2]                                                                                         ; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.786     ; 1.144      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.148 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[7]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.471      ;
; 0.150 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.473      ;
; 0.151 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[3]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.474      ;
; 0.153 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[1]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[7]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[2]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.160 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.165 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[2]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.167 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.499      ;
; 0.168 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[4]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.175 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.175 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.506      ;
; 0.175 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[2]   ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.177 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[8]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.510      ;
; 0.178 ; dpSDRAM256Mb:mram|ram0_req_s                                              ; dpSDRAM256Mb:mram|ram0_req_s                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.503      ;
; 0.178 ; video_mixer:video_mixer|osd:osd|pixsz[0]                                  ; video_mixer:video_mixer|osd:osd|pixsz[0]                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.508      ;
; 0.185 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.518      ;
; 0.186 ; dpSDRAM256Mb:mram|SdrBa_s[1]                                              ; dpSDRAM256Mb:mram|SdrBa_s[1]                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr1     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr1                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]                ; video_mixer:video_mixer|scandoubler:scandoubler|sd_line[1]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_mixer:video_mixer|scanline                                          ; video_mixer:video_mixer|scanline                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Null                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Null                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Init                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Init                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_RefreshAll                      ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_RefreshAll                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Idle                            ; dpSDRAM256Mb:mram|SdrRoutine_v.SdrRoutine_Idle                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_mixer:video_mixer|scandoubler:scandoubler|hs_out                    ; video_mixer:video_mixer|scandoubler:scandoubler|hs_out                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; dpSDRAM256Mb:mram|ram0_addr_s[1]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[1]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; dpSDRAM256Mb:mram|ram0_addr_s[8]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[8]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|y[0]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|y[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; dpSDRAM256Mb:mram|ram0_addr_s[3]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[3]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; dpSDRAM256Mb:mram|SdrAddress_v[9]                                         ; dpSDRAM256Mb:mram|SdrAdr_s[8]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev2[0]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; dpSDRAM256Mb:mram|ram0_addr_s[0]                                          ; dpSDRAM256Mb:mram|SdrAddress_v[0]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[0]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[4]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[2]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[9]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[9]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; dpSDRAM256Mb:mram|pcs_v[0]                                                ; dpSDRAM256Mb:mram|pcs_v[1]                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.328      ;
; 0.199 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[17]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[17]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; dpSDRAM256Mb:mram|pcs_v[0]                                                ; dpSDRAM256Mb:mram|ram0_req_s                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.329      ;
; 0.201 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.534      ;
; 0.201 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[7]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|F[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[6]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.485      ;
; 0.204 ; video_mixer:video_mixer|osd:osd|v_cnt[9]                                  ; video_mixer:video_mixer|osd:osd|v_cnt[9]                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_frame ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|prevbuf                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[4]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[1]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_line  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_line  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|i[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[0]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[5]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[11]               ; video_mixer:video_mixer|scandoubler:scandoubler|sd_hcnt[11]                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[7]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[5]      ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|pattern[3]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[4]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[5]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.491      ;
; 0.209 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[7]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.491      ;
; 0.210 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.545      ;
; 0.211 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[7]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[8]                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; video_mixer:video_mixer|scandoubler:scandoubler|hcnt[9]                   ; video_mixer:video_mixer|scandoubler:scandoubler|hs_max[10]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[3]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.494      ;
; 0.212 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[14]       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[14]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[6]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[6]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[1]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[1]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[1]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[11]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[11]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|offs[0]         ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.215 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[5]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.546      ;
; 0.215 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[0]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.495      ;
; 0.216 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[15]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[15]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[3]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[3]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[1]     ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[3]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|B[9]            ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[9]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[10]       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.222 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[10]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[10]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[1]  ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.505      ;
; 0.225 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next1[2]        ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Next0[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.226 ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|D[14]           ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|H[14]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.232 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[3]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.353      ;
; 0.233 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[6]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.234 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[7]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.355      ;
; 0.234 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[4]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.355      ;
; 0.236 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[1]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.237 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[5]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.358      ;
; 0.241 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.362      ;
; 0.242 ; video_mixer:video_mixer|scandoubler:scandoubler|old_ce                    ; video_mixer:video_mixer|scandoubler:scandoubler|pix_len[2]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.363      ;
; 0.251 ; dpSDRAM256Mb:mram|ram0_dout_s[6]                                          ; dpSDRAM256Mb:mram|port0_data_o[6]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
+-------+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SPI_SCK'                                                                                                                                                                                                                  ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.477      ;
; 0.164 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.486      ;
; 0.166 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.492      ;
; 0.172 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.494      ;
; 0.174 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.500      ;
; 0.177 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.503      ;
; 0.179 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.500      ;
; 0.185 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.506      ;
; 0.186 ; mist_io:mist_io|byte_cnt[0]                ; mist_io:mist_io|byte_cnt[0]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mist_io:mist_io|bit_cnt[1]                 ; mist_io:mist_io|bit_cnt[1]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mist_io:mist_io|bit_cnt[2]                 ; mist_io:mist_io|bit_cnt[2]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mist_io:mist_io|status[0]                  ; mist_io:mist_io|status[0]                                                                                                  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_mixer:video_mixer|osd:osd|osd_enable ; video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; mist_io:mist_io|bit_cnt[0]                 ; mist_io:mist_io|bit_cnt[0]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; video_mixer:video_mixer|osd:osd|sbuf[2]    ; video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.045      ; 0.329      ;
; 0.205 ; mist_io:mist_io|byte_cnt[9]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; mist_io:mist_io|sbuf[1]                    ; mist_io:mist_io|sbuf[2]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; mist_io:mist_io|sbuf[3]                    ; mist_io:mist_io|sbuf[4]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; mist_io:mist_io|sbuf[3]                    ; mist_io:mist_io|cmd[4]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; mist_io:mist_io|sbuf[5]                    ; mist_io:mist_io|sbuf[6]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.336      ;
; 0.251 ; mist_io:mist_io|bit_cnt[0]                 ; mist_io:mist_io|bit_cnt[1]                                                                                                 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.371      ;
; 0.262 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.583      ;
; 0.263 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; video_mixer:video_mixer|osd:osd|sbuf[3]    ; video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.045      ; 0.393      ;
; 0.267 ; mist_io:mist_io|sbuf[4]                    ; mist_io:mist_io|cmd[5]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.388      ;
; 0.270 ; video_mixer:video_mixer|osd:osd|sbuf[5]    ; video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.045      ; 0.399      ;
; 0.270 ; video_mixer:video_mixer|osd:osd|cnt[4]     ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.390      ;
; 0.277 ; mist_io:mist_io|sbuf[1]                    ; mist_io:mist_io|cmd[2]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; mist_io:mist_io|sbuf[4]                    ; mist_io:mist_io|sbuf[5]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; mist_io:mist_io|sbuf[0]                    ; mist_io:mist_io|cmd[1]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.401      ;
; 0.290 ; mist_io:mist_io|sbuf[0]                    ; mist_io:mist_io|sbuf[1]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.410      ;
; 0.292 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.237      ; 0.613      ;
; 0.293 ; mist_io:mist_io|sbuf[2]                    ; mist_io:mist_io|sbuf[3]                                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.413      ;
; 0.296 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.622      ;
; 0.298 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.624      ;
; 0.302 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.623      ;
; 0.303 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.629      ;
; 0.304 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[7]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; mist_io:mist_io|byte_cnt[8]                ; mist_io:mist_io|byte_cnt[8]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; video_mixer:video_mixer|osd:osd|cnt[3]     ; video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.633      ;
; 0.314 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.640      ;
; 0.317 ; mist_io:mist_io|byte_cnt[6]                ; mist_io:mist_io|byte_cnt[6]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.639      ;
; 0.323 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.219      ; 0.646      ;
; 0.324 ; mist_io:mist_io|byte_cnt[2]                ; mist_io:mist_io|byte_cnt[2]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; video_mixer:video_mixer|osd:osd|sbuf[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.219      ; 0.647      ;
; 0.330 ; mist_io:mist_io|byte_cnt[3]                ; mist_io:mist_io|byte_cnt[3]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; mist_io:mist_io|sbuf[6]                    ; mist_io:mist_io|cmd[7]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.453      ;
; 0.338 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.659      ;
; 0.343 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.464      ;
; 0.343 ; video_mixer:video_mixer|osd:osd|sbuf[5]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.032      ; 0.479      ;
; 0.353 ; video_mixer:video_mixer|osd:osd|sbuf[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.032      ; 0.489      ;
; 0.354 ; mist_io:mist_io|sbuf[5]                    ; mist_io:mist_io|cmd[6]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.475      ;
; 0.362 ; video_mixer:video_mixer|osd:osd|sbuf[0]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.483      ;
; 0.364 ; mist_io:mist_io|sbuf[2]                    ; mist_io:mist_io|cmd[3]                                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.485      ;
; 0.376 ; video_mixer:video_mixer|osd:osd|cnt[2]     ; video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.496      ;
; 0.379 ; video_mixer:video_mixer|osd:osd|cnt[1]     ; video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.499      ;
; 0.383 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.217      ; 0.704      ;
; 0.396 ; video_mixer:video_mixer|osd:osd|cnt[0]     ; video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.044      ; 0.524      ;
; 0.399 ; video_mixer:video_mixer|osd:osd|sbuf[2]    ; video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.152     ; 0.331      ;
; 0.401 ; video_mixer:video_mixer|osd:osd|sbuf[4]    ; video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.152     ; 0.333      ;
; 0.424 ; mist_io:mist_io|byte_cnt[0]                ; mist_io:mist_io|byte_cnt[1]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.545      ;
; 0.439 ; video_mixer:video_mixer|osd:osd|sbuf[4]    ; video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.045      ; 0.568      ;
; 0.442 ; video_mixer:video_mixer|osd:osd|bcnt[10]   ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.222      ; 0.768      ;
; 0.453 ; video_mixer:video_mixer|osd:osd|bcnt[3]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; mist_io:mist_io|byte_cnt[8]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; video_mixer:video_mixer|osd:osd|bcnt[7]    ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.576      ;
; 0.459 ; video_mixer:video_mixer|osd:osd|cnt[3]     ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; video_mixer:video_mixer|osd:osd|sbuf[3]    ; video_mixer:video_mixer|osd:osd|cmd[4]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.152     ; 0.396      ;
; 0.464 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[8]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; video_mixer:video_mixer|osd:osd|bcnt[4]    ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; video_mixer:video_mixer|osd:osd|bcnt[6]    ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; mist_io:mist_io|bit_cnt[1]                 ; mist_io:mist_io|spi_do                                                                                                     ; SPI_SCK      ; SPI_SCK     ; -0.500       ; 0.824      ; 0.893      ;
; 0.466 ; video_mixer:video_mixer|osd:osd|sbuf[6]    ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.032      ; 0.602      ;
; 0.466 ; video_mixer:video_mixer|osd:osd|bcnt[9]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; video_mixer:video_mixer|osd:osd|bcnt[1]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; mist_io:mist_io|byte_cnt[6]                ; mist_io:mist_io|byte_cnt[7]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; video_mixer:video_mixer|osd:osd|bcnt[5]    ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; video_mixer:video_mixer|osd:osd|bcnt[2]    ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; video_mixer:video_mixer|osd:osd|bcnt[0]    ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; video_mixer:video_mixer|osd:osd|sbuf[5]    ; video_mixer:video_mixer|osd:osd|cmd[6]                                                                                     ; SPI_SCK      ; SPI_SCK     ; 0.000        ; -0.152     ; 0.399      ;
; 0.467 ; mist_io:mist_io|byte_cnt[7]                ; mist_io:mist_io|byte_cnt[9]                                                                                                ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; video_mixer:video_mixer|osd:osd|bcnt[8]    ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; SPI_SCK      ; SPI_SCK     ; 0.000        ; 0.037      ; 0.588      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                     ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node               ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -3.994 ; mist_io:mist_io|status[0] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.441     ; 2.481      ;
; -3.916 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.441     ; 2.403      ;
; -3.903 ; mist_io:mist_io|status[6] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.441     ; 2.390      ;
+--------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                           ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -3.989 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.447     ; 2.477      ;
; -3.989 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.447     ; 2.477      ;
; -3.989 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.446     ; 2.478      ;
; -3.988 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.439     ; 2.484      ;
; -3.987 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.443     ; 2.479      ;
; -3.987 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.445     ; 2.477      ;
; -3.987 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.444     ; 2.478      ;
; -3.987 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.444     ; 2.478      ;
; -3.911 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.447     ; 2.399      ;
; -3.911 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.447     ; 2.399      ;
; -3.911 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.446     ; 2.400      ;
; -3.910 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.439     ; 2.406      ;
; -3.909 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.443     ; 2.401      ;
; -3.909 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.445     ; 2.399      ;
; -3.909 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.444     ; 2.400      ;
; -3.909 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.444     ; 2.400      ;
; -3.898 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.447     ; 2.386      ;
; -3.898 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.447     ; 2.386      ;
; -3.898 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.446     ; 2.387      ;
; -3.897 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.439     ; 2.393      ;
; -3.896 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.443     ; 2.388      ;
; -3.896 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.445     ; 2.386      ;
; -3.896 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.444     ; 2.387      ;
; -3.896 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.444     ; 2.387      ;
; -3.800 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.477      ;
; -3.800 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.477      ;
; -3.800 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.477      ;
; -3.800 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.477      ;
; -3.722 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.399      ;
; -3.722 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.399      ;
; -3.722 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.399      ;
; -3.722 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.399      ;
; -3.709 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.386      ;
; -3.709 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.386      ;
; -3.709 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.386      ;
; -3.709 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.258     ; 2.386      ;
+--------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pooyan:pooyan|clock_6'                                                                                                               ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                         ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -0.915 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.594      ; 2.486      ;
; -0.915 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[3]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.594      ; 2.486      ;
; -0.915 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.594      ; 2.486      ;
; -0.915 ; mist_io:mist_io|status[0] ; pooyan:pooyan|vcnt[6]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.594      ; 2.486      ;
; -0.915 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|OldNMI_n         ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.592      ; 2.484      ;
; -0.915 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|NMI_s            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.592      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[1]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.476      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Save_ALU_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.476      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[4] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.476      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[3] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.476      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[2] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.476      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.476      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.476      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[7]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[7]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|PreserveC_r      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[1]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[1]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[0]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[0]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[1]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[1]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[3]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[2]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[2]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[2]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[3]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[3]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[3]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[3]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[6]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[6]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[5]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[5]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[5]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[5]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[4]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|I[4]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[4]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[4]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[4]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|R[6]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.589      ; 2.480      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[6]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[5]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[2]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[1]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.591      ; 2.482      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.591      ; 2.482      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[4]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.591      ; 2.482      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|hcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.591      ; 2.482      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[1]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|No_BTR           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|BTR_r            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[7]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|DI_Reg[0]               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[8]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[5]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[0]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.476      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[11]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[1]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[0]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[1]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|Pre_XY_F_M[2]    ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[2]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[12]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.593      ; 2.484      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.478      ;
; -0.914 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycle[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.586      ; 2.477      ;
; -0.909 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[14]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.601      ; 2.487      ;
; -0.909 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[13]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.601      ; 2.487      ;
; -0.909 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[15]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.601      ; 2.487      ;
; -0.909 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[9]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.601      ; 2.487      ;
; -0.909 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|A[10]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.601      ; 2.487      ;
; -0.908 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[0]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.596      ; 2.481      ;
; -0.908 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[1]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.596      ; 2.481      ;
; -0.908 ; mist_io:mist_io|status[0] ; pooyan:pooyan|pxcnt[2]                          ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.596      ; 2.481      ;
; -0.902 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|F[0]             ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.597      ; 2.476      ;
; -0.902 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.596      ; 2.475      ;
; -0.902 ; mist_io:mist_io|status[0] ; pooyan:pooyan|T80se:cpu|T80:u0|MCycles[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.596      ; 2.475      ;
; -0.837 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[2]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.594      ; 2.408      ;
; -0.837 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[3]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.594      ; 2.408      ;
; -0.837 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[5]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.594      ; 2.408      ;
; -0.837 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|vcnt[6]                           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.594      ; 2.408      ;
; -0.837 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|OldNMI_n         ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.592      ; 2.406      ;
; -0.837 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|NMI_s            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.592      ; 2.406      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[1]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.398      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Save_ALU_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.398      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[4] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.398      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[3] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.398      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[2] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.398      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.398      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Read_To_Reg_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.585      ; 2.398      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[7]            ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.400      ;
; -0.836 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[7]           ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 1.000        ; 0.587      ; 2.400      ;
+--------+---------------------------+-------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pooyan:pooyan|clock_6'                                                                                                          ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                    ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 1.098 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.945      ; 2.157      ;
; 1.098 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.945      ; 2.157      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.935      ; 2.153      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[9]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.939      ; 2.157      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[10] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.939      ; 2.157      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[11] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.939      ; 2.157      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[12] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.939      ; 2.157      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[13] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.939      ; 2.157      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[14] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.939      ; 2.157      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[15] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.939      ; 2.157      ;
; 1.104 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[8]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.939      ; 2.157      ;
; 1.107 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.946      ; 2.167      ;
; 1.107 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.946      ; 2.167      ;
; 1.108 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.932      ; 2.154      ;
; 1.108 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.934      ; 2.156      ;
; 1.109 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.928      ; 2.151      ;
; 1.109 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.928      ; 2.151      ;
; 1.112 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.931      ; 2.157      ;
; 1.112 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.931      ; 2.157      ;
; 1.113 ; mist_io:mist_io|status[6] ; pooyan:pooyan|vcnt[0]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.935      ; 2.162      ;
; 1.113 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|WR_n               ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.148      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.936      ; 2.163      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[9]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.940      ; 2.167      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[10] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.940      ; 2.167      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[11] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.940      ; 2.167      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[12] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.940      ; 2.167      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[13] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.940      ; 2.167      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[14] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.940      ; 2.167      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[15] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.940      ; 2.167      ;
; 1.113 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[8]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.940      ; 2.167      ;
; 1.114 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[10]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.151      ;
; 1.114 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[4]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.929      ; 2.157      ;
; 1.114 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[5]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.929      ; 2.157      ;
; 1.114 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[3]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.929      ; 2.157      ;
; 1.114 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[9]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.151      ;
; 1.114 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[1]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.935      ; 2.163      ;
; 1.114 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[0]     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.935      ; 2.163      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_State[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.934      ; 2.163      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[11]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[5]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[4]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[4]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[12]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[9]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[10]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[11]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[12]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[13]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[14]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[14]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[15]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[15]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[5]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[13]      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[8]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[1]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.921      ; 2.150      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[8]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.156      ;
; 1.115 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_State[1] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.934      ; 2.163      ;
; 1.116 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[0] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.924      ; 2.154      ;
; 1.116 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|Z16_r       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.924      ; 2.154      ;
; 1.116 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|Halt_FF     ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.924      ; 2.154      ;
; 1.117 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|I[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.158      ;
; 1.117 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|I[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.158      ;
; 1.117 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|Arith16_r   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.922      ; 2.153      ;
; 1.117 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.154      ;
; 1.117 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TState[0]   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.158      ;
; 1.117 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TState[2]   ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.927      ; 2.158      ;
; 1.117 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.933      ; 2.164      ;
; 1.117 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|PC[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.935      ; 2.166      ;
; 1.118 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[3]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.929      ; 2.161      ;
; 1.118 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.929      ; 2.161      ;
; 1.120 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|XY_Ind      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.157      ;
; 1.120 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[0]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.157      ;
; 1.120 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[1]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.157      ;
; 1.120 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[7]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.157      ;
; 1.120 ; mist_io:mist_io|status[6] ; pooyan:pooyan|hcnt[0]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.925      ; 2.159      ;
; 1.120 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[6]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.157      ;
; 1.120 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|TmpAddr[2]  ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.923      ; 2.157      ;
; 1.120 ; mist_io:mist_io|status[6] ; pooyan:pooyan|hcnt[3]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.925      ; 2.159      ;
; 1.121 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.917      ; 2.152      ;
; 1.121 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[6]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.917      ; 2.152      ;
; 1.121 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[4]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.916      ; 2.151      ;
; 1.121 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|DO[2]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.917      ; 2.152      ;
; 1.121 ; mist_io:mist_io|status[6] ; pooyan:pooyan|vcnt[1]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.928      ; 2.163      ;
; 1.121 ; mist_io:mist_io|status[6] ; pooyan:pooyan|vcnt[4]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.928      ; 2.163      ;
; 1.121 ; mist_io:mist_io|status[6] ; pooyan:pooyan|vcnt[7]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.928      ; 2.163      ;
; 1.121 ; mist_io:mist_io|status[6] ; pooyan:pooyan|vcnt[8]                      ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.928      ; 2.163      ;
; 1.121 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[0]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.932      ; 2.167      ;
; 1.121 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|T80se:cpu|T80:u0|SP[7]       ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.932      ; 2.167      ;
; 1.122 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[2] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.916      ; 2.152      ;
; 1.122 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[3] ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.916      ; 2.152      ;
; 1.122 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|R[7]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.922      ; 2.158      ;
; 1.122 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[5]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.922      ; 2.158      ;
; 1.122 ; mist_io:mist_io|status[6] ; pooyan:pooyan|T80se:cpu|T80:u0|A[4]        ; SPI_SCK      ; pooyan:pooyan|clock_6 ; 0.000        ; 0.922      ; 2.158      ;
+-------+---------------------------+--------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                           ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 2.913 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 2.153      ;
; 2.913 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 2.153      ;
; 2.913 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 2.153      ;
; 2.913 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 2.153      ;
; 2.922 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.953     ; 2.163      ;
; 2.922 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.953     ; 2.163      ;
; 2.922 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.953     ; 2.163      ;
; 2.922 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.953     ; 2.163      ;
; 2.981 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[0]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 2.221      ;
; 2.981 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|pcs_v[1]        ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 2.221      ;
; 2.981 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_we_s       ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 2.221      ;
; 2.981 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|ram0_req_s      ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 2.221      ;
; 3.110 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.143     ; 2.161      ;
; 3.110 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.149     ; 2.155      ;
; 3.110 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 2.153      ;
; 3.110 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.149     ; 2.155      ;
; 3.110 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 2.153      ;
; 3.111 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.148     ; 2.157      ;
; 3.111 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 2.155      ;
; 3.111 ; mist_io:mist_io|status[6] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 2.154      ;
; 3.119 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.142     ; 2.171      ;
; 3.119 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.148     ; 2.165      ;
; 3.119 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 2.163      ;
; 3.119 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.148     ; 2.165      ;
; 3.119 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 2.163      ;
; 3.120 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.147     ; 2.167      ;
; 3.120 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.149     ; 2.165      ;
; 3.120 ; mist_io:mist_io|but_sw[1] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 2.164      ;
; 3.178 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[4] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.143     ; 2.229      ;
; 3.178 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[1] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.149     ; 2.223      ;
; 3.178 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[7] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 2.221      ;
; 3.178 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[0] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.149     ; 2.223      ;
; 3.178 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[6] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 2.221      ;
; 3.179 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[5] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.148     ; 2.225      ;
; 3.179 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[2] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 2.223      ;
; 3.179 ; mist_io:mist_io|status[0] ; dpSDRAM256Mb:mram|port0_data_o[3] ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 2.222      ;
+-------+---------------------------+-----------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                     ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node               ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.111 ; mist_io:mist_io|status[6] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.146     ; 2.159      ;
; 3.120 ; mist_io:mist_io|but_sw[1] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 2.169      ;
; 3.179 ; mist_io:mist_io|status[0] ; pooyan:pooyan|clock_6 ; SPI_SCK      ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.146     ; 2.227      ;
+-------+---------------------------+-----------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SPI_SCK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SPI_SCK ; Rise       ; SPI_SCK                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[0]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[1]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[2]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[1]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[4]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[0]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[1]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[2]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[3]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[4]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[5]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[6]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[7]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[8]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[9]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[0]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[1]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[2]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[3]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[4]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[5]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[6]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[7]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[0]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[1]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[2]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[3]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[4]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[5]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|sbuf[6]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Fall       ; mist_io:mist_io|spi_do                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|status[0]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|status[3]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|status[4]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; mist_io:mist_io|status[6]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cmd[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ;
; -0.304 ; -0.088       ; 0.216          ; High Pulse Width ; SPI_SCK ; Fall       ; mist_io:mist_io|spi_do                                                                                                     ;
; -0.301 ; -0.071       ; 0.230          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -0.301 ; -0.071       ; 0.230          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_we_reg       ;
; -0.300 ; -0.070       ; 0.230          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.300 ; -0.070       ; 0.230          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.299 ; -0.069       ; 0.230          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -0.298 ; -0.068       ; 0.230          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dud1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.265 ; -0.081       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|cmd[0]                                                                                                     ;
; -0.265 ; -0.081       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ;
; -0.265 ; -0.081       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ;
; -0.265 ; -0.081       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ;
; -0.265 ; -0.081       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ;
; -0.265 ; -0.081       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ;
; -0.263 ; -0.079       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|status[3]                                                                                                  ;
; -0.263 ; -0.079       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|status[4]                                                                                                  ;
; -0.250 ; -0.066       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[0]                                                                                                 ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[1]                                                                                                 ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|bit_cnt[2]                                                                                                 ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[1]                                                                                                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[2]                                                                                                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[3]                                                                                                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[6]                                                                                                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[7]                                                                                                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[8]                                                                                                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|byte_cnt[9]                                                                                                ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|status[0]                                                                                                  ;
; -0.238 ; -0.054       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|status[6]                                                                                                  ;
; -0.237 ; -0.053       ; 0.184          ; Low Pulse Width  ; SPI_SCK ; Rise       ; mist_io:mist_io|but_sw[1]                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pooyan:pooyan|clock_6'                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|DI_Reg[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ACC[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ALU_Op_r[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|A[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Alternate    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Ap[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Arith16_r    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Auto_Wait_t1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Auto_Wait_t2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BTR_r        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusA[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusA[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusA[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusA[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusA[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusA[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusA[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusA[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusB[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusB[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusB[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusB[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusB[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusB[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusB[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|BusB[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|DO[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|DO[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|DO[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|DO[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|DO[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|DO[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|DO[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|DO[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|F[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|F[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|F[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|F[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|F[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|F[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|F[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|F[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Fp[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Fp[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Fp[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Fp[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Fp[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Fp[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Fp[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Fp[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|Halt_FF      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|IR[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|IR[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|IR[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|IR[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|IR[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|IR[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|IR[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|IR[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; pooyan:pooyan|clock_6 ; Rise       ; pooyan:pooyan|T80se:cpu|T80:u0|ISet[1]      ;
+--------+--------------+----------------+------------+-----------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; 17.928 ; 17.928       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 17.928 ; 17.928       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 17.928 ; 17.928       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 17.928 ; 17.928       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 17.960 ; 17.960       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                                          ;
; 17.970 ; 17.970       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                                          ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                                          ;
; 19.067 ; 19.067       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.077 ; 19.077       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                                          ;
; 19.108 ; 19.108       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.108 ; 19.108       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.108 ; 19.108       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 19.108 ; 19.108       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|ce_pix                                                                                                                                                   ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[0]~reg1                                                                                                                                              ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[10]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[11]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[12]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[13]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[14]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[15]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[16]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[17]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[18]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[19]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[1]~reg1                                                                                                                                              ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[20]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[21]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[22]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[23]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[24]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[25]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[26]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[27]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[28]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[29]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[2]~reg1                                                                                                                                              ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[30]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[31]                                                                                                                                                  ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[3]~reg1                                                                                                                                              ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[4]~reg1                                                                                                                                              ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[5]                                                                                                                                                   ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[6]                                                                                                                                                   ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[7]                                                                                                                                                   ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[8]                                                                                                                                                   ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|cnt[9]                                                                                                                                                   ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[0]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[10]                                                                                                                                               ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[11]                                                                                                                                               ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[12]                                                                                                                                               ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[13]                                                                                                                                               ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[14]                                                                                                                                               ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[15]                                                                                                                                               ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[1]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[2]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[3]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[4]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[5]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[6]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[7]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[8]                                                                                                                                                ;
; 20.090 ; 20.306       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[9]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[16]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[17]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[18]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[19]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[20]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[21]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[22]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[23]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[24]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[25]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[26]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[27]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[28]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[29]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[30]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixcnt[31]                                                                                                                                               ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[12]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[13]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[14]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[15]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[16]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[17]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[18]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[19]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[20]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[21]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[22]                                                                                                                                                ;
; 20.091 ; 20.307       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[23]                                                                                                                                                ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[10]                                                                                                                                                ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[11]                                                                                                                                                ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[1]                                                                                                                                                 ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[2]                                                                                                                                                 ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[3]                                                                                                                                                 ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[4]                                                                                                                                                 ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[5]                                                                                                                                                 ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[6]                                                                                                                                                 ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[7]                                                                                                                                                 ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[8]                                                                                                                                                 ;
; 20.094 ; 20.310       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; video_mixer:video_mixer|osd:osd|pixsz[9]                                                                                                                                                 ;
; 20.095 ; 20.325       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 20.095 ; 20.325       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_we_reg         ;
; 20.095 ; 20.325       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 20.095 ; 20.325       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_we_reg       ;
; 20.095 ; 20.325       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 20.095 ; 20.325       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a6~porta_we_reg       ;
; 20.095 ; 20.325       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 20.095 ; 20.325       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_we_reg       ;
; 20.096 ; 20.326       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 20.096 ; 20.326       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_i8o1:auto_generated|ram_block1a0~porta_we_reg         ;
; 20.096 ; 20.326       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 20.096 ; 20.326       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_ebo1:auto_generated|ram_block1a0~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 40.449 ; 40.679       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.449 ; 40.679       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.449 ; 40.679       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.451 ; 40.681       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.451 ; 40.681       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.451 ; 40.681       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.460 ; 40.690       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.460 ; 40.690       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.460 ; 40.690       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.462 ; 40.692       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 40.462 ; 40.692       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 40.462 ; 40.692       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 40.470 ; 40.686       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 40.505 ; 40.689       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
; 40.683 ; 40.683       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                ;
; 40.683 ; 40.683       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                  ;
; 40.683 ; 40.683       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf1|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|clock_6|clk                                                                                                   ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[0]|clk                                                                                    ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[1]|clk                                                                                    ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[2]|clk                                                                                    ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[3]|clk                                                                                    ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[4]|clk                                                                                    ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[5]|clk                                                                                    ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[6]|clk                                                                                    ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[7]|clk                                                                                    ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[0]|clk                                                                                            ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[1]|clk                                                                                            ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[2]|clk                                                                                            ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[3]|clk                                                                                            ;
; 40.685 ; 40.685       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf2|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.691 ; 40.691       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf2|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|clock_6|clk                                                                                                   ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[0]|clk                                                                                    ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[1]|clk                                                                                    ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[2]|clk                                                                                    ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[3]|clk                                                                                    ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[4]|clk                                                                                    ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[5]|clk                                                                                    ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[6]|clk                                                                                    ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_buffer_read_addr[7]|clk                                                                                    ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[0]|clk                                                                                            ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[1]|clk                                                                                            ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[2]|clk                                                                                            ;
; 40.692 ; 40.692       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|sp_read_out[3]|clk                                                                                            ;
; 40.693 ; 40.693       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                ;
; 40.693 ; 40.693       ; 0.000          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                  ;
; 40.693 ; 40.693       ; 0.000          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan|splinebuf1|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|clock_6                                                                                                ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf1|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; pooyan:pooyan|gen_ram:splinebuf2|altsyncram:ram_rtl_0|altsyncram_1b81:auto_generated|ram_block1a0~porta_we_reg       ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[0]                                                                                 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[1]                                                                                 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[2]                                                                                 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[3]                                                                                 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[4]                                                                                 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[5]                                                                                 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[6]                                                                                 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_buffer_read_addr[7]                                                                                 ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[0]                                                                                         ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[1]                                                                                         ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[2]                                                                                         ;
; 79.377 ; 81.377       ; 2.000          ; Min Period       ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pooyan:pooyan|sp_read_out[3]                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; CONF_DATA0    ; SPI_SCK    ; 3.786 ; 4.412 ; Rise       ; SPI_SCK                                         ;
; SPI_DI        ; SPI_SCK    ; 0.411 ; 0.844 ; Rise       ; SPI_SCK                                         ;
; SPI_SS3       ; SPI_SCK    ; 0.752 ; 1.166 ; Rise       ; SPI_SCK                                         ;
; CONF_DATA0    ; SPI_SCK    ; 0.832 ; 1.675 ; Fall       ; SPI_SCK                                         ;
; SDRAM_DQ[*]   ; CLOCK_27   ; 2.822 ; 3.678 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 2.442 ; 3.232 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 2.473 ; 3.256 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 2.516 ; 3.315 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 2.660 ; 3.470 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 2.676 ; 3.523 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 2.570 ; 3.383 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 2.662 ; 3.506 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 2.646 ; 3.496 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 2.612 ; 3.407 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 2.704 ; 3.552 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 2.731 ; 3.562 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 2.822 ; 3.678 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 2.795 ; 3.654 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 2.741 ; 3.588 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 2.782 ; 3.625 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 2.718 ; 3.546 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; CONF_DATA0    ; SPI_SCK    ; -1.450 ; -2.292 ; Rise       ; SPI_SCK                                         ;
; SPI_DI        ; SPI_SCK    ; 0.352  ; -0.111 ; Rise       ; SPI_SCK                                         ;
; SPI_SS3       ; SPI_SCK    ; 0.137  ; -0.325 ; Rise       ; SPI_SCK                                         ;
; CONF_DATA0    ; SPI_SCK    ; -0.645 ; -1.480 ; Fall       ; SPI_SCK                                         ;
; SDRAM_DQ[*]   ; CLOCK_27   ; -2.029 ; -2.804 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; -2.029 ; -2.804 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; -2.059 ; -2.828 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; -2.101 ; -2.885 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; -2.211 ; -2.999 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; -2.244 ; -3.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; -2.155 ; -2.950 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; -2.230 ; -3.044 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; -2.214 ; -3.030 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; -2.192 ; -2.972 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; -2.281 ; -3.112 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; -2.307 ; -3.121 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; -2.395 ; -3.233 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; -2.368 ; -3.209 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; -2.309 ; -3.130 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; -2.357 ; -3.182 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; -2.295 ; -3.106 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]      ; SPI_SCK               ; 7.400 ; 7.731 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[0]     ; SPI_SCK               ; 7.144 ; 7.422 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[1]     ; SPI_SCK               ; 7.255 ; 7.476 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[2]     ; SPI_SCK               ; 7.023 ; 7.249 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[3]     ; SPI_SCK               ; 6.817 ; 7.067 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[4]     ; SPI_SCK               ; 7.400 ; 7.731 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[5]     ; SPI_SCK               ; 7.049 ; 7.373 ; Rise       ; SPI_SCK                                         ;
; VGA_G[*]      ; SPI_SCK               ; 7.824 ; 8.148 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[0]     ; SPI_SCK               ; 7.824 ; 8.148 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[1]     ; SPI_SCK               ; 7.472 ; 7.670 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[2]     ; SPI_SCK               ; 7.756 ; 7.905 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[3]     ; SPI_SCK               ; 7.073 ; 7.334 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[4]     ; SPI_SCK               ; 7.455 ; 7.728 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[5]     ; SPI_SCK               ; 7.372 ; 7.494 ; Rise       ; SPI_SCK                                         ;
; VGA_HS        ; SPI_SCK               ; 5.752 ; 5.908 ; Rise       ; SPI_SCK                                         ;
; VGA_R[*]      ; SPI_SCK               ; 8.197 ; 8.318 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[0]     ; SPI_SCK               ; 8.197 ; 8.318 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[1]     ; SPI_SCK               ; 8.092 ; 8.198 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[2]     ; SPI_SCK               ; 7.812 ; 8.120 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[3]     ; SPI_SCK               ; 7.671 ; 7.823 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[4]     ; SPI_SCK               ; 7.942 ; 8.100 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[5]     ; SPI_SCK               ; 7.779 ; 8.067 ; Rise       ; SPI_SCK                                         ;
; VGA_VS        ; SPI_SCK               ; 5.640 ; 5.546 ; Rise       ; SPI_SCK                                         ;
; SPI_DO        ; SPI_SCK               ; 5.873 ; 5.727 ; Fall       ; SPI_SCK                                         ;
; SDRAM_A[*]    ; CLOCK_27              ; 3.023 ; 3.227 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLOCK_27              ; 2.248 ; 2.311 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLOCK_27              ; 2.649 ; 2.763 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLOCK_27              ; 2.641 ; 2.745 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLOCK_27              ; 2.514 ; 2.604 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLOCK_27              ; 2.719 ; 2.838 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLOCK_27              ; 2.630 ; 2.733 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLOCK_27              ; 2.571 ; 2.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLOCK_27              ; 3.023 ; 3.227 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLOCK_27              ; 2.744 ; 2.858 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLOCK_27              ; 2.629 ; 2.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLOCK_27              ; 2.340 ; 2.423 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLOCK_27              ; 2.727 ; 2.832 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLOCK_27              ; 2.468 ; 2.576 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLOCK_27              ; 2.193 ; 2.258 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLOCK_27              ; 2.193 ; 2.258 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_27              ; 2.706 ; 2.786 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27              ; 2.338 ; 2.377 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27              ; 2.184 ; 2.220 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27              ; 1.887 ; 1.897 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27              ; 1.981 ; 1.993 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27              ; 2.342 ; 2.398 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27              ; 2.124 ; 2.146 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27              ; 2.020 ; 2.040 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27              ; 2.169 ; 2.209 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27              ; 2.324 ; 2.366 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27              ; 2.410 ; 2.450 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27              ; 2.643 ; 2.735 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27              ; 2.402 ; 2.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27              ; 2.578 ; 2.679 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27              ; 2.695 ; 2.779 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27              ; 2.706 ; 2.786 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27              ; 2.441 ; 2.516 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLOCK_27              ; 2.596 ; 2.701 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLOCK_27              ; 2.069 ; 2.089 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nCAS    ; CLOCK_27              ; 2.181 ; 2.223 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nRAS    ; CLOCK_27              ; 2.227 ; 2.277 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nWE     ; CLOCK_27              ; 2.432 ; 2.472 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]      ; CLOCK_27              ; 8.916 ; 9.064 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]     ; CLOCK_27              ; 8.536 ; 8.555 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]     ; CLOCK_27              ; 8.600 ; 8.624 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]     ; CLOCK_27              ; 8.187 ; 8.175 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]     ; CLOCK_27              ; 8.200 ; 8.185 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]     ; CLOCK_27              ; 8.832 ; 8.947 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]     ; CLOCK_27              ; 8.916 ; 9.064 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]      ; CLOCK_27              ; 9.002 ; 9.126 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]     ; CLOCK_27              ; 8.592 ; 8.631 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]     ; CLOCK_27              ; 8.831 ; 8.911 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]     ; CLOCK_27              ; 8.849 ; 8.851 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]     ; CLOCK_27              ; 8.606 ; 8.645 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]     ; CLOCK_27              ; 9.002 ; 9.126 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]     ; CLOCK_27              ; 8.906 ; 9.030 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS        ; CLOCK_27              ; 4.584 ; 4.679 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]      ; CLOCK_27              ; 9.057 ; 9.221 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]     ; CLOCK_27              ; 8.535 ; 8.561 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]     ; CLOCK_27              ; 8.615 ; 8.655 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]     ; CLOCK_27              ; 8.942 ; 9.046 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]     ; CLOCK_27              ; 8.844 ; 8.950 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]     ; CLOCK_27              ; 9.057 ; 9.221 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]     ; CLOCK_27              ; 9.025 ; 9.165 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLOCK_27              ; 1.237 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; CLOCK_27              ;       ; 1.210 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]      ; pooyan:pooyan|clock_6 ; 7.460 ; 7.810 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[0]     ; pooyan:pooyan|clock_6 ; 7.282 ; 7.287 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[1]     ; pooyan:pooyan|clock_6 ; 7.346 ; 7.333 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[2]     ; pooyan:pooyan|clock_6 ; 6.933 ; 6.921 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[3]     ; pooyan:pooyan|clock_6 ; 6.946 ; 6.729 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[4]     ; pooyan:pooyan|clock_6 ; 7.376 ; 7.693 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[5]     ; pooyan:pooyan|clock_6 ; 7.460 ; 7.810 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_G[*]      ; pooyan:pooyan|clock_6 ; 7.598 ; 7.872 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[0]     ; pooyan:pooyan|clock_6 ; 7.327 ; 7.377 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[1]     ; pooyan:pooyan|clock_6 ; 7.576 ; 7.657 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[2]     ; pooyan:pooyan|clock_6 ; 7.598 ; 7.747 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[3]     ; pooyan:pooyan|clock_6 ; 7.352 ; 7.189 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[4]     ; pooyan:pooyan|clock_6 ; 7.546 ; 7.872 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[5]     ; pooyan:pooyan|clock_6 ; 7.450 ; 7.776 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_HS        ; pooyan:pooyan|clock_6 ; 6.747 ; 6.920 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_R[*]      ; pooyan:pooyan|clock_6 ; 7.836 ; 7.967 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[0]     ; pooyan:pooyan|clock_6 ; 7.836 ; 7.957 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[1]     ; pooyan:pooyan|clock_6 ; 7.526 ; 7.671 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[2]     ; pooyan:pooyan|clock_6 ; 7.688 ; 7.792 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[3]     ; pooyan:pooyan|clock_6 ; 7.388 ; 7.696 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[4]     ; pooyan:pooyan|clock_6 ; 7.601 ; 7.967 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[5]     ; pooyan:pooyan|clock_6 ; 7.569 ; 7.911 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_VS        ; pooyan:pooyan|clock_6 ; 6.579 ; 6.319 ; Rise       ; pooyan:pooyan|clock_6                           ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]      ; SPI_SCK               ; 4.629 ; 4.683 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[0]     ; SPI_SCK               ; 4.776 ; 4.854 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[1]     ; SPI_SCK               ; 4.831 ; 4.904 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[2]     ; SPI_SCK               ; 4.804 ; 4.755 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[3]     ; SPI_SCK               ; 4.629 ; 4.683 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[4]     ; SPI_SCK               ; 5.331 ; 5.162 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[5]     ; SPI_SCK               ; 5.292 ; 5.276 ; Rise       ; SPI_SCK                                         ;
; VGA_G[*]      ; SPI_SCK               ; 4.639 ; 4.692 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[0]     ; SPI_SCK               ; 4.639 ; 4.692 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[1]     ; SPI_SCK               ; 5.297 ; 5.381 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[2]     ; SPI_SCK               ; 4.929 ; 4.940 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[3]     ; SPI_SCK               ; 5.081 ; 5.141 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[4]     ; SPI_SCK               ; 5.454 ; 5.336 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[5]     ; SPI_SCK               ; 5.333 ; 5.243 ; Rise       ; SPI_SCK                                         ;
; VGA_HS        ; SPI_SCK               ; 5.528 ; 5.724 ; Rise       ; SPI_SCK                                         ;
; VGA_R[*]      ; SPI_SCK               ; 4.797 ; 4.812 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[0]     ; SPI_SCK               ; 4.901 ; 4.989 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[1]     ; SPI_SCK               ; 4.797 ; 4.812 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[2]     ; SPI_SCK               ; 5.164 ; 5.275 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[3]     ; SPI_SCK               ; 5.093 ; 5.181 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[4]     ; SPI_SCK               ; 5.136 ; 5.265 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[5]     ; SPI_SCK               ; 5.126 ; 5.214 ; Rise       ; SPI_SCK                                         ;
; VGA_VS        ; SPI_SCK               ; 5.527 ; 5.411 ; Rise       ; SPI_SCK                                         ;
; SPI_DO        ; SPI_SCK               ; 5.777 ; 5.626 ; Fall       ; SPI_SCK                                         ;
; SDRAM_A[*]    ; CLOCK_27              ; 1.973 ; 2.031 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLOCK_27              ; 1.973 ; 2.031 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLOCK_27              ; 2.358 ; 2.464 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLOCK_27              ; 2.349 ; 2.447 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLOCK_27              ; 2.228 ; 2.312 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLOCK_27              ; 2.424 ; 2.537 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLOCK_27              ; 2.341 ; 2.438 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLOCK_27              ; 2.285 ; 2.382 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLOCK_27              ; 2.719 ; 2.912 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLOCK_27              ; 2.451 ; 2.558 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLOCK_27              ; 2.340 ; 2.436 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLOCK_27              ; 2.059 ; 2.137 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLOCK_27              ; 2.434 ; 2.532 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLOCK_27              ; 2.182 ; 2.284 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLOCK_27              ; 1.919 ; 1.979 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLOCK_27              ; 1.919 ; 1.979 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_27              ; 1.625 ; 1.633 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27              ; 2.060 ; 2.095 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27              ; 1.913 ; 1.944 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27              ; 1.625 ; 1.633 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27              ; 1.715 ; 1.725 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27              ; 2.062 ; 2.114 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27              ; 1.854 ; 1.873 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27              ; 1.754 ; 1.771 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27              ; 1.897 ; 1.934 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27              ; 2.046 ; 2.084 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27              ; 2.129 ; 2.165 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27              ; 2.354 ; 2.439 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27              ; 2.122 ; 2.191 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27              ; 2.287 ; 2.383 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27              ; 2.404 ; 2.482 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27              ; 2.414 ; 2.489 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27              ; 2.157 ; 2.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLOCK_27              ; 2.307 ; 2.406 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLOCK_27              ; 1.800 ; 1.818 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nCAS    ; CLOCK_27              ; 1.907 ; 1.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nRAS    ; CLOCK_27              ; 1.952 ; 1.997 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nWE     ; CLOCK_27              ; 2.149 ; 2.184 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]      ; CLOCK_27              ; 3.278 ; 3.332 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]     ; CLOCK_27              ; 3.404 ; 3.462 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]     ; CLOCK_27              ; 3.480 ; 3.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]     ; CLOCK_27              ; 3.453 ; 3.404 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]     ; CLOCK_27              ; 3.278 ; 3.332 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]     ; CLOCK_27              ; 3.980 ; 3.932 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]     ; CLOCK_27              ; 3.974 ; 3.926 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]      ; CLOCK_27              ; 3.451 ; 3.504 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]     ; CLOCK_27              ; 3.451 ; 3.504 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]     ; CLOCK_27              ; 3.946 ; 4.030 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]     ; CLOCK_27              ; 3.791 ; 3.990 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]     ; CLOCK_27              ; 3.730 ; 3.790 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]     ; CLOCK_27              ; 4.103 ; 4.106 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]     ; CLOCK_27              ; 4.015 ; 3.929 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS        ; CLOCK_27              ; 4.266 ; 4.367 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]      ; CLOCK_27              ; 3.490 ; 3.598 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]     ; CLOCK_27              ; 3.510 ; 3.598 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]     ; CLOCK_27              ; 3.490 ; 3.656 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]     ; CLOCK_27              ; 3.772 ; 3.884 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]     ; CLOCK_27              ; 3.742 ; 3.804 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]     ; CLOCK_27              ; 3.744 ; 4.009 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]     ; CLOCK_27              ; 3.734 ; 3.823 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLOCK_27              ; 1.007 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; CLOCK_27              ;       ; 0.980 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]      ; pooyan:pooyan|clock_6 ; 4.769 ; 4.791 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[0]     ; pooyan:pooyan|clock_6 ; 4.991 ; 5.054 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[1]     ; pooyan:pooyan|clock_6 ; 5.059 ; 5.163 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[2]     ; pooyan:pooyan|clock_6 ; 5.126 ; 5.214 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[3]     ; pooyan:pooyan|clock_6 ; 4.769 ; 4.791 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[4]     ; pooyan:pooyan|clock_6 ; 5.315 ; 5.394 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[5]     ; pooyan:pooyan|clock_6 ; 5.554 ; 5.780 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_G[*]      ; pooyan:pooyan|clock_6 ; 5.186 ; 5.287 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[0]     ; pooyan:pooyan|clock_6 ; 5.186 ; 5.287 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[1]     ; pooyan:pooyan|clock_6 ; 5.793 ; 6.038 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[2]     ; pooyan:pooyan|clock_6 ; 5.998 ; 6.256 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[3]     ; pooyan:pooyan|clock_6 ; 5.498 ; 5.559 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[4]     ; pooyan:pooyan|clock_6 ; 5.925 ; 6.168 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[5]     ; pooyan:pooyan|clock_6 ; 5.928 ; 6.195 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_HS        ; pooyan:pooyan|clock_6 ; 5.852 ; 6.025 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_R[*]      ; pooyan:pooyan|clock_6 ; 5.651 ; 5.857 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[0]     ; pooyan:pooyan|clock_6 ; 5.651 ; 5.857 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[1]     ; pooyan:pooyan|clock_6 ; 5.804 ; 6.050 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[2]     ; pooyan:pooyan|clock_6 ; 6.055 ; 6.179 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[3]     ; pooyan:pooyan|clock_6 ; 5.928 ; 6.148 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[4]     ; pooyan:pooyan|clock_6 ; 6.058 ; 6.371 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[5]     ; pooyan:pooyan|clock_6 ; 6.158 ; 6.462 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_VS        ; pooyan:pooyan|clock_6 ; 6.426 ; 6.163 ; Rise       ; pooyan:pooyan|clock_6                           ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CONF_DATA0 ; SPI_DO      ; 4.646 ; 4.619 ; 5.462 ; 5.462 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CONF_DATA0 ; SPI_DO      ; 3.657 ; 3.657 ; 4.580 ; 4.463 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 2.723 ; 2.696 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 2.969 ; 2.942 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 2.977 ; 2.950 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 2.815 ; 2.788 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 2.723 ; 2.696 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 2.825 ; 2.806 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 2.961 ; 2.942 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 2.872 ; 2.853 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 2.853 ; 2.834 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 3.050 ; 3.023 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 3.123 ; 3.096 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 3.398 ; 3.371 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 3.387 ; 3.360 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 3.037 ; 3.010 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 2.925 ; 2.898 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 3.476 ; 3.449 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 3.191 ; 3.164 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 1.567 ; 1.567 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 1.803 ; 1.803 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 1.810 ; 1.810 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 1.655 ; 1.655 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 1.567 ; 1.567 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 1.690 ; 1.690 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 1.820 ; 1.820 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 1.735 ; 1.735 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 1.716 ; 1.716 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 1.880 ; 1.880 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 1.949 ; 1.949 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 2.214 ; 2.214 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 2.204 ; 2.204 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 1.868 ; 1.868 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 1.760 ; 1.760 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 2.290 ; 2.290 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 2.017 ; 2.017 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 2.785     ; 2.785     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 3.062     ; 3.062     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 3.061     ; 3.061     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 2.878     ; 2.878     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 2.785     ; 2.785     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 2.895     ; 2.895     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 3.043     ; 3.043     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 2.945     ; 2.945     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 2.931     ; 2.931     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 3.148     ; 3.148     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 3.251     ; 3.251     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 3.527     ; 3.527     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 3.520     ; 3.520     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 3.146     ; 3.146     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 3.018     ; 3.018     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 3.628     ; 3.628     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 3.339     ; 3.339     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_27   ; 1.626     ; 1.743     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 1.892     ; 2.009     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 1.891     ; 2.008     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 1.716     ; 1.833     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 1.626     ; 1.743     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 1.757     ; 1.889     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 1.900     ; 2.032     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 1.805     ; 1.937     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 1.791     ; 1.923     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 1.974     ; 2.091     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 2.072     ; 2.189     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 2.339     ; 2.456     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 2.331     ; 2.448     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 1.972     ; 2.089     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 1.850     ; 1.967     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 2.435     ; 2.552     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 2.158     ; 2.275     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+--------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                            ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                 ; -15.914   ; -2.725  ; -8.257   ; 1.098   ; -3.201              ;
;  CLOCK_27                                        ; N/A       ; N/A     ; N/A      ; N/A     ; 17.928              ;
;  SPI_SCK                                         ; -7.724    ; 0.151   ; N/A      ; N/A     ; -3.201              ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -8.791    ; 0.148   ; -8.250   ; 2.913   ; 19.980              ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -10.608   ; -0.502  ; -8.257   ; 3.111   ; 40.376              ;
;  pooyan:pooyan|clock_6                           ; -15.914   ; -2.725  ; -3.041   ; 1.098   ; -3.201              ;
; Design-wide TNS                                  ; -6534.635 ; -81.024 ; -659.197 ; 0.0     ; -1045.27            ;
;  CLOCK_27                                        ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  SPI_SCK                                         ; -189.528  ; 0.000   ; N/A      ; N/A     ; -117.374            ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -1352.609 ; 0.000   ; -97.105  ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -151.433  ; -0.674  ; -8.257   ; 0.000   ; 0.000               ;
;  pooyan:pooyan|clock_6                           ; -4841.065 ; -80.609 ; -553.835 ; 0.000   ; -927.896            ;
+--------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; CONF_DATA0    ; SPI_SCK    ; 8.120 ; 8.721 ; Rise       ; SPI_SCK                                         ;
; SPI_DI        ; SPI_SCK    ; 0.775 ; 1.136 ; Rise       ; SPI_SCK                                         ;
; SPI_SS3       ; SPI_SCK    ; 1.650 ; 1.905 ; Rise       ; SPI_SCK                                         ;
; CONF_DATA0    ; SPI_SCK    ; 2.958 ; 3.293 ; Fall       ; SPI_SCK                                         ;
; SDRAM_DQ[*]   ; CLOCK_27   ; 5.911 ; 6.271 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; 5.047 ; 5.375 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; 5.177 ; 5.410 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; 5.199 ; 5.483 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; 5.601 ; 5.852 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; 5.565 ; 5.927 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; 5.299 ; 5.647 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; 5.491 ; 5.895 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; 5.482 ; 5.864 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; 5.461 ; 5.680 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; 5.760 ; 6.068 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; 5.737 ; 6.013 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; 5.911 ; 6.271 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; 5.872 ; 6.208 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; 5.800 ; 6.125 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; 5.828 ; 6.152 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; 5.716 ; 6.032 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; CONF_DATA0    ; SPI_SCK    ; -1.450 ; -2.292 ; Rise       ; SPI_SCK                                         ;
; SPI_DI        ; SPI_SCK    ; 0.892  ; 0.636  ; Rise       ; SPI_SCK                                         ;
; SPI_SS3       ; SPI_SCK    ; 0.357  ; 0.183  ; Rise       ; SPI_SCK                                         ;
; CONF_DATA0    ; SPI_SCK    ; -0.645 ; -1.480 ; Fall       ; SPI_SCK                                         ;
; SDRAM_DQ[*]   ; CLOCK_27   ; -2.029 ; -2.804 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27   ; -2.029 ; -2.804 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27   ; -2.059 ; -2.828 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27   ; -2.101 ; -2.885 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27   ; -2.211 ; -2.999 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27   ; -2.244 ; -3.061 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27   ; -2.155 ; -2.950 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27   ; -2.230 ; -3.044 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27   ; -2.214 ; -3.030 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27   ; -2.192 ; -2.972 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27   ; -2.281 ; -3.112 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27   ; -2.307 ; -3.121 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27   ; -2.395 ; -3.233 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27   ; -2.368 ; -3.209 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27   ; -2.309 ; -3.130 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27   ; -2.357 ; -3.182 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27   ; -2.295 ; -3.106 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+
; VGA_B[*]      ; SPI_SCK               ; 16.475 ; 16.182 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[0]     ; SPI_SCK               ; 15.791 ; 15.534 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[1]     ; SPI_SCK               ; 15.865 ; 15.571 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[2]     ; SPI_SCK               ; 15.596 ; 15.260 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[3]     ; SPI_SCK               ; 15.042 ; 14.787 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[4]     ; SPI_SCK               ; 16.475 ; 16.182 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[5]     ; SPI_SCK               ; 15.630 ; 15.257 ; Rise       ; SPI_SCK                                         ;
; VGA_G[*]      ; SPI_SCK               ; 17.609 ; 17.119 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[0]     ; SPI_SCK               ; 17.609 ; 17.119 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[1]     ; SPI_SCK               ; 16.502 ; 16.010 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[2]     ; SPI_SCK               ; 17.026 ; 16.382 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[3]     ; SPI_SCK               ; 15.609 ; 15.353 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[4]     ; SPI_SCK               ; 16.603 ; 16.210 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[5]     ; SPI_SCK               ; 16.047 ; 15.618 ; Rise       ; SPI_SCK                                         ;
; VGA_HS        ; SPI_SCK               ; 10.985 ; 11.712 ; Rise       ; SPI_SCK                                         ;
; VGA_R[*]      ; SPI_SCK               ; 17.933 ; 17.395 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[0]     ; SPI_SCK               ; 17.933 ; 17.395 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[1]     ; SPI_SCK               ; 17.636 ; 17.119 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[2]     ; SPI_SCK               ; 17.374 ; 16.809 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[3]     ; SPI_SCK               ; 16.612 ; 16.220 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[4]     ; SPI_SCK               ; 17.125 ; 16.814 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[5]     ; SPI_SCK               ; 17.235 ; 16.751 ; Rise       ; SPI_SCK                                         ;
; VGA_VS        ; SPI_SCK               ; 11.197 ; 10.627 ; Rise       ; SPI_SCK                                         ;
; SPI_DO        ; SPI_SCK               ; 10.558 ; 9.863  ; Fall       ; SPI_SCK                                         ;
; SDRAM_A[*]    ; CLOCK_27              ; 6.764  ; 6.541  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLOCK_27              ; 4.958  ; 4.727  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLOCK_27              ; 5.994  ; 5.653  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLOCK_27              ; 5.901  ; 5.586  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLOCK_27              ; 5.638  ; 5.319  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLOCK_27              ; 6.029  ; 5.751  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLOCK_27              ; 5.747  ; 5.577  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLOCK_27              ; 5.650  ; 5.503  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLOCK_27              ; 6.764  ; 6.541  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLOCK_27              ; 6.047  ; 5.831  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLOCK_27              ; 5.850  ; 5.621  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLOCK_27              ; 5.127  ; 4.930  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLOCK_27              ; 6.018  ; 5.770  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLOCK_27              ; 5.450  ; 5.262  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLOCK_27              ; 4.793  ; 4.639  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLOCK_27              ; 4.793  ; 4.639  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_27              ; 6.018  ; 5.690  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27              ; 5.256  ; 4.932  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27              ; 4.829  ; 4.620  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27              ; 4.181  ; 3.965  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27              ; 4.443  ; 4.157  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27              ; 5.218  ; 4.894  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27              ; 4.765  ; 4.461  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27              ; 4.527  ; 4.249  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27              ; 4.836  ; 4.538  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27              ; 5.138  ; 4.917  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27              ; 5.368  ; 5.066  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27              ; 5.919  ; 5.590  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27              ; 5.346  ; 5.110  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27              ; 5.741  ; 5.444  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27              ; 6.014  ; 5.682  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27              ; 6.018  ; 5.690  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27              ; 5.527  ; 5.191  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLOCK_27              ; 5.634  ; 5.453  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLOCK_27              ; 4.582  ; 4.343  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nCAS    ; CLOCK_27              ; 4.867  ; 4.620  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nRAS    ; CLOCK_27              ; 4.937  ; 4.646  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nWE     ; CLOCK_27              ; 5.451  ; 5.228  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]      ; CLOCK_27              ; 21.177 ; 20.479 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]     ; CLOCK_27              ; 20.068 ; 19.891 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]     ; CLOCK_27              ; 20.169 ; 19.944 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]     ; CLOCK_27              ; 19.390 ; 19.092 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]     ; CLOCK_27              ; 18.970 ; 19.099 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]     ; CLOCK_27              ; 20.988 ; 20.257 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]     ; CLOCK_27              ; 21.177 ; 20.479 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]      ; CLOCK_27              ; 21.443 ; 20.645 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]     ; CLOCK_27              ; 20.496 ; 20.023 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]     ; CLOCK_27              ; 21.034 ; 20.558 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]     ; CLOCK_27              ; 20.869 ; 20.484 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]     ; CLOCK_27              ; 19.972 ; 20.085 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]     ; CLOCK_27              ; 21.443 ; 20.645 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]     ; CLOCK_27              ; 21.169 ; 20.436 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS        ; CLOCK_27              ; 8.583  ; 9.403  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]      ; CLOCK_27              ; 21.531 ; 20.808 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]     ; CLOCK_27              ; 20.183 ; 19.801 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]     ; CLOCK_27              ; 20.452 ; 20.049 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]     ; CLOCK_27              ; 21.225 ; 20.750 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]     ; CLOCK_27              ; 20.969 ; 20.141 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]     ; CLOCK_27              ; 21.531 ; 20.808 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]     ; CLOCK_27              ; 21.448 ; 20.706 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLOCK_27              ; 2.722  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; CLOCK_27              ;        ; 2.482  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]      ; pooyan:pooyan|clock_6 ; 16.763 ; 16.143 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[0]     ; pooyan:pooyan|clock_6 ; 15.654 ; 15.477 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[1]     ; pooyan:pooyan|clock_6 ; 15.755 ; 15.530 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[2]     ; pooyan:pooyan|clock_6 ; 14.976 ; 14.678 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[3]     ; pooyan:pooyan|clock_6 ; 14.634 ; 14.685 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[4]     ; pooyan:pooyan|clock_6 ; 16.574 ; 15.921 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[5]     ; pooyan:pooyan|clock_6 ; 16.763 ; 16.143 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_G[*]      ; pooyan:pooyan|clock_6 ; 17.029 ; 16.309 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[0]     ; pooyan:pooyan|clock_6 ; 16.253 ; 15.642 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[1]     ; pooyan:pooyan|clock_6 ; 16.620 ; 16.144 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[2]     ; pooyan:pooyan|clock_6 ; 16.826 ; 16.182 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[3]     ; pooyan:pooyan|clock_6 ; 15.636 ; 15.671 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[4]     ; pooyan:pooyan|clock_6 ; 17.029 ; 16.309 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[5]     ; pooyan:pooyan|clock_6 ; 16.755 ; 16.100 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_HS        ; pooyan:pooyan|clock_6 ; 13.147 ; 13.832 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_R[*]      ; pooyan:pooyan|clock_6 ; 17.436 ; 16.898 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[0]     ; pooyan:pooyan|clock_6 ; 17.436 ; 16.898 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[1]     ; pooyan:pooyan|clock_6 ; 17.111 ; 16.477 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[2]     ; pooyan:pooyan|clock_6 ; 16.811 ; 16.336 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[3]     ; pooyan:pooyan|clock_6 ; 16.555 ; 15.805 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[4]     ; pooyan:pooyan|clock_6 ; 17.117 ; 16.472 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[5]     ; pooyan:pooyan|clock_6 ; 17.034 ; 16.370 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_VS        ; pooyan:pooyan|clock_6 ; 12.941 ; 12.498 ; Rise       ; pooyan:pooyan|clock_6                           ;
+---------------+-----------------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]      ; SPI_SCK               ; 4.629 ; 4.683 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[0]     ; SPI_SCK               ; 4.776 ; 4.854 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[1]     ; SPI_SCK               ; 4.831 ; 4.904 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[2]     ; SPI_SCK               ; 4.804 ; 4.755 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[3]     ; SPI_SCK               ; 4.629 ; 4.683 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[4]     ; SPI_SCK               ; 5.331 ; 5.162 ; Rise       ; SPI_SCK                                         ;
;  VGA_B[5]     ; SPI_SCK               ; 5.292 ; 5.276 ; Rise       ; SPI_SCK                                         ;
; VGA_G[*]      ; SPI_SCK               ; 4.639 ; 4.692 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[0]     ; SPI_SCK               ; 4.639 ; 4.692 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[1]     ; SPI_SCK               ; 5.297 ; 5.381 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[2]     ; SPI_SCK               ; 4.929 ; 4.940 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[3]     ; SPI_SCK               ; 5.081 ; 5.141 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[4]     ; SPI_SCK               ; 5.454 ; 5.336 ; Rise       ; SPI_SCK                                         ;
;  VGA_G[5]     ; SPI_SCK               ; 5.333 ; 5.243 ; Rise       ; SPI_SCK                                         ;
; VGA_HS        ; SPI_SCK               ; 5.528 ; 5.724 ; Rise       ; SPI_SCK                                         ;
; VGA_R[*]      ; SPI_SCK               ; 4.797 ; 4.812 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[0]     ; SPI_SCK               ; 4.901 ; 4.989 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[1]     ; SPI_SCK               ; 4.797 ; 4.812 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[2]     ; SPI_SCK               ; 5.164 ; 5.275 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[3]     ; SPI_SCK               ; 5.093 ; 5.181 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[4]     ; SPI_SCK               ; 5.136 ; 5.265 ; Rise       ; SPI_SCK                                         ;
;  VGA_R[5]     ; SPI_SCK               ; 5.126 ; 5.214 ; Rise       ; SPI_SCK                                         ;
; VGA_VS        ; SPI_SCK               ; 5.527 ; 5.411 ; Rise       ; SPI_SCK                                         ;
; SPI_DO        ; SPI_SCK               ; 5.777 ; 5.626 ; Fall       ; SPI_SCK                                         ;
; SDRAM_A[*]    ; CLOCK_27              ; 1.973 ; 2.031 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLOCK_27              ; 1.973 ; 2.031 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLOCK_27              ; 2.358 ; 2.464 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLOCK_27              ; 2.349 ; 2.447 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLOCK_27              ; 2.228 ; 2.312 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLOCK_27              ; 2.424 ; 2.537 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLOCK_27              ; 2.341 ; 2.438 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLOCK_27              ; 2.285 ; 2.382 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLOCK_27              ; 2.719 ; 2.912 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLOCK_27              ; 2.451 ; 2.558 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLOCK_27              ; 2.340 ; 2.436 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLOCK_27              ; 2.059 ; 2.137 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLOCK_27              ; 2.434 ; 2.532 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLOCK_27              ; 2.182 ; 2.284 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLOCK_27              ; 1.919 ; 1.979 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLOCK_27              ; 1.919 ; 1.979 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_27              ; 1.625 ; 1.633 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_27              ; 2.060 ; 2.095 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_27              ; 1.913 ; 1.944 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_27              ; 1.625 ; 1.633 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_27              ; 1.715 ; 1.725 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_27              ; 2.062 ; 2.114 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_27              ; 1.854 ; 1.873 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_27              ; 1.754 ; 1.771 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_27              ; 1.897 ; 1.934 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_27              ; 2.046 ; 2.084 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_27              ; 2.129 ; 2.165 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_27              ; 2.354 ; 2.439 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_27              ; 2.122 ; 2.191 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_27              ; 2.287 ; 2.383 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_27              ; 2.404 ; 2.482 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_27              ; 2.414 ; 2.489 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_27              ; 2.157 ; 2.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLOCK_27              ; 2.307 ; 2.406 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLOCK_27              ; 1.800 ; 1.818 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nCAS    ; CLOCK_27              ; 1.907 ; 1.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nRAS    ; CLOCK_27              ; 1.952 ; 1.997 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_nWE     ; CLOCK_27              ; 2.149 ; 2.184 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]      ; CLOCK_27              ; 3.278 ; 3.332 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]     ; CLOCK_27              ; 3.404 ; 3.462 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]     ; CLOCK_27              ; 3.480 ; 3.553 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]     ; CLOCK_27              ; 3.453 ; 3.404 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]     ; CLOCK_27              ; 3.278 ; 3.332 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]     ; CLOCK_27              ; 3.980 ; 3.932 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]     ; CLOCK_27              ; 3.974 ; 3.926 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]      ; CLOCK_27              ; 3.451 ; 3.504 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]     ; CLOCK_27              ; 3.451 ; 3.504 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]     ; CLOCK_27              ; 3.946 ; 4.030 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]     ; CLOCK_27              ; 3.791 ; 3.990 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]     ; CLOCK_27              ; 3.730 ; 3.790 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]     ; CLOCK_27              ; 4.103 ; 4.106 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]     ; CLOCK_27              ; 4.015 ; 3.929 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS        ; CLOCK_27              ; 4.266 ; 4.367 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]      ; CLOCK_27              ; 3.490 ; 3.598 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]     ; CLOCK_27              ; 3.510 ; 3.598 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]     ; CLOCK_27              ; 3.490 ; 3.656 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]     ; CLOCK_27              ; 3.772 ; 3.884 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]     ; CLOCK_27              ; 3.742 ; 3.804 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]     ; CLOCK_27              ; 3.744 ; 4.009 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]     ; CLOCK_27              ; 3.734 ; 3.823 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLOCK_27              ; 1.007 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; CLOCK_27              ;       ; 0.980 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]      ; pooyan:pooyan|clock_6 ; 4.769 ; 4.791 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[0]     ; pooyan:pooyan|clock_6 ; 4.991 ; 5.054 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[1]     ; pooyan:pooyan|clock_6 ; 5.059 ; 5.163 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[2]     ; pooyan:pooyan|clock_6 ; 5.126 ; 5.214 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[3]     ; pooyan:pooyan|clock_6 ; 4.769 ; 4.791 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[4]     ; pooyan:pooyan|clock_6 ; 5.315 ; 5.394 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_B[5]     ; pooyan:pooyan|clock_6 ; 5.554 ; 5.780 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_G[*]      ; pooyan:pooyan|clock_6 ; 5.186 ; 5.287 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[0]     ; pooyan:pooyan|clock_6 ; 5.186 ; 5.287 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[1]     ; pooyan:pooyan|clock_6 ; 5.793 ; 6.038 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[2]     ; pooyan:pooyan|clock_6 ; 5.998 ; 6.256 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[3]     ; pooyan:pooyan|clock_6 ; 5.498 ; 5.559 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[4]     ; pooyan:pooyan|clock_6 ; 5.925 ; 6.168 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_G[5]     ; pooyan:pooyan|clock_6 ; 5.928 ; 6.195 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_HS        ; pooyan:pooyan|clock_6 ; 5.852 ; 6.025 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_R[*]      ; pooyan:pooyan|clock_6 ; 5.651 ; 5.857 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[0]     ; pooyan:pooyan|clock_6 ; 5.651 ; 5.857 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[1]     ; pooyan:pooyan|clock_6 ; 5.804 ; 6.050 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[2]     ; pooyan:pooyan|clock_6 ; 6.055 ; 6.179 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[3]     ; pooyan:pooyan|clock_6 ; 5.928 ; 6.148 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[4]     ; pooyan:pooyan|clock_6 ; 6.058 ; 6.371 ; Rise       ; pooyan:pooyan|clock_6                           ;
;  VGA_R[5]     ; pooyan:pooyan|clock_6 ; 6.158 ; 6.462 ; Rise       ; pooyan:pooyan|clock_6                           ;
; VGA_VS        ; pooyan:pooyan|clock_6 ; 6.426 ; 6.163 ; Rise       ; pooyan:pooyan|clock_6                           ;
+---------------+-----------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CONF_DATA0 ; SPI_DO      ; 8.156 ; 8.156 ; 8.388 ; 8.148 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CONF_DATA0 ; SPI_DO      ; 3.657 ; 3.657 ; 4.580 ; 4.463 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; SPI_SS2       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SCK       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CONF_DATA0    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_DI        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS3       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_27      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.08 V              ; -0.00545 V          ; 0.234 V                              ; 0.291 V                              ; 5.77e-09 s                  ; 4.44e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-07 V                  ; 3.08 V             ; -0.00545 V         ; 0.234 V                             ; 0.291 V                             ; 5.77e-09 s                 ; 4.44e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.08 V              ; -0.00526 V          ; 0.185 V                              ; 0.249 V                              ; 5.8e-09 s                   ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.47e-07 V                  ; 3.08 V             ; -0.00526 V         ; 0.185 V                             ; 0.249 V                             ; 5.8e-09 s                  ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.08 V              ; -0.00526 V          ; 0.185 V                              ; 0.249 V                              ; 5.8e-09 s                   ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.47e-07 V                  ; 3.08 V             ; -0.00526 V         ; 0.185 V                             ; 0.249 V                             ; 5.8e-09 s                  ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.08 V              ; -0.00526 V          ; 0.185 V                              ; 0.249 V                              ; 5.8e-09 s                   ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.47e-07 V                  ; 3.08 V             ; -0.00526 V         ; 0.185 V                             ; 0.249 V                             ; 5.8e-09 s                  ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.08 V              ; -0.00545 V          ; 0.234 V                              ; 0.291 V                              ; 5.77e-09 s                  ; 4.44e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-07 V                  ; 3.08 V             ; -0.00545 V         ; 0.234 V                             ; 0.291 V                             ; 5.77e-09 s                 ; 4.44e-09 s                 ; Yes                       ; Yes                       ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.08 V              ; -0.00545 V          ; 0.234 V                              ; 0.291 V                              ; 5.77e-09 s                  ; 4.44e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-07 V                  ; 3.08 V             ; -0.00545 V         ; 0.234 V                             ; 0.291 V                             ; 5.77e-09 s                 ; 4.44e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.48 V              ; -0.0164 V           ; 0.353 V                              ; 0.315 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.48 V             ; -0.0164 V          ; 0.353 V                             ; 0.315 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-09 s                   ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-09 s                  ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-09 s                   ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-09 s                  ; 3.06e-09 s                 ; No                        ; No                        ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-09 s                   ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-09 s                  ; 3.06e-09 s                 ; No                        ; No                        ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.48 V              ; -0.0164 V           ; 0.353 V                              ; 0.315 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.48 V             ; -0.0164 V          ; 0.353 V                             ; 0.315 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.48 V              ; -0.0164 V           ; 0.353 V                              ; 0.315 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.48 V             ; -0.0164 V          ; 0.353 V                             ; 0.315 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 853008254 ; 447      ; 90       ; 3707     ;
; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; 174       ; 0        ; 118      ; 27       ;
; SPI_SCK                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; 99        ; 0        ; 90       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 36        ; 8        ; 16       ; 0        ;
; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 125       ; 13       ; 60       ; 2        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6                           ; 86        ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6                           ; 198       ; 0        ; 0        ; 0        ;
; pooyan:pooyan|clock_6                           ; pooyan:pooyan|clock_6                           ; 8682410   ; 348      ; 556      ; 0        ;
; SPI_SCK                                         ; SPI_SCK                                         ; 1229      ; 0        ; 395      ; 0        ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                 ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 853008254 ; 447      ; 90       ; 3707     ;
; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; 174       ; 0        ; 118      ; 27       ;
; SPI_SCK                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; 99        ; 0        ; 90       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 36        ; 8        ; 16       ; 0        ;
; pooyan:pooyan|clock_6                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; 125       ; 13       ; 60       ; 2        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pooyan:pooyan|clock_6                           ; 86        ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pooyan:pooyan|clock_6                           ; 198       ; 0        ; 0        ; 0        ;
; pooyan:pooyan|clock_6                           ; pooyan:pooyan|clock_6                           ; 8682410   ; 348      ; 556      ; 0        ;
; SPI_SCK                                         ; SPI_SCK                                         ; 1229      ; 0        ; 395      ; 0        ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; SPI_SCK    ; pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; SPI_SCK    ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; SPI_SCK    ; pooyan:pooyan|clock_6                           ; 600      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; SPI_SCK    ; pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; SPI_SCK    ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; SPI_SCK    ; pooyan:pooyan|clock_6                           ; 600      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 94    ; 94   ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 1476  ; 1476 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Feb 09 20:50:24 2019
Info: Command: quartus_sta pooyan_mist -c pooyan_mist
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pooyan_mist.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 78 -multiply_by 71 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 156 -multiply_by 71 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 39 -multiply_by 71 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[3]} {pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pooyan:pooyan|clock_6 pooyan:pooyan|clock_6
    Info (332105): create_clock -period 1.000 -name SPI_SCK SPI_SCK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.914     -4841.065 pooyan:pooyan|clock_6 
    Info (332119):   -10.608      -151.433 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -8.791     -1352.609 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.724      -189.528 SPI_SCK 
Info (332146): Worst-case hold slack is -2.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.725       -80.609 pooyan:pooyan|clock_6 
    Info (332119):    -0.376        -0.415 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.426         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.451         0.000 SPI_SCK 
Info (332146): Worst-case recovery slack is -8.257
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.257        -8.257 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -8.250       -97.105 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.041      -553.835 pooyan:pooyan|clock_6 
Info (332146): Worst-case removal slack is 2.465
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.465         0.000 pooyan:pooyan|clock_6 
    Info (332119):     6.303         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.792         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -890.042 pooyan:pooyan|clock_6 
    Info (332119):    -3.201      -117.374 SPI_SCK 
    Info (332119):    18.366         0.000 CLOCK_27 
    Info (332119):    20.006         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.376         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.065
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.065     -4559.819 pooyan:pooyan|clock_6 
    Info (332119):    -9.681      -138.268 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -8.013     -1230.224 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.245      -173.035 SPI_SCK 
Info (332146): Worst-case hold slack is -2.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.423       -70.671 pooyan:pooyan|clock_6 
    Info (332119):    -0.502        -0.674 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.384         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 SPI_SCK 
Info (332146): Worst-case recovery slack is -7.469
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.469        -7.469 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -7.462       -87.721 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.706      -489.886 pooyan:pooyan|clock_6 
Info (332146): Worst-case removal slack is 2.132
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.132         0.000 pooyan:pooyan|clock_6 
    Info (332119):     5.556         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.025         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -927.896 pooyan:pooyan|clock_6 
    Info (332119):    -3.201      -117.374 SPI_SCK 
    Info (332119):    18.351         0.000 CLOCK_27 
    Info (332119):    19.980         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.378         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.293
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.293     -1840.340 pooyan:pooyan|clock_6 
    Info (332119):    -4.567       -69.195 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.096      -627.755 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.770       -49.116 SPI_SCK 
Info (332146): Worst-case hold slack is -1.510
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.510       -45.747 pooyan:pooyan|clock_6 
    Info (332119):    -0.040        -0.040 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.148         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.151         0.000 SPI_SCK 
Info (332146): Worst-case recovery slack is -3.994
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.994        -3.994 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.989       -47.103 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.915      -160.851 pooyan:pooyan|clock_6 
Info (332146): Worst-case removal slack is 1.098
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.098         0.000 pooyan:pooyan|clock_6 
    Info (332119):     2.913         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.111         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -94.461 SPI_SCK 
    Info (332119):    -1.000      -534.000 pooyan:pooyan|clock_6 
    Info (332119):    17.928         0.000 CLOCK_27 
    Info (332119):    20.090         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.449         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4754 megabytes
    Info: Processing ended: Sat Feb 09 20:50:30 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


