Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/FPGA_PROC/ALTERA_NIOSII/ --output-directory=D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/ --report-file=bsf:D:/FPGA_PROC/ALTERA_NIOSII/KERNEL.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE15F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/FPGA_PROC/ALTERA_NIOSII/KERNEL.qsys
Progress: Loading ALTERA_NIOSII/KERNEL.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 12.1]
Progress: Parameterizing module CLK
Progress: Adding nios2 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: KERNEL.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: KERNEL.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: KERNEL.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/FPGA_PROC/ALTERA_NIOSII/ --output-directory=D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/FPGA_PROC/ALTERA_NIOSII/KERNEL.sopcinfo --report-file=html:D:/FPGA_PROC/ALTERA_NIOSII/KERNEL.html --report-file=qip:D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/KERNEL.qip --report-file=cmp:D:/FPGA_PROC/ALTERA_NIOSII/KERNEL.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE15F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/FPGA_PROC/ALTERA_NIOSII/KERNEL.qsys
Progress: Loading ALTERA_NIOSII/KERNEL.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 12.1]
Progress: Parameterizing module CLK
Progress: Adding nios2 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: KERNEL.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: KERNEL.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: KERNEL.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: KERNEL: Generating KERNEL "KERNEL" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 19 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 43 connections
Info: merlin_domain_transform: After transform: 22 modules, 115 connections
Info: merlin_router_transform: After transform: 28 modules, 139 connections
Info: merlin_traffic_limiter_transform: After transform: 30 modules, 149 connections
Info: reset_adaptation_transform: After transform: 31 modules, 118 connections
Info: merlin_network_to_switch_transform: After transform: 42 modules, 142 connections
Info: limiter_update_transform: After transform: 42 modules, 144 connections
Info: merlin_interrupt_mapper_transform: After transform: 43 modules, 147 connections
Info: nios2: Starting RTL generation for module 'KERNEL_nios2'
Info: nios2:   Generation command is [exec D:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/12.1/quartus/sopc_builder/bin/europa -I D:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/12.1/quartus/sopc_builder/bin -I D:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=KERNEL_nios2 --dir=C:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0001_nios2_gen/ --quartus_dir=D:/altera/12.1/quartus --verilog --config=C:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0001_nios2_gen//KERNEL_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2: # 2016.11.16 14:21:27 (*) Starting Nios II generation
Info: nios2: # 2016.11.16 14:21:27 (*)   Checking for plaintext license.
Info: nios2: # 2016.11.16 14:21:28 (*)   Plaintext license not found.
Info: nios2: # 2016.11.16 14:21:28 (*)   Checking for encrypted license (non-evaluation).
Info: nios2: # 2016.11.16 14:21:28 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2: # 2016.11.16 14:21:28 (*)   Elaborating CPU configuration settings
Info: nios2: # 2016.11.16 14:21:28 (*)   Creating all objects for CPU
Info: nios2: # 2016.11.16 14:21:28 (*)     Testbench
Info: nios2: # 2016.11.16 14:21:29 (*)     Instruction decoding
Info: nios2: # 2016.11.16 14:21:29 (*)       Instruction fields
Info: nios2: # 2016.11.16 14:21:29 (*)       Instruction decodes
Info: nios2: # 2016.11.16 14:21:30 (*)       Signals for RTL simulation waveforms
Info: nios2: # 2016.11.16 14:21:30 (*)       Instruction controls
Info: nios2: # 2016.11.16 14:21:30 (*)     Pipeline frontend
Info: nios2: # 2016.11.16 14:21:30 (*)     Pipeline backend
Info: nios2: # 2016.11.16 14:21:33 (*)   Generating RTL from CPU objects
Info: nios2: # 2016.11.16 14:21:36 (*)   Creating encrypted RTL
Info: nios2: # 2016.11.16 14:21:37 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'KERNEL_nios2'
Info: nios2: "KERNEL" instantiated altera_nios2_qsys "nios2"
Info: Starting classic module elaboration.
cygwin warning:
  MS-DOS style path detected: D:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/d/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
"d:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "d:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;d:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;d:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;d:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"d:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0002_sopclgen  --no_splash --refresh C:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0002_sopclgen/yysystem.v --quartus_dir="d:/altera/12.1/quartus" --sopc_perl="d:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++d:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+d:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: D:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0002_sopclgen/yysystem.ptf
Info: Running sopc_builder...
cygwin warning:
  MS-DOS style path detected: D:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/d/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
"d:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "d:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;d:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;d:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;d:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"d:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0002_sopclgen  --generate C:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0002_sopclgen/yysystem.v --quartus_dir="d:/altera/12.1/quartus" --sopc_perl="d:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++d:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+d:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2016.11.16 14:21:48 (*) Success: sopc_builder finished.
Info: onchip_memory: "KERNEL" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sysid_qsys_0: "KERNEL" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: Starting classic module elaboration.
cygwin warning:
  MS-DOS style path detected: D:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/d/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
"d:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "d:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;d:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;d:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;d:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"d:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0004_sopclgen  --no_splash --refresh C:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0004_sopclgen/yysystem.v --quartus_dir="d:/altera/12.1/quartus" --sopc_perl="d:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++d:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+d:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: D:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0004_sopclgen/yysystem.ptf
Info: Running sopc_builder...
cygwin warning:
  MS-DOS style path detected: D:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/d/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
"d:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "d:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;d:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;d:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;d:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"d:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0004_sopclgen  --generate C:/Users/NMRCAB~1/AppData/Local/Temp/alt7121_1750071273730878612.dir/0004_sopclgen/yysystem.v --quartus_dir="d:/altera/12.1/quartus" --sopc_perl="d:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++d:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+d:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2016.11.16 14:21:58 (*) Success: sopc_builder finished.
Info: jtag_uart_0: "KERNEL" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_instruction_master_translator: "KERNEL" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info: nios2_jtag_debug_module_translator: "KERNEL" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_instruction_master_translator_avalon_universal_master_0_agent: "KERNEL" instantiated altera_merlin_master_agent "nios2_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "KERNEL" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "KERNEL" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "KERNEL" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "KERNEL" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "KERNEL" instantiated altera_merlin_router "id_router"
Info: id_router_002: "KERNEL" instantiated altera_merlin_router "id_router_002"
Info: limiter: "KERNEL" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "KERNEL" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "KERNEL" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "KERNEL" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "KERNEL" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "KERNEL" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "KERNEL" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "KERNEL" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "KERNEL" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/FPGA_PROC/ALTERA_NIOSII/KERNEL/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "KERNEL" instantiated altera_irq_mapper "irq_mapper"
Info: KERNEL: Done KERNEL" with 24 modules, 69 files, 1541999 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
