Timing Analyzer report for openMSP430_fpga
Fri Jul 12 04:43:11 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 24. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 34. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Fri Jul 12 04:43:03 2019 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period   ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1000.000 ; 1.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 26.69 MHz ; 26.69 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------+
; Slow 1200mV 85C Model Setup Summary    ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 962.534 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.357 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 995.074 ; 0.000         ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 0.901 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                     ;
+--------------+--------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                     ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                   ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 962.534 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.256      ; 37.750     ;
; 962.550 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.271      ; 37.749     ;
; 962.562 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.274      ; 37.740     ;
; 962.880 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.256      ; 37.404     ;
; 962.883 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.269      ; 37.414     ;
; 962.890 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.275      ; 37.413     ;
; 962.896 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.271      ; 37.403     ;
; 962.908 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.274      ; 37.394     ;
; 962.958 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.256      ; 37.326     ;
; 962.974 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.271      ; 37.325     ;
; 962.986 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.274      ; 37.316     ;
; 963.067 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.256      ; 37.217     ;
; 963.083 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.271      ; 37.216     ;
; 963.095 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.274      ; 37.207     ;
; 963.200 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 37.072     ;
; 963.216 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.259      ; 37.071     ;
; 963.220 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.271      ; 37.079     ;
; 963.228 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.262      ; 37.062     ;
; 963.229 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.269      ; 37.068     ;
; 963.236 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.275      ; 37.067     ;
; 963.307 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.269      ; 36.990     ;
; 963.314 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.273      ; 36.987     ;
; 963.314 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.275      ; 36.989     ;
; 963.416 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.269      ; 36.881     ;
; 963.423 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.275      ; 36.880     ;
; 963.549 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.257      ; 36.736     ;
; 963.556 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.263      ; 36.735     ;
; 963.566 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.271      ; 36.733     ;
; 963.593 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.273      ; 36.708     ;
; 963.644 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.271      ; 36.655     ;
; 963.653 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 36.619     ;
; 963.660 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.273      ; 36.641     ;
; 963.669 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.259      ; 36.618     ;
; 963.681 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.262      ; 36.609     ;
; 963.738 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.273      ; 36.563     ;
; 963.753 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.271      ; 36.546     ;
; 963.775 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 36.497     ;
; 963.791 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.259      ; 36.496     ;
; 963.803 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.262      ; 36.487     ;
; 963.847 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.273      ; 36.454     ;
; 963.886 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.259      ; 36.401     ;
; 963.917 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 36.355     ;
; 963.933 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.259      ; 36.354     ;
; 963.939 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.273      ; 36.362     ;
; 963.945 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.262      ; 36.345     ;
; 963.947 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.247      ; 36.328     ;
; 963.980 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.261      ; 36.309     ;
; 963.996 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.274      ; 36.306     ;
; 964.002 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.257      ; 36.283     ;
; 964.009 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.263      ; 36.282     ;
; 964.017 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.273      ; 36.284     ;
; 964.093 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 35.851     ;
; 964.109 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 35.850     ;
; 964.121 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 35.841     ;
; 964.124 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.257      ; 36.161     ;
; 964.126 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.273      ; 36.175     ;
; 964.131 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.263      ; 36.160     ;
; 964.226 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 36.038     ;
; 964.248 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.248      ; 36.028     ;
; 964.253 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.249      ; 36.024     ;
; 964.259 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.261      ; 36.030     ;
; 964.266 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.257      ; 36.019     ;
; 964.273 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.263      ; 36.018     ;
; 964.292 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 35.964     ;
; 964.293 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.247      ; 35.982     ;
; 964.299 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.242      ; 35.971     ;
; 964.300 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 35.956     ;
; 964.308 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.243      ; 35.963     ;
; 964.316 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.243      ; 35.955     ;
; 964.320 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 35.954     ;
; 964.328 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 35.946     ;
; 964.339 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.259      ; 35.948     ;
; 964.342 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.274      ; 35.960     ;
; 964.363 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 35.896     ;
; 964.369 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 35.887     ;
; 964.371 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.247      ; 35.904     ;
; 964.379 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 35.895     ;
; 964.385 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.243      ; 35.886     ;
; 964.391 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.249      ; 35.886     ;
; 964.397 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 35.877     ;
; 964.420 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.274      ; 35.882     ;
; 964.433 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.261      ; 35.856     ;
; 964.440 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_we_reg  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.086     ; 35.502     ;
; 964.442 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 35.515     ;
; 964.449 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 35.514     ;
; 964.456 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_we_reg  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 35.501     ;
; 964.461 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.259      ; 35.826     ;
; 964.468 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_we_reg  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 35.492     ;
; 964.480 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.247      ; 35.795     ;
; 964.484 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 35.783     ;
; 964.529 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.274      ; 35.773     ;
; 964.555 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.261      ; 35.734     ;
; 964.571 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 35.703     ;
; 964.572 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 35.692     ;
; 964.582 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 35.690     ;
; 964.586 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 35.670     ;
; 964.587 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.261      ; 35.702     ;
; 964.594 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.248      ; 35.682     ;
; 964.599 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.249      ; 35.678     ;
; 964.599 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.264      ; 35.693     ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.357 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[6]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[6]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[7]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[7]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[13]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[13]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[14]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[14]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[15]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[15]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[5]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[5]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[1]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[1]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[12]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[12]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[11]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[11]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[10]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[10]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[2]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[3]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[3]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[4]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[4]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[8]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[8]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[9]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[9]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[5]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[11]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[10]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[5]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[7]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[8]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[14]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 4.859      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[9]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[13]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.851      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[5]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.854      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[11]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.854      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.852      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.852      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.852      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.852      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.854      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[7]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.854      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[8]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.854      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[13]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.852      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[14]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.854      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[15]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.852      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.852      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl12[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.854      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap0_taken                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[13]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[5]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[15]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[11]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[9]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[13]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[15]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[14]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[13]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[12]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[15]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[11]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[5]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[8]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_dly                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_evt_s                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_sync                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.074 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|scci0                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.857      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[6]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[10]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[12]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[8]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[9]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[13]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[14]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[12]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[6]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[0]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[13]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[15]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.079     ; 4.841      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[7]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.079     ; 4.841      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[7]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.850      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl4[8]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 4.842      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|status_tx_pnd                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.863      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 4.854      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.844      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 4.844      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.845      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|data_tx[6]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.845      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|data_tx[5]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.845      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|data_tx[2]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.845      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|data_tx[1]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.845      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[2]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.845      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[7]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 4.845      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[15]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[1]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[6]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[12]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[5]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[14]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[0]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[15]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[13]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[7]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[8]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[4]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[9]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.080     ; 4.840      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 4.850      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 4.842      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[1]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 4.842      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[14]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
; 995.075 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[13]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 4.849      ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.901 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.120      ;
; 0.901 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.120      ;
; 0.901 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.120      ;
; 0.901 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.120      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.036 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.255      ;
; 1.498 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 1.720      ;
; 1.498 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 1.720      ;
; 2.198 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.041      ; 2.396      ;
; 2.198 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.041      ; 2.396      ;
; 2.670 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.039      ; 2.866      ;
; 2.670 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.039      ; 2.866      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.295      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.295      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.295      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.295      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.295      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.295      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.295      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.081 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.294      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.301      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.304      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 3.298      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 3.298      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 3.298      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 3.298      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.304      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.304      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.304      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.304      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.304      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.304      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.301      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.301      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.301      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.301      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.301      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.303      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.303      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.303      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.303      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.303      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.303      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.303      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.057      ; 3.303      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.302      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.302      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.302      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.302      ;
; 3.089 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.302      ;
; 3.090 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 3.298      ;
; 3.090 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 3.298      ;
; 3.090 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 3.298      ;
; 3.090 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 3.308      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.304      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.304      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.304      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 3.304      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.306      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 3.303      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.306      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.306      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.306      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.306      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.306      ;
; 3.091 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 3.306      ;
; 3.097 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 3.296      ;
; 3.097 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 3.296      ;
; 3.097 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 3.296      ;
; 3.097 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 3.296      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1995.222 ns




+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 29.57 MHz ; 29.57 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 966.179 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.311 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 995.616 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.810 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                      ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                   ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 966.179 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 34.065     ;
; 966.192 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 34.064     ;
; 966.201 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 34.059     ;
; 966.479 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.243      ; 33.784     ;
; 966.486 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 33.770     ;
; 966.525 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 33.719     ;
; 966.538 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 33.718     ;
; 966.547 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 33.713     ;
; 966.587 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 33.657     ;
; 966.600 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 33.656     ;
; 966.609 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 33.651     ;
; 966.676 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 33.568     ;
; 966.689 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 33.567     ;
; 966.698 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 33.562     ;
; 966.786 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.238      ; 33.472     ;
; 966.814 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 33.446     ;
; 966.816 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 33.418     ;
; 966.825 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.243      ; 33.438     ;
; 966.829 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 33.417     ;
; 966.832 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 33.424     ;
; 966.838 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.230      ; 33.412     ;
; 966.887 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.243      ; 33.376     ;
; 966.894 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 33.362     ;
; 966.976 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.243      ; 33.287     ;
; 966.983 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 33.273     ;
; 967.070 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 33.191     ;
; 967.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.233      ; 33.137     ;
; 967.123 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 33.123     ;
; 967.132 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.238      ; 33.126     ;
; 967.160 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 33.100     ;
; 967.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.238      ; 33.064     ;
; 967.222 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 33.038     ;
; 967.230 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 33.004     ;
; 967.243 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 33.003     ;
; 967.252 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.230      ; 32.998     ;
; 967.283 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.238      ; 32.975     ;
; 967.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 32.949     ;
; 967.333 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 32.902     ;
; 967.346 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 32.901     ;
; 967.355 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 32.896     ;
; 967.416 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 32.845     ;
; 967.419 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 32.817     ;
; 967.423 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 32.825     ;
; 967.451 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.230      ; 32.799     ;
; 967.457 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 32.777     ;
; 967.470 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 32.776     ;
; 967.478 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 32.783     ;
; 967.479 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.230      ; 32.771     ;
; 967.503 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 32.758     ;
; 967.530 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.233      ; 32.723     ;
; 967.537 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 32.709     ;
; 967.567 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 32.694     ;
; 967.608 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 32.329     ;
; 967.621 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 32.328     ;
; 967.630 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 32.323     ;
; 967.633 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.234      ; 32.621     ;
; 967.640 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 32.607     ;
; 967.664 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 32.562     ;
; 967.699 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.219      ; 32.540     ;
; 967.707 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 32.544     ;
; 967.708 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.218      ; 32.530     ;
; 967.724 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.492     ;
; 967.737 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 32.491     ;
; 967.746 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.486     ;
; 967.751 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.465     ;
; 967.755 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.477     ;
; 967.757 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.233      ; 32.496     ;
; 967.764 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 32.482     ;
; 967.764 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 32.464     ;
; 967.765 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 32.471     ;
; 967.773 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.459     ;
; 967.827 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 32.409     ;
; 967.837 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 32.411     ;
; 967.849 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 32.412     ;
; 967.865 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.230      ; 32.385     ;
; 967.868 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.199      ; 32.351     ;
; 967.881 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.211      ; 32.350     ;
; 967.890 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 32.345     ;
; 967.904 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.312     ;
; 967.908 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 32.048     ;
; 967.911 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 32.350     ;
; 967.915 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 32.034     ;
; 967.916 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 32.320     ;
; 967.917 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 32.311     ;
; 967.926 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.306     ;
; 967.940 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.229      ; 32.309     ;
; 967.942 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_we_reg  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.083     ; 31.995     ;
; 967.942 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.209      ; 32.287     ;
; 967.955 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_we_reg  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 31.994     ;
; 967.964 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_we_reg  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 31.989     ;
; 967.968 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 32.283     ;
; 968.000 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 32.261     ;
; 968.000 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 32.216     ;
; 968.010 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 32.224     ;
; 968.010 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 32.216     ;
; 968.013 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 32.215     ;
; 968.022 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 32.210     ;
; 968.024 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 32.212     ;
; 968.024 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 32.211     ;
; 968.031 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 32.197     ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.311 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[1]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[1]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[2]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[3]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[3]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[4]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[4]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[1]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[1]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[5]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[5]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[12]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[12]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[11]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[11]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[10]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[10]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[6]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[6]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[7]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[7]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[8]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[8]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[9]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[9]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[13]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[13]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[14]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[14]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[15]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[15]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 995.616 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[13]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.322      ;
; 995.616 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[5]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.322      ;
; 995.616 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[15]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.322      ;
; 995.616 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.322      ;
; 995.616 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[13]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.322      ;
; 995.616 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[15]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.322      ;
; 995.616 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[5]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.321      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[11]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[10]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[5]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[7]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[8]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[14]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.055     ; 4.323      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[9]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[13]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 4.315      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[5]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 4.318      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[11]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 4.318      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 4.316      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 4.316      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 4.316      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 4.316      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 4.318      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[7]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 4.318      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[8]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 4.318      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[13]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 4.316      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[14]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.060     ; 4.318      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[15]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 4.316      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 4.316      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl12[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.059     ; 4.319      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap0_taken                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[11]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.321      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[9]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.321      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[14]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[13]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[12]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[15]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[11]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[5]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[8]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_dly                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_evt_s                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_sync                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|scci0                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.322      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[3]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[4]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.304      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[7]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.304      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[6]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[10]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[3]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[12]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[5]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[9]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[4]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[8]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[0]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[14]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[13]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[15]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl4[8]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 4.305      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 4.307      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 4.307      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[2]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[7]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.304      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[1]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 4.305      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[3]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[1]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 4.305      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[4]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 4.306      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[2]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 4.305      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[1]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 4.305      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[12]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.304      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[10]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.304      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[9]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 4.304      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap2_taken                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[1]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[3]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[2]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 4.309      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[4]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[4] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[2] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
; 995.622 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 4.308      ;
+---------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.009      ;
; 0.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.009      ;
; 0.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.009      ;
; 0.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.009      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.146      ;
; 1.368 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.570      ;
; 1.368 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.570      ;
; 1.965 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 2.145      ;
; 1.965 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 2.145      ;
; 2.423 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 2.601      ;
; 2.423 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 2.601      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.780 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.976      ;
; 2.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.977      ;
; 2.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.977      ;
; 2.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.977      ;
; 2.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.977      ;
; 2.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.977      ;
; 2.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.977      ;
; 2.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.977      ;
; 2.788 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 2.987      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 2.983      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 2.983      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 2.983      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.050      ; 2.983      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.985      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.984      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.984      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.984      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.984      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.984      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.984      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.984      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.984      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.985      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 2.982      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.985      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.985      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.985      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.985      ;
; 2.789 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.985      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 2.982      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.985      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 2.979      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 2.979      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 2.979      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 2.979      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.985      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.985      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.985      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.985      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.985      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 2.985      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 2.982      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 2.978      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 2.978      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 2.982      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 2.982      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 2.978      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 2.982      ;
; 2.790 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 2.982      ;
; 2.797 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 2.976      ;
; 2.797 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 2.976      ;
; 2.797 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.041      ; 2.982      ;
; 2.797 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.041      ; 2.982      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1995.734 ns




+----------------------------------------+
; Fast 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 977.701 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.185 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Fast 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 996.999 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.493 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                      ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                   ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 977.701 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 22.447     ;
; 977.712 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.150      ; 22.447     ;
; 977.722 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 22.439     ;
; 977.751 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 22.397     ;
; 977.762 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.150      ; 22.397     ;
; 977.772 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 22.389     ;
; 977.826 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 22.322     ;
; 977.837 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.150      ; 22.322     ;
; 977.847 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 22.314     ;
; 977.929 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.155      ; 22.235     ;
; 977.932 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 22.229     ;
; 977.958 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 22.190     ;
; 977.969 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.150      ; 22.190     ;
; 977.979 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 22.182     ;
; 977.979 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.155      ; 22.185     ;
; 977.982 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 22.179     ;
; 978.054 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.155      ; 22.110     ;
; 978.057 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 22.104     ;
; 978.111 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.131      ; 22.029     ;
; 978.122 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.142      ; 22.029     ;
; 978.132 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.144      ; 22.021     ;
; 978.156 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.154      ; 22.007     ;
; 978.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.155      ; 21.978     ;
; 978.189 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.152      ; 21.972     ;
; 978.206 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.154      ; 21.957     ;
; 978.210 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.155      ; 21.954     ;
; 978.260 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.155      ; 21.904     ;
; 978.281 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.154      ; 21.882     ;
; 978.335 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.155      ; 21.829     ;
; 978.339 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.147      ; 21.817     ;
; 978.342 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.144      ; 21.811     ;
; 978.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.131      ; 21.782     ;
; 978.369 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.142      ; 21.782     ;
; 978.379 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.144      ; 21.774     ;
; 978.385 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.156      ; 21.780     ;
; 978.413 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.154      ; 21.750     ;
; 978.417 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.724     ;
; 978.428 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.143      ; 21.724     ;
; 978.435 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.156      ; 21.730     ;
; 978.438 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.145      ; 21.716     ;
; 978.467 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.155      ; 21.697     ;
; 978.496 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.131      ; 21.644     ;
; 978.507 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.142      ; 21.644     ;
; 978.510 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.156      ; 21.655     ;
; 978.517 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.144      ; 21.636     ;
; 978.566 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.146      ; 21.589     ;
; 978.586 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.147      ; 21.570     ;
; 978.589 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.144      ; 21.564     ;
; 978.613 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 21.534     ;
; 978.620 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.147      ; 21.536     ;
; 978.639 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.157      ; 21.527     ;
; 978.642 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.156      ; 21.523     ;
; 978.645 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.148      ; 21.512     ;
; 978.648 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.145      ; 21.506     ;
; 978.663 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 21.484     ;
; 978.674 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.117      ; 21.452     ;
; 978.677 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.117      ; 21.449     ;
; 978.680 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.117      ; 21.446     ;
; 978.685 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 21.452     ;
; 978.688 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.119      ; 21.440     ;
; 978.688 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 21.449     ;
; 978.689 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.157      ; 21.477     ;
; 978.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 21.446     ;
; 978.695 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.444     ;
; 978.698 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.441     ;
; 978.699 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.440     ;
; 978.701 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.438     ;
; 978.709 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.432     ;
; 978.724 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.147      ; 21.432     ;
; 978.727 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.144      ; 21.426     ;
; 978.738 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 21.409     ;
; 978.764 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.157      ; 21.402     ;
; 978.788 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.350     ;
; 978.795 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.148      ; 21.362     ;
; 978.810 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.333     ;
; 978.810 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 21.339     ;
; 978.810 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.141      ; 21.340     ;
; 978.813 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.146      ; 21.342     ;
; 978.820 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.117      ; 21.306     ;
; 978.831 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 21.306     ;
; 978.838 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.300     ;
; 978.841 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.298     ;
; 978.860 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 21.283     ;
; 978.860 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 21.289     ;
; 978.860 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.141      ; 21.290     ;
; 978.867 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                                 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.147      ; 21.289     ;
; 978.870 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 21.277     ;
; 978.872 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.147      ; 21.284     ;
; 978.896 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.157      ; 21.270     ;
; 978.902 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.240     ;
; 978.905 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.234     ;
; 978.905 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.237     ;
; 978.907 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 21.038     ;
; 978.908 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 21.234     ;
; 978.908 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.231     ;
; 978.911 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 21.228     ;
; 978.913 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                          ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 21.225     ;
; 978.916 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.135      ; 21.228     ;
; 978.918 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 21.038     ;
; 978.919 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 21.222     ;
+---------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.185 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[5]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[5]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[11]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[11]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[8]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[8]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[13]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[13]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[14]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[14]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[15]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[15]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; omsp_qwark_periph:qwark_periph_0|r1                                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|init_sp_val[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_r1_syn                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[1]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[1]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|sp_sig[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[1]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[1]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[12]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[12]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[10]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[10]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[2]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[3]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[3]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[4]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[4]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[6]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[6]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[7]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[7]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[9]                                                        ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|max_sp[9]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap0_taken                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[14]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[13]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[12]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[15]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[11]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[5]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[8]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[1]          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_dly                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_evt_s                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_sync                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 996.999 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|scci0                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.952      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[11]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[10]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[5]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[6]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[7]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[8]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[14]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[9]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[13]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl10[4]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.945      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[5]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.948      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[11]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.948      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.947      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[3]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.947      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[1]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.947      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[4]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.947      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[6]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.948      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[7]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.948      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[8]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.948      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[13]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.947      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[14]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 2.948      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[15]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.947      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl11[0]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.040     ; 2.947      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl12[2]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 2.949      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[13]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[5]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[15]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[11]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[9]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[13]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[15]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.000 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 2.951      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[14]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[3]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[12]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[4]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[13]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl2[15]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[7]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[2]               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.943      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[7]               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.943      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[15]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.940      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[5]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[9]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.940      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.940      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[14]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[11]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[10]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[2]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.940      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 2.940      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[5]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[9]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[8]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[7]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[13]                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap2_taken                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_en[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_en[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[7]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.943      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[4]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.943      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[5]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.943      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[8]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.943      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[9]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.943      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[6]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.943      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[4]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 2.944      ;
; 997.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[0]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.939      ;
; 997.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[6]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.940      ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.614      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.558 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.679      ;
; 0.818 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.039      ; 0.941      ;
; 0.818 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.039      ; 0.941      ;
; 1.239 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 1.345      ;
; 1.239 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 1.345      ;
; 1.470 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.020      ; 1.574      ;
; 1.470 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.020      ; 1.574      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 1.875      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 1.875      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 1.875      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 1.875      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 1.875      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 1.875      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.034      ; 1.875      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.757 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.874      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 1.874      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 1.874      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 1.874      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 1.874      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 1.881      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.032      ; 1.878      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.032      ; 1.878      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.032      ; 1.878      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.032      ; 1.878      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.032      ; 1.878      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.032      ; 1.878      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.032      ; 1.878      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.032      ; 1.878      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.877      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.033      ; 1.879      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.877      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.877      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 1.874      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 1.874      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.877      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.877      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.027      ; 1.874      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.877      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.030      ; 1.877      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.878      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.878      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.878      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.878      ;
; 1.763 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.031      ; 1.878      ;
; 1.768 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 1.880      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 1.875      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 1.875      ;
; 1.769 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.022      ; 1.875      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1997.300 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; 962.534 ; 0.185 ; 995.074  ; 0.493   ; 10.000              ;
;  FPGA_CLK1_50    ; 962.534 ; 0.185 ; 995.074  ; 0.493   ; 10.000              ;
; Design-wide TNS  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK2_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_RST                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1346     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1346     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+----------------------------------------------------+
; Clock Status Summary                               ;
+--------------+--------------+------+---------------+
; Target       ; Clock        ; Type ; Status        ;
+--------------+--------------+------+---------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained   ;
; FPGA_CLK2_50 ;              ; Base ; Unconstrained ;
+--------------+--------------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; EX_RST     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER_UART_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; EX_RST     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER_UART_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jul 12 04:43:02 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332060): Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0] is being clocked by FPGA_CLK2_50
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 962.534
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   962.534               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 995.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   995.074               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.901               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1995.222 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0] is being clocked by FPGA_CLK2_50
Info (332146): Worst-case setup slack is 966.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   966.179               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 995.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   995.616               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.810
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.810               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1995.734 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0] is being clocked by FPGA_CLK2_50
Info (332146): Worst-case setup slack is 977.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   977.701               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 996.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.999               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1997.300 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 864 megabytes
    Info: Processing ended: Fri Jul 12 04:43:11 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


