{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558324823860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558324823878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 21:00:23 2019 " "Processing started: Sun May 19 21:00:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558324823878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324823878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324823878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558324824169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558324824169 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_force_pads vbuf.v(70) " "Unrecognized synthesis attribute \"syn_force_pads\" at vbuf.v(70)" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 70 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vbuf.v 2 2 " "Found 2 design units, including 2 entities, in source file vbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 vbuf " "Found entity 1: vbuf" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832174 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticeDulPortRam512x8 " "Found entity 2: latticeDulPortRam512x8" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab3/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab3/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "C:/Users/Arman/Desktop/Lab3/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_counter " "Found entity 1: N_bit_counter" {  } { { "NBitCounter.v" "" { Text "C:/Users/Arman/Desktop/Lab3/NBitCounter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 2 2 " "Found 2 design units, including 2 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832184 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticehx1k " "Found entity 2: latticehx1k" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_140l.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_140L " "Found entity 1: Lab3_140L" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832187 ""} { "Info" "ISGN_ENTITY_NAME" "2 didp " "Found entity 2: didp" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832187 ""} { "Info" "ISGN_ENTITY_NAME" "3 dictrl " "Found entity 3: dictrl" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sec_pulse_every_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file half_sec_pulse_every_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Sec_Pulse_Per_Sec " "Found entity 1: Half_Sec_Pulse_Per_Sec" {  } { { "Half_Sec_Pulse_Every_Sec.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab3/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab3/dispString.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeys.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeys.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeys " "Found entity 1: decodeKeys" {  } { { "decodeKeys.v" "" { Text "C:/Users/Arman/Desktop/Lab3/decodeKeys.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countrce.v 1 1 " "Found 1 design units, including 1 entities, in source file countrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 countrce " "Found entity 1: countrce" {  } { { "countrce.v" "" { Text "C:/Users/Arman/Desktop/Lab3/countrce.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832202 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832202 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832202 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832202 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2segment " "Found entity 1: bcd2segment" {  } { { "bcd2segment.v" "" { Text "C:/Users/Arman/Desktop/Lab3/bcd2segment.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558324832204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832204 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "isalarm Lab3_140L.v(66) " "Verilog HDL error at Lab3_140L.v(66): object \"isalarm\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1558324832206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558324832226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 19 21:00:32 2019 " "Processing ended: Sun May 19 21:00:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558324832226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558324832226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558324832226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558324832226 ""}
