{"Source Block": ["hdl/library/util_cic/cic_comb.v@77:87@HdlIdDef", "end\n\nend\nendgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n"], "Clone Blocks": [["hdl/library/util_cic/cic_comb.v@78:88", "\nend\nendgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n"], ["hdl/library/util_cic/cic_comb.v@80:90", "endgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n    data_in_seq <= data_in;\n  end else begin\n"], ["hdl/library/util_cic/cic_comb.v@79:89", "end\nendgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n    data_in_seq <= data_in;\n"]], "Diff Content": {"Delete": [[82, "wire [DATA_WIDTH-1:0] mask;\n"]], "Add": []}}