// Seed: 2433481671
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_3 = id_2;
  supply1 id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output wire id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input wor id_8,
    input wire id_9
    , id_13,
    output wire id_10,
    input supply1 id_11
    , id_14
);
  assign #id_15 id_15 = (id_13);
  reg id_16;
  xnor (id_10, id_8, id_14, id_13, id_16, id_3, id_18, id_0, id_6, id_9, id_4);
  always @(posedge 1)
    @(negedge id_16 or posedge 1'b0)
      if (id_11) begin
        id_15 += 1;
        id_16 <= id_6 & "";
      end else begin
        $display;
      end
  uwire id_17 = id_17++;
  always @(1 or negedge 1 or posedge 1);
  supply0 id_18 = id_5;
  wire id_19;
  wire id_20;
  module_0(
      id_20, id_20
  );
endmodule
