// Seed: 3288660146
module module_0;
  assign id_1 = 1 - id_1;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    output tri id_2,
    input wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    output uwire id_11
);
  assign id_11 = ((id_7) & 1 & id_9) ? 1 : 1'b0;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5
    , id_16,
    input supply1 id_6,
    input tri id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    input wire id_12,
    input tri1 id_13,
    output supply1 id_14
);
  id_17(
      .id_0(1),
      .id_1(id_2),
      .id_2(id_16),
      .id_3(1),
      .id_4(1),
      .id_5(id_7),
      .id_6(1),
      .id_7(1),
      .id_8(),
      .id_9(id_11),
      .id_10(id_10),
      .id_11(id_1),
      .id_12(id_5),
      .id_13(id_4),
      .id_14(id_13),
      .id_15(1)
  ); module_0();
endmodule
