\hypertarget{union__hw__enet__ecr}{}\section{\+\_\+hw\+\_\+enet\+\_\+ecr Union Reference}
\label{union__hw__enet__ecr}\index{\+\_\+hw\+\_\+enet\+\_\+ecr@{\+\_\+hw\+\_\+enet\+\_\+ecr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+E\+CR -\/ Ethernet Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__ecr_a8dae0e03eaea89e7eab40e27e2a8bfaf}{}\label{union__hw__enet__ecr_a8dae0e03eaea89e7eab40e27e2a8bfaf}

\item 
struct \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__ecr_ae7d5bd86537e298ece995d3fb2e58075}{}\label{union__hw__enet__ecr_ae7d5bd86537e298ece995d3fb2e58075}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+E\+CR -\/ Ethernet Control Register (RW) 

Reset value\+: 0x\+F0000000U

E\+CR is a read/write user register, though hardware may also alter fields in this register. It controls many of the high level features of the Ethernet M\+AC, including legacy F\+EC support through the E\+N1588 field. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
