;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SPL @300, 90
	SPL @300, 90
	SPL @300, 90
	SPL 907, <-442
	MOV 270, 60
	SUB <0, @2
	MOV -7, <-20
	MOV 270, 60
	DAT #0, <402
	SUB -77, -438
	SUB -207, <-120
	JMN 107, <100
	SPL <127, 106
	SUB @121, 103
	SPL @300, 90
	CMP <0, @2
	JMZ 210, 30
	DJN <0, -14
	DJN -1, @-20
	MOV -7, <-20
	CMP @-127, 100
	DAT <107, <100
	DJN @100, 23
	DAT <107, <100
	SPL @300, 90
	CMP -100, -300
	SUB @-121, 109
	SLT 303, @840
	SLT 303, @840
	SLT 303, @840
	SPL 0, <402
	CMP <203, @9
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	ADD 30, 9
	SPL 0, #2
	SPL 0, #2
	CMP -207, <-120
	JMN 31, @400
	SUB <0, @2
	SPL -77, -438
	JMN 31, @400
	SUB <0, @2
	SUB <0, @2
