$comment
	File created using the following command:
		vcd file processador_programavel.msim.vcd -direction
$end
$date
	Sat Nov 23 22:21:41 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comparador_vlg_vec_tst $end
$var reg 16 ! saida_ula [15:0] $end
$var wire 1 " saida_comparador $end
$var wire 1 # sampler $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * Equal0~3_combout $end
$var wire 1 + Equal0~1_combout $end
$var wire 1 , Equal0~0_combout $end
$var wire 1 - Equal0~2_combout $end
$var wire 1 . Equal0~4_combout $end
$var wire 1 / saida_ula~combout [15] $end
$var wire 1 0 saida_ula~combout [14] $end
$var wire 1 1 saida_ula~combout [13] $end
$var wire 1 2 saida_ula~combout [12] $end
$var wire 1 3 saida_ula~combout [11] $end
$var wire 1 4 saida_ula~combout [10] $end
$var wire 1 5 saida_ula~combout [9] $end
$var wire 1 6 saida_ula~combout [8] $end
$var wire 1 7 saida_ula~combout [7] $end
$var wire 1 8 saida_ula~combout [6] $end
$var wire 1 9 saida_ula~combout [5] $end
$var wire 1 : saida_ula~combout [4] $end
$var wire 1 ; saida_ula~combout [3] $end
$var wire 1 < saida_ula~combout [2] $end
$var wire 1 = saida_ula~combout [1] $end
$var wire 1 > saida_ula~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
x#
0$
1%
x&
1'
1(
1)
1*
1+
1,
1-
1.
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
$end
#1000000
