Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Apr 29 17:41:09 2018
| Host             : JFW1702-WS running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.271        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.161        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        5 |       --- |             --- |
| Slice Logic    |     0.002 |     2099 |       --- |             --- |
|   LUT as Logic |     0.002 |     1474 |     53200 |            2.77 |
|   F7/F8 Muxes  |    <0.001 |       53 |     53200 |            0.10 |
|   CARRY4       |    <0.001 |      144 |     13300 |            1.08 |
|   Register     |    <0.001 |      130 |    106400 |            0.12 |
|   Others       |     0.000 |      136 |       --- |             --- |
| Signals        |     0.004 |     2157 |       --- |             --- |
| Block RAM      |     0.056 |       38 |       140 |           27.14 |
| MMCM           |     0.094 |        1 |         4 |           25.00 |
| DSPs           |    <0.001 |        2 |       220 |            0.91 |
| I/O            |    <0.001 |       16 |       200 |            8.00 |
| Static Power   |     0.110 |          |           |                 |
| Total          |     0.271 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.070 |       0.061 |      0.009 |
| Vccaux    |       1.800 |     0.063 |       0.052 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.005 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+-----------------------------------------+-----------------+
| Clock                        | Domain                                  | Constraint (ns) |
+------------------------------+-----------------------------------------+-----------------+
| clk_out1_clk_wiz_0           | vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0 |             6.8 |
| clkfbout_clk_wiz_0           | vga/clk_wiz_0_0/inst/clkfbout_clk_wiz_0 |            90.0 |
| vga/clk_wiz_0_0/inst/clk_in1 | GCLK_IBUF_BUFG                          |            10.0 |
+------------------------------+-----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| main                                           |     0.161 |
|   disp                                         |     0.002 |
|   mem                                          |     0.060 |
|     frame0                                     |     0.030 |
|       U0                                       |     0.030 |
|         inst_blk_mem_gen                       |     0.030 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.030 |
|             valid.cstr                         |     0.030 |
|               bindec_a.bindec_inst_a           |     0.000 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[10].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[13].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[14].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[15].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[17].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[18].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[19].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[4].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[5].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[8].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[9].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     frame1                                     |     0.028 |
|       U0                                       |     0.028 |
|         inst_blk_mem_gen                       |     0.028 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.028 |
|             valid.cstr                         |     0.028 |
|               bindec_a.bindec_inst_a           |     0.000 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[12].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[13].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[14].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[17].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[18].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[4].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[7].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[8].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[9].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   vga                                          |     0.096 |
|     clk_wiz_0_0                                |     0.095 |
|       inst                                     |     0.095 |
|     reset_synchronizer_0                       |    <0.001 |
+------------------------------------------------+-----------+


