/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[10] ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_1_12z = celloutsig_1_11z ? celloutsig_1_5z : celloutsig_1_7z;
  assign celloutsig_1_4z = in_data[101] ? celloutsig_1_3z[9] : celloutsig_1_0z;
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_12z) & (celloutsig_1_7z | celloutsig_1_6z));
  assign celloutsig_1_14z = ~((celloutsig_1_11z | celloutsig_1_13z) & (celloutsig_1_12z | celloutsig_1_7z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_5z[3]) & (celloutsig_0_0z | celloutsig_0_5z[4]));
  assign celloutsig_0_17z = ~((celloutsig_0_7z[0] | celloutsig_0_4z) & (celloutsig_0_14z | celloutsig_0_4z));
  assign celloutsig_0_1z = in_data[42] ^ celloutsig_0_0z;
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[109];
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_4z ^ celloutsig_1_3z[11];
  assign celloutsig_1_6z = celloutsig_1_5z ^ celloutsig_1_4z;
  assign celloutsig_1_8z = in_data[190] ^ in_data[118];
  assign celloutsig_0_0z = in_data[66:63] || in_data[40:37];
  assign celloutsig_1_11z = { in_data[166:147], celloutsig_1_8z, celloutsig_1_2z } || { in_data[148:147], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_12z = { in_data[49], celloutsig_0_9z, celloutsig_0_9z } || { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_14z = { in_data[6:3], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_7z } || { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_5z[3:0] || { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[59:55] || { in_data[69:68], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[81:77] % { 1'h1, in_data[57:55], celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_7z[1], celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, in_data[34:33] };
  assign celloutsig_1_3z = { in_data[137:126], celloutsig_1_2z } % { 1'h1, in_data[122:113], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_3z[12:5], celloutsig_1_15z, celloutsig_1_12z } != { in_data[187:186], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_9z = celloutsig_0_7z[4:1] != { celloutsig_0_5z[4:2], celloutsig_0_8z };
  assign celloutsig_0_11z = { in_data[32:22], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } != { in_data[70:58], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z } != { celloutsig_0_5z[2], celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[172:169] != in_data[184:181];
  assign celloutsig_1_7z = { celloutsig_1_3z[12:8], celloutsig_1_2z } != { celloutsig_1_3z[10:7], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_15z = ^ { in_data[179:171], celloutsig_1_2z };
  assign celloutsig_1_18z = ^ { in_data[111:103], celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_8z = ^ { celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_9z = ^ { in_data[131:123], celloutsig_1_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_7z = { celloutsig_0_5z[3:0], celloutsig_0_2z, celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
