--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 21 11:57:09 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     SPI_loopback_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets pwm_clk]
            676 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M3/cnt_1933__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M3/cnt_1933__i0  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M3/cnt_1933__i5 to \PWM_I_M3/cnt_1933__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M3/cnt_1933__i5 to \PWM_I_M3/cnt_1933__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M3/cnt_1933__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M3/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M3/i14823_4_lut
Route         1   e 0.941                                  \PWM_I_M3/n17350
LUT4        ---     0.493              B to Z              \PWM_I_M3/i14835_3_lut
Route         1   e 0.941                                  \PWM_I_M3/n17362
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15534_4_lut
Route        10   e 1.604                                  \PWM_I_M3/n12096
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M3/cnt_1933__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M3/cnt_1933__i1  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M3/cnt_1933__i5 to \PWM_I_M3/cnt_1933__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M3/cnt_1933__i5 to \PWM_I_M3/cnt_1933__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M3/cnt_1933__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M3/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M3/i14823_4_lut
Route         1   e 0.941                                  \PWM_I_M3/n17350
LUT4        ---     0.493              B to Z              \PWM_I_M3/i14835_3_lut
Route         1   e 0.941                                  \PWM_I_M3/n17362
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15534_4_lut
Route        10   e 1.604                                  \PWM_I_M3/n12096
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M3/cnt_1933__i5  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M3/cnt_1933__i2  (to pwm_clk +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \PWM_I_M3/cnt_1933__i5 to \PWM_I_M3/cnt_1933__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \PWM_I_M3/cnt_1933__i5 to \PWM_I_M3/cnt_1933__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M3/cnt_1933__i5 (from pwm_clk)
Route         3   e 1.315                                  \PWM_I_M3/cnt[5]
LUT4        ---     0.493              C to Z              \PWM_I_M3/i14823_4_lut
Route         1   e 0.941                                  \PWM_I_M3/n17350
LUT4        ---     0.493              B to Z              \PWM_I_M3/i14835_3_lut
Route         1   e 0.941                                  \PWM_I_M3/n17362
LUT4        ---     0.493              B to Z              \PWM_I_M3/i15534_4_lut
Route        10   e 1.604                                  \PWM_I_M3/n12096
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.

Report: 6.884 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \CLKDIV_I/pi_clk]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 966.269ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PID_I/ss_i0  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  33.571ns  (30.7% logic, 69.3% route), 21 logic levels.

 Constraint Details:

     33.571ns data_path \PID_I/ss_i0 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 966.269ns

 Path Details: \PID_I/ss_i0 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i0 (from \CLKDIV_I/pi_clk)
Route        35   e 2.102                                  \PID_I/ss[0]
LUT4        ---     0.493              A to Z              \PID_I/ss_4__I_0_316_i6_2_lut
Route         2   e 1.141                                  \PID_I/n6_adj_1738
LUT4        ---     0.493              C to Z              \PID_I/equal_112_i9_2_lut_3_lut_4_lut
Route         5   e 1.405                                  \PID_I/n9
LUT4        ---     0.493              C to Z              \PID_I/i2_3_lut_rep_323_4_lut_4_lut_4_lut
Route         7   e 1.502                                  \PID_I/n18620
LUT4        ---     0.493              B to Z              \PID_I/i11698_3_lut_4_lut
Route        47   e 2.061                                  \PID_I/subOut[1]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_0
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_3_6
LUT4        ---     0.493                to                \PID_I/Cadd_mult_29s_25s_0_1_1
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_1
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_0_7
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_3
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_3
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_12
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_8_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_8_16
LUT4        ---     0.493                to                \PID_I/Cadd_t_mult_29s_25s_0_12_1
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_17
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_20
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_21
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_23
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_26
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_27
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1177[27]
                  --------
                   33.571  (30.7% logic, 69.3% route), 21 logic levels.


Passed:  The following path meets requirements by 966.269ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PID_I/ss_i0  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  33.571ns  (30.7% logic, 69.3% route), 21 logic levels.

 Constraint Details:

     33.571ns data_path \PID_I/ss_i0 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 966.269ns

 Path Details: \PID_I/ss_i0 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i0 (from \CLKDIV_I/pi_clk)
Route        35   e 2.102                                  \PID_I/ss[0]
LUT4        ---     0.493              A to Z              \PID_I/ss_4__I_0_316_i6_2_lut
Route         2   e 1.141                                  \PID_I/n6_adj_1738
LUT4        ---     0.493              C to Z              \PID_I/equal_112_i9_2_lut_3_lut_4_lut
Route         5   e 1.405                                  \PID_I/n9
LUT4        ---     0.493              C to Z              \PID_I/i2_3_lut_rep_323_4_lut_4_lut_4_lut
Route         7   e 1.502                                  \PID_I/n18620
LUT4        ---     0.493              B to Z              \PID_I/i11698_3_lut_4_lut
Route        47   e 2.061                                  \PID_I/subOut[1]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_0
Route         1   e 0.941                                  \PID_I/subOut[2]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_1
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_2_7
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_2
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_2_10
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_3
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_3
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_9
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_12
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_8_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_17
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_17
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_20
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_21
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_23
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_26
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_27
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1177[27]
                  --------
                   33.571  (30.7% logic, 69.3% route), 21 logic levels.


Passed:  The following path meets requirements by 966.269ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PID_I/ss_i0  (from \CLKDIV_I/pi_clk +)
   Destination:    FD1S3AX    D              \PID_I/multOut_i27  (to \CLKDIV_I/pi_clk -)

   Delay:                  33.571ns  (30.7% logic, 69.3% route), 21 logic levels.

 Constraint Details:

     33.571ns data_path \PID_I/ss_i0 to \PID_I/multOut_i27 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 966.269ns

 Path Details: \PID_I/ss_i0 to \PID_I/multOut_i27

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PID_I/ss_i0 (from \CLKDIV_I/pi_clk)
Route        35   e 2.102                                  \PID_I/ss[0]
LUT4        ---     0.493              A to Z              \PID_I/ss_4__I_0_316_i6_2_lut
Route         2   e 1.141                                  \PID_I/n6_adj_1738
LUT4        ---     0.493              C to Z              \PID_I/equal_112_i9_2_lut_3_lut_4_lut
Route         5   e 1.405                                  \PID_I/n9
LUT4        ---     0.493              C to Z              \PID_I/i2_3_lut_rep_323_4_lut_4_lut_4_lut
Route         7   e 1.502                                  \PID_I/n18620
LUT4        ---     0.493              B to Z              \PID_I/i11698_3_lut_4_lut
Route        47   e 2.061                                  \PID_I/subOut[1]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_0
Route         1   e 0.941                                  \PID_I/subOut[2]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_1
Route         1   e 0.941                                  \PID_I/subOut[4]
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_mult_4_2
Route         1   e 0.941                                  \PID_I/mult_29s_25s_0_pp_2_10
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_1_3
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_3
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_4
Route         1   e 0.941                                  \PID_I/co_mult_29s_25s_0_7_4
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_7_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_12
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_13
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_8_15
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_7_17
LUT4        ---     0.493                to                \PID_I/mult_29s_25s_0_add_10_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_17
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_2
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_20
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_3
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_21
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_4
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_9_23
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_5
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_26
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_6
Route         1   e 0.941                                  \PID_I/s_mult_29s_25s_0_10_27
LUT4        ---     0.493                to                \PID_I/t_mult_29s_25s_0_add_12_7
Route         1   e 0.941                                  \PID_I/multOut_28__N_1177[27]
                  --------
                   33.571  (30.7% logic, 69.3% route), 21 logic levels.

Report: 33.731 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk_1mhz]
            2920 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M3/count__i14  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M3/speed_i1  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M3/count__i14 to \HALL_I_M3/speed_i1 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M3/count__i14 to \HALL_I_M3/speed_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M3/count__i14 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M3/count[14]
LUT4        ---     0.493              A to Z              \HALL_I_M3/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n18
LUT4        ---     0.493              B to Z              \HALL_I_M3/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n20
LUT4        ---     0.493              B to Z              \HALL_I_M3/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n16431
LUT4        ---     0.493              B to Z              \HALL_I_M3/i1_4_lut_rep_326
Route        21   e 1.831                                  \HALL_I_M3/n18623
LUT4        ---     0.493              D to Z              \HALL_I_M3/i15510_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M3/clk_1mhz_enable_91
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M3/count__i14  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M3/speed_i20  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M3/count__i14 to \HALL_I_M3/speed_i20 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M3/count__i14 to \HALL_I_M3/speed_i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M3/count__i14 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M3/count[14]
LUT4        ---     0.493              A to Z              \HALL_I_M3/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n18
LUT4        ---     0.493              B to Z              \HALL_I_M3/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n20
LUT4        ---     0.493              B to Z              \HALL_I_M3/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n16431
LUT4        ---     0.493              B to Z              \HALL_I_M3/i1_4_lut_rep_326
Route        21   e 1.831                                  \HALL_I_M3/n18623
LUT4        ---     0.493              D to Z              \HALL_I_M3/i15510_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M3/clk_1mhz_enable_91
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 988.902ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \HALL_I_M3/count__i14  (from clk_1mhz +)
   Destination:    FD1P3AX    SP             \HALL_I_M3/speed_i19  (to clk_1mhz +)

   Delay:                  10.813ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.813ns data_path \HALL_I_M3/count__i14 to \HALL_I_M3/speed_i19 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.902ns

 Path Details: \HALL_I_M3/count__i14 to \HALL_I_M3/speed_i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M3/count__i14 (from clk_1mhz)
Route         2   e 1.198                                  \HALL_I_M3/count[14]
LUT4        ---     0.493              A to Z              \HALL_I_M3/i7_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n18
LUT4        ---     0.493              B to Z              \HALL_I_M3/i9_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n20
LUT4        ---     0.493              B to Z              \HALL_I_M3/i10_4_lut
Route         1   e 0.941                                  \HALL_I_M3/n16431
LUT4        ---     0.493              B to Z              \HALL_I_M3/i1_4_lut_rep_326
Route        21   e 1.831                                  \HALL_I_M3/n18623
LUT4        ---     0.493              D to Z              \HALL_I_M3/i15510_2_lut_2_lut_4_lut
Route        40   e 2.052                                  \HALL_I_M3/clk_1mhz_enable_91
                  --------
                   10.813  (26.9% logic, 73.1% route), 6 logic levels.

Report: 11.098 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clkout_c]
            1266 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i62  (from clkout_c +)
   Destination:    FD1P3IX    CD             \SPI_I/speed_set_m2_i0_i13  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i62 to \SPI_I/speed_set_m2_i0_i13 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i62 to \SPI_I/speed_set_m2_i0_i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i62 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[74]
LUT4        ---     0.493              A to Z              \SPI_I/i13_4_lut_adj_206
Route         1   e 0.941                                  \SPI_I/n34_adj_1826
LUT4        ---     0.493              B to Z              \SPI_I/i17_4_lut_adj_204
Route         1   e 0.941                                  \SPI_I/n38_adj_1824
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_201
Route         1   e 0.941                                  \SPI_I/n40_adj_1821
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_199
Route         2   e 1.141                                  \SPI_I/enable_m2_N_635
LUT4        ---     0.493              D to Z              \SPI_I/i10166_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12142
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i62  (from clkout_c +)
   Destination:    FD1P3JX    PD             \SPI_I/speed_set_m2_i0_i14  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i62 to \SPI_I/speed_set_m2_i0_i14 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i62 to \SPI_I/speed_set_m2_i0_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i62 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[74]
LUT4        ---     0.493              A to Z              \SPI_I/i13_4_lut_adj_206
Route         1   e 0.941                                  \SPI_I/n34_adj_1826
LUT4        ---     0.493              B to Z              \SPI_I/i17_4_lut_adj_204
Route         1   e 0.941                                  \SPI_I/n38_adj_1824
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_201
Route         1   e 0.941                                  \SPI_I/n40_adj_1821
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_199
Route         2   e 1.141                                  \SPI_I/enable_m2_N_635
LUT4        ---     0.493              D to Z              \SPI_I/i10166_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12142
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.


Passed:  The following path meets requirements by 989.674ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \SPI_I/\SPI__7__i62  (from clkout_c +)
   Destination:    FD1P3IX    CD             \SPI_I/speed_set_m2_i0_i15  (to clkout_c +)

   Delay:                  10.166ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     10.166ns data_path \SPI_I/\SPI__7__i62 to \SPI_I/speed_set_m2_i0_i15 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.674ns

 Path Details: \SPI_I/\SPI__7__i62 to \SPI_I/speed_set_m2_i0_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/\SPI__7__i62 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/recv_buffer[74]
LUT4        ---     0.493              A to Z              \SPI_I/i13_4_lut_adj_206
Route         1   e 0.941                                  \SPI_I/n34_adj_1826
LUT4        ---     0.493              B to Z              \SPI_I/i17_4_lut_adj_204
Route         1   e 0.941                                  \SPI_I/n38_adj_1824
LUT4        ---     0.493              B to Z              \SPI_I/i19_4_lut_adj_201
Route         1   e 0.941                                  \SPI_I/n40_adj_1821
LUT4        ---     0.493              D to Z              \SPI_I/i2_4_lut_adj_199
Route         2   e 1.141                                  \SPI_I/enable_m2_N_635
LUT4        ---     0.493              D to Z              \SPI_I/i10166_2_lut_4_lut
Route        21   e 1.831                                  \SPI_I/n12142
                  --------
                   10.166  (28.6% logic, 71.4% route), 6 logic levels.

Report: 10.326 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets pwm_clk]                 |  1000.000 ns|     6.884 ns|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \CLKDIV_I/pi_clk]        |  1000.000 ns|    33.731 ns|    21  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_1mhz]                |  1000.000 ns|    11.098 ns|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clkout_c]                |  1000.000 ns|    10.326 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  49686137 paths, 2793 nets, and 8563 connections (89.6% coverage)


Peak memory: 130314240 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
