
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.52

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.42 source latency ram[8][3]$_DFFE_PP_/CLK ^
  -0.42 target latency q_b[3]$_DFF_P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_a[7] (input port clocked by core_clock)
Endpoint: ram[14][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ data_a[7] (in)
                                         data_a[7] (net)
                  0.00    0.00    0.20 ^ input11/A (sky130_fd_sc_hd__buf_2)
     7    0.03    0.14    0.16    0.36 ^ input11/X (sky130_fd_sc_hd__buf_2)
                                         net11 (net)
                  0.14    0.00    0.36 ^ _537_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.51 ^ _537_/X (sky130_fd_sc_hd__mux2_1)
                                         _079_ (net)
                  0.04    0.00    0.51 ^ ram[14][7]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.51   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.19    0.42 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_clk (net)
                  0.06    0.00    0.42 ^ ram[14][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.42   clock reconvergence pessimism
                         -0.10    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ram[11][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.42 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.06    0.00    0.42 ^ ram[11][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     2    0.01    0.10    0.41    0.83 v ram[11][4]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         ram[11][4] (net)
                  0.10    0.00    0.83 v _589_/A3 (sky130_fd_sc_hd__mux4_4)
     1    0.02    0.15    0.68    1.51 v _589_/X (sky130_fd_sc_hd__mux4_4)
                                         _263_ (net)
                  0.15    0.00    1.51 v _590_/B1 (sky130_fd_sc_hd__a22oi_2)
     1    0.01    0.19    0.20    1.71 ^ _590_/Y (sky130_fd_sc_hd__a22oi_2)
                                         _264_ (net)
                  0.19    0.00    1.71 ^ _591_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.07    1.79 v _591_/Y (sky130_fd_sc_hd__nand2_1)
                                         _004_ (net)
                  0.05    0.00    1.79 v q_b[4]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.79   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    5.42 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.06    0.00    5.42 ^ q_b[4]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.42   clock reconvergence pessimism
                         -0.11    5.31   library setup time
                                  5.31   data required time
-----------------------------------------------------------------------------
                                  5.31   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  3.52   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ram[11][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.42 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.06    0.00    0.42 ^ ram[11][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     2    0.01    0.10    0.41    0.83 v ram[11][4]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         ram[11][4] (net)
                  0.10    0.00    0.83 v _589_/A3 (sky130_fd_sc_hd__mux4_4)
     1    0.02    0.15    0.68    1.51 v _589_/X (sky130_fd_sc_hd__mux4_4)
                                         _263_ (net)
                  0.15    0.00    1.51 v _590_/B1 (sky130_fd_sc_hd__a22oi_2)
     1    0.01    0.19    0.20    1.71 ^ _590_/Y (sky130_fd_sc_hd__a22oi_2)
                                         _264_ (net)
                  0.19    0.00    1.71 ^ _591_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.07    1.79 v _591_/Y (sky130_fd_sc_hd__nand2_1)
                                         _004_ (net)
                  0.05    0.00    1.79 v q_b[4]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.79   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    5.42 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_clk (net)
                  0.06    0.00    5.42 ^ q_b[4]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.42   clock reconvergence pessimism
                         -0.11    5.31   library setup time
                                  5.31   data required time
-----------------------------------------------------------------------------
                                  5.31   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  3.52   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.0684685707092285

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7123

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.07941363006830215

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.08240699768066406

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9637

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ram[11][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.42 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.42 ^ ram[11][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.41    0.83 v ram[11][4]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.68    1.51 v _589_/X (sky130_fd_sc_hd__mux4_4)
   0.20    1.71 ^ _590_/Y (sky130_fd_sc_hd__a22oi_2)
   0.07    1.79 v _591_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    1.79 v q_b[4]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.79   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    5.42 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.42 ^ q_b[4]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.42   clock reconvergence pessimism
  -0.11    5.31   library setup time
           5.31   data required time
---------------------------------------------------------
           5.31   data required time
          -1.79   data arrival time
---------------------------------------------------------
           3.52   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ram[7][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.42 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.42 ^ ram[7][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.34    0.76 ^ ram[7][0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.22    0.98 ^ _549_/X (sky130_fd_sc_hd__mux4_1)
   0.08    1.06 v _555_/Y (sky130_fd_sc_hd__a22oi_1)
   0.05    1.11 ^ _563_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    1.11 ^ q_b[0]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.42 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.42 ^ q_b[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.42   clock reconvergence pessimism
  -0.03    0.40   library hold time
           0.40   data required time
---------------------------------------------------------
           0.40   data required time
          -1.11   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4177

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4217

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.7879

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.5237

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
197.085967

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   2.06e-05   1.30e-09   1.39e-03  46.8%
Combinational          1.72e-04   2.19e-04   1.79e-09   3.91e-04  13.1%
Clock                  6.90e-04   5.02e-04   2.64e-10   1.19e-03  40.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.24e-03   7.42e-04   3.35e-09   2.98e-03 100.0%
                          75.1%      24.9%       0.0%
