# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-o tb_file -sv --timing --trace-fst -timescale-override 1ns/1ps --binary --top-module testbench ../src/fifo.sv ../src/mac.sv ../src/nonsynth_clock_gen.sv ../src/nonsynth_reset_gen.sv ../src/ram_1w1r_async.sv ../src/systolic_array.sv ./testbench.sv"
S      1180   409539  1679433260    76760149  1679433260    76760149 "../src/fifo.sv"
S      4435   411577  1679512363   882329881  1679512363   877329882 "../src/mac.sv"
S       451   409542  1679433260    76760149  1679433260    76760149 "../src/nonsynth_clock_gen.sv"
S      2813   409543  1679433260    76760149  1679433260    76760149 "../src/nonsynth_reset_gen.sv"
S       819   409544  1679433260    76760149  1679433260    76760149 "../src/ram_1w1r_async.sv"
S      4358   409545  1679433260    76760149  1679433260    76760149 "../src/systolic_array.sv"
S  12052368   127990  1673562695   266951735  1673403458           0 "/home/aarusso/oss-cad-suite/libexec/verilator_bin"
T      5112   411934  1679518781    48582219  1679518781    48582219 "obj_dir/Vtestbench.cpp"
T      2950   411933  1679518781    48582219  1679518781    48582219 "obj_dir/Vtestbench.h"
T      1788   411945  1679518781    51582219  1679518781    51582219 "obj_dir/Vtestbench.mk"
T     30914   411932  1679518781    48582219  1679518781    48582219 "obj_dir/Vtestbench__ConstPool_0.cpp"
T      1680   411930  1679518781    46582219  1679518781    46582219 "obj_dir/Vtestbench__Syms.cpp"
T      1515   411931  1679518781    47582219  1679518781    47582219 "obj_dir/Vtestbench__Syms.h"
T     25974   411942  1679518781    51582219  1679518781    51582219 "obj_dir/Vtestbench__Trace__0.cpp"
T     50561   411941  1679518781    51582219  1679518781    51582219 "obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      7758   411935  1679518781    48582219  1679518781    48582219 "obj_dir/Vtestbench___024root.h"
T     53718   411940  1679518781    50582219  1679518781    50582219 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T     39558   411938  1679518781    49582219  1679518781    49582219 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T     20407   411939  1679518781    49582219  1679518781    49582219 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T      1566   411937  1679518781    48582219  1679518781    48582219 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       722   411936  1679518781    48582219  1679518781    48582219 "obj_dir/Vtestbench___024root__Slow.cpp"
T      1009   411943  1679518781    51582219  1679518781    51582219 "obj_dir/Vtestbench__main.cpp"
T       867   411946  1679518781    51582219  1679518781    51582219 "obj_dir/Vtestbench__ver.d"
T         0        0  1679518781    51582219  1679518781    51582219 "obj_dir/Vtestbench__verFiles.dat"
T      1809   411944  1679518781    51582219  1679518781    51582219 "obj_dir/Vtestbench_classes.mk"
S      8390   411913  1679518753   215583758  1679518753   209583758 "testbench.sv"
