Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Mar  8 21:37:10 2017
| Host         : pcatlnswfelix01.cern.ch running 64-bit Scientific Linux CERN SLC release 6.8 (Carbon)
| Command      : report_control_sets -verbose -file mmfe8_top_control_sets_placed.rpt
| Design       : mmfe8_top
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   602 |
| Unused register locations in slices containing registers |  1692 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4242 |         1153 |
| No           | No                    | Yes                    |             512 |          147 |
| No           | Yes                   | No                     |            1668 |          547 |
| Yes          | No                    | No                     |            2955 |          956 |
| Yes          | No                    | Yes                    |             216 |           55 |
| Yes          | Yes                   | No                     |            2419 |          688 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                                                                   Enable Signal                                                                                                                                  |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__1_n_0                                                                                                                                                                            |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/sync_glbl_rstn_tx_clk/p_0_in__0                                                                                                                                                                                       |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                                                |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                                                |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                     | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                     | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                                                                                                      | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[2][0]                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                            |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                            |                1 |              1 |
|  clk_user_inst/inst/clk_40_o                                     |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                       |                1 |              1 |
|  clk_user_inst/inst/clk_40_o                                     |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                  |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                                                          |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                                                                                                      | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[2][0]                                                                                                                                                                     |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                                                                                                      | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                              |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                  |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                            |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                            |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                  |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SS[0]                                                                                                                                                                                  |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                  |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                            |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                                                          |                1 |              1 |
|  art_in_i                                                        |                                                                                                                                                                                                                                                                                  | reset_FF                                                                                                                                                                                                                                                                          |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss                                                                                                                                                          |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                                                                               |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | p_0_out                                                                                                                                                                                                                                                                           |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | art_out_ff_reg0                                                                                                                                                                                                                                                                   |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                        |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/INT_CRS_reg[1]                                                                                                                                                                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              1 |
|  clk_user_inst/inst/clk_10_phase45_o                             |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/INT_IFG_DELAY                                                                                                                                                                         | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                       |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                            |                1 |              1 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                       | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                             |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_1                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[2][1]                                                                                                                                                               | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                     |                1 |              1 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/INT_CRS_reg[1]                                                                                                                                                                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                      |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/RX_SM/LT_CHECK_HELD_reg                                                                                                                                                                                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_out                                                                                                                                                                                                          |                1 |              2 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                    | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SS[0]                                                                                                                                                                                  |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SS[0]                                                                                                                                                                                  |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/CDCC_125to40/Q[1]                                                                                                                                                                                                                                              |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                    |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                         |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/reset_sync1                                                                                                                                                                                                                                                 |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                    |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                    |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][3]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                  |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][5]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                                                  |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_reg                                                                                                                                                 |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][5]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                            |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][3]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                                                            |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/SS[0]                                                                                                                                                                                  |                2 |              2 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                    |                1 |              2 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                     | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[40]                                                                                                                                                            | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                                                                                                                                                             |                1 |              2 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                                                                                                      | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                    |                1 |              2 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/SR[0]                                                                                                                                                                                                           |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][4]                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][1]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][1]                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  clk_user_inst/inst/clk_40_o                                     |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/AS[0]                                                                                                                    |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/AS[0]                                                                                                                    |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][6]                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                              |                1 |              3 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                              |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[2][0]                                                                                                                                                               | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                               | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              3 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                               | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int12_out                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                                             |                1 |              3 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_PAGE_RX_SET119_out                                                                                                                             | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                  |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/AS[0]                                                                                                                    |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg                                                                                                                                         | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                              |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                              |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][8]                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/AS[0]                                                                                                                    |                1 |              3 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/ch_sel_r                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][2]                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                         | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                2 |              3 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/E[0]                                                                                                                                                                            | core_wrapper/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                   |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                       |                2 |              4 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/wdata_set[8]_i_1_n_0                                                                                                                                                                                                                                           | axi4_spi_instance/wdata_set[6]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                            | core_wrapper/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                   |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                        |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                        |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                        |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                        |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                        |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_sequential_STATE[3]_i_1_n_0                                                                                                                                     |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en                                                                                                                                                                                                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/RX_SM/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/INT_CRS_reg[0]                                                                                                                                                                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                       | ila_top/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                     |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/REG_PREAMBLE_reg[0]                                                                                                                                                                   | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][3]                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/rst                                                                                                                                                                                                                                               |                2 |              4 |
|  clk_user_inst/inst/clk_10_phase45_o                             | event_timing_reset_instance/reset_latched                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              4 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                            |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | is_state[3]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][4]                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][2]                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                        |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/SR[0]                                                                                                                                                                                                            |                1 |              4 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[3]                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/byte_count_set                                                                                                                                                                                                                                                 | axi4_spi_instance/cmdaddrdata_set[73]_i_1_n_0                                                                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                               |                1 |              4 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/cmdaddrdata[77]_i_1_n_0                                                                                                                                                                                                                                        | axi4_spi_instance/cmdaddrdata[71]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][6]                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][5]                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][7]                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][2]                                                                                                                                      | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[2][0]                                                                                                                                                                     |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | packet_formation_instance/FSM_sequential_state_reg[3]_i_1_n_0                                                                                                                                                                                                                    | vmm_cktp_primary_reg_n_0                                                                                                                                                                                                                                                          |                2 |              4 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[3]                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/TX/FSM_sequential_crc_state[3]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/spi_araddr[4]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/count_length[14]_i_2_n_0                                                                                                                                                                                                                                       | FIFO2UDP_instance/count_length[15]_i_1_n_0                                                                                                                                                                                                                                        |                3 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/count                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/FSM_onehot_rx_state[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                       |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/count_set_reg_reg                                                                                                                                                                     | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                4 |              4 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                              | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                          |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][0]                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                    |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][1]                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                |                2 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][1]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                             |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                             |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][0]                                                                                                                                                                 | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              4 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/FSM_sequential_st[3]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                           |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                      | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/curr_read_block_reg[0]                                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  clk_user_inst/inst/clk_200_o                                    |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                         |                3 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/next_write_addr[7]_i_2_n_0                                                                                                                                                                                               | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/next_write_addr[7]_i_1_n_0                                                                                                                                                                                                |                2 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/req/timer0                                                                                                                                                                                                                     | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/req/timer[7]_i_1_n_0                                                                                                                                                                                                            |                2 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div_stage1/reg5                                                                                                                                                                                                  |                2 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                              | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                            |                3 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/req/nwk_rx_cntr[7]_i_2_n_0                                                                                                                                                                                                     | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/req/nwk_rx_cntr[7]_i_1_n_0                                                                                                                                                                                                      |                3 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/clock_generation/clk_en                                                                                                                                                                                                              | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div_stage2/reg5                                                                                                                                                                                                  |                1 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                 | ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                                                                                              |                1 |              5 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                                                                                                                                         |                1 |              5 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/drp_addr_r_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/wdata_set[8]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/daddr_r[6]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                   |                1 |              5 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                                        | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_6_out                                                                                                                                       |                1 |              5 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/byte_transfer_counter[4]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  clk_user_inst/inst/clk_200_o                                    |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                            |                1 |              5 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                                                                                                                                                             |                1 |              5 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                            |                1 |              5 |
|  clk_user_inst/inst/clk_200_o                                    |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                            |                1 |              5 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_counter0                                                                                                                                                                                      | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/SR[0]                                                                                                                                                                                                            |                1 |              5 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_out                                                                                                                                                |                2 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | config_vector/gtx_reset                                                                                                                                                                                                                                                           |                1 |              5 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/destIP_i[22]_i_2_n_0                                                                                                                                                                                                                                           | axi4_spi_instance/destIP_i[22]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              5 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/FSM_onehot_st_chan_reg[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                               |                1 |              6 |
|  clk_user_inst/inst/clk_200_o                                    |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                          |                2 |              6 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                    |                1 |              6 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                               |                1 |              6 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/cnt_delay                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/read_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                | xadc_instance/rst_pkt_r                                                                                                                                                                                                                                                           |                2 |              6 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                    |                1 |              6 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/destIP_i[29]_i_2_n_0                                                                                                                                                                                                                                           | axi4_spi_instance/destIP_i[29]_i_1_n_0                                                                                                                                                                                                                                            |                3 |              6 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/FSM_sequential_spi_state_control[2]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/awaddr_set[4]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/TX/FSM_onehot_tx_state[5]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/rx/data_count                                                                                                                                                                                                   | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/SR[0]                                                                                                                                                                                                           |                2 |              6 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                        | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                2 |              6 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                         |                1 |              6 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                         |                2 |              6 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/E[0]                                                                                                                                                                                                                          | tri_fifo/rx_mac_reset_gen/reset_sync_reg2                                                                                                                                                                                                                                         |                1 |              6 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | vmm_cktp_primary_reg_n_0                                                                                                                                                                                                                                                          |                4 |              6 |
|  clk_user_inst/inst/clk_40_o                                     | udp_din_conf_block/vmm_config_logic/bit_cnt                                                                                                                                                                                                                                      | udp_din_conf_block/CDCC_125to40/Q[1]                                                                                                                                                                                                                                              |                2 |              7 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_2_n_0                                                                                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                      |                2 |              7 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                    |                3 |              7 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                   | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              7 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                          |                3 |              7 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                               | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                  |                2 |              7 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                                                                                                                              |                2 |              7 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt[6]_i_2_n_0                                                                                                                                                                      | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt0_0                                                                                                                                                                               |                3 |              7 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count                                                                                                                                                                               | core_wrapper/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                   |                2 |              7 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                                                                                                                                                   | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1__0_n_0                                                                                                                                                                    |                2 |              7 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                               |                2 |              7 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count                                                                                                                                                                               | core_wrapper/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                   |                2 |              7 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | readout_vmm/p_0_in__0                                                                                                                                                                                                                                                             |                6 |              7 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                             | ila_top/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                             |                2 |              7 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                  |                3 |              7 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                          | ila_top/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                             |                2 |              7 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/destIP_i[7]_i_2_n_0                                                                                                                                                                                                                                            | axi4_spi_instance/destIP_i[7]_i_1_n_0                                                                                                                                                                                                                                             |                1 |              7 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][47]_i_2_n_0                                                                                                                                                                                              | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][47]_i_1_n_0                                                                                                                                                                                               |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myMAC_i[31]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myMAC_i[39]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/xadc_sample_size[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                   | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                3 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myMAC_i[47]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][31]_i_2_n_0                                                                                                                                                                                              | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][31]_i_1_n_0                                                                                                                                                                                               |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/udp_rx_block/data_len[7]_i_2__0_n_0                                                                                                                                                                                                                               | UDP_ICMP_block/udp_rx_block/set_len_H                                                                                                                                                                                                                                             |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/udp_rx_block/data_len[7]_i_2__0_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][23]_i_2_n_0                                                                                                                                                                                              | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][23]_i_1_n_0                                                                                                                                                                                               |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][39]_i_2_n_0                                                                                                                                                                                              | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][39]_i_1_n_0                                                                                                                                                                                               |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/udp_rx_block/set_dph                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/udp_rx_block/set_dpl                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[ip][23]_i_2_n_0                                                                                                                                                                                               | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[ip][23]_i_1_n_0                                                                                                                                                                                                |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][7]_i_2_n_0                                                                                                                                                                                               | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][7]_i_1_n_0                                                                                                                                                                                                |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/destIP_i[15]_i_2_n_0                                                                                                                                                                                                                                           | axi4_spi_instance/destIP_i[15]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/cmdaddrdata[77]_i_1_n_0                                                                                                                                                                                                                                        | axi4_spi_instance/cmdaddrdata[7]_i_1_n_0                                                                                                                                                                                                                                          |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/tx/tx_count[7]_i_2_n_0                                                                                                                                                                                                         | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/tx/tx_count[7]_i_1_n_0                                                                                                                                                                                                          |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][15]_i_2_n_0                                                                                                                                                                                              | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[mac][15]_i_1_n_0                                                                                                                                                                                               |                1 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myIP_i[23]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[ip][7]_i_2_n_0                                                                                                                                                                                                | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[ip][7]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[ip][15]_i_2_n_0                                                                                                                                                                                               | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[ip][15]_i_1_n_0                                                                                                                                                                                                |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[ip][31]_i_2_n_0                                                                                                                                                                                               | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/new_arp_entry[ip][31]_i_1_n_0                                                                                                                                                                                                |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/ip_set_flag[7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myIP_i[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/p_1_out[21]                                                                                                                                                                                                                                 | udp_din_conf_block/fpga_config_logic/fpga_conf_1of2[31]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myMAC_set[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myMAC_set[23]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myMAC_set[15]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myIP_set[7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myIP_set[31]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myIP_set[23]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myIP_set[15]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | daqFIFO_reset                                                                                                                                                                                                                                                                     |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/p_1_out[27]                                                                                                                                                                                                                                 | udp_din_conf_block/fpga_config_logic/fpga_conf_1of2[31]_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myMAC_set[39]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/p_1_out[11]                                                                                                                                                                                                                                 | udp_din_conf_block/fpga_config_logic/fpga_conf_1of2[31]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/p_1_out[3]                                                                                                                                                                                                                                  | udp_din_conf_block/fpga_config_logic/fpga_conf_1of2[31]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | cnt_reply[31]_i_1_n_0                                                                                                                                                                                                                                                            | daq_vmm_ena_wen_enable[8]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                2 |              8 |
|  clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/p_0_out[11]                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en                                                                                                                                                                                                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/counter_reg[0]_rep__0[0]                                                                                                                                                                                        |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | daqFIFO_reset                                                                                                                                                                                                                                                                     |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/destIP_set[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/rx_fifo_i/rx_count_reg[0]_0                                                                                                                                                                                                                              | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/rx_count[7]_i_1_n_0                                                                                                                                                                                                          |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/rx/pause_value[7]_i_1__0_n_0                                                                                                                                                                                    | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_out                                                                                                                                                                                                          |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/rx/pause_value[15]_i_1__0_n_0                                                                                                                                                                                   | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_out                                                                                                                                                                                                          |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/fpga_conf_2of2[7]_i_1_n_0                                                                                                                                                                                                                   | udp_din_conf_block/fpga_config_logic/fpga_conf_1of2[31]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/fpga_conf_2of2[31]_i_1_n_0                                                                                                                                                                                                                  | udp_din_conf_block/fpga_config_logic/fpga_conf_1of2[31]_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/fpga_conf_2of2[23]_i_1_n_0                                                                                                                                                                                                                  | udp_din_conf_block/fpga_config_logic/fpga_conf_1of2[31]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/fpga_conf_2of2[15]_i_1_n_0                                                                                                                                                                                                                  | udp_din_conf_block/fpga_config_logic/fpga_conf_1of2[31]_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/rx/pause_opcode_early[7]_i_2_n_0                                                                                                                                                                                | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/SR[0]                                                                                                                                                                                                           |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/destIP_set[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/destIP_set[23]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/destIP_set[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myMAC_i[15]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/xadc_delay[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/xadc_delay[15]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myMAC_set[7]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/myMAC_set[47]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/core_gt_common_reset_i/init_wait_count[7]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                        |                1 |              8 |
|  clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk  |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/data_out[7]_i_2_n_0                                                                                                                                                                                                                                            | FIFO2UDP_instance/data_out[7]_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                    | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                1 |              8 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                 |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                 |                2 |              8 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                                                 | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                 |                2 |              8 |
|  clk_user_inst/inst/clk_10_phase45_o                             | event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0                                                                                                                                                                                                                             | event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/next_read_addr[0]_i_2_n_0                                                                                                                                                                                                | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/next_read_addr[0]_i_1_n_0                                                                                                                                                                                                 |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                                                  |                8 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                         | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/RX_SM/LENGTH_TYPE_reg[0]                                                                                                                                                                                       | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/RX_SM/FRAME_COUNTER_reg[0]                                                                                                                                                                                      |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                            | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_out                                                                                                                                                                                                          |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/set_protocol                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myMAC_i[23]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/num_entries[7]_i_2_n_0                                                                                                                                                                                                   | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/num_entries[7]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myIP_i[7]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myIP_i[31]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/set_ip0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/set_ip1                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/set_ip2                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/set_ip3                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/set_type                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/myMAC_i[7]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/data_len[7]_i_2_n_0                                                                                                                                                                                                                          | UDP_ICMP_block/IP_block/IP_layer/RX/SR[0]                                                                                                                                                                                                                                         |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/data_len[7]_i_2_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | daqFIFO_reset                                                                                                                                                                                                                                                                     |                4 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/set_chksum_h                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/set_chksum_l                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/set_seq_l                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/set_code                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/set_seq_h                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/set_ident_h                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/set_ident_l                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/pkt_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                 | xadc_instance/pkt_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              9 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/packet_len_r[8]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                                                                                                                                              | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_l/SR[0]                                                                                                                                                                                                                                  |                3 |              9 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                                                                                                                                           | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_l/SR[0]                                                                                                                                                                                                                                  |                3 |              9 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out                                                                                                                                               |                2 |              9 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg_n_0_[1]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/p_0_in__0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                2 |             10 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/byte_count_set                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                5 |             10 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                2 |             10 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_sync1                                                                                                                                                                                    |                2 |             10 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | config_vector/rx_configuration_vector[0]                                                                                                                                                                                                                                          |                2 |             10 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                        |                2 |             10 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                                                         | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                                                              |                3 |             10 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/cnt[10]_i_2_n_0                                                                                                                                                                                                                                                    | xadc_instance/cnt[10]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |             11 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/TX/tx_count[11]_i_2_n_0                                                                                                                                                                                                                         | UDP_ICMP_block/IP_block/IP_layer/TX/tx_count[11]_i_1_n_0                                                                                                                                                                                                                          |                3 |             11 |
|  clk_user_inst/inst/clk_40_o                                     |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/CDCC_125to40/Q[1]                                                                                                                                                                                                                                              |                5 |             11 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/RX_SM/E[0]                                                                                                                                                                                                     | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/RX_SM/SR[0]                                                                                                                                                                                                     |                3 |             11 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                  |                5 |             11 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/full_pkt_r5_out                                                                                                                                                                                                                                                    | xadc_instance/rst_pkt_r                                                                                                                                                                                                                                                           |                2 |             12 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                               |                2 |             12 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/packet[11]_i_1_n_0                                                                                                                                                                                                                                                 | xadc_instance/rst_pkt_r                                                                                                                                                                                                                                                           |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                  |                6 |             12 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/packet[35]_i_1_n_0                                                                                                                                                                                                                                                 | xadc_instance/rst_pkt_r                                                                                                                                                                                                                                                           |                4 |             12 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/packet[47]_i_1_n_0                                                                                                                                                                                                                                                 | xadc_instance/rst_pkt_r                                                                                                                                                                                                                                                           |                3 |             12 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/packet[23]_i_1_n_0                                                                                                                                                                                                                                                 | xadc_instance/rst_pkt_r                                                                                                                                                                                                                                                           |                2 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FSM_onehot_state[11]_i_2_n_0                                                                                                                                                                                                                                                     | FSM_onehot_state[11]_i_1_n_0                                                                                                                                                                                                                                                      |                9 |             12 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/spi_wdata                                                                                                                                                                                                                                                      | axi4_spi_instance/spi_awaddr[4]_i_1_n_0                                                                                                                                                                                                                                           |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/count_length[14]_i_2_n_0                                                                                                                                                                                                                                       | FIFO2UDP_instance/count_length[14]_i_1_n_0                                                                                                                                                                                                                                        |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                              | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                         |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                                                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                                                        |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | packet_formation_instance/packLen_i[11]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | packet_formation_instance/packLen_cnt[11]_i_1_n_0                                                                                                                                                                                                                                | vmm_cktp_primary_reg_n_0                                                                                                                                                                                                                                                          |                4 |             12 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                                                                                                                                             | tri_fifo/rx_mac_reset_gen/reset_sync_reg2                                                                                                                                                                                                                                         |                2 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                                                                             | tri_fifo/rx_mac_reset_gen/reset_sync_reg2                                                                                                                                                                                                                                         |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/rx_fifo_i/sel                                                                                                                                                                                                                                            | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_l/SR[0]                                                                                                                                                                                                                                  |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/E[0]                                                                                                                                                                                                                       | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_l/SR[0]                                                                                                                                                                                                                                  |                2 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                                                                             | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_l/SR[0]                                                                                                                                                                                                                                  |                4 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/result_r                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/xadc_result_r_reg[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                                                                                                                                                   | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                          |                3 |             12 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/eqOp                                                                                                                                                                                                            | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                                                          |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                               |                3 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                                                                                                                                                    | tri_fifo/tx_mac_reset_gen/reset_sync_reg2                                                                                                                                                                                                                                         |                2 |             12 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/sel                                                                                                                                                                                                                                            | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_l/SR[0]                                                                                                                                                                                                                                  |                3 |             12 |
|  clk_user_inst/inst/clk_10_o                                     |                                                                                                                                                                                                                                                                                  | event_timing_reset_instance/rst_done_o                                                                                                                                                                                                                                            |                4 |             13 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                         | ila_top/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                    |                4 |             13 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/MASK_RUDI_BUFERR_TIMER_reg[12]                                                                                                                                                      | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                  |                2 |             13 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                               | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                                                |                4 |             13 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                                                                                                   | ila_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                                                                   |                4 |             13 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                            |                5 |             13 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/packet_length[14]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |             13 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                            |                6 |             13 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                3 |             13 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                             | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                                                  |                5 |             14 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                           | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                          |                7 |             14 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter                                                                                                                                                                                         | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                                                                                                                                                             |                4 |             14 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/p_1_out                                                                                                                                                                                                 |                3 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                       |                9 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                       |                8 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                            | readout_vmm/ilaDAQ/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                                                      |                9 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/rx_count[15]_i_2_n_0                                                                                                                                                                                                                         | UDP_ICMP_block/IP_block/IP_layer/RX/rx_count[15]_i_1_n_0                                                                                                                                                                                                                          |                4 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/udp_rx_block/rx_count[15]_i_2__0_n_0                                                                                                                                                                                                                              | UDP_ICMP_block/udp_rx_block/rx_count[15]_i_1__0_n_0                                                                                                                                                                                                                               |                4 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/p_0_out                                                                                                                                                                                                 |                3 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/udp_tx_block/tx_count[15]_i_2_n_0                                                                                                                                                                                                                                 | UDP_ICMP_block/udp_tx_block/tx_count[15]_i_1_n_0                                                                                                                                                                                                                                  |                4 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/RX_SM/FRAME_COUNTER_reg[0]                                                                                                                                                                                      |                4 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/rx_mac_reset_gen/reset_sync_reg2                                                                                                                                                                                                                                         |                5 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                                                | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                  |                3 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_tx_block/tx_count[15]_i_2__0_n_0                                                                                                                                                                                                                             | UDP_ICMP_block/icmp_tx_block/tx_count[15]_i_1__0_n_0                                                                                                                                                                                                                              |                4 |             15 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable                                                                                                                                                                                                | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_addr_plus1_reg[0][0]                                                                                                                                                                                          |                3 |             15 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/rx_count[15]_i_2__1_n_0                                                                                                                                                                                                                             | UDP_ICMP_block/icmp_rx_block/rx_count[15]_i_1__1_n_0                                                                                                                                                                                                                              |                4 |             15 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/flow/tx_pause/sync_good_rx/pause_count                                                                                                                                                                               | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |                4 |             16 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/ping_reply_block/chksum_out_ug[15]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                               |                4 |             16 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/config_reg_r                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/__19/i__n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                                                   |                9 |             16 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/__5/i__n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/icmp_rx_block/payLen_count_ug_reg[15]_0                                                                                                                                                                                                                           | UDP_ICMP_block/ping_reply_block/payLen_count_ug[15]_i_1_n_0                                                                                                                                                                                                                       |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                                                                                |                6 |             16 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/XADC/drp_data_in_r[15]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  clk_user_inst/inst/clk_200_o                                    | i2c_module/cnt[0]_i_1__0_n_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                               |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_REG_reg[15][0]                                                                                                                                      |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/FRAME_DECODER/pause_value_to_tx_reg[15][0]                                                                                                                                                                     | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_out                                                                                                                                                                                                          |                2 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                8 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               11 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               11 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                6 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data0                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data__0                                                                                                                                                      | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out                                                                                                                                               |                8 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data                                                                                                                                                          | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_out                                                                                                                                                |                8 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                7 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/fpga_config_logic/latency[15]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             16 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                   |                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             16 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                             |                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                    |                3 |             16 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                    |                3 |             16 |
|  core_wrapper/U0/core_clocking_i/userclk                         | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/clear                                                                                                                                                                                          |                5 |             17 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                5 |             17 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                5 |             17 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                               |                3 |             18 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                               |                3 |             18 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/delay[17]_i_2_n_0                                                                                                                                                                                                                                                  | xadc_instance/delay[17]_i_1_n_0                                                                                                                                                                                                                                                   |                6 |             18 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                3 |             18 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                4 |             18 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                                                    |                4 |             18 |
|  clk_user_inst/inst/clk_200_o                                    |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                   |               11 |             19 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter                                                                                                                                                                              | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out                                                                                                                                                                                 |                5 |             19 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/cmdaddrdata[77]_i_1_n_0                                                                                                                                                                                                                                        | axi4_spi_instance/cmdaddrdata[79]_i_1_n_0                                                                                                                                                                                                                                         |                6 |             20 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/tx_mac_reset_gen/reset_sync_reg2                                                                                                                                                                                                                                         |                4 |             20 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out                                                                                                                                                                                                        |                7 |             20 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                                              | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                         |                5 |             20 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                 | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                                                                                                      |                5 |             20 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_out                                                                                                                                                                                                          |                9 |             21 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                 | daqFIFO_reset                                                                                                                                                                                                                                                                     |                4 |             22 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                            |                6 |             22 |
|  clk_user_inst/inst/clk_40_o                                     | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                 | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                                                                                                      |                4 |             22 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/byte_count_set                                                                                                                                                                                                                                                 | axi4_spi_instance/cmdaddrdata_set[47]_i_1_n_0                                                                                                                                                                                                                                     |               10 |             23 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                3 |             24 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/TX/tx_hdr_cks                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               10 |             24 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                             |                5 |             24 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/byte_count_set                                                                                                                                                                                                                                                 | axi4_spi_instance/cmdaddrdata_set[23]_i_1_n_0                                                                                                                                                                                                                                     |                4 |             24 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |             24 |
|  clk_user_inst/inst/clk_40_o                                     |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               11 |             25 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |             25 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                6 |             25 |
|  clk_user_inst/inst/clk_50_o                                     | readout_vmm/daq_enable_ff_sync                                                                                                                                                                                                                                                   | readout_vmm/vmmWord_i[63]_i_1_n_0                                                                                                                                                                                                                                                 |                9 |             26 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_u/ENB                                                                                                                                                                                                                                   | tri_fifo/tx_mac_reset_gen/reset_sync_reg2                                                                                                                                                                                                                                         |                8 |             26 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                7 |             26 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                            |                9 |             27 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/byte_transfer_counter[4]_i_1_n_0                                                                                                                                                                                                                               | axi4_spi_instance/byte_transfer_counter[31]_i_1_n_0                                                                                                                                                                                                                               |                7 |             27 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_u/ENB                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                4 |             27 |
|  core_wrapper/U0/core_clocking_i/gtrefclk_bufg                   |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               10 |             27 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               10 |             28 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                4 |             28 |
|  dbg_hub/inst/itck_i                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |                4 |             28 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                 | daqFIFO_reset                                                                                                                                                                                                                                                                     |                7 |             28 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | packet_formation_instance/trigLatencyCnt[28]_i_2_n_0                                                                                                                                                                                                                             | packet_formation_instance/trigLatencyCnt[28]_i_1_n_0                                                                                                                                                                                                                              |                8 |             29 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                             |                6 |             30 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/req/ip_entry_state_reg[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                         |                7 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | packet_formation_instance/eventCounter_i                                                                                                                                                                                                                                         | vmm_cktp_primary_reg_n_0                                                                                                                                                                                                                                                          |                8 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/IP_layer/RX/set_src_ip_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/set_entry_found                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               12 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/arp_req_ip_reg[31]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/req/set_req_ip                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | packet_formation_instance/wait_Cnt                                                                                                                                                                                                                                               | vmm_cktp_primary_reg_n_0                                                                                                                                                                                                                                                          |                8 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/tx/who_has_target[31]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                6 |             32 |
|  clk_user_inst/inst/clk_200_o                                    | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/check_ip_counter[31]_i_2_n_0                                                                                                                                                                                                                                   | axi4_spi_instance/check_ip_counter[31]_i_1_n_0                                                                                                                                                                                                                                    |                9 |             32 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/page_prog_counter[31]_i_2_n_0                                                                                                                                                                                                                                  | axi4_spi_instance/page_prog_counter[31]_i_1_n_0                                                                                                                                                                                                                                   |                7 |             32 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                          | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |               11 |             32 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/set_ip_counter[31]_i_2_n_0                                                                                                                                                                                                                                     | axi4_spi_instance/set_ip_counter[31]_i_1_n_0                                                                                                                                                                                                                                      |                7 |             32 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/spi_counter[31]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               17 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | internalTrigger_state0                                                                                                                                                                                                                                                           | internalTrigger_state[31]_i_1_n_0                                                                                                                                                                                                                                                 |                9 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | internalTrigger_state0                                                                                                                                                                                                                                                           | cktp_state[31]_i_1_n_0                                                                                                                                                                                                                                                            |                9 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/req/freq_scaler[31]_i_1_n_0                                                                                                                                                                                                     |                9 |             32 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                 |               14 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | w[31]_i_1_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                                                                                     | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rxgen/RX_SM/CALC_reg[31][0]                                                                                                                                                                                           |               10 |             32 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | tri_fifo/user_side_FIFO/rx_fifo_i/rd_en__0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                             |                8 |             33 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                              |               16 |             33 |
|  clk_user_inst/inst/clk_40_o                                     |                                                                                                                                                                                                                                                                                  | udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                                                                                                      |                9 |             33 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/tx/set_tx_mode                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               12 |             33 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/set_mode                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               12 |             33 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/user_side_FIFO/tx_fifo_i/ramgen_l/SR[0]                                                                                                                                                                                                                                  |               13 |             34 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               11 |             35 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               12 |             36 |
|  core_wrapper/U0/core_clocking_i/userclk                         |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               10 |             38 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               10 |             40 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                                                                                                      |               10 |             41 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | UDP_ICMP_block/ping_reply_block/fifo_payload_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                             |                8 |             41 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |               15 |             42 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_enable                                                                                                                                                                                                | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_modified                                                                                                                                                                                            |                8 |             43 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                            |               13 |             44 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                    |               13 |             44 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | FIFO2UDP_instance/udp_txi[hdr][dst_ip_addr][31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             45 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/ping_reply_block/set_tx_mac                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |               25 |             48 |
|  clk_user_inst/inst/clk_50_o                                     | axi4_spi_instance/cmdaddrdata[77]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               18 |             48 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/tx/set_tx_mode                                                                                                                                                                                                                 | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/tx/target[mac][47]_i_1_n_0                                                                                                                                                                                                      |               15 |             48 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/set_mode                                                                                                                                                                                                                 | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/store/req_entry[mac][47]_i_1_n_0                                                                                                                                                                                                |                8 |             48 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en                                                                                                                                                                                                        | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_out                                                                                                                                                                                                              |               11 |             50 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_modified                                                                                                                                                                                            |               12 |             53 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               13 |             54 |
|  core_wrapper/U0/core_clocking_i/rxuserclk2                      |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg_reg[0][0]                                                                                                                                                                                            |               15 |             55 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                  |               18 |             59 |
|  clk_user_inst/inst/clk_200_o                                    | xadc_instance/fifo_bus_r[62]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               20 |             63 |
|  clk_user_inst/inst/clk_50_o                                     | readout_vmm/dt_cntr_intg1                                                                                                                                                                                                                                                        | readout_vmm/p_0_in__0                                                                                                                                                                                                                                                             |               23 |             64 |
|  dbg_hub/inst/itck_i                                             |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               24 |             66 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en                                                                                                                                                                                                        | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_out                                                                                                                                                                                                          |               17 |             68 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | core_wrapper/U0/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_en                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               19 |             68 |
|  clk_user_inst/inst/clk_50_o                                     | readout_vmm/daq_enable_ff_sync                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               28 |             70 |
|  clk_user_inst/inst/clk_40_o                                     |                                                                                                                                                                                                                                                                                  | readout_vmm/p_0_in__0                                                                                                                                                                                                                                                             |               24 |             73 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/tx_reset_out                                                                                                                                                                                                          |               25 |             74 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  | axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |               23 |             75 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/tx/I_have_target[mac]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               13 |             80 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/req/arp_entry_cache[ip][31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               59 |             80 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/IP_block/multi_entry_arp.arp_layer/rx/arp_entry_reg[mac]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               14 |             80 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               13 |             81 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               13 |             81 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               13 |             81 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               13 |             81 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               13 |             81 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               11 |             81 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | UDP_ICMP_block/ping_reply_block/icmp_txo[hdr][dst_ip_addr][31]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               25 |             96 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               26 |            101 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | ila_top/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               26 |            102 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | readout_vmm/ilaDAQ/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                       |               37 |            112 |
|  clk_user_inst/inst/clk_200_o                                    |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               39 |            120 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | cnt_reply[31]_i_1_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               57 |            137 |
|  core_wrapper/U0/core_clocking_i/userclk2                        | readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               19 |            145 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  | ila_top/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                  |              105 |            368 |
|  clk_user_inst/inst/clk_50_o                                     |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |              164 |            454 |
|  core_wrapper/U0/core_clocking_i/userclk2                        |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |              955 |           3985 |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    51 |
| 2      |                    28 |
| 3      |                    32 |
| 4      |                    68 |
| 5      |                    23 |
| 6      |                    17 |
| 7      |                    17 |
| 8      |                   106 |
| 9      |                     6 |
| 10     |                     9 |
| 11     |                     5 |
| 12     |                    30 |
| 13     |                     9 |
| 14     |                     3 |
| 15     |                    14 |
| 16+    |                   184 |
+--------+-----------------------+


