#include "fd_pwm.h"

#include "fd_assert.h"

#include "nrf.h"

#include <zephyr/kernel.h>

#include <math.h>
#include <string.h>

typedef struct {
    uint32_t countertop;
    uint16_t sequence[4];
} fd_pwm_module_state_t;

typedef struct {
    const fd_pwm_module_t *modules;
    uint32_t module_count;
    const fd_pwm_channel_t *channels;
    uint32_t channel_count;

    fd_pwm_module_state_t states[4];
} fd_pwm_t;

fd_pwm_t fd_pwm;

int fd_pwm_handler(int index) {
    const fd_pwm_module_t *module = &fd_pwm.modules[index];
    NRF_PWM_Type *pwm = (NRF_PWM_Type *)module->instance;
    pwm->EVENTS_PWMPERIODEND = 0;
    module->function();
    return 0;
}

ISR_DIRECT_DECLARE(fd_pwm_pwm0_handler) {
    return fd_pwm_handler(0);
}

ISR_DIRECT_DECLARE(fd_pwm_pwm1_handler) {
    return fd_pwm_handler(1);
}

ISR_DIRECT_DECLARE(fd_pwm_pwm2_handler) {
    return fd_pwm_handler(2);
}

ISR_DIRECT_DECLARE(fd_pwm_pwm3_handler) {
    return fd_pwm_handler(3);
}

void fd_pwm_initialize(const fd_pwm_module_t *modules, uint32_t module_count, const fd_pwm_channel_t *channels, uint32_t channel_count) {
    memset(&fd_pwm, 0, sizeof(fd_pwm));
    fd_pwm.modules = modules;
    fd_pwm.module_count = module_count;
    fd_pwm.channels = channels;
    fd_pwm.channel_count = channel_count;

    IRQ_DIRECT_CONNECT(PWM0_IRQn, 0, fd_pwm_pwm0_handler, 0);
    irq_enable(PWM0_IRQn);

    IRQ_DIRECT_CONNECT(PWM1_IRQn, 0, fd_pwm_pwm1_handler, 0);
    irq_enable(PWM1_IRQn);

    IRQ_DIRECT_CONNECT(PWM2_IRQn, 0, fd_pwm_pwm2_handler, 0);
    irq_enable(PWM2_IRQn);

    IRQ_DIRECT_CONNECT(PWM3_IRQn, 0, fd_pwm_pwm3_handler, 0);
    irq_enable(PWM3_IRQn);
}

static
fd_pwm_module_state_t *fd_pwm_get_state(uint32_t instance) {
#ifdef NRF52_SERIES
    if (instance == (uint32_t)NRF_PWM0) {
        return &fd_pwm.states[0];
    }
    if (instance == (uint32_t)NRF_PWM1) {
        return &fd_pwm.states[1];
    }
    if (instance == (uint32_t)NRF_PWM2) {
        return &fd_pwm.states[2];
    }
    if (instance == (uint32_t)NRF_PWM3) {
        return &fd_pwm.states[3];
    }
#endif
#ifdef NRF53_SERIES
    if (instance == (uint32_t)NRF_PWM0_S) {
        return &fd_pwm.states[0];
    }
    if (instance == (uint32_t)NRF_PWM1_S) {
        return &fd_pwm.states[1];
    }
    if (instance == (uint32_t)NRF_PWM2_S) {
        return &fd_pwm.states[2];
    }
    if (instance == (uint32_t)NRF_PWM3_S) {
        return &fd_pwm.states[3];
    }
#endif
    return 0;
}

void fd_pwm_module_start(const fd_pwm_module_t *module, float frequency) {
    if (fd_pwm_module_is_running(module)) {
        fd_pwm_module_stop(module);
    }

    float prescaler_divider;
    uint32_t prescaler;
    int prescaler_divider_int = (int)ceil(((16000000.0f / (32768.0f)) / frequency));
    if (prescaler_divider_int <= 1) {
        prescaler_divider = 1.0;
        prescaler = PWM_PRESCALER_PRESCALER_DIV_1;
    } else
    if (prescaler_divider_int <= 2) {
        prescaler_divider = 2.0;
        prescaler = PWM_PRESCALER_PRESCALER_DIV_2;
    } else
    if (prescaler_divider_int <= 4) {
        prescaler_divider = 4.0;
        prescaler = PWM_PRESCALER_PRESCALER_DIV_4;
    } else
    if (prescaler_divider_int <= 8) {
        prescaler_divider = 8.0;
        prescaler = PWM_PRESCALER_PRESCALER_DIV_8;
    } else
    if (prescaler_divider_int <= 16) {
        prescaler_divider = 16.0;
        prescaler = PWM_PRESCALER_PRESCALER_DIV_16;
    } else
    if (prescaler_divider_int <= 32) {
        prescaler_divider = 32.0;
        prescaler = PWM_PRESCALER_PRESCALER_DIV_32;
    } else
    if (prescaler_divider_int <= 64) {
        prescaler_divider = 64.0;
        prescaler = PWM_PRESCALER_PRESCALER_DIV_64;
    } else {
        prescaler_divider = 128.0;
        prescaler = PWM_PRESCALER_PRESCALER_DIV_128;
    }
    // countertop is 15-bits, so with prescaler divider of 128 the minimum frequency is 16000000/(128*32767) is ~3.82 Hz
    fd_pwm_module_state_t *state = fd_pwm_get_state(module->instance);
    state->countertop = (uint32_t)(16000000.0f / (prescaler_divider * frequency));

    NRF_PWM_Type *pwm = (NRF_PWM_Type *)module->instance;
    pwm->ENABLE = PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos;
    pwm->MODE = PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos;
    pwm->PRESCALER = prescaler << PWM_PRESCALER_PRESCALER_Pos;
    pwm->COUNTERTOP = state->countertop << PWM_COUNTERTOP_COUNTERTOP_Pos;
    pwm->LOOP = PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos;
    pwm->DECODER = (PWM_DECODER_LOAD_Individual << PWM_DECODER_LOAD_Pos) | (PWM_DECODER_MODE_RefreshCount << PWM_DECODER_MODE_Pos);
    pwm->SEQ[0].PTR = ((uint32_t)(&state->sequence[0])) << PWM_SEQ_PTR_PTR_Pos;
    pwm->SEQ[0].CNT = ((sizeof(state->sequence) / sizeof(uint16_t)) << PWM_SEQ_CNT_CNT_Pos);
    pwm->SEQ[0].REFRESH = 0;
    pwm->SEQ[0].ENDDELAY = 0;
    if (module->function) {
        pwm->INTEN = PWM_INTEN_PWMPERIODEND_Msk;
    }
    pwm->TASKS_SEQSTART[0] = 1;
}

bool fd_pwm_module_is_running(const fd_pwm_module_t *module) {
    NRF_PWM_Type *pwm = (NRF_PWM_Type *)module->instance;
    return (pwm->ENABLE & PWM_ENABLE_ENABLE_Msk) != 0;
}

void fd_pwm_module_stop(const fd_pwm_module_t *module) {
    if (!fd_pwm_module_is_running(module)) {
        return;
    }

    NRF_PWM_Type *pwm = (NRF_PWM_Type *)module->instance;
    pwm->EVENTS_STOPPED = 0;
    pwm->TASKS_STOP = 1;
    while (pwm->EVENTS_STOPPED == 0);
    pwm->ENABLE = PWM_ENABLE_ENABLE_Disabled << PWM_ENABLE_ENABLE_Pos;

    pwm->EVENTS_STOPPED = 0;
    pwm->EVENTS_SEQSTARTED[0] = 0;
    pwm->EVENTS_SEQEND[0] = 0;
    pwm->EVENTS_PWMPERIODEND = 0;
    pwm->COUNTERTOP = 0;
    pwm->LOOP = 0;
    pwm->DECODER = 0;
    pwm->SEQ[0].PTR = 0;
    pwm->SEQ[0].CNT = 0;
    pwm->SEQ[0].REFRESH = 0;
    pwm->SEQ[0].ENDDELAY = 0;
}

void fd_pwm_channel_start(const fd_pwm_channel_t *channel, float duty_cycle) {
    fd_assert(fd_pwm_module_is_running(channel->module));

    const fd_pwm_module_t *module = channel->module;
    NRF_PWM_Type *pwm = (NRF_PWM_Type *)module->instance;
    fd_pwm_module_state_t *state = fd_pwm_get_state(module->instance);

    uint16_t sequence_duty_cycle = (uint16_t)(duty_cycle * state->countertop);
    if (channel->polarity == fd_pwm_polarity_falling) {
        sequence_duty_cycle |= 0x8000;
    }
    state->sequence[channel->instance] = sequence_duty_cycle;
    uint32_t pin = channel->gpio.port * 32 + channel->gpio.pin;
    pwm->PSEL.OUT[channel->instance] = (pin << PWM_PSEL_OUT_PIN_Pos) | (PWM_PSEL_OUT_CONNECT_Connected << PWM_PSEL_OUT_CONNECT_Pos);
    pwm->TASKS_SEQSTART[0] = 1;
}

bool fd_pwm_channel_is_running(const fd_pwm_channel_t *channel) {
    const fd_pwm_module_t *module = channel->module;
    NRF_PWM_Type *pwm = (NRF_PWM_Type *)module->instance;

    return pwm->PSEL.OUT[channel->instance] != 0xFFFFFFFF;
}

void fd_pwm_channel_stop(const fd_pwm_channel_t *channel) {
    const fd_pwm_module_t *module = channel->module;
    NRF_PWM_Type *pwm = (NRF_PWM_Type *)module->instance;
    fd_pwm_module_state_t *state = fd_pwm_get_state(module->instance);

    state->sequence[channel->instance] = 0;
    pwm->PSEL.OUT[channel->instance] = 0xFFFFFFFF;
}
