/**
  @page ClockFailureDetect example
  
  @verbatim
  ******************** (C) COPYRIGHT 2018 ArteryTek ****************************
  * @file    RCC/ClockFailureDetect/readme.txt 
  * @author  Artery Technology 
  * @version V1.0.0
  * @date    2020-01-02
  * @brief   Description of the ClockFailureDetect example.
  ******************************************************************************
   @endverbatim

@par Example Description 

In this demo, the PA8 will output CLK_PLL_Div4. When CFD has occured, sysclk switch
to 192M with HSI. uart1 print result, Maybe you can find some difference with 
measuring frequency of PA8.

 * <h3><center>&copy; COPYRIGHT 2018 ArteryTek</center></h3>
 */

