<stg><name>encode</name>


<trans_list>

<trans id="641" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
<literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="24" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="29" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="29" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="30" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="31" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="50" op_0_bw="32">
<![CDATA[
entry:2 %xa_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="xa_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="50" op_0_bw="32">
<![CDATA[
entry:3 %xb_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="xb_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %tqmf_load = load i32 0

]]></Node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %tqmf_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:19 %store_ln241 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:20 %store_ln0 = store i5 0, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2

]]></Node>
<StgValue><ssdm name="xin2_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1

]]></Node>
<StgValue><ssdm name="xin1_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %tqmf_load = load i32 0

]]></Node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:7 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="37" op_0_bw="36">
<![CDATA[
entry:8 %sext_ln250 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
entry:9 %shl_ln250_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln250_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="37" op_0_bw="34">
<![CDATA[
entry:10 %sext_ln250_1 = sext i34 %shl_ln250_1

]]></Node>
<StgValue><ssdm name="sext_ln250_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry:11 %xa = sub i37 %sext_ln250, i37 %sext_ln250_1

]]></Node>
<StgValue><ssdm name="xa"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="50" op_0_bw="37">
<![CDATA[
entry:12 %sext_ln244 = sext i37 %xa

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %tqmf_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="39" op_0_bw="32">
<![CDATA[
entry:14 %sext_ln251 = sext i32 %tqmf_load_1

]]></Node>
<StgValue><ssdm name="sext_ln251"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
entry:15 %xb = mul i39 %sext_ln251, i39 549755813844

]]></Node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="50" op_0_bw="39">
<![CDATA[
entry:16 %sext_ln244_1 = sext i39 %xb

]]></Node>
<StgValue><ssdm name="sext_ln244_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:17 %store_ln244 = store i50 %sext_ln244_1, i50 %xb_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:18 %store_ln244 = store i50 %sext_ln244, i50 %xa_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln255 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln255 = icmp_eq  i4 %i_2, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %i_7 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln255 = br i1 %icmp_ln255, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.split:0 %idx_load = load i5 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:5 %add_ln243 = add i5 %idx_load, i5 2

]]></Node>
<StgValue><ssdm name="add_ln243"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:6 %zext_ln243 = zext i5 %add_ln243

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %tqmf_ptr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243

]]></Node>
<StgValue><ssdm name="tqmf_ptr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln243

]]></Node>
<StgValue><ssdm name="h_ptr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:9 %add_ln257 = add i5 %idx_load, i5 3

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:10 %zext_ln257 = zext i5 %add_ln257

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %tqmf_ptr_1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="tqmf_ptr_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:12 %tqmf_ptr_load = load i5 %tqmf_ptr

]]></Node>
<StgValue><ssdm name="tqmf_ptr_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %h_ptr_1 = getelementptr i15 %h, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="h_ptr_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:15 %h_ptr_load = load i5 %h_ptr

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:20 %tqmf_ptr_1_load = load i5 %tqmf_ptr_1

]]></Node>
<StgValue><ssdm name="tqmf_ptr_1_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:22 %h_ptr_1_load = load i5 %h_ptr_1

]]></Node>
<StgValue><ssdm name="h_ptr_1_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %store_ln241 = store i4 %i_7, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln243 = store i5 %add_ln243, i5 %idx

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32">
<![CDATA[
for.end:0 %idx214 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx214"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32">
<![CDATA[
for.end:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
for.end:6 %tqmf_load_2 = load i32 22

]]></Node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.end:7 %tqmf_load_3 = load i32 23

]]></Node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:8 %store_ln241 = store i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end:9 %store_ln0 = store i6 0, i6 %idx214

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.split:1 %xa_1_load_1 = load i50 %xa_1

]]></Node>
<StgValue><ssdm name="xa_1_load_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.split:2 %xb_1_load_1 = load i50 %xb_1

]]></Node>
<StgValue><ssdm name="xb_1_load_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln256 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln256"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln259"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:12 %tqmf_ptr_load = load i5 %tqmf_ptr

]]></Node>
<StgValue><ssdm name="tqmf_ptr_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="47" op_0_bw="32">
<![CDATA[
for.inc.split:13 %sext_ln257 = sext i32 %tqmf_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln257"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:15 %h_ptr_load = load i5 %h_ptr

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="47" op_0_bw="15">
<![CDATA[
for.inc.split:16 %sext_ln257_1 = sext i15 %h_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln257_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc.split:17 %mul_ln257 = mul i47 %sext_ln257_1, i47 %sext_ln257

]]></Node>
<StgValue><ssdm name="mul_ln257"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="50" op_0_bw="47">
<![CDATA[
for.inc.split:18 %sext_ln257_2 = sext i47 %mul_ln257

]]></Node>
<StgValue><ssdm name="sext_ln257_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.split:19 %xa_3 = add i50 %sext_ln257_2, i50 %xa_1_load_1

]]></Node>
<StgValue><ssdm name="xa_3"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:20 %tqmf_ptr_1_load = load i5 %tqmf_ptr_1

]]></Node>
<StgValue><ssdm name="tqmf_ptr_1_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="47" op_0_bw="32">
<![CDATA[
for.inc.split:21 %sext_ln258 = sext i32 %tqmf_ptr_1_load

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="5">
<![CDATA[
for.inc.split:22 %h_ptr_1_load = load i5 %h_ptr_1

]]></Node>
<StgValue><ssdm name="h_ptr_1_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="47" op_0_bw="15">
<![CDATA[
for.inc.split:23 %sext_ln258_1 = sext i15 %h_ptr_1_load

]]></Node>
<StgValue><ssdm name="sext_ln258_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc.split:24 %mul_ln258 = mul i47 %sext_ln258_1, i47 %sext_ln258

]]></Node>
<StgValue><ssdm name="mul_ln258"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="50" op_0_bw="47">
<![CDATA[
for.inc.split:25 %sext_ln258_2 = sext i47 %mul_ln258

]]></Node>
<StgValue><ssdm name="sext_ln258_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.split:26 %xb_3 = add i50 %sext_ln258_2, i50 %xb_1_load_1

]]></Node>
<StgValue><ssdm name="xb_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:27 %store_ln244 = store i50 %xb_3, i50 %xb_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:28 %store_ln244 = store i50 %xa_3, i50 %xa_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:31 %br_ln255 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.end:2 %xa_1_load = load i50 %xa_1

]]></Node>
<StgValue><ssdm name="xa_1_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.end:3 %xb_1_load = load i50 %xb_1

]]></Node>
<StgValue><ssdm name="xb_1_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="47" op_0_bw="50">
<![CDATA[
for.end:4 %trunc_ln255 = trunc i50 %xb_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln255"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="47" op_0_bw="50">
<![CDATA[
for.end:5 %trunc_ln255_1 = trunc i50 %xa_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln255_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
for.end:6 %tqmf_load_2 = load i32 22

]]></Node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.end:7 %tqmf_load_3 = load i32 23

]]></Node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
for.end:10 %br_ln269 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc35:0 %i_11 = load i5 %i_1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35:1 %icmp_ln269 = icmp_eq  i5 %i_11, i5 22

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35:2 %i_12 = add i5 %i_11, i5 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35:3 %br_ln269 = br i1 %icmp_ln269, void %for.inc35.split, void %for.end37

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc35.split:0 %idx214_load = load i6 %idx214

]]></Node>
<StgValue><ssdm name="idx214_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="6">
<![CDATA[
for.inc35.split:1 %trunc_ln269 = trunc i6 %idx214_load

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35.split:4 %add_ln243_1 = add i5 %trunc_ln269, i5 21

]]></Node>
<StgValue><ssdm name="add_ln243_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="5">
<![CDATA[
for.inc35.split:5 %zext_ln243_1 = zext i5 %add_ln243_1

]]></Node>
<StgValue><ssdm name="zext_ln243_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.split:6 %tqmf_ptr1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_1

]]></Node>
<StgValue><ssdm name="tqmf_ptr1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
for.inc35.split:10 %tqmf_ptr1_load = load i5 %tqmf_ptr1

]]></Node>
<StgValue><ssdm name="tqmf_ptr1_load"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc35.split:12 %add_ln269 = add i6 %idx214_load, i6 63

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35.split:13 %store_ln241 = store i5 %i_12, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35.split:14 %store_ln269 = store i6 %add_ln269, i6 %idx214

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="32">
<![CDATA[
for.end37:0 %idx220 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx220"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="50" op_0_bw="32">
<![CDATA[
for.end37:1 %zl_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="zl_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="32">
<![CDATA[
for.end37:2 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:3 %store_ln274 = store i32 %xin1_read, i32 1

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end37:4 %store_ln275 = store i32 %xin2_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.end37:5 %delay_bpl_load = load i32 0

]]></Node>
<StgValue><ssdm name="delay_bpl_load"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
for.end37:7 %delay_dltx_load = load i16 0

]]></Node>
<StgValue><ssdm name="delay_dltx_load"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end37:11 %store_ln459 = store i3 1, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end37:13 %store_ln0 = store i3 1, i3 %idx220

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35.split:2 %speclooptripcount_ln270 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22, i64 22, i64 22

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln270"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35.split:3 %specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln272"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35.split:7 %add_ln243_2 = add i5 %trunc_ln269, i5 23

]]></Node>
<StgValue><ssdm name="add_ln243_2"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="5">
<![CDATA[
for.inc35.split:8 %zext_ln243_2 = zext i5 %add_ln243_2

]]></Node>
<StgValue><ssdm name="zext_ln243_2"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.split:9 %tqmf_ptr_2 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_2

]]></Node>
<StgValue><ssdm name="tqmf_ptr_2"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
for.inc35.split:10 %tqmf_ptr1_load = load i5 %tqmf_ptr1

]]></Node>
<StgValue><ssdm name="tqmf_ptr1_load"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc35.split:11 %store_ln271 = store i32 %tqmf_ptr1_load, i5 %tqmf_ptr_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
for.inc35.split:15 %br_ln269 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.end37:5 %delay_bpl_load = load i32 0

]]></Node>
<StgValue><ssdm name="delay_bpl_load"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="48" op_0_bw="32">
<![CDATA[
for.end37:6 %sext_ln461 = sext i32 %delay_bpl_load

]]></Node>
<StgValue><ssdm name="sext_ln461"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
for.end37:7 %delay_dltx_load = load i16 0

]]></Node>
<StgValue><ssdm name="delay_dltx_load"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="48" op_0_bw="16">
<![CDATA[
for.end37:8 %sext_ln461_1 = sext i16 %delay_dltx_load

]]></Node>
<StgValue><ssdm name="sext_ln461_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.end37:9 %zl = mul i48 %sext_ln461_1, i48 %sext_ln461

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="50" op_0_bw="48">
<![CDATA[
for.end37:10 %sext_ln460 = sext i48 %zl

]]></Node>
<StgValue><ssdm name="sext_ln460"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.end37:12 %store_ln460 = store i50 %sext_ln460, i50 %zl_1

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
for.end37:14 %br_ln464 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_13 = load i3 %i_4

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:1 %icmp_ln464 = icmp_eq  i3 %i_13, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:2 %br_ln464 = br i1 %icmp_ln464, void %for.inc.i.split, void %filtez.exit

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %idx220_load = load i3 %idx220

]]></Node>
<StgValue><ssdm name="idx220_load"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:4 %zext_ln460 = zext i3 %idx220_load

]]></Node>
<StgValue><ssdm name="zext_ln460"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:5 %delay_dltx_addr_1 = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln460

]]></Node>
<StgValue><ssdm name="delay_dltx_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:6 %delay_bpl_addr_2 = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln460

]]></Node>
<StgValue><ssdm name="delay_bpl_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:7 %delay_bpl_load_3 = load i3 %delay_bpl_addr_2

]]></Node>
<StgValue><ssdm name="delay_bpl_load_3"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i.split:9 %delay_dltx_load_6 = load i3 %delay_dltx_addr_1

]]></Node>
<StgValue><ssdm name="delay_dltx_load_6"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.split:14 %i_14 = add i3 %i_13, i3 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.split:15 %add_ln464 = add i3 %idx220_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:16 %store_ln459 = store i3 %i_14, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:18 %store_ln464 = store i3 %add_ln464, i3 %idx220

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="32">
<![CDATA[
filtez.exit:0 %mil = alloca i32 1

]]></Node>
<StgValue><ssdm name="mil"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="39" op_0_bw="32">
<![CDATA[
filtez.exit:2 %sext_ln262 = sext i32 %tqmf_load_2

]]></Node>
<StgValue><ssdm name="sext_ln262"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
filtez.exit:3 %mul_ln262 = mul i39 %sext_ln262, i39 549755813844

]]></Node>
<StgValue><ssdm name="mul_ln262"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="47" op_0_bw="39">
<![CDATA[
filtez.exit:4 %sext_ln262_1 = sext i39 %mul_ln262

]]></Node>
<StgValue><ssdm name="sext_ln262_1"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:5 %xa_4 = add i47 %sext_ln262_1, i47 %trunc_ln255_1

]]></Node>
<StgValue><ssdm name="xa_4"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
filtez.exit:6 %shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="37" op_0_bw="36">
<![CDATA[
filtez.exit:7 %sext_ln263 = sext i36 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
filtez.exit:8 %shl_ln263_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln263_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="37" op_0_bw="34">
<![CDATA[
filtez.exit:9 %sext_ln263_1 = sext i34 %shl_ln263_1

]]></Node>
<StgValue><ssdm name="sext_ln263_1"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
filtez.exit:10 %sub_ln263 = sub i37 %sext_ln263, i37 %sext_ln263_1

]]></Node>
<StgValue><ssdm name="sub_ln263"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="47" op_0_bw="37">
<![CDATA[
filtez.exit:11 %sext_ln263_2 = sext i37 %sub_ln263

]]></Node>
<StgValue><ssdm name="sext_ln263_2"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:12 %xb_4 = add i47 %sext_ln263_2, i47 %trunc_ln255

]]></Node>
<StgValue><ssdm name="xb_4"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:13 %add_ln278 = add i47 %xb_4, i47 %xa_4

]]></Node>
<StgValue><ssdm name="add_ln278"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:14 %sub_ln279 = sub i47 %xa_4, i47 %xb_4

]]></Node>
<StgValue><ssdm name="sub_ln279"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:15 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln278, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:16 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln279, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31">
<![CDATA[
filtez.exit:18 %rlt1_load = load i31 %rlt1

]]></Node>
<StgValue><ssdm name="rlt1_load"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
filtez.exit:19 %al1_load = load i16 %al1

]]></Node>
<StgValue><ssdm name="al1_load"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="31" op_0_bw="31">
<![CDATA[
filtez.exit:20 %rlt2_load = load i31 %rlt2

]]></Node>
<StgValue><ssdm name="rlt2_load"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit:21 %al2_load = load i15 %al2

]]></Node>
<StgValue><ssdm name="al2_load"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
filtez.exit:22 %pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit:23 %sext_ln475 = sext i32 %pl

]]></Node>
<StgValue><ssdm name="sext_ln475"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="47" op_0_bw="16">
<![CDATA[
filtez.exit:25 %sext_ln475_1 = sext i16 %al1_load

]]></Node>
<StgValue><ssdm name="sext_ln475_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:26 %mul_ln475 = mul i47 %sext_ln475_1, i47 %sext_ln475

]]></Node>
<StgValue><ssdm name="mul_ln475"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
filtez.exit:27 %pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit:28 %sext_ln475_2 = sext i32 %pl2

]]></Node>
<StgValue><ssdm name="sext_ln475_2"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="47" op_0_bw="15">
<![CDATA[
filtez.exit:30 %sext_ln479_1 = sext i15 %al2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_1"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:31 %mul_ln479 = mul i47 %sext_ln479_1, i47 %sext_ln475_2

]]></Node>
<StgValue><ssdm name="mul_ln479"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit:32 %pl_1 = add i47 %mul_ln479, i47 %mul_ln475

]]></Node>
<StgValue><ssdm name="pl_1"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:33 %trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_1, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
filtez.exit:43 %store_ln485 = store i5 0, i5 %mil

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %zl_1_load = load i50 %zl_1

]]></Node>
<StgValue><ssdm name="zl_1_load"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:2 %speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln465"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:3 %specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln467"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:7 %delay_bpl_load_3 = load i3 %delay_bpl_addr_2

]]></Node>
<StgValue><ssdm name="delay_bpl_load_3"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="48" op_0_bw="32">
<![CDATA[
for.inc.i.split:8 %sext_ln466 = sext i32 %delay_bpl_load_3

]]></Node>
<StgValue><ssdm name="sext_ln466"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i.split:9 %delay_dltx_load_6 = load i3 %delay_dltx_addr_1

]]></Node>
<StgValue><ssdm name="delay_dltx_load_6"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="16">
<![CDATA[
for.inc.i.split:10 %sext_ln466_1 = sext i16 %delay_dltx_load_6

]]></Node>
<StgValue><ssdm name="sext_ln466_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc.i.split:11 %mul_ln466 = mul i48 %sext_ln466_1, i48 %sext_ln466

]]></Node>
<StgValue><ssdm name="mul_ln466"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="50" op_0_bw="48">
<![CDATA[
for.inc.i.split:12 %sext_ln466_2 = sext i48 %mul_ln466

]]></Node>
<StgValue><ssdm name="sext_ln466_2"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.inc.i.split:13 %zl_2 = add i50 %sext_ln466_2, i50 %zl_1_load

]]></Node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="50" op_1_bw="50" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:17 %store_ln460 = store i50 %zl_2, i50 %zl_1

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:19 %br_ln464 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
filtez.exit:1 %zl_1_load_1 = load i50 %zl_1

]]></Node>
<StgValue><ssdm name="zl_1_load_1"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:17 %trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i50.i32.i32, i50 %zl_1_load_1, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="25" op_0_bw="16">
<![CDATA[
filtez.exit:24 %sext_ln477 = sext i16 %al1_load

]]></Node>
<StgValue><ssdm name="sext_ln477"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="15">
<![CDATA[
filtez.exit:29 %sext_ln479 = sext i15 %al2_load

]]></Node>
<StgValue><ssdm name="sext_ln479"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:34 %add_ln284 = add i32 %trunc_ln5, i32 %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln284"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="32">
<![CDATA[
filtez.exit:35 %trunc_ln285 = trunc i32 %add_ln284

]]></Node>
<StgValue><ssdm name="trunc_ln285"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:36 %sub_ln285 = sub i32 %trunc_ln2, i32 %add_ln284

]]></Node>
<StgValue><ssdm name="sub_ln285"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit:37 %detl_load = load i15 %detl

]]></Node>
<StgValue><ssdm name="detl_load"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit:38 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln285, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:39 %m = sub i32 0, i32 %sub_ln285

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit:40 %m_4 = select i1 %tmp_2, i32 %m, i32 %sub_ln285

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="30" op_0_bw="15">
<![CDATA[
filtez.exit:41 %zext_ln493 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln493"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="31" op_0_bw="15">
<![CDATA[
filtez.exit:42 %zext_ln493_1 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln493_1"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
filtez.exit:44 %br_ln493 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body.i:0 %mil_1 = load i5 %mil

]]></Node>
<StgValue><ssdm name="mil_1"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i:1 %icmp_ln493 = icmp_eq  i5 %mil_1, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln493"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i:2 %add_ln493 = add i5 %mil_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln493 = br i1 %icmp_ln493, void %for.body.i.split, void %for.end.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="5">
<![CDATA[
for.body.i.split:0 %zext_ln493_2 = zext i5 %mil_1

]]></Node>
<StgValue><ssdm name="zext_ln493_2"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:3 %decis_levl_addr = getelementptr i15 %decis_levl, i64 0, i64 %zext_ln493_2

]]></Node>
<StgValue><ssdm name="decis_levl_addr"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="5">
<![CDATA[
for.body.i.split:4 %decis_levl_load = load i5 %decis_levl_addr

]]></Node>
<StgValue><ssdm name="decis_levl_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:1 %speclooptripcount_ln494 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln494"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:2 %specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="5">
<![CDATA[
for.body.i.split:4 %decis_levl_load = load i5 %decis_levl_addr

]]></Node>
<StgValue><ssdm name="decis_levl_load"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="30" op_0_bw="15">
<![CDATA[
for.body.i.split:5 %zext_ln495 = zext i15 %decis_levl_load

]]></Node>
<StgValue><ssdm name="zext_ln495"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body.i.split:6 %mul_ln495 = mul i30 %zext_ln495, i30 %zext_ln493

]]></Node>
<StgValue><ssdm name="mul_ln495"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:7 %decis = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln495, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="decis"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="15">
<![CDATA[
for.body.i.split:8 %zext_ln486 = zext i15 %decis

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:9 %icmp_ln496 = icmp_slt  i32 %zext_ln486, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:10 %br_ln496 = br i1 %icmp_ln496, void %for.end.i_ifconv, void %for.inc.i23

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
<literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i23:0 %store_ln485 = store i5 %add_ln493, i5 %mil

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
<literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i23:1 %br_ln493 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.end.i_ifconv:0 %mil_02_i = phi i5 %mil_1, void %for.body.i.split, i5 30, void %for.body.i

]]></Node>
<StgValue><ssdm name="mil_02_i"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="5">
<![CDATA[
for.end.i_ifconv:1 %zext_ln504 = zext i5 %mil_02_i

]]></Node>
<StgValue><ssdm name="zext_ln504"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end.i_ifconv:2 %quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln504

]]></Node>
<StgValue><ssdm name="quant26bt_pos_addr"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="5">
<![CDATA[
for.end.i_ifconv:3 %ril = load i5 %quant26bt_pos_addr

]]></Node>
<StgValue><ssdm name="ril"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end.i_ifconv:4 %quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln504

]]></Node>
<StgValue><ssdm name="quant26bt_neg_addr"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="5">
<![CDATA[
for.end.i_ifconv:5 %ril_1 = load i5 %quant26bt_neg_addr

]]></Node>
<StgValue><ssdm name="ril_1"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="32">
<![CDATA[
for.end.i_ifconv:47 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end.i_ifconv:48 %store_ln532 = store i3 0, i3 %i_6

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="247" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="5">
<![CDATA[
for.end.i_ifconv:3 %ril = load i5 %quant26bt_pos_addr

]]></Node>
<StgValue><ssdm name="ril"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="5">
<![CDATA[
for.end.i_ifconv:5 %ril_1 = load i5 %quant26bt_neg_addr

]]></Node>
<StgValue><ssdm name="ril_1"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end.i_ifconv:6 %ril_2 = select i1 %tmp_2, i6 %ril_1, i6 %ril

]]></Node>
<StgValue><ssdm name="ril_2"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end.i_ifconv:8 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %ril_2, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="4">
<![CDATA[
for.end.i_ifconv:9 %zext_ln287 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end.i_ifconv:10 %qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln287

]]></Node>
<StgValue><ssdm name="qq4_code4_table_addr"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="4">
<![CDATA[
for.end.i_ifconv:11 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end.i_ifconv:24 %wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln287

]]></Node>
<StgValue><ssdm name="wl_code_table_addr"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="4">
<![CDATA[
for.end.i_ifconv:25 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="256" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="4">
<![CDATA[
for.end.i_ifconv:11 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="16">
<![CDATA[
for.end.i_ifconv:12 %sext_ln287 = sext i16 %qq4_code4_table_load

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.end.i_ifconv:13 %mul_ln287 = mul i31 %sext_ln287, i31 %zext_ln493_1

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end.i_ifconv:14 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln287, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15">
<![CDATA[
for.end.i_ifconv:17 %nbl_load = load i15 %nbl

]]></Node>
<StgValue><ssdm name="nbl_load"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="15">
<![CDATA[
for.end.i_ifconv:18 %zext_ln511 = zext i15 %nbl_load

]]></Node>
<StgValue><ssdm name="zext_ln511"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
for.end.i_ifconv:19 %shl_ln2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="23" op_0_bw="22">
<![CDATA[
for.end.i_ifconv:20 %zext_ln511_1 = zext i22 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln511_1"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end.i_ifconv:21 %sub_ln511 = sub i23 %zext_ln511_1, i23 %zext_ln511

]]></Node>
<StgValue><ssdm name="sub_ln511"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end.i_ifconv:22 %trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="17" op_0_bw="16">
<![CDATA[
for.end.i_ifconv:23 %sext_ln512 = sext i16 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln512"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="4">
<![CDATA[
for.end.i_ifconv:25 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="13">
<![CDATA[
for.end.i_ifconv:26 %sext_ln512_1 = sext i13 %wl_code_table_load

]]></Node>
<StgValue><ssdm name="sext_ln512_1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end.i_ifconv:27 %add_ln512 = add i17 %sext_ln512_1, i17 %sext_ln512

]]></Node>
<StgValue><ssdm name="add_ln512"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="17">
<![CDATA[
for.end.i_ifconv:28 %sext_ln509 = sext i17 %add_ln512

]]></Node>
<StgValue><ssdm name="sext_ln509"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.i_ifconv:29 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln509, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end.i_ifconv:30 %select_ln513 = select i1 %tmp_5, i17 0, i17 %add_ln512

]]></Node>
<StgValue><ssdm name="select_ln513"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="17">
<![CDATA[
for.end.i_ifconv:31 %trunc_ln509 = trunc i17 %select_ln513

]]></Node>
<StgValue><ssdm name="trunc_ln509"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end.i_ifconv:32 %icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432

]]></Node>
<StgValue><ssdm name="icmp_ln515"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.end.i_ifconv:33 %select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln509

]]></Node>
<StgValue><ssdm name="select_ln515"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.end.i_ifconv:34 %store_ln288 = store i15 %select_ln515, i15 %nbl

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end.i_ifconv:35 %wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln515, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end.i_ifconv:36 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln515, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="5">
<![CDATA[
for.end.i_ifconv:37 %zext_ln525 = zext i5 %wd1

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end.i_ifconv:38 %ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="ilb_table_addr"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="5">
<![CDATA[
for.end.i_ifconv:39 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end.i_ifconv:7 %store_ln286 = store i6 %ril_2, i6 %il

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="16">
<![CDATA[
for.end.i_ifconv:15 %sext_ln287_1 = sext i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln287_1"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="31" op_0_bw="16">
<![CDATA[
for.end.i_ifconv:16 %sext_ln511 = sext i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln511"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="5">
<![CDATA[
for.end.i_ifconv:39 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end.i_ifconv:40 %sub_ln525 = sub i4 9, i4 %trunc_ln

]]></Node>
<StgValue><ssdm name="sub_ln525"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="4">
<![CDATA[
for.end.i_ifconv:41 %sub_ln525cast = zext i4 %sub_ln525

]]></Node>
<StgValue><ssdm name="sub_ln525cast"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end.i_ifconv:42 %wd3 = lshr i12 %ilb_table_load, i12 %sub_ln525cast

]]></Node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
for.end.i_ifconv:43 %shl_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
for.end.i_ifconv:44 %store_ln289 = store i15 %shl_ln3, i15 %detl

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end.i_ifconv:45 %add_ln290 = add i32 %sext_ln287_1, i32 %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end.i_ifconv:46 %icmp_ln535 = icmp_eq  i16 %trunc_ln7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln535"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end.i_ifconv:49 %br_ln535 = br i1 %icmp_ln535, void %for.body7.i.preheader, void %for.inc.i44.preheader

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
for.body7.i.preheader:0 %br_ln543 = br void %for.body7.i

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i44.preheader:0 %br_ln537 = br void %for.inc.i44

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body7.i:0 %i_16 = load i3 %i_6

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7.i:1 %icmp_ln543 = icmp_eq  i3 %i_16, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln543"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7.i:2 %add_ln543 = add i3 %i_16, i3 1

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7.i:3 %br_ln543 = br i1 %icmp_ln543, void %for.body7.i.split, void %upzero.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="3">
<![CDATA[
for.body7.i.split:0 %zext_ln543 = zext i3 %i_16

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.i.split:3 %delay_dltx_addr = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="delay_dltx_addr"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="3">
<![CDATA[
for.body7.i.split:4 %delay_dltx_load_1 = load i3 %delay_dltx_addr

]]></Node>
<StgValue><ssdm name="delay_dltx_load_1"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.i.split:10 %delay_bpl_addr_1 = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="delay_bpl_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="3">
<![CDATA[
for.body7.i.split:11 %delay_bpl_load_2 = load i3 %delay_bpl_addr_1

]]></Node>
<StgValue><ssdm name="delay_bpl_load_2"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body7.i.split:18 %store_ln532 = store i3 %add_ln543, i3 %i_6

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit.loopexit:0 %br_ln0 = br void %upzero.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i44:0 %i_15 = load i3 %i_6

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i44:1 %icmp_ln537 = icmp_eq  i3 %i_15, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln537"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i44:2 %add_ln537 = add i3 %i_15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln537"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i44:3 %br_ln537 = br i1 %icmp_ln537, void %for.inc.i44.split, void %upzero.exit.loopexit129

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i44.split:0 %zext_ln537 = zext i3 %i_15

]]></Node>
<StgValue><ssdm name="zext_ln537"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i44.split:3 %delay_bpl_addr = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln537

]]></Node>
<StgValue><ssdm name="delay_bpl_addr"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i44.split:4 %delay_bpl_load_1 = load i3 %delay_bpl_addr

]]></Node>
<StgValue><ssdm name="delay_bpl_load_1"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i44.split:10 %store_ln532 = store i3 %add_ln537, i3 %i_6

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit.loopexit129:0 %br_ln0 = br void %upzero.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="32">
<![CDATA[
upzero.exit:0 %idx226 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx226"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="48" op_0_bw="32">
<![CDATA[
upzero.exit:1 %zl_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="zl_4"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="32">
<![CDATA[
upzero.exit:2 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:3 %delay_dltx_load_2 = load i16 4

]]></Node>
<StgValue><ssdm name="delay_dltx_load_2"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:5 %delay_dltx_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="delay_dltx_load_3"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:13 %plt1_load = load i32 %plt1

]]></Node>
<StgValue><ssdm name="plt1_load"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:14 %plt2_load = load i32 %plt2

]]></Node>
<StgValue><ssdm name="plt2_load"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
upzero.exit:15 %wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="19" op_0_bw="18">
<![CDATA[
upzero.exit:16 %sext_ln566 = sext i18 %wd2

]]></Node>
<StgValue><ssdm name="sext_ln566"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:17 %sext_ln570 = sext i32 %add_ln290

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:18 %sext_ln570_1 = sext i32 %plt1_load

]]></Node>
<StgValue><ssdm name="sext_ln570_1"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:19 %mul_ln570 = mul i64 %sext_ln570_1, i64 %sext_ln570

]]></Node>
<StgValue><ssdm name="mul_ln570"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit:20 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
upzero.exit:21 %sub_ln571 = sub i19 0, i19 %sext_ln566

]]></Node>
<StgValue><ssdm name="sub_ln571"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:22 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="11">
<![CDATA[
upzero.exit:23 %sext_ln572 = sext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln572"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:24 %tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
upzero.exit:25 %select_ln570 = select i1 %tmp_9, i12 %sext_ln572, i12 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="12">
<![CDATA[
upzero.exit:26 %sext_ln574_2 = sext i12 %select_ln570

]]></Node>
<StgValue><ssdm name="sext_ln574_2"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:27 %sext_ln574 = sext i32 %plt2_load

]]></Node>
<StgValue><ssdm name="sext_ln574"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:28 %mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570

]]></Node>
<StgValue><ssdm name="mul_ln574"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit:29 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit:30 %shl_ln6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit:31 %sext_ln580 = sext i22 %shl_ln6

]]></Node>
<StgValue><ssdm name="sext_ln580"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit:32 %sub_ln580 = sub i23 %sext_ln580, i23 %sext_ln479

]]></Node>
<StgValue><ssdm name="sub_ln580"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:33 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit:34 %sext_ln580_1 = sext i16 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln580_1"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:35 %select_ln580 = select i1 %tmp_10, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:36 %add_ln580 = add i17 %sext_ln580_1, i17 %select_ln580

]]></Node>
<StgValue><ssdm name="add_ln580"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:37 %apl2 = add i17 %add_ln580, i17 %sext_ln574_2

]]></Node>
<StgValue><ssdm name="apl2"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
upzero.exit:44 %shl_ln7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="25" op_0_bw="24">
<![CDATA[
upzero.exit:45 %sext_ln597 = sext i24 %shl_ln7

]]></Node>
<StgValue><ssdm name="sext_ln597"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit:46 %sub_ln597 = sub i25 %sext_ln597, i25 %sext_ln477

]]></Node>
<StgValue><ssdm name="sub_ln597"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:47 %trunc_ln9 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="17">
<![CDATA[
upzero.exit:48 %sext_ln599 = sext i17 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln599"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit:49 %select_ln599 = select i1 %tmp_9, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln599"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:50 %apl1 = add i18 %select_ln599, i18 %sext_ln599

]]></Node>
<StgValue><ssdm name="apl1"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
upzero.exit:62 %add_ln294 = add i31 %sext_ln511, i31 %trunc_ln285

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit:63 %store_ln295 = store i31 %rlt1_load, i31 %rlt2

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit:64 %store_ln296 = store i31 %add_ln294, i31 %rlt1

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:65 %store_ln297 = store i32 %plt1_load, i32 %plt2

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:66 %store_ln298 = store i32 %add_ln290, i32 %plt1

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
upzero.exit:73 %store_ln459 = store i3 1, i3 %i_8

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
upzero.exit:75 %store_ln0 = store i3 1, i3 %idx226

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body7.i.split:1 %speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln544"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body7.i.split:2 %specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln551"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="3">
<![CDATA[
for.body7.i.split:4 %delay_dltx_load_1 = load i3 %delay_dltx_addr

]]></Node>
<StgValue><ssdm name="delay_dltx_load_1"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="16">
<![CDATA[
for.body7.i.split:5 %sext_ln545 = sext i16 %delay_dltx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln545"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.i.split:6 %mul_ln545 = mul i32 %sext_ln545, i32 %sext_ln287_1

]]></Node>
<StgValue><ssdm name="mul_ln545"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="32">
<![CDATA[
for.body7.i.split:7 %sext_ln545_1 = sext i32 %mul_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545_1"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body7.i.split:8 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body7.i.split:9 %select_ln549 = select i1 %tmp_8, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln549"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="3">
<![CDATA[
for.body7.i.split:11 %delay_bpl_load_2 = load i3 %delay_bpl_addr_1

]]></Node>
<StgValue><ssdm name="delay_bpl_load_2"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="40" op_0_bw="32">
<![CDATA[
for.body7.i.split:12 %sext_ln549 = sext i32 %delay_bpl_load_2

]]></Node>
<StgValue><ssdm name="sext_ln549"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.body7.i.split:13 %shl_ln5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body7.i.split:14 %sub_ln549 = sub i40 %shl_ln5, i40 %sext_ln549

]]></Node>
<StgValue><ssdm name="sub_ln549"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.i.split:15 %wd3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_1"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.i.split:16 %add_ln550 = add i32 %wd3_1, i32 %select_ln549

]]></Node>
<StgValue><ssdm name="add_ln550"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.body7.i.split:17 %store_ln550 = store i32 %add_ln550, i3 %delay_bpl_addr_1

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
for.body7.i.split:19 %br_ln543 = br void %for.body7.i

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i44.split:1 %speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln538"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i44.split:2 %specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln540"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i44.split:4 %delay_bpl_load_1 = load i3 %delay_bpl_addr

]]></Node>
<StgValue><ssdm name="delay_bpl_load_1"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="40" op_0_bw="32">
<![CDATA[
for.inc.i44.split:5 %sext_ln539 = sext i32 %delay_bpl_load_1

]]></Node>
<StgValue><ssdm name="sext_ln539"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.inc.i44.split:6 %shl_ln4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.i44.split:7 %sub_ln539 = sub i40 %shl_ln4, i40 %sext_ln539

]]></Node>
<StgValue><ssdm name="sub_ln539"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i44.split:8 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.i44.split:9 %store_ln539 = store i32 %trunc_ln1, i3 %delay_bpl_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i44.split:11 %br_ln537 = br void %for.inc.i44

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="385" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:3 %delay_dltx_load_2 = load i16 4

]]></Node>
<StgValue><ssdm name="delay_dltx_load_2"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:5 %delay_dltx_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="delay_dltx_load_3"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:7 %delay_dltx_load_4 = load i16 2

]]></Node>
<StgValue><ssdm name="delay_dltx_load_4"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:9 %delay_dltx_load_5 = load i16 1

]]></Node>
<StgValue><ssdm name="delay_dltx_load_5"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:11 %store_ln559 = store i16 %delay_dltx_load, i16 1

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:38 %icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln583"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:39 %apl2_1 = select i1 %icmp_ln583, i17 12288, i17 %apl2

]]></Node>
<StgValue><ssdm name="apl2_1"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit:40 %trunc_ln567 = trunc i17 %apl2_1

]]></Node>
<StgValue><ssdm name="trunc_ln567"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:41 %icmp_ln585 = icmp_slt  i17 %apl2_1, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit:42 %apl2_2 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567

]]></Node>
<StgValue><ssdm name="apl2_2"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit:43 %store_ln292 = store i15 %apl2_2, i15 %al2

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
upzero.exit:51 %wd3_2 = sub i15 15360, i15 %apl2_2

]]></Node>
<StgValue><ssdm name="wd3_2"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="18" op_0_bw="15">
<![CDATA[
upzero.exit:52 %zext_ln595 = zext i15 %wd3_2

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="15">
<![CDATA[
upzero.exit:53 %zext_ln595_1 = zext i15 %wd3_2

]]></Node>
<StgValue><ssdm name="zext_ln595_1"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:54 %icmp_ln607 = icmp_sgt  i18 %apl1, i18 %zext_ln595

]]></Node>
<StgValue><ssdm name="icmp_ln607"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit:55 %apl1_1 = select i1 %icmp_ln607, i18 %zext_ln595, i18 %apl1

]]></Node>
<StgValue><ssdm name="apl1_1"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="18">
<![CDATA[
upzero.exit:56 %trunc_ln595 = trunc i18 %apl1_1

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit:57 %apl1_2 = sub i16 0, i16 %zext_ln595_1

]]></Node>
<StgValue><ssdm name="apl1_2"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="18" op_0_bw="16">
<![CDATA[
upzero.exit:58 %sext_ln609 = sext i16 %apl1_2

]]></Node>
<StgValue><ssdm name="sext_ln609"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:59 %icmp_ln609 = icmp_slt  i18 %apl1_1, i18 %sext_ln609

]]></Node>
<StgValue><ssdm name="icmp_ln609"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
upzero.exit:60 %apl1_3 = select i1 %icmp_ln609, i16 %apl1_2, i16 %trunc_ln595

]]></Node>
<StgValue><ssdm name="apl1_3"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:61 %store_ln293 = store i16 %apl1_3, i16 %al1

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="407" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit:4 %store_ln555 = store i16 %delay_dltx_load_2, i16 5

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:7 %delay_dltx_load_4 = load i16 2

]]></Node>
<StgValue><ssdm name="delay_dltx_load_4"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:9 %delay_dltx_load_5 = load i16 1

]]></Node>
<StgValue><ssdm name="delay_dltx_load_5"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit:12 %store_ln560 = store i16 %trunc_ln7, i16 0

]]></Node>
<StgValue><ssdm name="store_ln560"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="411" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:6 %store_ln556 = store i16 %delay_dltx_load_3, i16 4

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:8 %store_ln557 = store i16 %delay_dltx_load_4, i16 3

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:67 %delay_bph_load = load i32 0

]]></Node>
<StgValue><ssdm name="delay_bph_load"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:69 %delay_dhx_load = load i14 0

]]></Node>
<StgValue><ssdm name="delay_dhx_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="415" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:10 %store_ln558 = store i16 %delay_dltx_load_5, i16 2

]]></Node>
<StgValue><ssdm name="store_ln558"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:67 %delay_bph_load = load i32 0

]]></Node>
<StgValue><ssdm name="delay_bph_load"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:68 %sext_ln461_2 = sext i32 %delay_bph_load

]]></Node>
<StgValue><ssdm name="sext_ln461_2"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:69 %delay_dhx_load = load i14 0

]]></Node>
<StgValue><ssdm name="delay_dhx_load"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:70 %sext_ln461_3 = sext i14 %delay_dhx_load

]]></Node>
<StgValue><ssdm name="sext_ln461_3"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:71 %zl_6 = mul i46 %sext_ln461_3, i46 %sext_ln461_2

]]></Node>
<StgValue><ssdm name="zl_6"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="48" op_0_bw="46">
<![CDATA[
upzero.exit:72 %sext_ln460_1 = sext i46 %zl_6

]]></Node>
<StgValue><ssdm name="sext_ln460_1"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
upzero.exit:74 %store_ln460 = store i48 %sext_ln460_1, i48 %zl_4

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit:76 %br_ln464 = br void %for.inc.i88

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i88:0 %i_17 = load i3 %i_8

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i88:1 %icmp_ln464_1 = icmp_eq  i3 %i_17, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln464_1"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i88:2 %br_ln464 = br i1 %icmp_ln464_1, void %for.inc.i88.split, void %filtez.exit92

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i88.split:0 %idx226_load = load i3 %idx226

]]></Node>
<StgValue><ssdm name="idx226_load"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i88.split:4 %zext_ln460_1 = zext i3 %idx226_load

]]></Node>
<StgValue><ssdm name="zext_ln460_1"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i88.split:5 %delay_dhx_addr_1 = getelementptr i14 %delay_dhx, i64 0, i64 %zext_ln460_1

]]></Node>
<StgValue><ssdm name="delay_dhx_addr_1"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i88.split:6 %delay_bph_addr_2 = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln460_1

]]></Node>
<StgValue><ssdm name="delay_bph_addr_2"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i88.split:7 %delay_bph_load_3 = load i3 %delay_bph_addr_2

]]></Node>
<StgValue><ssdm name="delay_bph_load_3"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="3">
<![CDATA[
for.inc.i88.split:9 %delay_dhx_load_6 = load i3 %delay_dhx_addr_1

]]></Node>
<StgValue><ssdm name="delay_dhx_load_6"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i88.split:14 %i_18 = add i3 %i_17, i3 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i88.split:15 %add_ln464_2 = add i3 %idx226_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln464_2"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i88.split:16 %store_ln459 = store i3 %i_18, i3 %i_8

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i88.split:18 %store_ln464 = store i3 %add_ln464_2, i3 %idx226

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="31" op_0_bw="31">
<![CDATA[
filtez.exit92:2 %rh1_load = load i31 %rh1

]]></Node>
<StgValue><ssdm name="rh1_load"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16">
<![CDATA[
filtez.exit92:3 %ah1_load = load i16 %ah1

]]></Node>
<StgValue><ssdm name="ah1_load"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="31" op_0_bw="31">
<![CDATA[
filtez.exit92:4 %rh2_load = load i31 %rh2

]]></Node>
<StgValue><ssdm name="rh2_load"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit92:5 %ah2_load = load i15 %ah2

]]></Node>
<StgValue><ssdm name="ah2_load"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
filtez.exit92:6 %pl_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl_2"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit92:7 %sext_ln475_3 = sext i32 %pl_2

]]></Node>
<StgValue><ssdm name="sext_ln475_3"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="47" op_0_bw="16">
<![CDATA[
filtez.exit92:9 %sext_ln475_4 = sext i16 %ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln475_4"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit92:10 %mul_ln475_1 = mul i47 %sext_ln475_4, i47 %sext_ln475_3

]]></Node>
<StgValue><ssdm name="mul_ln475_1"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
filtez.exit92:11 %pl2_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2_1"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit92:12 %sext_ln475_5 = sext i32 %pl2_1

]]></Node>
<StgValue><ssdm name="sext_ln475_5"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="47" op_0_bw="15">
<![CDATA[
filtez.exit92:14 %sext_ln479_3 = sext i15 %ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_3"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit92:15 %mul_ln479_1 = mul i47 %sext_ln479_3, i47 %sext_ln475_5

]]></Node>
<StgValue><ssdm name="mul_ln479_1"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
filtez.exit92:16 %pl_3 = add i47 %mul_ln479_1, i47 %mul_ln475_1

]]></Node>
<StgValue><ssdm name="pl_3"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit92:17 %trunc_ln480_1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_3, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln480_1"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="32">
<![CDATA[
filtez.exit92:69 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
for.inc.i88.split:1 %zl_4_load = load i48 %zl_4

]]></Node>
<StgValue><ssdm name="zl_4_load"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i88.split:2 %speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln465"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i88.split:3 %specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln467"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i88.split:7 %delay_bph_load_3 = load i3 %delay_bph_addr_2

]]></Node>
<StgValue><ssdm name="delay_bph_load_3"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="46" op_0_bw="32">
<![CDATA[
for.inc.i88.split:8 %sext_ln466_3 = sext i32 %delay_bph_load_3

]]></Node>
<StgValue><ssdm name="sext_ln466_3"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="3">
<![CDATA[
for.inc.i88.split:9 %delay_dhx_load_6 = load i3 %delay_dhx_addr_1

]]></Node>
<StgValue><ssdm name="delay_dhx_load_6"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="46" op_0_bw="14">
<![CDATA[
for.inc.i88.split:10 %sext_ln466_4 = sext i14 %delay_dhx_load_6

]]></Node>
<StgValue><ssdm name="sext_ln466_4"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
for.inc.i88.split:11 %mul_ln466_1 = mul i46 %sext_ln466_4, i46 %sext_ln466_3

]]></Node>
<StgValue><ssdm name="mul_ln466_1"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="48" op_0_bw="46">
<![CDATA[
for.inc.i88.split:12 %sext_ln466_5 = sext i46 %mul_ln466_1

]]></Node>
<StgValue><ssdm name="sext_ln466_5"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc.i88.split:13 %zl_7 = add i48 %sext_ln466_5, i48 %zl_4_load

]]></Node>
<StgValue><ssdm name="zl_7"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i88.split:17 %store_ln460 = store i48 %zl_7, i48 %zl_4

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i88.split:19 %br_ln464 = br void %for.inc.i88

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="464" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
filtez.exit92:0 %zl_4_load_1 = load i48 %zl_4

]]></Node>
<StgValue><ssdm name="zl_4_load_1"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit92:1 %trunc_ln469_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %zl_4_load_1, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln469_1"/></StgValue>
</operation>

<operation id="466" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit92:18 %add_ln303 = add i32 %trunc_ln480_1, i32 %trunc_ln469_1

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="31" op_0_bw="32">
<![CDATA[
filtez.exit92:19 %trunc_ln304 = trunc i32 %add_ln303

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit92:20 %sub_ln304 = sub i32 %trunc_ln3, i32 %add_ln303

]]></Node>
<StgValue><ssdm name="sub_ln304"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit92:21 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln304, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="470" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
filtez.exit92:22 %select_ln305 = select i1 %tmp_11, i2 2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln305"/></StgValue>
</operation>

<operation id="471" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit92:23 %deth_load = load i15 %deth

]]></Node>
<StgValue><ssdm name="deth_load"/></StgValue>
</operation>

<operation id="472" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="25" op_0_bw="15">
<![CDATA[
filtez.exit92:25 %zext_ln310_1 = zext i15 %deth_load

]]></Node>
<StgValue><ssdm name="zext_ln310_1"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
filtez.exit92:26 %mul_ln310 = mul i25 %zext_ln310_1, i25 564

]]></Node>
<StgValue><ssdm name="mul_ln310"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="13" op_0_bw="13" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit92:27 %decis_1 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln310, i32 12, i32 24

]]></Node>
<StgValue><ssdm name="decis_1"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="13">
<![CDATA[
filtez.exit92:28 %zext_ln310_2 = zext i13 %decis_1

]]></Node>
<StgValue><ssdm name="zext_ln310_2"/></StgValue>
</operation>

<operation id="476" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit92:29 %m_2 = sub i32 0, i32 %sub_ln304

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit92:30 %m_3 = select i1 %tmp_11, i32 %m_2, i32 %sub_ln304

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit92:31 %icmp_ln311 = icmp_sgt  i32 %m_3, i32 %zext_ln310_2

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
filtez.exit92:32 %select_ln311 = select i1 %icmp_ln311, i2 2, i2 3

]]></Node>
<StgValue><ssdm name="select_ln311"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
filtez.exit92:33 %add_ln314 = add i2 %select_ln311, i2 %select_ln305

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="481" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="29" op_0_bw="15">
<![CDATA[
filtez.exit92:24 %zext_ln310 = zext i15 %deth_load

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="482" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2">
<![CDATA[
filtez.exit92:34 %tmp = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln314

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="29" op_0_bw="14">
<![CDATA[
filtez.exit92:35 %sext_ln314 = sext i14 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln314"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
filtez.exit92:36 %mul_ln314 = mul i29 %sext_ln314, i29 %zext_ln310

]]></Node>
<StgValue><ssdm name="mul_ln314"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit92:37 %trunc_ln10 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln314, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="15">
<![CDATA[
filtez.exit92:40 %nbh_load = load i15 %nbh

]]></Node>
<StgValue><ssdm name="nbh_load"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="23" op_0_bw="15">
<![CDATA[
filtez.exit92:41 %zext_ln620 = zext i15 %nbh_load

]]></Node>
<StgValue><ssdm name="zext_ln620"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
filtez.exit92:42 %shl_ln8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="23" op_0_bw="22">
<![CDATA[
filtez.exit92:43 %zext_ln620_1 = zext i22 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln620_1"/></StgValue>
</operation>

<operation id="490" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
filtez.exit92:44 %sub_ln620 = sub i23 %zext_ln620_1, i23 %zext_ln620

]]></Node>
<StgValue><ssdm name="sub_ln620"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit92:45 %wd_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="wd_1"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="16">
<![CDATA[
filtez.exit92:46 %sext_ln618 = sext i16 %wd_1

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="493" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="2">
<![CDATA[
filtez.exit92:47 %tmp_1 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %add_ln314

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="494" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="17" op_0_bw="11">
<![CDATA[
filtez.exit92:48 %sext_ln621 = sext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln621"/></StgValue>
</operation>

<operation id="495" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
filtez.exit92:49 %add_ln621 = add i17 %sext_ln618, i17 %sext_ln621

]]></Node>
<StgValue><ssdm name="add_ln621"/></StgValue>
</operation>

<operation id="496" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="17">
<![CDATA[
filtez.exit92:50 %sext_ln617 = sext i17 %add_ln621

]]></Node>
<StgValue><ssdm name="sext_ln617"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit92:51 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln617, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
filtez.exit92:52 %select_ln622 = select i1 %tmp_12, i17 0, i17 %add_ln621

]]></Node>
<StgValue><ssdm name="select_ln622"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="17">
<![CDATA[
filtez.exit92:53 %trunc_ln617 = trunc i17 %select_ln622

]]></Node>
<StgValue><ssdm name="trunc_ln617"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
filtez.exit92:54 %icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
filtez.exit92:55 %select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln617

]]></Node>
<StgValue><ssdm name="select_ln624"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
filtez.exit92:56 %store_ln315 = store i15 %select_ln624, i15 %nbh

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit92:57 %wd1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln624, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1_1"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit92:58 %trunc_ln522_1 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln624, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln522_1"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="5">
<![CDATA[
filtez.exit92:59 %zext_ln525_1 = zext i5 %wd1_1

]]></Node>
<StgValue><ssdm name="zext_ln525_1"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
filtez.exit92:60 %ilb_table_addr_1 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525_1

]]></Node>
<StgValue><ssdm name="ilb_table_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="5">
<![CDATA[
filtez.exit92:61 %ilb_table_load_1 = load i5 %ilb_table_addr_1

]]></Node>
<StgValue><ssdm name="ilb_table_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="508" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="25" op_0_bw="16">
<![CDATA[
filtez.exit92:8 %sext_ln477_1 = sext i16 %ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln477_1"/></StgValue>
</operation>

<operation id="509" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="23" op_0_bw="15">
<![CDATA[
filtez.exit92:13 %sext_ln479_2 = sext i15 %ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln479_2"/></StgValue>
</operation>

<operation id="510" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="14">
<![CDATA[
filtez.exit92:38 %sext_ln314_1 = sext i14 %trunc_ln10

]]></Node>
<StgValue><ssdm name="sext_ln314_1"/></StgValue>
</operation>

<operation id="511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="31" op_0_bw="14">
<![CDATA[
filtez.exit92:39 %sext_ln620 = sext i14 %trunc_ln10

]]></Node>
<StgValue><ssdm name="sext_ln620"/></StgValue>
</operation>

<operation id="512" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="5">
<![CDATA[
filtez.exit92:61 %ilb_table_load_1 = load i5 %ilb_table_addr_1

]]></Node>
<StgValue><ssdm name="ilb_table_load_1"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
filtez.exit92:62 %sub_ln525_1 = sub i4 11, i4 %trunc_ln522_1

]]></Node>
<StgValue><ssdm name="sub_ln525_1"/></StgValue>
</operation>

<operation id="514" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="4">
<![CDATA[
filtez.exit92:63 %sub_ln525_1cast = zext i4 %sub_ln525_1

]]></Node>
<StgValue><ssdm name="sub_ln525_1cast"/></StgValue>
</operation>

<operation id="515" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
filtez.exit92:64 %wd3_3 = lshr i12 %ilb_table_load_1, i12 %sub_ln525_1cast

]]></Node>
<StgValue><ssdm name="wd3_3"/></StgValue>
</operation>

<operation id="516" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
filtez.exit92:65 %shl_ln526_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln526_1"/></StgValue>
</operation>

<operation id="517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
filtez.exit92:66 %store_ln316 = store i15 %shl_ln526_1, i15 %deth

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="518" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit92:67 %add_ln317 = add i32 %sext_ln314_1, i32 %trunc_ln469_1

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
filtez.exit92:68 %icmp_ln535_1 = icmp_eq  i14 %trunc_ln10, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln535_1"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
filtez.exit92:70 %br_ln535 = br i1 %icmp_ln535_1, void %upzero_label11.i134, void %for.inc.i132.preheader

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="521" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="28" op_0_bw="14">
<![CDATA[
upzero_label11.i134:0 %sext_ln543 = sext i14 %trunc_ln10

]]></Node>
<StgValue><ssdm name="sext_ln543"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
upzero_label11.i134:1 %store_ln532 = store i3 0, i3 %i_10

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
upzero_label11.i134:2 %br_ln543 = br void %for.body7.i149

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i132.preheader:0 %store_ln532 = store i3 0, i3 %i_10

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="525" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i132.preheader:1 %br_ln537 = br void %for.inc.i132

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="526" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body7.i149:0 %i_20 = load i3 %i_10

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7.i149:1 %icmp_ln543_1 = icmp_eq  i3 %i_20, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln543_1"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7.i149:2 %add_ln543_1 = add i3 %i_20, i3 1

]]></Node>
<StgValue><ssdm name="add_ln543_1"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7.i149:3 %br_ln543 = br i1 %icmp_ln543_1, void %for.body7.i149.split, void %upzero.exit152.loopexit

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="3">
<![CDATA[
for.body7.i149.split:0 %zext_ln543_1 = zext i3 %i_20

]]></Node>
<StgValue><ssdm name="zext_ln543_1"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.i149.split:3 %delay_dhx_addr = getelementptr i14 %delay_dhx, i64 0, i64 %zext_ln543_1

]]></Node>
<StgValue><ssdm name="delay_dhx_addr"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="3">
<![CDATA[
for.body7.i149.split:4 %delay_dhx_load_1 = load i3 %delay_dhx_addr

]]></Node>
<StgValue><ssdm name="delay_dhx_load_1"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.i149.split:10 %delay_bph_addr_1 = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln543_1

]]></Node>
<StgValue><ssdm name="delay_bph_addr_1"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="3">
<![CDATA[
for.body7.i149.split:11 %delay_bph_load_2 = load i3 %delay_bph_addr_1

]]></Node>
<StgValue><ssdm name="delay_bph_load_2"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body7.i149.split:18 %store_ln532 = store i3 %add_ln543_1, i3 %i_10

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit152.loopexit:0 %br_ln0 = br void %upzero.exit152

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i132:0 %i_19 = load i3 %i_10

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="538" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i132:1 %icmp_ln537_1 = icmp_eq  i3 %i_19, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln537_1"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i132:2 %add_ln537_1 = add i3 %i_19, i3 1

]]></Node>
<StgValue><ssdm name="add_ln537_1"/></StgValue>
</operation>

<operation id="540" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i132:3 %br_ln537 = br i1 %icmp_ln537_1, void %for.inc.i132.split, void %upzero.exit152.loopexit128

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i132.split:0 %zext_ln537_1 = zext i3 %i_19

]]></Node>
<StgValue><ssdm name="zext_ln537_1"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i132.split:3 %delay_bph_addr = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln537_1

]]></Node>
<StgValue><ssdm name="delay_bph_addr"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i132.split:4 %delay_bph_load_1 = load i3 %delay_bph_addr

]]></Node>
<StgValue><ssdm name="delay_bph_load_1"/></StgValue>
</operation>

<operation id="544" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i132.split:10 %store_ln532 = store i3 %add_ln537_1, i3 %i_10

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="545" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
upzero.exit152.loopexit128:0 %br_ln0 = br void %upzero.exit152

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="546" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit152:0 %delay_dhx_load_2 = load i14 4

]]></Node>
<StgValue><ssdm name="delay_dhx_load_2"/></StgValue>
</operation>

<operation id="547" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit152:2 %delay_dhx_load_3 = load i14 3

]]></Node>
<StgValue><ssdm name="delay_dhx_load_3"/></StgValue>
</operation>

<operation id="548" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit152:10 %ph1_load = load i32 %ph1

]]></Node>
<StgValue><ssdm name="ph1_load"/></StgValue>
</operation>

<operation id="549" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit152:11 %ph2_load = load i32 %ph2

]]></Node>
<StgValue><ssdm name="ph2_load"/></StgValue>
</operation>

<operation id="550" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
upzero.exit152:12 %wd2_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %ah1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2_1"/></StgValue>
</operation>

<operation id="551" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="19" op_0_bw="18">
<![CDATA[
upzero.exit152:13 %sext_ln566_1 = sext i18 %wd2_1

]]></Node>
<StgValue><ssdm name="sext_ln566_1"/></StgValue>
</operation>

<operation id="552" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit152:14 %sext_ln570_2 = sext i32 %add_ln317

]]></Node>
<StgValue><ssdm name="sext_ln570_2"/></StgValue>
</operation>

<operation id="553" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit152:15 %sext_ln570_3 = sext i32 %ph1_load

]]></Node>
<StgValue><ssdm name="sext_ln570_3"/></StgValue>
</operation>

<operation id="554" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:16 %mul_ln570_1 = mul i64 %sext_ln570_3, i64 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="mul_ln570_1"/></StgValue>
</operation>

<operation id="555" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit152:17 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="556" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
upzero.exit152:18 %sub_ln571_1 = sub i19 0, i19 %sext_ln566_1

]]></Node>
<StgValue><ssdm name="sub_ln571_1"/></StgValue>
</operation>

<operation id="557" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit152:19 %tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %ah1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="558" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="11">
<![CDATA[
upzero.exit152:20 %sext_ln572_1 = sext i11 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln572_1"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit152:21 %tmp_7 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571_1, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
upzero.exit152:22 %select_ln570_1 = select i1 %tmp_14, i12 %sext_ln572_1, i12 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln570_1"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="12">
<![CDATA[
upzero.exit152:23 %sext_ln574_3 = sext i12 %select_ln570_1

]]></Node>
<StgValue><ssdm name="sext_ln574_3"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit152:24 %sext_ln574_1 = sext i32 %ph2_load

]]></Node>
<StgValue><ssdm name="sext_ln574_1"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:25 %mul_ln574_1 = mul i64 %sext_ln574_1, i64 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="mul_ln574_1"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit152:26 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit152:27 %shl_ln580_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %ah2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln580_1"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit152:28 %sext_ln580_2 = sext i22 %shl_ln580_1

]]></Node>
<StgValue><ssdm name="sext_ln580_2"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit152:29 %sub_ln580_1 = sub i23 %sext_ln580_2, i23 %sext_ln479_2

]]></Node>
<StgValue><ssdm name="sub_ln580_1"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit152:30 %trunc_ln580_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580_1, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln580_1"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit152:31 %sext_ln580_3 = sext i16 %trunc_ln580_1

]]></Node>
<StgValue><ssdm name="sext_ln580_3"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit152:32 %select_ln580_1 = select i1 %tmp_15, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln580_1"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit152:33 %add_ln580_2 = add i17 %sext_ln580_3, i17 %select_ln580_1

]]></Node>
<StgValue><ssdm name="add_ln580_2"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit152:34 %apl2_3 = add i17 %add_ln580_2, i17 %sext_ln574_3

]]></Node>
<StgValue><ssdm name="apl2_3"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
upzero.exit152:41 %shl_ln597_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ah1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln597_1"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="25" op_0_bw="24">
<![CDATA[
upzero.exit152:42 %sext_ln597_1 = sext i24 %shl_ln597_1

]]></Node>
<StgValue><ssdm name="sext_ln597_1"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit152:43 %sub_ln597_1 = sub i25 %sext_ln597_1, i25 %sext_ln477_1

]]></Node>
<StgValue><ssdm name="sub_ln597_1"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit152:44 %trunc_ln597_1 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597_1, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln597_1"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="18" op_0_bw="17">
<![CDATA[
upzero.exit152:45 %sext_ln599_1 = sext i17 %trunc_ln597_1

]]></Node>
<StgValue><ssdm name="sext_ln599_1"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit152:46 %select_ln599_1 = select i1 %tmp_14, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln599_1"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit152:47 %apl1_4 = add i18 %select_ln599_1, i18 %sext_ln599_1

]]></Node>
<StgValue><ssdm name="apl1_4"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
upzero.exit152:59 %add_ln321 = add i31 %trunc_ln304, i31 %sext_ln620

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit152:60 %store_ln322 = store i31 %rh1_load, i31 %rh2

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit152:61 %store_ln323 = store i31 %add_ln321, i31 %rh1

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit152:62 %store_ln324 = store i32 %ph1_load, i32 %ph2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535_1" val="1"/>
<literal name="icmp_ln537_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535_1" val="0"/>
<literal name="icmp_ln543_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit152:63 %store_ln325 = store i32 %add_ln317, i32 %ph1

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="585" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body7.i149.split:1 %speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln544"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body7.i149.split:2 %specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln551"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="3">
<![CDATA[
for.body7.i149.split:4 %delay_dhx_load_1 = load i3 %delay_dhx_addr

]]></Node>
<StgValue><ssdm name="delay_dhx_load_1"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="14">
<![CDATA[
for.body7.i149.split:5 %sext_ln545_2 = sext i14 %delay_dhx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln545_2"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body7.i149.split:6 %mul_ln545_1 = mul i28 %sext_ln545_2, i28 %sext_ln543

]]></Node>
<StgValue><ssdm name="mul_ln545_1"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="28">
<![CDATA[
for.body7.i149.split:7 %sext_ln545_3 = sext i28 %mul_ln545_1

]]></Node>
<StgValue><ssdm name="sext_ln545_3"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body7.i149.split:8 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body7.i149.split:9 %select_ln549_1 = select i1 %tmp_13, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln549_1"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="3">
<![CDATA[
for.body7.i149.split:11 %delay_bph_load_2 = load i3 %delay_bph_addr_1

]]></Node>
<StgValue><ssdm name="delay_bph_load_2"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="40" op_0_bw="32">
<![CDATA[
for.body7.i149.split:12 %sext_ln549_1 = sext i32 %delay_bph_load_2

]]></Node>
<StgValue><ssdm name="sext_ln549_1"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.body7.i149.split:13 %shl_ln549_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln549_1"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body7.i149.split:14 %sub_ln549_1 = sub i40 %shl_ln549_1, i40 %sext_ln549_1

]]></Node>
<StgValue><ssdm name="sub_ln549_1"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.i149.split:15 %wd3_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_4"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.i149.split:16 %add_ln550_1 = add i32 %wd3_4, i32 %select_ln549_1

]]></Node>
<StgValue><ssdm name="add_ln550_1"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.body7.i149.split:17 %store_ln550 = store i32 %add_ln550_1, i3 %delay_bph_addr_1

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
for.body7.i149.split:19 %br_ln543 = br void %for.body7.i149

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="601" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i132.split:1 %speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln538"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i132.split:2 %specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln540"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i132.split:4 %delay_bph_load_1 = load i3 %delay_bph_addr

]]></Node>
<StgValue><ssdm name="delay_bph_load_1"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="40" op_0_bw="32">
<![CDATA[
for.inc.i132.split:5 %sext_ln539_1 = sext i32 %delay_bph_load_1

]]></Node>
<StgValue><ssdm name="sext_ln539_1"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.inc.i132.split:6 %shl_ln539_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln539_1"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.i132.split:7 %sub_ln539_1 = sub i40 %shl_ln539_1, i40 %sext_ln539_1

]]></Node>
<StgValue><ssdm name="sub_ln539_1"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i132.split:8 %trunc_ln539_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln539_1"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.i132.split:9 %store_ln539 = store i32 %trunc_ln539_1, i3 %delay_bph_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i132.split:11 %br_ln537 = br void %for.inc.i132

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="610" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit152:0 %delay_dhx_load_2 = load i14 4

]]></Node>
<StgValue><ssdm name="delay_dhx_load_2"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit152:2 %delay_dhx_load_3 = load i14 3

]]></Node>
<StgValue><ssdm name="delay_dhx_load_3"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit152:4 %delay_dhx_load_4 = load i14 2

]]></Node>
<StgValue><ssdm name="delay_dhx_load_4"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit152:6 %delay_dhx_load_5 = load i14 1

]]></Node>
<StgValue><ssdm name="delay_dhx_load_5"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:8 %store_ln559 = store i14 %delay_dhx_load, i14 1

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit152:35 %icmp_ln583_1 = icmp_sgt  i17 %apl2_3, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln583_1"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit152:36 %apl2_4 = select i1 %icmp_ln583_1, i17 12288, i17 %apl2_3

]]></Node>
<StgValue><ssdm name="apl2_4"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit152:37 %trunc_ln567_1 = trunc i17 %apl2_4

]]></Node>
<StgValue><ssdm name="trunc_ln567_1"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit152:38 %icmp_ln585_1 = icmp_slt  i17 %apl2_4, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit152:39 %apl2_5 = select i1 %icmp_ln585_1, i15 20480, i15 %trunc_ln567_1

]]></Node>
<StgValue><ssdm name="apl2_5"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit152:40 %store_ln319 = store i15 %apl2_5, i15 %ah2

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
upzero.exit152:48 %wd3_5 = sub i15 15360, i15 %apl2_5

]]></Node>
<StgValue><ssdm name="wd3_5"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="18" op_0_bw="15">
<![CDATA[
upzero.exit152:49 %zext_ln595_2 = zext i15 %wd3_5

]]></Node>
<StgValue><ssdm name="zext_ln595_2"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="15">
<![CDATA[
upzero.exit152:50 %zext_ln595_3 = zext i15 %wd3_5

]]></Node>
<StgValue><ssdm name="zext_ln595_3"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit152:51 %icmp_ln607_1 = icmp_sgt  i18 %apl1_4, i18 %zext_ln595_2

]]></Node>
<StgValue><ssdm name="icmp_ln607_1"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit152:52 %apl1_5 = select i1 %icmp_ln607_1, i18 %zext_ln595_2, i18 %apl1_4

]]></Node>
<StgValue><ssdm name="apl1_5"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="18">
<![CDATA[
upzero.exit152:53 %trunc_ln595_1 = trunc i18 %apl1_5

]]></Node>
<StgValue><ssdm name="trunc_ln595_1"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit152:54 %apl1_6 = sub i16 0, i16 %zext_ln595_3

]]></Node>
<StgValue><ssdm name="apl1_6"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="18" op_0_bw="16">
<![CDATA[
upzero.exit152:55 %sext_ln609_1 = sext i16 %apl1_6

]]></Node>
<StgValue><ssdm name="sext_ln609_1"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit152:56 %icmp_ln609_1 = icmp_slt  i18 %apl1_5, i18 %sext_ln609_1

]]></Node>
<StgValue><ssdm name="icmp_ln609_1"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
upzero.exit152:57 %apl1_7 = select i1 %icmp_ln609_1, i16 %apl1_6, i16 %trunc_ln595_1

]]></Node>
<StgValue><ssdm name="apl1_7"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit152:58 %store_ln320 = store i16 %apl1_7, i16 %ah1

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="632" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
upzero.exit152:1 %store_ln555 = store i14 %delay_dhx_load_2, i14 5

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="633" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit152:4 %delay_dhx_load_4 = load i14 2

]]></Node>
<StgValue><ssdm name="delay_dhx_load_4"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit152:6 %delay_dhx_load_5 = load i14 1

]]></Node>
<StgValue><ssdm name="delay_dhx_load_5"/></StgValue>
</operation>

<operation id="635" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
upzero.exit152:9 %store_ln560 = store i14 %trunc_ln10, i14 0

]]></Node>
<StgValue><ssdm name="store_ln560"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="636" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:3 %store_ln556 = store i14 %delay_dhx_load_3, i14 4

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="637" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:5 %store_ln557 = store i14 %delay_dhx_load_4, i14 3

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="638" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:7 %store_ln558 = store i14 %delay_dhx_load_5, i14 2

]]></Node>
<StgValue><ssdm name="store_ln558"/></StgValue>
</operation>

<operation id="639" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
upzero.exit152:64 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln314, i6 %ril_2

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="640" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="8">
<![CDATA[
upzero.exit152:65 %ret_ln328 = ret i8 %or_ln

]]></Node>
<StgValue><ssdm name="ret_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
