Title,Authors,Platform,Cited_url,Cited_count,Year
Corner block list: an effective and efficient topological representation of non-slicing floorplan,"X Hong, G Huang, Y Cai, J Gu, S Dong, CK Cheng, J Gu",IEEE/ACM International Conference on Computer Aided Design. ICCAD-2000. IEEE …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17310075142816150561,426,2000
UNISM: Unified scheduling and mapping for general networks on chip,"O He, S Dong, W Jang, J Bian, DZ Pan",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (8 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14109852387091637046,62,2011
ECBL: An extended corner block list with solution space including optimum placement,"S Zhou, S Dong, CK Cheng, J Gu","Proceedings of the 2001 international symposium on Physical design, 150-155",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17171170259804052028,55,2001
VLSI floorplanning with boundary constraints based on corner block list,"Y Ma, S Dong, X Hong, Y Cai, CK Cheng, J Gu",Proceedings of the 2001 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12187692385639619291,52,2001
Floorplanning and topology generation for application-specific network-on-chip,"B Yu, S Dong, S Chen, S Goto",Proceedings of the 2010 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1986682492062961165,46,2010
Corner block list representation and its application to floorplan optimization,"X Hong, S Dong, G Huang, Y Cai, CK Cheng, J Gu","IEEE Transactions on Circuits and Systems II: Express Briefs 51 (5), 228-233",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17259960694690680209,45,2004
Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit,"D Long, X Hong, S Dong","2005 IEEE International Symposium on Circuits and Systems, 2999-3002",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11872312929260176675,44,2005
Floorplanning with abutment constraints and L-shpaed/T-shaped blocks baed on corner block list,"Y Ma, X Hong, S Dong, Y Cai, CK Cheng, J Gu","Proceedings of the 38th annual Design Automation Conference, 770-775",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17110497110322823521,42,2001
3D CBL: An efficient algorithm for general 3D packing problems,"Y Ma, X Hong, S Dong, CK Cheng","48th Midwest Symposium on Circuits and Systems, 2005., 1079-1082",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3080764038380884044,38,2005
LP based white space redistribution for thermal via planning and performance optimization in 3D ICs,"X Li, Y Ma, X Hong, S Dong, J Cong",Proceedings of the 2008 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6623889807861051266,32,2008
Simultaneous buffer and interlayer via planning for 3D floorplanning,"X He, S Dong, Y Ma, X Hong","2009 10th International Symposium on Quality Electronic Design, 740-745",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14908373247222679352,28,2009
VLSI block placement using less flexibility first principles,"S Dong, X Hong, Y Wu, Y Lin, J Gu",Proceedings of the 2001 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10329100039007434524,25,2001
A novel fixed-outline floorplanner with zero deadspace for hierarchical design,"O He, S Dong, J Bian, S Goto, CK Cheng","2008 IEEE/ACM International Conference on Computer-Aided Design, 16-23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12429725828813553314,23,2008
Dynamic global buffer planning optimization based on detail block locating and congestion analysis,"Y Ma, X Hong, S Dong, S Chen, Y Cai, CK Cheng, J Gu","Proceedings of the 40th annual Design Automation Conference, 806-811",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16814358269104480115,22,2003
Buffer planning as an integral part of floorplanning with consideration of routing congestion,"Y Ma, X Hong, S Dong, S Chen, CK Cheng, J Gu",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14986404133209041866,20,2005
Symmetry constraint based on mismatch analysis for analog layout in SOI technology,"J Liu, S Dong, X Hong, Y Wang, O He, S Goto",Proceedings of the 2008 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16962984346529419115,19,2008
LFF algorithm for heterogeneous FPGA floorplanning,"J Yuan, S Dong, X Hong, Y Wu",Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10156519459259751796,19,2005
TSCSP: Tabu search algorithm for VLSI module placement based on the clustering sequence-pair,"N Xu, XL Hon, S QDong, H BYu","5th International Conference on ASIC (Oct. 21-24, 2003) 1, 306-310",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3842179324579912096,18,2003
Application-specific network-on-chip synthesis: Cluster generation and network component insertion,"W Zhong, B Yu, S Chen, T Yoshimura, S Dong, S Goto","2011 12th International Symposium on Quality Electronic Design, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6933872082837915333,16,2011
Thermal-driven symmetry constraint for analog layout with CBL representation,"J Liu, S Dong, Y Ma, D Long, X Hong","2007 Asia and South Pacific Design Automation Conference, 191-196",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=422568545288292567,16,2007
A buffer planning algorithm based on dead space redistribution,"S Chen, X Hong, S Dong, Y Mal, Y Cai, CK Cheng, J Gu",Proceedings of the 2003 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14456540110919420605,16,2003
Signal-path driven partition and placement for analog circuit,"D Long, X Hong, S Dong",Proceedings of the 2006 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9028037699371698041,15,2006
Non-slicing floorplan and placement using corner block list topological representation,X Hong,"IEEE Trans. Circuits Systs. 51 (5), 228-233",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10642152263366360697,15,2004
An integrated floorplanning with an efficient buffer planning algorithm,"Y Ma, X Hong, S Dong, S Chen, Y Cai, CK Cheng, J Gu","Proceedings of the 2003 international symposium on Physical design, 136-142",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2290686371134335341,15,2003
Delay-driven layer assignment in global routing under multi-tier interconnect structure,"J Ao, S Dong, S Chen, S Goto","Proceedings of the 2013 ACM International symposium on Physical Design, 101-107",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15138115891457685887,14,2013
Constraints generation for analog circuits layout,"Q Hao, S Chen, X Hong, Y Su, S Dong, Z Qu","2004 International Conference on Communications, Circuits and Systems (IEEE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11546809473705137347,14,2004
Micro-architecture pipelining optimization with throughput-aware floorplanning,"Y Ma, Z Li, J Cong, X Hong, G Reinman, S Dong, Q Zhou","2007 Asia and South Pacific Design Automation Conference, 920-925",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15052004326577333158,13,2007
Fixed-outline floorplanning with constraints through instance augmentation,"R Liu, S Dong, X Hong, Y Kajitani","2005 IEEE International Symposium on Circuits and Systems, 1883-1886",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7465812798287541606,13,2005
Voltage-island driven floorplanning considering level-shifter positions,"B Yu, S Dong, S Goto, S Chen","Proceedings of the 19th ACM Great Lakes symposium on VLSI, 51-56",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=748330084097954750,12,2009
Thermal-aware incremental floorplanning for 3D ICs,"X Li, Y Ma, X Hong, S Dong","2007 7th International Conference on ASIC, 1092-1095",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10421153411269877363,12,2007
Automated analog circuits symmetrical layout constraint extraction by partition,"S Yi, S Dong, Q Hao, X He, X Hong","Proc. ASICON, 166-169",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8290303385362918280,12,2003
Module placement with boundary constraints using O-tree representation,"R Lu, X Hong, S Dong, Y Cai, J Gu, CK Cheng",2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat …,,12,2002
Module placement with boundary constraints using O-tree representation,"R Lu, X Hong, S Dong, Y Cai, J Gu, CK Cheng",2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8277708371745014887,12,2002
Novel and efficient min cut based voltage assignment in gate level,"T Lin, S Dong, S Chen, Y Ma, O He, S Goto","2011 12th International Symposium on Quality Electronic Design, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2445187343815867589,11,2011
Rethinking thermal via planning with timing-power-temperature dependence for 3D ICs,"K Wang, Y Ma, S Dong, Y Wang, X Hong, J Cong",Proceedings of the 16th Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3903154616679714910,11,2011
A compact algorithm for placement design using corner block list representation,"Y Ma, X Hong, S Dong, Y Cai, CK Cheng, J Gu",ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=915717359889171763,11,2001
Multi-voltage and level-shifter assignment driven floorplanning,"B Yu, S Dong, S Goto","2009 IEEE 8th International Conference on ASIC, 1264-1267",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10725344913580948286,10,2009
Stairway compaction using corner block list and its applications with rectilinear blocks,"Y Ma, X Hong, S Dong, Y Cai, CK Cheng, J Gu",Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=323136815289219612,10,2002
A non-slicing floorplanning algorithm using corner block list topological representation,"X Hong, S Dong, G Huang, Y Ma, Y Cai, CK Cheng, J Gu",IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13551131735096813620,10,2000
An incremental algorithm for non-slicing floorplan based on corner block list representation,"Y Liu, M Yuchun, H Xianlong, D Sheqin, Z Qiang","CHINESE JOURNAL OF SEMICONDUCTORS-CHINESE EDITION- 26 (12), 2335",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11316621636468659857,9,2005
Arbitrary convex and concave rectilinear block packing based on corner block list,"Y Ma, X Hong, S Dong, Y Cai, S Chen, CK Cheng, J Gu",Proceedings of the 2003 International Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10235730160022955745,9,2003
Floorplanning with abutment constraints based on corner block list,"Y Ma, X Hong, S Dong, Y Cai, CK Cheng, J Gu","INTEGRATION, the VLSI journal 31 (1), 65-77",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4758887539854341439,9,2001
VLSI block placement with alignment constraints,"S Chen, S Dong, X Hong, Y Ma, CK Cheng","IEEE Transactions on Circuits and Systems II: Express Briefs 53 (8), 622-626",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11921712967957945755,8,2006
A buffer planning algorithm with congestion optimization,"S Chen, X Hong, S Dong, Y Ma, Y Cai, CK Cheng, J Gu",Proceedings of the 2004 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14814002667593820671,8,2004
An optimum placement search algorithm based on extended corner block list,"S Dong, S Zhou, X Hong, C Cheng, J Gu, Y Cai","Journal of Computer Science and Technology 17 (6), 699-707",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10600631829984197337,8,2002
A study on the relations between dietary parameters and blood pressure in 8 Chinese communities,赵光胜， 袁晓源， 龚邦强， 黄友文， 董寿祺， 汪师贞， 张美祥， 张鸿修， 朱存,"上海交通大学学报: 医学英文版, 7-16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1537383969648758024,8,1992
Signal through-the-silicon via planning and pin assignment for thermal and wire length optimization in 3D ICs,"X He, S Dong, Y Ma","INTEGRATION, the VLSI journal 43 (4), 342-352",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6265546518970533855,7,2010
A fast 3D-BSG algorithm for 3D packing problem,"L Zhang, S Dong, X Hong, Y Ma","2007 IEEE International Symposium on Circuits and Systems, 2044-2047",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15097728011032920227,7,2007
BBL 布局算法研究,徐宁， 洪先龙， 董社勤,"計算機輔助設計與圖形學學報 16 (9), 1216-1219",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4272107322799787286,7,2004
Module placement based on quadratic programming and rectangle packing using less flexibility first principle,"S Dong, Z Yang, X Hong, Y Wu",2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=899647482636906330,7,2004
TSF3D: MSV-driven power optimization for application-specific 3D network-on-chip,"K Wang, S Dong, F Jiao",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3787893835655536774,6,2017
Mixed-crossing-avoided escape routing of mixed-pattern signals on staggered-pin-array PCBs,"K Wang, S Dong, H Wang, Q Chen, T Lin",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15276690579660172492,6,2014
Escape routing of mixed-pattern signals based on staggered-pin-array PCBs,"K Wang, H Wang, S Dong","Proceedings of the 2013 ACM International symposium on Physical Design, 93-100",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7585319847193571566,6,2013
Power optimization for application-specific 3D network-on-chip with multiple supply voltages,"K Wang, S Dong","2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 362-367",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1077196009313368941,6,2013
Bus via reduction based on floorplan revising,"O He, S Dong, J Bian, S Goto, CK Cheng","Proceedings of the 20th symposium on Great lakes symposium on VLSI, 9-14",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15064366015737221749,6,2010
Buffer planning for 3D ICs,"S Dong, H Bai, X Hong, S Goto","2009 IEEE International Symposium on Circuits and Systems, 1735-1738",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1503954716579549913,6,2009
Automated specific instruction customization methodology for multimedia processor acceleration,"K Zhao, J Bian, S Dong, Y Song, S Goto","9th International Symposium on Quality Electronic Design (isqed 2008), 321-324",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=957094043226015823,6,2008
Two-dimensional common-centroid stack generation algorithms for analog VLSI,"R Liu, SQ Dong, XL Hong, D Long, J Gu","2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14236025834398218081,6,2003
VLSI/PCB placement with predefined coordinate alignment constraint based on sequence pair,"R Liu, X Hong, S Dong, Y Cai, J Gu",ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11141454920038034981,6,2001
Cluster generation and network component insertion for topology synthesis of application-specific network-on-chips,"W Zhong, T Yoshimura, B Yu, S Chen, S Dong, S Goto","IEICE transactions on electronics 95 (4), 534-545",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7154527466708750909,5,2012
Wirelength-driven force-directed 3D FPGA placement,"W Sui, S Dong, J Bian","Proceedings of the 20th symposium on Great lakes symposium on VLSI, 435-440",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1059434545463008448,5,2010
Voltage and level-shifter assignment driven floorplanning,"B Yu, S Dong, S Chen, S Goto","IEICE transactions on fundamentals of electronics, communications and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15429878741247596859,5,2009
A novel incremental algorithm for non-slicing floorplan with low time complexity,"L Yang, S Dong, X Hong, Y Ma","JCIS, 241-244",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12958594233788801633,5,2005
VLSI module placement with pre-placed modules and with consideration of congestion using solution space smoothing,"S DONG, X HONG, S CHEN, X QI, R WANG, J GU","IEICE transactions on fundamentals of electronics, communications and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6326918960469709387,5,2003
Deterministic VLSI block placement algorithm using less flexibility first principle,"SQ Dong, XL Hong, YL Wu, J Gu","Journal of Computer Science and Technology 18 (6), 739-746",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17245568614656795873,5,2003
虚拟建筑实时漫游算法: 综述,王健宁， 董社勤,"计算机工程与应用 36 (1), 29-33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15265571052182470259,5,2000
Voltage island-driven power optimization for application specific network-on-chip design,"K Wang, S Dong, S Goto","Proceedings of the great lakes symposium on VLSI, 171-176",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16204874890485081099,4,2012
Multi-stage analog placement with various constraints,"L Zhang, S Dong, Y Ma, X Hong","2010 International Conference on Communications, Circuits and Systems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8257635950423737570,4,2010
Random walk algorithm for large thermal RC network analysis,"J Guo, S Dong, S Goto","2009 IEEE 8th International Conference on ASIC, 771-774",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1889740217226839306,4,2009
岛式 FPGA 线长驱动快速布局算法,隋文涛， 董社勤， 边计年,"計算機輔助設計與圖形學學報 21 (9), 1275-1282",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18065588409034327638,4,2009
Fast custom instruction identification algorithm based on basic convex pattern model for supporting asip automated design,"K Zhao, J Bian, S Dong, Y Song, S Goto","IEICE transactions on fundamentals of electronics, communications and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9585770333869143452,4,2008
A two-stage incremental floorplanning algorithm with boundary constraints,"L Yang, S Dong, X Hong, Y Ma","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 792-795",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17347656075681932289,4,2006
Analog constraints extraction based on the signal flow analysis,"Z Zhou, S Dong, X Hong, Q Hao, S Chen","2005 6th International Conference on ASIC 2, 825-828",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2471542981335451414,4,2005
VLSI block placement with alignment constraints based on corner block list,"S Chen, X Hong, S Dong, Y Ma, CK Cheng","2005 IEEE International Symposium on Circuits and Systems, 6222-6225",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2068643705699659117,4,2005
A new approach based on LFF for optimization of dynamic hardware reconfigurations,"Z Zhou, S Dong, X Hong, Y Wu, Y Kajitani","2005 IEEE International Symposium on Circuits and Systems, 1210-1213",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12547945579747393754,4,2005
An improved p-admissible floorplan representation based on corner block list,"R Wang, S Dong, X Hong",Proceedings of the 2005 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8838405810133165392,4,2005
互连驱动的基于最小自由度优先原则的布局算法,杨中， 董社勤， 洪先龙， 吴有亮,"计算机工程与设计 25 (006), 849-852",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5951806779539676235,4,2004
Corner block list representation and its application with boundary constraints,"X Hong, Y Ma, S Dong, Y Cai, CK Cheng, G Jun","Science in China Series F: Information Sciences 47 (1), 1-19",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17382614722296070369,4,2004
VLSI module placement with pre-placed modules and considering congestion using solution space smoothing,"S Dong, X Hong, X Qi, R Wang, S Chen, J Gu",Proceedings of the ASP-DAC Asia and South Pacific Design Automation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6758962987843643502,4,2003
Integrated floorplanning and power supply planning,"S Zhou, S Dong, X Wu, X Hong",ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4122754624680905264,4,2001
Thermal-Aware Placement and Routing for 3D Optical Networks-on-Chips,"F Jiao, S Dong, B Yu, B Li, U Schlichtmann","2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=574861239610923984,3,2018
Post-floorplanning power optimization for MSV-driven application specific NoC design,"K Wang, S Dong","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 994-997",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5595281556009567352,3,2014
Multi-bend bus-driven floorplanning considering fixed-outline constraints,"W Sheng, S Dong","Integration, the VLSI journal 46 (2), 142-152",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1064089584790230697,3,2013
Thermal effects of leakage power in 3D ICs,"Y Ma, K Wang, S Dong, Y Wang, X Hong","The 2010 International Conference on Green Circuits and Systems, 578-583",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15824509179426519956,3,2010
A revisit to voltage partitioning problem,"T Lin, S Dong, B Yu, S Chen, S Goto","Proceedings of the 20th symposium on Great lakes symposium on VLSI, 115-118",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13927907517506982410,3,2010
Symmetry constraint for analog layout with CBL representation,"J Liu, S Dong, F Chen, X Hong, Y Ma, D Long",2006 8th International Conference on Solid-State and Integrated Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16503497424742231940,3,2006
Floorplanning with consideration of white space resource distribution for repeater planning,"S Chen, X Hong, S Dong, Y Ma, C Cheng","Sixth international symposium on quality electronic design (isqed'05), 628-633",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10312958883981605576,3,2005
热约束的 BBL 布局算法研究,徐宁， 洪先龙， 陈松， 董社勤,"计算机辅助设计与图形学学报 17 (6), 1312-1315",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14415701894871755271,3,2005
A novel performance-driven automatic layout tool for analog circuit,"D Long, Y Zeng, C Du, X Hong, S Dong","2004 International Conference on Communications, Circuits and Systems (IEEE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17863325153427404855,3,2004
VLSI module placement with pre-placed modules and with consideration of congestion using solution space smoothing,"D Sheqin, H Xianlong, Q Xin","ACM/IEEE ASP-DAC, 741-744",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4412743639501978847,3,2003
Block placement with predefined coordinate alignment constraint using sequence pair representation,"R Liu, XL Hong, SQ Dong, J Gu","Journal of Software 14 (8), 1418-1424",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16146237143877886614,3,2003
Efficient vlsi module placement with solution space smoothing,"S Dong, X Hong, S Zhou, J Gu","IEEE 2002 International Conference on Communications, Circuits and Systems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2751544273641421350,3,2002
VLSI floorplanning with boundary constraints using corner block list representation,"Y Ma, X Hong, S Dong, Y Cai, CK Cheng, J Gu","IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1566205438884033488,3,2001
VLSI placement with pre-placed modules based on less flexibility first principles,"S Dong, X Hong, Y Wu, Z Xiu, J Gu",ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17174482407249420791,3,2001
Delay-driven and antenna-aware layer assignment in global routing under multitier interconnect structure,"S Dong, J Ao, F Luo",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3107365426576347710,2,2015
Novel voltage choice and min-cut based assignment for dual-vdd system,"H Wang, S Dong, T Lin, S Chen, S Goto","IEICE transactions on fundamentals of electronics, communications and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2723367748945376523,2,2012
Linear optimal one-sided single-detour algorithm for untangling twisted bus,"T Lin, S Dong, S Chen, S Goto","17th Asia and South Pacific Design Automation Conference, 151-156",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9382981359653623454,2,2012
Fixed outline multi-bend bus driven floorplanning,"W Sheng, S Dong, Y Wu, S Goto","2010 11th International Symposium on Quality Electronic Design (ISQED), 632-637",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1980652350716377607,2,2010
Integrated interlayer via planning and pin assignment for 3D ICs,"X He, S Dong, X Hong, S Goto",Proceedings of the 11th international workshop on System level interconnect …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2727010485821291670,2,2009
Fast wirelength-driven partition-based placement for island style FPGAs,"W Sui, S Dong, J Bian, X Hong",11th Joint International Conference on Information Sciences,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9271520497617328891,2,2008
Floorplanning with constraint extraction based on interconnecting information analysis,"J Liu, S Dong, X Hong, S Goto","2007 7th International Conference on ASIC, 1084-1087",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1816841561067896709,2,2007
APWL-Y: An accurate and efficient wirelength estimation technique for hexagon/triangle placement,"Y Wei, S Dong, X Hong","Integration 40 (4), 406-419",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8360191982561250519,2,2007
An accurate and efficient probabilistic congestion estimation model in x architecture,"Y Wei, S Dong, X Hong, Y Ma",Proceedings of the 2007 international workshop on System level interconnect …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=371592278419085261,2,2007
General floorplans with L/T-shaped blocks using corner block list,"YC Ma, XL Hong, SQ Dong, CK Cheng, J Gu","Journal of Computer Science and Technology 21 (6), 922-926",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16651463442922222695,2,2006
Buffer insertion based on single-pair shortest-path algorithm for interconnect-centric floorplanning,"H Bai, S Dong, X Hong",2006 8th International Conference on Solid-State and Integrated Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=203969002125499846,2,2006
Cubic packing with various candidates for 3D IC design,"Y Ma, Z Li, X Hong, J Cong, S Dong",2006 8th International Conference on Solid-State and Integrated Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17208520604001078188,2,2006
Floorplanning by a Revised 3-D Corner Block List with sub-C+-Tree,"S Dong, R Wang, F Guo, J Yuan, X Hong",9th Joint International Conference on Information Sciences (JCIS-06),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1424983481789185063,2,2006
VLSI floorplan based on less flexibility first principle and linear programming,"J Yuan, S Dong, X Hong, Y Wu","2005 6th International Conference on ASIC 2, 832-835",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7212818398492372908,2,2005
A new interconnect-aware floorplan representation and its application to floorplanning targeting buffer planning,"S Chen, S Dong, X Hong","48th Midwest Symposium on Circuits and Systems, 2005., 1071-1074",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12122397624094713031,2,2005
Fast evaluation of bounded slice-line grid,"S Chen, XL Hong, SQ Dong, YC Ma, CK Cheng, J Gu","Journal of Computer Science and Technology 19 (6), 973-980",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13893598635160160286,2,2004
Buffer allocation algorithm with consideration of routing congestion,"Y Ma, X Hong, S Dong, S Chen, Y Cai, CK Cheng, J Gu",Proceedings of the 2004 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8549289273055538427,2,2004
Arbitrary rectilinear block packing based on less flexibility first principles,"Y Zhong, D Sheqin, H Xianlong, W Youliang","CHINESE JOURNAL OF SEMICONDUCTORS-CHINESE EDITION- 25 (11), 1416-1422",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6421078109269303810,2,2004
Evaluating a bounded slice-line grid assignment in O (nlogn) time,"S Chen, X Hong, S Dong, Y Ma, Y Cai, CK Cheng, J Gu",Proceedings of the 2003 International Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=959713327438367225,2,2003
Ordered Escape Routing with Consideration of Differential Pair and Blockage,"F Jiao, S Dong","ACM Transactions on Design Automation of Electronic Systems (TODAES) 23 (4), 46",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11759327070932219488,1,2018
Ordered Escape routing for grid pin array based on Min-cost Multi-commodity Flow,"F Jiao, S Dong","2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 384-389",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=108083063830460719,1,2016
Research on technology of LPI/LPD communication,"T Wang, J Fan, Y Zhang","International Conference on Logistics Engineering, Management and Computer …","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5225617191727907185,5185154157597383550",1,2014
Leakage-aware performance-driven TSV-planning based on network flow algorithm in 3D ICs,"K Wang, S Dong, Y Ma, G Satoshi, J Cong","Thirteenth International Symposium on Quality Electronic Design (ISQED), 129-136",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11115206852213035423,1,2012
Network flow-based simultaneous retiming and slack budgeting for low power design,"B Yu, S Dong, Y Ma, T Lin, Y Wang, S Chen, S Goto","16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 473-478",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5946002613645356734,1,2011
随机行走算法在 IC 芯片热分析中的应用,郭军， 董社勤,"计算机辅助设计与图形学学报 22 (4), 689-694",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8820799974186218349,1,2010
随机行走的电路分析应用及并行化改进,郭军， 李明辉， 董社勤， 申卫昌,"计算机工程与应用 46 (18), 199-201",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12042869494294073773,1,2010
Pin assignment for wire length minimization after floorplanning phase,"X He, S Dong","2009 IEEE 8th International Conference on ASIC, 1294-1297",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15393127766244747689,1,2009
Pipeline-Based Partition Exploration for Heterogeneous Multiprocessor Synthesis,"K Zhao, J Bian, S Dong, Y Song, S Goto","IEICE transactions on fundamentals of electronics, communications and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12209942384409585929,1,2009
Physical information driven packing method in FPGA,"W Sui, S Dong, J Bian, H Xianlong",11th Joint International Conference on Information Sciences,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5774105703845228008,1,2008
Fast substrate noise driven floorplanning for mixed-signal circuits considering symmetry constraints,"J Liu, S Dong, X Hong",2008 9th International Conference on Solid-State and Integrated-Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3276932805370605102,1,2008
RSMT-MR: A novel RSMT algorithm,"S Dong, Y Wei, X Hong",2008 9th International Conference on Solid-State and Integrated-Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3190549549240647271,1,2008
Power reduction through specific instruction scheduling based on hardware/software co-design,"K Zhao, J Bian, C Jiang, S Dong, S Goto","2007 7th International Conference on ASIC, 193-196",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7069243577466433942,1,2007
基于集束式整数线性规划模型的专用指令集自动定制,赵康， 边计年， 董社勤,"計算機輔助設計與圖形學學報 19 (10), 1229-1234",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18159373628931026385,1,2007
Interconnect Power Optimization Based on Timing Analysis,"L Yang, S Dong, Y Ma, X Hong","IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07), 119-124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14478996557021737333,1,2007
A New Constraint-Driven Placement Approach for Analog Circuits,"S Dong, Z Zhou, X Hong",2006 8th International Conference on Solid-State and Integrated Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15835851540415651659,1,2006
A Novel Tour Construction Heuristic for Traveling Salesman Problem Using LFF Principle,"S Dong, F Guo, J Yuan, R Wang, X Hong",9th Joint International Conference on Information Sciences (JCIS-06),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3621343593903978674,1,2006
A Fast Data Structure for HPWL Based on Reusablity Analysis,"J Liu, S Dong, X Hong","2006 International Conference on Communications, Circuits and Systems 4 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11722819017282968229,1,2006
On handling the fixed-outline constraints of floorplanning using less flexibility first principles,"S Wei, S Dong, X Hong, Y Wu","2006 IEEE International Symposium on Circuits and Systems, 4 pp.-5598",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13687882633919573820,1,2006
Floorplanning for 2.5-D system integration using multi-layer-BSG structure,"S Dong, S Zheng, X Hong","2006 IEEE International Symposium on Circuits and Systems, 4 pp.",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7274064307534017278,1,2006
An efficient algorithm to fixed-outline floorplanning based on instance augmentation,"R Liu, S Dong, X Hong",Ninth International Conference on Computer Aided Design and Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7038920614759314258,1,2005
A fast placement approach for large scale modules based on less flexibility first principles,"S Wei, S Dong, X Hong, Y Wu","2005 6th International Conference on ASIC 2, 868-872",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13202519424731183854,1,2005
An efficient algorithm for hexagon/triangle placement by extending the application of the sequence pair representation,"Y Wei, S Dong, X Hong","2005 6th International Conference on ASIC 2, 852-855",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4344955774821526339,1,2005
Performance constrained floorplanning based on partial clustering [IC layout],"Y Ma, X Hong, S Dong, S Chen, CK Chen","2005 IEEE International Symposium on Circuits and Systems, 1863-1866",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16716323105718541971,1,2005
Fixed-outline floorplanning based on common subsequence,"R Liu, S Dong, X Hong","Proceedings of the 15th ACM Great Lakes symposium on VLSI, 156-159",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12407999837842033768,1,2005
VLSI 布局结构表示研究进展,徐宁， 洪先龙， 董社勤,"计算机辅助设计与图形学学报 17 (4), 663-670",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=351563141507408666,1,2005
Buffer planning algorithm based on partial clustered floorplanning,"Y Ma, X Hong, S Dong, S Chen, CK Cheng","Sixth international symposium on quality electronic design (isqed'05), 213-218",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6426640287252591270,1,2005
Algorithms for analog VLSI 2D stack generation and block merging,"R Liu, S Dong, X Hong, D Long, J Gu",Proceedings of the 2003 International Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8868324528918107202,1,2003
基于矩形宏模块的片上系统布图规划算法,董社勤， 洪先龙,"清华大学学报: 自然科学版 43 (4), 484-486",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17842182865049556168,1,2003
Solution Space Smoothing With Five Smoothing Function for VLSI Module Placement,"S Dong, H Son, CS Zhou'Jun","Proc. 5th Interational Conf. on ASIC (ASICON’03), 132-135",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6698643256376959927,1,2003
Solution space smoothing for VLSI module placement: A computational study,"S DONG, X HONG, S CHEN, S ZHOU","Mathematical Software, 503-504",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7905561617594461260,1,2002
实时图像生成系统显示处理算法及其硬件实现,董社瑾， 陈爽,"小型微型计算机系统 17 (10), 7-11",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16418260252896758371,1,1996
一个实时图像生成系统的数据模型和体系结构,董社勤， 陈爽,"小型微型计算机系统 16 (5), 14-20",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14476180413524308482,1,1995
实时图象生成系统中图象存储显示系统的实现,董社勤， 陈爽,"微电子学与计算机 12 (6), 28-32",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5664827536077379057,1,1995
A Novel Mixed-Size Fixed-Outline Floorplacement Algorithm,"Q Chen, S Dong","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 215-219",,0,2018
"SIS: A system for sequential circuit synthesis SIS: A system for sequential circuit synthesis, 1992","H WANG, S DONG, T LIN, S CHEN, S GOTO","IEICE transactions on fundamentals of electronics, communications and …",,0,2012
"Network Flows: Theory, Algorithms, and Applications Network Flows: Theory, Algorithms, and Applications, 2005","W ZHONG, T YOSHIMURA, B YU, S CHEN, S DONG, S GOTO","IEICE transactions on electronics 95 (4), 534-545",,0,2012
Leakage-Aware TSV-Planning with Power-Temperature-Delay Dependence in 3D ICs,"K Wang, S Dong, Y Ma, Y Wang, X Hong, J Cong","IEICE Transactions on Fundamentals of Electronics, Communications and …",,0,2011
Through-Silicon-Via assignment for 3D ICs,"J Ao, S Dong, S Chen, S Goto","2011 9th IEEE International Conference on ASIC, 353-356",,0,2011
力驱动三维 FPGA 布局算法,隋文涛， 董社勤， 边计年,"计算机辅助设计与图形学学报 23 (10), 1665-1671",,0,2011
面向应用的片上网络的网络拓扑生成算法,王海琪， 董社勤,"计算机辅助设计与图形学学报 23 (9), 1576-1584",,0,2011
Buffer planning for IP placement using sliced-LFF,"O He, S Dong, J Bian, S Goto","VLSI Design 2011, 3",,0,2011
Incremental I/O planning with white space redistribution for flip-chip design,"Z Wang, Y Ma, S Dong, Y Wang, X Hong","2010 International Conference on Communications, Circuits and Systems …",,0,2010
"Network Flows: Theory, Algorithms, and Applications Network Flows: Theory, Algorithms, and Applications, 2005","B YU, S DONG, S CHEN, S GOTO","IEICE transactions on fundamentals of electronics, communications and …",,0,2009
"High Performance Compilers for Parallel Computing High Performance Compilers for Parallel Computing, 1996","K ZHAO, J BIAN, S DONG, Y SONG, S GOTO","IEICE transactions on fundamentals of electronics, communications and …",,0,2009
Technical Research on Describing Reconfigurable Systems by Object Oriented Petri net,"J Guo, S Dong, K Hao, S Goto",11th Joint International Conference on Information Sciences,,0,2008
A Fixed-outline Floorplanning Method Based on 2.5 D,"S Dong, Q Xie",11th Joint International Conference on Information Sciences,,0,2008
Exploring partitions based on search space smoothing for heterogeneous multiprocessor system,"K Zhao, J Bian, S Dong, Y Song, S Goto","IEICE transactions on fundamentals of electronics, communications and …",,0,2008
http://media. xiph. org/video/derf/http://media. xiph. org/video/derf,"K ZHAO, J BIAN, S DONG, Y SONG, S GOTO","IEICE transactions on fundamentals of electronics, communications and …",,0,2008
HyMacs: hybrid memory access optimization based on custom-instruction scheduling,"K Zhao, J Bian, S Dong, Y Song, S Goto","Proceedings of the 18th ACM Great Lakes symposium on VLSI, 89-94",,0,2008
Cache miss reduction through hardware-assisted loop optimization,"K Zhao, J Bian, C Jiang, S Dong, S Goto",2008 12th International Conference on Computer Supported Cooperative Work in …,,0,2008
An Analytical Approach to Incremental Floorplanning,"X Li, Y Ma, X Hong, S Dong","2007 International Conference on Communications, Circuits and Systems, 1145-1149",,0,2007
Congestion Driven Buffer Planning for X-Architecture,"H Bai, S Dong, X Hong","8th International Symposium on Quality Electronic Design (ISQED'07), 835-840",,0,2007
An effective buffer planning algorithm for IP based fixed-outline SOC placement,"O He, S Dong, J Bian, Y Ma, X Hong","Proceedings of the 17th ACM Great Lakes symposium on VLSI, 564-569",,0,2007
ON HANDLING OF INCREMENTAL FLOORPLANNING FOR 3D ICS,"Y MA, XIN LI, X HONG, S DONG","Information Sciences 2007, 741-747",,0,2007
SUBSTRATE NOISE DRIVEN FLOORPLANNING FOR MIXED-SIGNAL CIRCUIT CONSIDERING SYMMETRY CONSTRAINT,"J LIU, S DONG, DI LONG, Y MA, X HONG","Information Sciences 2007, 748-754",,0,2007
边界约束下的增量式布图规划算法,杨柳， 董社勤， 洪先龙,"清华大学学报: 自然科学版 47 (10), 1685-1688",,0,2007
基于角膜块序列表示的 L/T 形模块布图规划算法,"YC Ma, XL Hong, SQ Dong, CK Cheng, J Gu","计算机科学技术学报 21 (6), 922-926",,0,2006
A Novel Frequency Constrained Floorplanning Algorithm,"L Yang, S Dong, Y Ma, X Hong",2006 8th International Conference on Solid-State and Integrated Circuit …,,0,2006
An Incremental Floorplanning Algorithm with Less Flexibility First Principles,"L Yang, S Dong, X Hong","2006 International Conference on Communications, Circuits and Systems 4 …",,0,2006
Buffer planning based on block exchanging,"H Bai, S Dong, X Hong, S Chen","2006 IEEE International Symposium on Circuits and Systems, 4 pp.",,0,2006
基于分阶段 LFF 策略的大规模模块布局方法,魏少俊， 董社勤， 洪先龙， 吴有亮,"半导体学报 27 (5), 812-818",,0,2006
基于分阶段 LFF 策略的大规模模块布局方法 (英文),魏少俊， 董社勤， 洪先龙， 吴有亮,"半导体学报, 9",,0,2006
Large Scale VLSI Module Placement Using LFF Heuristics by Stages,"W Shaojun, D Sheqin, H Xianlong, W Youliang","CHINESE JOURNAL OF SEMICONDUCTORS-CHINESE EDITION- 27 (5), 812",,0,2006
A new buffer planning algorithm based on room resizing,"H Bai, S Dong, X Hong, S Chen","International Conference on Embedded and Ubiquitous Computing, 291-299",,0,2005
Temporal Floorplanning Using Solution Space Smoothing Based on 3D-BSSG Structure,"Z Shuyi, D Sheqin, H Xianlong",半导体学报 26 (10),,0,2005
A comparison of less flexibility first principles with simulated annealing,"S Wei, S Dong, X Hong, Y Wu","48th Midwest Symposium on Circuits and Systems, 2005., 1243-1246",,0,2005
Buffer space planning for long interconnections based on corner block list,"R Wang, S Dong, X Hong","48th Midwest Symposium on Circuits and Systems, 2005., 1083-1086",,0,2005
Signal-flow driven automatic physical synthesis methodology for analog circuits.,"D Long, X Hong, S Dong","Bandaoti Xuebao(Chin. J. Semicond.) 26 (4), 689-696",,0,2005
A Signal-Flow Driven Automatic Physical Synthesis Methodology for Analog Circuits,"L Di, H Xianlong, D Sheqin","Chinese Journal of Semiconductors, 10",,0,2005
用基于 3D-BSSG 结构的解空间平滑算法解决时序规划问题 (英文),郑舒一， 董社勤， 洪先龙,"半导体学报, 9",,0,2005
基于角模块布图表示的增量式布图规划算法 (英文),杨柳， 马昱春， 洪先龙， 董社勤， 周强,"半导体学报, 13",,0,2005
利用公共子序列求解固定边框布图问题,刘荣， 董社勤， 洪先龙,"计算机辅助设计与图形学学报 17 (10), 2209-2214",,0,2005
基于角模块布图表示的增量式布图规划算法,杨柳， 马昱春， 洪先龙， 董社勤， 周强,"半导体学报 26 (12), 2335-2343",,0,2005
用基于 3D-BSSG 结构的解空间平滑算法解决时序规划问题,郑舒一， 董社勤， 洪先龙,"半导体学报 26 (10), 1916-1924",,0,2005
信号流驱动的模拟电路版图综合方法 (英文),龙迪， 洪先龙， 董社勤,"半导体学报, 10",,0,2005
信号流驱动的模拟电路版图综合方法,龙迪， 洪先龙， 董社勤,"半导体学报 26 (4), 689-696",,0,2005
A buffer planning algorithm for chip-level floorplanning,"S Chen, X Hong, S Dong, Y Ma, Y Cai, CK Cheng, G Jun","Science in China Series F: Information Sciences 47 (6), 763",,0,2004
Bipartition for 2.5-D floorplanning based on corner block list representation,"N Xu, S Wei, X Hong, S Dong",Proceedings. 7th International Conference on Solid-State and Integrated …,,0,2004
VLSI module placement based on probability search space smoothing,"S Dong, X Hong, X Qi, R Wang, J Gu","The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS'04. 2 …",,0,2004
Building block layout by parallel simulated annealing algorithms,"Q Luo, X Hong, S Dong, Q Zhou","2004 International Conference on Communications, Circuits and Systems (IEEE …",,0,2004
FAST-CBL: a fast floorplanning algorithm based on corner block list representation,"Y Seng, S Dong, X Hong, Y Zeng","2004 International Conference on Communications, Circuits and Systems (IEEE …",,0,2004
Interconnection driven VLSI module placement based on quadratic programming and considering congestion using LFF principles,"Z Yang, S Dong, X Hong, Y Wu","2004 International Conference on Communications, Circuits and Systems (IEEE …",,0,2004
芯片级布图规划中的缓冲器规划算法,陈松， 洪先龙， 董社勤， 马昱春， 蔡懿慈， 顾钧,"中国科学: E 辑 34 (8), 869-881",,0,2004
二划分布图规划的确定性优化算法,徐宁， 洪先龙， 董社勤,全国第 13 届计算机辅助设计与图形学 (CAD/CG) 学术会议论文集,,0,2004
模拟集成电路二维 Stack 生成及模块合并算法 (英文),刘锐， 董社勤， 洪先龙， 龙迪， 顾钧,"软件学报, 1",,0,2004
基于最小自由度优先原则的任意多边形模块布局算法 (英文),杨中， 董社勤， 洪先龙， 吴有亮,"半导体学报, 12",,0,2004
基于最小自由度优先原则的任意多边形模块布局算法,杨中， 董社勤， 洪先龙， 吴有亮,"半导体学报 25 (11), 1416-1422",,0,2004
模拟集成电路二维 Stack 生成及模块合并算法,刘锐， 董社勤， 洪先龙， 龙迪， 顾钧,Journal of Software 15 (5),,0,2004
"Multispace search: A new optimization approach Multispace search: A new optimization approach, 1990","S DONG, X HONG, S CHEN, X QI, R WANG, J GU","IEICE transactions on fundamentals of electronics, communications and …",,0,2003
Dynamic global buffer planning optimization based on detail block locating and congestion analysis,"S Dong, S Chen",,,0,2003
基于序列对表示的对齐约束模块布局算法 (英文),刘锐， 洪先龙， 董社勤， 顾钧,"软件学报, 9",,0,2003
基于序列对表示的对齐约束模块布局算法,刘锐， 洪先龙， 董社勤， 顾钧,"Journal of Software 8, 1418-1424",,0,2003
Special Section on VLSI Design and CAD Algorithms-Place and Routing-VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space …,"S Dong, X Hong, S Chen, X Qi, R Wang, J Gu",IEICE Transactions on Fundamentals Electronics Communications and Computer …,,0,2003
Rectangle-packing-based floorplanning algorithms for system-on-a-chip design,"S DONG, X HONG","Journal of Tsinghua University (Science and Technology), 12",,0,2003
A Block Placement Algorithm with Predefined Coordinate Alignment Constraint Based on Sequence Pair Representation,"R LIU, XL HONG, SQ DONG, J GU",Journal of Software 8,,0,2003
角模块序列布图表示及基于角模块序列表示的边界约束布图规划算法,洪先龙， 马昱春， 董社勤， 蔡懿慈， 顾钧,"Science in China Series E-Technological Sciences (in Chinese) 32 (3), 409-418",,0,2002
基于新约束图模型的布图规划和布局算法 (英文),董社勤， 洪先龙， 黄钢， 顾均,"软件学报, 1",,0,2001
基于新约束图模型的布图规划和布局算法,董社勤， 洪先龙， 黄钢， 顾均,"软件学报 12 (11), 1586-1594",,0,2001
Special Section on VLSI Design and CAD Algorithms-PAPERS-Layout-VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation,"Y Ma, X Hong, S Dong, Y Cai, CK Cheng, J Gu",IEICE Transactions on Fundamentals Electronics Communications and Computer …,,0,2001
支持高级明暗处理和凸凹纹理映射的硬件体系结构,董社勤， 陈爽,"小型微型计算机系统 21 (2), 170-173",,0,2000
专用实时系统的系统级设计方法,董社勤， 石教英， 陈爽,"计算机科学, 18",,0,1999
专用实时系统的设计方法,董社勤， 陈爽,"计算机科学 26 (2), 78-81",,0,1999
三维图形应用编程接口: 3D API,董社勤， 石教英,"微型计算机, 24-28",,0,1999
3D 图形芯片的硬件体系结构,董社勤， 石教英,"微型计算机, 21-26",,0,1998
3D 图形芯片的算法原理分析,董社勤， 石教英,"微型计算机, 17-20",,0,1998
基于 VHDL 的系统规范语言的研究,董社勤， 高国安,"软件学报 8 (6), 455-461",,0,1997
Multiprocessing and Dataflow Processing Architecture of a Pixel Processor and Its VHDL Simulation Strategy,董社勤， 陈爽， 鲁杰峰， 高国安,"哈尔滨工业大学学报: 英文版, 49-53",,0,1996
Session 4C,"K Wang, S Dong",,,0,1995
VHDL 及系统级设计,董社勤， 高国安,"微处理机, 27-31",,0,1995
VHDL 硬件描述语言及其发展,董社勤， 高国安,"电脑学习, 4-6",,0,1995
混合模拟程序 SPLICE1. 7 的算法和模拟过程分析及若干改进,董社勤， 高国安,"小型微型计算机系统 11 (12), 35-37",,0,1990
大型电路混合模拟程序 SPLICE1. 7 的微型化,董社勤,"微电子学与计算机 7 (10), 36-39",,0,1990
应用程序中的动态数据管理技术,董社勤,"电脑学习, 9-13",,0,1990
基于序列对表示的对齐约束模块布局算法,刘锐， 洪先龙， 董社勤， 顾钧,,,0,0
基于新约束图模型的布图规划和布局算法,董社勤， 洪先龙， 黄钢， 顾均,,,0,0
Micro-architecture Pipelining Optimization with Throughput-Aware Floorplanning,"J Cong, G Reinman, S Dong, Q Zhou",,,0,0
模拟集成电路二维 Stack 生成及模块合并算法,刘锐， 董社勤， 洪先龙， 龙迪， 顾钧,,,0,0
A Buffer Planning Algorithm with Congestion Optimization τ,"S Chen, X Hong, S Dong, Y Ma, Y Cai, CK Cheng, J Gu",,,0,0
Heterogeneous FPGA Floorplanning Based on Instance Augmentation,"R Liu, S Dong, X Hong",,,0,0
VLSI Floorplanning with Boundary Constraints Based on O-tree,"R Liu, X Hong, S Dong, J Gu, CK Cheng",,,0,0
Temporal Floorplanning Using Probability Solution Space Smoothing,"S Zheng, S Dong, X Hong",,,0,0
Floorplanning with Soft Rectilinear Blocks Using Corner Block List,"Y Zeng, XH Sheqin Dong",,,0,0
An O (nZogZogn) algorithm for Evaluation of Bounded Slice-line Grid I,"S Clicn, X Houg, S Dong, Y Ma, Y Cai, CK Clieng, J Gn",,,0,0
