---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 4200
      num_constraints: 4200
      at: 537769c36c7183e73983f10ec9d5224d8df52c60bd9e9933e27cf6a2d14af8a5
      bt: c693d2f015efe7a9f7d695c7922db23c9636ec15c6c538f0fd84acf3dfa10baa
      ct: ed53f8131478a290d66abed016afa6febb0b57fdda3587147682a5a263827645
    ir:
      - "decl f0: <0>"
      - "  store &v16, ((v0), (v1, v2, v3, v4, v5, v6, v7, v8, v9), (v10, v11), (v12, v13, v14, v15))"
      - "  tget &v17, v16, 2"
      - "  tget &v18, v17, 1"
      - "  eq &v19, v18, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "  retn v19"
      - "decl f1: <20>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <21>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <22>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <23>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <24>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <25>"
      - "  retn false"
      - "decl f7: <26>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <27>"
      - "  retn false"
      - "decl f9: <28>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <29>"
      - "  retn 'a'"
      - "decl f11: <30>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <31>"
      - "  retn 'a'"
      - "decl f13: <32>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <33>"
      - "  retn []"
      - "decl f15: <34>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <35>"
      - "  retn []"
      - "decl f17: <36>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <37>"
      - "  retn []group"
      - "decl f19: <38>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <39>"
      - "  retn []group"
      - "decl f21: <40>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <41>"
      - "  retn 0"
      - "decl f23: <42>"
      - "  retn [0]"
      - "decl f24: <43>"
      - "  retn 0"
      - "decl f25: <44>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <45>"
      - "  retn 0"
      - "decl f27: <46>"
      - "  retn [0, 0]"
      - "decl f28: <47>"
      - "  retn 0"
      - "decl f29: <48>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <49>"
      - "  retn 0"
      - "decl f31: <50>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <51>"
      - "  retn 0"
      - "decl f33: <52>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <53>"
      - "  retn 0"
      - "decl f35: <54>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <55>"
      - "  retn 0"
      - "decl f37: <56>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <57>"
      - "  retn 0"
      - "decl f39: <58>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <59>"
      - "  retn 0"
      - "decl f41: <60>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <61>"
      - "  retn 0"
      - "decl f43: <62>"
      - "  retn [0]"
      - "decl f44: <63>"
      - "  retn 0"
      - "decl f45: <64>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <65>"
      - "  retn 0"
      - "decl f47: <66>"
      - "  retn [0, 0]"
      - "decl f48: <67>"
      - "  retn 0"
      - "decl f49: <68>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <69>"
      - "  retn 0"
      - "decl f51: <70>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <71>"
      - "  retn 0"
      - "decl f53: <72>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <73>"
      - "  retn 0"
      - "decl f55: <74>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <75>"
      - "  retn 0"
      - "decl f57: <76>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <77>"
      - "  retn 0"
      - "decl f59: <78>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <79>"
      - "  retn 0"
      - ""
    output:
      - input_file: input/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: c6a63653378ca27f6beeee7fb24a7a2623967f5e06113ed9a12e867fb2746082
    imports_resolved_ast: 3d6fb224522ac1ad983598eba702fc0a6282bee8a48405b4d612877ddc9e2a5e
    canonicalized_ast: 3d6fb224522ac1ad983598eba702fc0a6282bee8a48405b4d612877ddc9e2a5e
    type_inferenced_ast: 55aac771ca16957ea38c3de781dc7cace138ee6b72a437df9591f95cd2a8577e
