// Seed: 1227129213
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  type_5(
      !id_1, "" ? 1 : 1
  );
  assign id_3 = 1;
  assign id_3 = 1;
endmodule
