
#####  START OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z29  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                               DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z29  #####

