Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Apr 21 17:53:23 2020
| Host             : DESKTOP-2HQ1RBR running 64-bit major release  (build 9200)
| Command          : report_power -file nexys4_top_power_routed.rpt -pb nexys4_top_power_summary_routed.pb -rpx nexys4_top_power_routed.rpx
| Design           : nexys4_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.409        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.298        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 78.6         |
| Junction Temperature (C) | 31.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |       12 |       --- |             --- |
| Slice Logic              |     0.079 |    11601 |       --- |             --- |
|   Others                 |     0.061 |      163 |       --- |             --- |
|   LUT as Logic           |     0.018 |     6566 |     63400 |           10.36 |
|   Register               |    <0.001 |     3548 |    126800 |            2.80 |
|   CARRY4                 |    <0.001 |      124 |     15850 |            0.78 |
|   LUT as Distributed RAM |    <0.001 |       48 |     19000 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |       28 |     63400 |            0.04 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |        2 |     19000 |            0.01 |
| Signals                  |     0.030 |    10444 |       --- |             --- |
| Block RAM                |     0.024 |       21 |       135 |           15.56 |
| PLL                      |     0.467 |        4 |         6 |           66.67 |
| DSPs                     |    <0.001 |        1 |       240 |            0.42 |
| I/O                      |     0.670 |       71 |       210 |           33.81 |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     1.409 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.170 |       0.150 |      0.020 |
| Vccaux    |       1.800 |     0.354 |       0.335 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.304 |       0.300 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+------------------------------------------------------------------------+-----------------+
| Clock       | Domain                                                                 | Constraint (ns) |
+-------------+------------------------------------------------------------------------+-----------------+
| CLKFBIN     | clkgen0/xc7l.v/CLKFBIN                                                 |            10.0 |
| I           | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/I           |             5.0 |
| clk_180temp | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_180temp |             7.1 |
| clk_90ro    | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk_90ro    |             7.1 |
| clk_nobuf   | clkgen0/xc7l.v/clk_nobuf                                               |            14.3 |
| ddrdllfbout | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/ddrdllfbout |            14.3 |
| dllfbout    | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dllfbout    |             7.1 |
| mclkfx      | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/mclkfx      |             7.1 |
| refdllfbout | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/refdllfbout |            14.3 |
| sys_clk_pin | sys_clk_i                                                              |            10.0 |
+-------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| nexys4_top          |     1.298 |
|   ahb0              |     0.003 |
|   ahbjtag0          |     0.001 |
|   clkgen0           |     0.125 |
|     xc7l.v          |     0.125 |
|   cpu[0].u0         |     0.066 |
|     leon3x0         |     0.066 |
|       vhdl.cmem0    |     0.027 |
|       vhdl.p0       |     0.038 |
|   dcom0             |     0.002 |
|     dcom_uart0      |     0.001 |
|   ddrc              |     1.091 |
|     ddrc            |     0.012 |
|       ddrc          |     0.009 |
|       wbuf          |     0.002 |
|     nftphy.ddr_phy0 |     1.079 |
|       ddr_phy0      |     1.079 |
|   dsu0              |     0.004 |
|     x0              |     0.004 |
|       tb0.mem0      |     0.002 |
|   spi_sck_pad       |     0.002 |
|     xcv.x0          |     0.002 |
|   spimctrl1         |     0.001 |
+---------------------+-----------+


