
;; Function virtual const char* TApplicationImp::ApplicationName() const (_ZNK15TApplicationImp15ApplicationNameEv, funcdef_no=7139, decl_uid=112468, cgraph_uid=3387)


6 basic blocks, 6 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 64 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 87 {*movdi_internal_rex64}
     (nil))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (var_location:DI D#12 (plus:DI (reg/f:DI 64 [ this ])
        (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:DI this (debug_expr:DI D#12)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(debug_insn 10 9 11 2 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(insn 11 10 12 2 (set (reg:QI 66)
        (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:218 91 {*movqi_internal}
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:QI 65 [ D.158326 ])
                (and:QI (reg:QI 66)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:218 405 {*andqi_1}
     (expr_list:REG_EQUAL (and:QI (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                    (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])
            (const_int 1 [0x1]))
        (nil)))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 65 [ D.158326 ])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil))
 -> 20)

 succ:       3 [39.0%]  (FALLTHRU)
             4 [61.0%] 

basic block 3, loop depth 0, count 0, freq 3900, maybe hot
 prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 15 17 3 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(insn 17 16 4 3 (set (reg/f:DI 61 [ D.158327 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 24 [0x18])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fLong.fData+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:233 87 {*movdi_internal_rex64}
     (nil))
(insn 4 17 20 3 (set (reg/f:DI 62 [ iftmp.4 ])
        (reg/f:DI 61 [ D.158327 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 87 {*movdi_internal_rex64}
     (nil))

 succ:       5 [100.0%]  (FALLTHRU)

basic block 4, loop depth 0, count 0, freq 6100, maybe hot
 prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 20 4 21 4 2 "" [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(insn 23 22 24 4 (parallel [
            (set (reg:DI 67)
                (plus:DI (reg/f:DI 64 [ this ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 274 {*adddi_1}
     (nil))
(insn 24 23 25 4 (parallel [
            (set (reg/f:DI 62 [ iftmp.4 ])
                (plus:DI (reg:DI 67)
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 274 {*adddi_1}
     (nil))

 succ:       5 [100.0%]  (FALLTHRU)

basic block 5, loop depth 0, count 0, freq 10000, maybe hot
 prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       3 [100.0%]  (FALLTHRU)
             4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 25 24 26 5 3 "" [0 uses])
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 31 5 (set (reg:DI 63 [ <retval> ])
        (reg/f:DI 62 [ iftmp.4 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 87 {*movdi_internal_rex64}
     (nil))
(insn 31 27 34 5 (set (reg/i:DI 0 ax)
        (reg:DI 63 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 87 {*movdi_internal_rex64}
     (nil))
(insn 34 31 0 5 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 5, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


virtual const char* TApplicationImp::ApplicationName() const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,5u} r7={1d,5u} r16={1d,4u} r17={4d,1u} r20={1d,5u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r61={1d,1u} r62={2d,1u} r63={1d,1u} r64={1d,4u,1e} r65={1d,1u} r66={1d,1u} r67={1d,1u} 
;;    total ref usage 66{32d,33u,1e} in 18{18 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 31 to worklist
  Adding insn 27 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 4 to worklist
  Adding insn 17 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 2 to worklist
;; Following path with 10 sets: 2 
;; Following path with 5 sets: 4 
deferring rescan insn with uid = 24.
;; Following path with 3 sets: 3 
deferring rescan insn with uid = 17.
deferring rescan insn with uid = 4.
;; Following path with 3 sets: 5 
deferring rescan insn with uid = 31.
starting the processing of deferred insns
rescanning insn with uid = 4.
deleting insn with uid = 4.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 31.
deleting insn with uid = 31.
ending the processing of deferred insns


virtual const char* TApplicationImp::ApplicationName() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,5u} r7={1d,5u} r16={1d,4u} r17={4d,1u} r20={1d,5u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r61={1d} r62={2d,3u} r63={1d} r64={1d,5u,1e} r65={1d,1u} r66={1d,1u} r67={1d} 
;;    total ref usage 66{32d,33u,1e} in 18{18 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 65 66
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 64 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (var_location:DI D#12 (plus:DI (reg/f:DI 64 [ this ])
        (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:DI this (debug_expr:DI D#12)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(debug_insn 10 9 11 2 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(insn 11 10 12 2 (set (reg:QI 66 [ MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize ])
        (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:218 91 {*movqi_internal}
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:QI 65 [ D.158326 ])
                (and:QI (reg:QI 66 [ MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:218 405 {*andqi_1}
     (expr_list:REG_DEAD (reg:QI 66 [ MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (and:QI (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                            (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 65 [ D.158326 ])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 65 [ D.158326 ])
        (nil)))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 20)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 61 62
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 15 17 3 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(insn 17 16 4 3 (set (reg/f:DI 62 [ iftmp.4 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 24 [0x18])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fLong.fData+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64 [ this ])
        (nil)))
(insn 4 17 20 3 (set (reg/f:DI 61 [ D.158327 ])
        (reg/f:DI 62 [ iftmp.4 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 61 [ D.158327 ])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 17 [flags] 62 67
(code_label 20 4 21 4 2 "" [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(insn 23 22 24 4 (parallel [
            (set (reg/f:DI 67)
                (plus:DI (reg/f:DI 64 [ this ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 64 [ this ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 24 23 25 4 (parallel [
            (set (reg/f:DI 62 [ iftmp.4 ])
                (plus:DI (reg/f:DI 64 [ this ])
                    (const_int 17 [0x11])))
            (clobber (reg:CC 17 flags))
        ]) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax] 63
(code_label 25 24 26 5 3 "" [0 uses])
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 31 5 (set (reg/f:DI 63 [ <retval> ])
        (reg/f:DI 62 [ iftmp.4 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 62 [ iftmp.4 ])
        (nil)))
(insn 31 27 34 5 (set (reg/i:DI 0 ax)
        (reg/f:DI 62 [ iftmp.4 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 63 [ <retval> ])
        (nil)))
(insn 34 31 0 5 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Show() (_ZN15TApplicationImp4ShowEv, funcdef_no=7140, decl_uid=112470, cgraph_uid=3388)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TApplicationImp::Show()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Show()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Hide() (_ZN15TApplicationImp4HideEv, funcdef_no=7141, decl_uid=112472, cgraph_uid=3389)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TApplicationImp::Hide()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Hide()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Iconify() (_ZN15TApplicationImp7IconifyEv, funcdef_no=7142, decl_uid=112474, cgraph_uid=3390)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TApplicationImp::Iconify()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Iconify()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TApplicationImp::IsCmdThread() (_ZN15TApplicationImp11IsCmdThreadEv, funcdef_no=7143, decl_uid=112476, cgraph_uid=3391)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:45 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (reg:QI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:45 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:45 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Bool_t TApplicationImp::IsCmdThread()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 10.
starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns


virtual Bool_t TApplicationImp::IsCmdThread()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:45 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:45 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ <retval> ])
        (nil)))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:45 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Init() (_ZN15TApplicationImp4InitEv, funcdef_no=7144, decl_uid=112478, cgraph_uid=3392)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TApplicationImp::Init()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Init()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Open() (_ZN15TApplicationImp4OpenEv, funcdef_no=7145, decl_uid=112480, cgraph_uid=3393)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TApplicationImp::Open()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Open()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Raise() (_ZN15TApplicationImp5RaiseEv, funcdef_no=7146, decl_uid=112482, cgraph_uid=3394)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TApplicationImp::Raise()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Raise()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Lower() (_ZN15TApplicationImp5LowerEv, funcdef_no=7147, decl_uid=112484, cgraph_uid=3395)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TApplicationImp::Lower()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Lower()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Int_t TApplicationImp::ExecCommand(TGWin32Command*, Bool_t) (_ZN15TApplicationImp11ExecCommandEP14TGWin32Commandb, funcdef_no=7157, decl_uid=112488, cgraph_uid=3405)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 13 2 (set (reg:SI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:57 89 {*movsi_internal}
     (nil))
(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:57 89 {*movsi_internal}
     (nil))
(insn 16 13 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:57 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Int_t TApplicationImp::ExecCommand(TGWin32Command*, Bool_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 13 to worklist
  Adding insn 9 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 13.
starting the processing of deferred insns
rescanning insn with uid = 13.
deleting insn with uid = 13.
ending the processing of deferred insns


virtual Int_t TApplicationImp::ExecCommand(TGWin32Command*, Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 7 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 13 2 (set (reg:SI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:57 89 {*movsi_internal}
     (nil))
(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:57 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ <retval> ])
        (nil)))
(insn 16 13 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:57 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Lock() (_ZN10TCanvasImp4LockEv, funcdef_no=7412, decl_uid=117322, cgraph_uid=3734)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::Lock()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Lock()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Unlock() (_ZN10TCanvasImp6UnlockEv, funcdef_no=7413, decl_uid=117324, cgraph_uid=3735)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::Unlock()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Unlock()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::IsLocked() (_ZN10TCanvasImp8IsLockedEv, funcdef_no=7414, decl_uid=117326, cgraph_uid=3736)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:45 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (reg:QI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:45 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:45 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Bool_t TCanvasImp::IsLocked()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 10.
starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns


virtual Bool_t TCanvasImp::IsLocked()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:45 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:45 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ <retval> ])
        (nil)))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:45 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function TCanvasImp::~TCanvasImp() (_ZN10TCanvasImpD2Ev, funcdef_no=7419, decl_uid=117483, cgraph_uid=3741)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 59 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem/f/j:DI (reg/f:DI 59 [ this ]) [0 this_2(D)->_vptr.TCanvasImp+0 S8 A64])
        (const:DI (plus:DI (symbol_ref/i:DI ("_ZTV10TCanvasImp")  <var_decl 0x2b94caccb1c8 _ZTV10TCanvasImp>)
                (const_int 16 [0x10])))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 7 6 0 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


TCanvasImp::~TCanvasImp()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 6 to worklist
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 2 to worklist
;; Following path with 3 sets: 2 
starting the processing of deferred insns
ending the processing of deferred insns


TCanvasImp::~TCanvasImp()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 59 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem/f/j:DI (reg/f:DI 59 [ this ]) [0 this_2(D)->_vptr.TCanvasImp+0 S8 A64])
        (const:DI (plus:DI (symbol_ref/i:DI ("_ZTV10TCanvasImp")  <var_decl 0x2b94caccb1c8 _ZTV10TCanvasImp>)
                (const_int 16 [0x10])))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ this ])
        (nil)))
(debug_insn 7 6 0 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Close() (_ZN10TCanvasImp5CloseEv, funcdef_no=7423, decl_uid=117350, cgraph_uid=3745)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::Close()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Close()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ForceUpdate() (_ZN10TCanvasImp11ForceUpdateEv, funcdef_no=7424, decl_uid=117352, cgraph_uid=3746)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::ForceUpdate()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ForceUpdate()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Iconify() (_ZN10TCanvasImp7IconifyEv, funcdef_no=7425, decl_uid=117360, cgraph_uid=3747)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::Iconify()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Iconify()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Int_t TCanvasImp::InitWindow() (_ZN10TCanvasImp10InitWindowEv, funcdef_no=7426, decl_uid=117362, cgraph_uid=3748)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:SI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:58 89 {*movsi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:SI 0 ax)
        (reg:SI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:58 89 {*movsi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:58 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Int_t TCanvasImp::InitWindow()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 10.
starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns


virtual Int_t TCanvasImp::InitWindow()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:SI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:58 89 {*movsi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:58 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ <retval> ])
        (nil)))
(insn 13 10 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:58 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Show() (_ZN10TCanvasImp4ShowEv, funcdef_no=7427, decl_uid=117383, cgraph_uid=3749)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::Show()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Show()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasEditor() const (_ZNK10TCanvasImp9HasEditorEv, funcdef_no=7428, decl_uid=117404, cgraph_uid=3750)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:74 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (reg:QI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:74 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:74 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Bool_t TCanvasImp::HasEditor() const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 10.
starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasEditor() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:74 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:74 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ <retval> ])
        (nil)))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:74 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasMenuBar() const (_ZNK10TCanvasImp10HasMenuBarEv, funcdef_no=7429, decl_uid=117406, cgraph_uid=3751)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:75 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (reg:QI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:75 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:75 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Bool_t TCanvasImp::HasMenuBar() const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 10.
starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasMenuBar() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:75 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:75 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ <retval> ])
        (nil)))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:75 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasStatusBar() const (_ZNK10TCanvasImp12HasStatusBarEv, funcdef_no=7430, decl_uid=117408, cgraph_uid=3752)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:76 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (reg:QI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:76 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:76 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Bool_t TCanvasImp::HasStatusBar() const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 10.
starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasStatusBar() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:76 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:76 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ <retval> ])
        (nil)))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:76 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasToolBar() const (_ZNK10TCanvasImp10HasToolBarEv, funcdef_no=7431, decl_uid=117410, cgraph_uid=3753)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:77 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (reg:QI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:77 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:77 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Bool_t TCanvasImp::HasToolBar() const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 10.
starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasToolBar() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:77 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:77 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ <retval> ])
        (nil)))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:77 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasToolTips() const (_ZNK10TCanvasImp11HasToolTipsEv, funcdef_no=7432, decl_uid=117412, cgraph_uid=3754)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:78 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (reg:QI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:78 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:78 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual Bool_t TCanvasImp::HasToolTips() const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 10.
starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasToolTips() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d} 
;;    total ref usage 30{21d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:QI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:78 91 {*movqi_internal}
     (nil))
(insn 10 6 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:78 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ <retval> ])
        (nil)))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:78 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual UInt_t TCanvasImp::GetWindowGeometry(Int_t&, Int_t&, UInt_t&, UInt_t&) (_ZN10TCanvasImp17GetWindowGeometryERiS0_RjS1_, funcdef_no=7445, decl_uid=117358, cgraph_uid=3767)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 8 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 3 8 4 2 (set (reg/v/f:DI 61 [ x ])
        (reg:DI 4 si [ x ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 62 [ y ])
        (reg:DI 1 dx [ y ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 63 [ w ])
        (reg:DI 2 cx [ w ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v/f:DI 64 [ h ])
        (reg:DI 37 r8 [ h ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/v/f:DI 62 [ y ]) [0 *y_2(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (mem:SI (reg/v/f:DI 61 [ x ]) [0 *x_4(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (mem:SI (reg/v/f:DI 64 [ h ]) [0 *h_6(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (mem:SI (reg/v/f:DI 63 [ w ]) [0 *w_8(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (nil))
(insn 14 13 18 2 (set (reg:SI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (nil))
(insn 18 14 21 2 (set (reg/i:SI 0 ax)
        (reg:SI 59 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (nil))
(insn 21 18 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual UInt_t TCanvasImp::GetWindowGeometry(Int_t&, Int_t&, UInt_t&, UInt_t&)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 37[r8]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d,1u} r38={1d} r59={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 43{25d,18u,0e} in 11{11 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
;; Following path with 11 sets: 2 
deferring rescan insn with uid = 18.
starting the processing of deferred insns
rescanning insn with uid = 18.
deleting insn with uid = 18.
ending the processing of deferred insns


virtual UInt_t TCanvasImp::GetWindowGeometry(Int_t&, Int_t&, UInt_t&, UInt_t&)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 37[r8]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d,1u} r38={1d} r59={1d} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 42{25d,17u,0e} in 11{11 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 59 61 62 63 64
(note 8 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 3 8 4 2 (set (reg/v/f:DI 61 [ x ])
        (reg:DI 4 si [ x ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ x ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 62 [ y ])
        (reg:DI 1 dx [ y ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ y ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 63 [ w ])
        (reg:DI 2 cx [ w ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ w ])
        (nil)))
(insn 6 5 7 2 (set (reg/v/f:DI 64 [ h ])
        (reg:DI 37 r8 [ h ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ h ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/v/f:DI 62 [ y ]) [0 *y_2(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ y ])
        (nil)))
(insn 11 10 12 2 (set (mem:SI (reg/v/f:DI 61 [ x ]) [0 *x_4(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ x ])
        (nil)))
(insn 12 11 13 2 (set (mem:SI (reg/v/f:DI 64 [ h ]) [0 *h_6(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 64 [ h ])
        (nil)))
(insn 13 12 14 2 (set (mem:SI (reg/v/f:DI 63 [ w ]) [0 *w_8(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 63 [ w ])
        (nil)))
(insn 14 13 18 2 (set (reg:SI 59 [ <retval> ])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (nil))
(insn 18 14 21 2 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ <retval> ])
        (nil)))
(insn 21 18 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetStatusText(const char*, Int_t) (_ZN10TCanvasImp13SetStatusTextEPKci, funcdef_no=7446, decl_uid=117366, cgraph_uid=3768)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::SetStatusText(const char*, Int_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetStatusText(const char*, Int_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetWindowPosition(Int_t, Int_t) (_ZN10TCanvasImp17SetWindowPositionEii, funcdef_no=7447, decl_uid=117370, cgraph_uid=3769)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::SetWindowPosition(Int_t, Int_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetWindowPosition(Int_t, Int_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetWindowSize(UInt_t, UInt_t) (_ZN10TCanvasImp13SetWindowSizeEjj, funcdef_no=7448, decl_uid=117374, cgraph_uid=3770)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::SetWindowSize(UInt_t, UInt_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetWindowSize(UInt_t, UInt_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetWindowTitle(const char*) (_ZN10TCanvasImp14SetWindowTitleEPKc, funcdef_no=7449, decl_uid=117377, cgraph_uid=3771)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::SetWindowTitle(const char*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetWindowTitle(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetCanvasSize(UInt_t, UInt_t) (_ZN10TCanvasImp13SetCanvasSizeEjj, funcdef_no=7450, decl_uid=117381, cgraph_uid=3772)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::SetCanvasSize(UInt_t, UInt_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetCanvasSize(UInt_t, UInt_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowMenuBar(Bool_t) (_ZN10TCanvasImp11ShowMenuBarEb, funcdef_no=7451, decl_uid=117386, cgraph_uid=3773)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::ShowMenuBar(Bool_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowMenuBar(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowStatusBar(Bool_t) (_ZN10TCanvasImp13ShowStatusBarEb, funcdef_no=7452, decl_uid=117389, cgraph_uid=3774)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::ShowStatusBar(Bool_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowStatusBar(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::RaiseWindow() (_ZN10TCanvasImp11RaiseWindowEv, funcdef_no=7453, decl_uid=117391, cgraph_uid=3775)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::RaiseWindow()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::RaiseWindow()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ReallyDelete() (_ZN10TCanvasImp12ReallyDeleteEv, funcdef_no=7454, decl_uid=117393, cgraph_uid=3776)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::ReallyDelete()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ReallyDelete()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowEditor(Bool_t) (_ZN10TCanvasImp10ShowEditorEb, funcdef_no=7455, decl_uid=117396, cgraph_uid=3777)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::ShowEditor(Bool_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowEditor(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowToolBar(Bool_t) (_ZN10TCanvasImp11ShowToolBarEb, funcdef_no=7456, decl_uid=117399, cgraph_uid=3778)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::ShowToolBar(Bool_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowToolBar(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowToolTips(Bool_t) (_ZN10TCanvasImp12ShowToolTipsEb, funcdef_no=7457, decl_uid=117402, cgraph_uid=3779)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::ShowToolTips(Bool_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowToolTips(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual TCanvasImp::~TCanvasImp() (_ZN10TCanvasImpD0Ev, funcdef_no=7421, decl_uid=117477, cgraph_uid=3743)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 59 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:DI this (reg/f:DI 59 [ this ])) -1
     (nil))
(insn 7 6 8 2 (set (mem/f/j:DI (reg/f:DI 59 [ this ]) [0 this_2(D)->_vptr.TCanvasImp+0 S8 A64])
        (const:DI (plus:DI (symbol_ref/i:DI ("_ZTV10TCanvasImp")  <var_decl 0x2b94caccb1c8 _ZTV10TCanvasImp>)
                (const_int 16 [0x10])))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 8 7 9 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 9 8 10 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (nil))
(call_insn 11 10 0 2 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x2b94c3b33a00 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 665 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual TCanvasImp::~TCanvasImp()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,3u} 
;;    total ref usage 78{65d,13u,0e} in 7{6 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 2 to worklist
;; Following path with 7 sets: 2 
starting the processing of deferred insns
ending the processing of deferred insns


virtual TCanvasImp::~TCanvasImp()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,3u} 
;;    total ref usage 78{65d,13u,0e} in 7{6 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 59 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:DI this (reg/f:DI 59 [ this ])) -1
     (nil))
(insn 7 6 8 2 (set (mem/f/j:DI (reg/f:DI 59 [ this ]) [0 this_2(D)->_vptr.TCanvasImp+0 S8 A64])
        (const:DI (plus:DI (symbol_ref/i:DI ("_ZTV10TCanvasImp")  <var_decl 0x2b94caccb1c8 _ZTV10TCanvasImp>)
                (const_int 16 [0x10])))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 8 7 9 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 9 8 10 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ this ])
        (nil)))
(call_insn 11 10 0 2 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x2b94c3b33a00 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual TClass* TApplicationImp::IsA() const (_ZNK15TApplicationImp3IsAEv, funcdef_no=7149, decl_uid=112495, cgraph_uid=3397)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15TApplicationImp5ClassEv") [flags 0x41]  <function_decl 0x2b94ca918600 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 672 {*call_value}
     (nil)
    (nil))
(insn 7 6 8 2 (set (reg/f:DI 59 [ D.158372 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 12 2 (set (reg:DI 60 [ <retval> ])
        (reg/f:DI 59 [ D.158372 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(insn 12 8 15 2 (set (reg/i:DI 0 ax)
        (reg:DI 60 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(insn 15 12 0 2 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual TClass* TApplicationImp::IsA() const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r4={2d} r5={2d} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 79{66d,13u,0e} in 5{4 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 6 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
;; Following path with 5 sets: 2 
deferring rescan insn with uid = 12.
starting the processing of deferred insns
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns


virtual TClass* TApplicationImp::IsA() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r4={2d} r5={2d} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,2u} r60={1d} 
;;    total ref usage 79{66d,13u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15TApplicationImp5ClassEv") [flags 0x41]  <function_decl 0x2b94ca918600 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 672 {*call_value}
     (nil)
    (nil))
(insn 7 6 8 2 (set (reg/f:DI 59 [ D.158372 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 8 7 12 2 (set (reg/f:DI 60 [ <retval> ])
        (reg/f:DI 59 [ D.158372 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158372 ])
        (nil)))
(insn 12 8 15 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 59 [ D.158372 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 60 [ <retval> ])
        (nil)))
(insn 15 12 0 2 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::ShowMembers(TMemberInspector&) const (_ZNK15TApplicationImp11ShowMembersER16TMemberInspector, funcdef_no=7150, decl_uid=112498, cgraph_uid=3398)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 61 [ insp ])
        (reg:DI 4 si [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15TApplicationImp5ClassEv") [flags 0x41]  <function_decl 0x2b94ca918600 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 672 {*call_value}
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg/f:DI 59 [ D.158374 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (reg/f:DI 60 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.158374 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (nil))
(call_insn 12 11 0 2 (call (mem:QI (symbol_ref:DI ("_ZN4ROOT17Class_ShowMembersEP6TClassPKvR16TMemberInspector") [flags 0x41]  <function_decl 0x2b94c656f800 Class_ShowMembers>) [0 Class_ShowMembers S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 665 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TApplicationImp::ShowMembers(TMemberInspector&) const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,1u} r1={4d,1u} r2={3d} r4={4d,2u} r5={4d,2u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 131{113d,18u,0e} in 8{6 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
;; Following path with 8 sets: 2 
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::ShowMembers(TMemberInspector&) const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,1u} r1={4d,1u} r2={3d} r4={4d,2u} r5={4d,2u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 131{113d,18u,0e} in 8{6 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 61 [ insp ])
        (reg:DI 4 si [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ insp ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15TApplicationImp5ClassEv") [flags 0x41]  <function_decl 0x2b94ca918600 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 672 {*call_value}
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg/f:DI 59 [ D.158374 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ insp ])
        (nil)))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (reg/f:DI 60 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 60 [ this ])
        (nil)))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.158374 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158374 ])
        (nil)))
(call_insn 12 11 0 2 (call (mem:QI (symbol_ref:DI ("_ZN4ROOT17Class_ShowMembersEP6TClassPKvR16TMemberInspector") [flags 0x41]  <function_decl 0x2b94c656f800 Class_ShowMembers>) [0 Class_ShowMembers S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual TClass* TCanvasImp::IsA() const (_ZNK10TCanvasImp3IsAEv, funcdef_no=7434, decl_uid=117419, cgraph_uid=3756)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN10TCanvasImp5ClassEv") [flags 0x41]  <function_decl 0x2b94cacc4000 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 672 {*call_value}
     (nil)
    (nil))
(insn 7 6 8 2 (set (reg/f:DI 59 [ D.158376 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 12 2 (set (reg:DI 60 [ <retval> ])
        (reg/f:DI 59 [ D.158376 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(insn 12 8 15 2 (set (reg/i:DI 0 ax)
        (reg:DI 60 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(insn 15 12 0 2 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual TClass* TCanvasImp::IsA() const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r4={2d} r5={2d} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 79{66d,13u,0e} in 5{4 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 6 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
;; Following path with 5 sets: 2 
deferring rescan insn with uid = 12.
starting the processing of deferred insns
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns


virtual TClass* TCanvasImp::IsA() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r4={2d} r5={2d} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,2u} r60={1d} 
;;    total ref usage 79{66d,13u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN10TCanvasImp5ClassEv") [flags 0x41]  <function_decl 0x2b94cacc4000 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 672 {*call_value}
     (nil)
    (nil))
(insn 7 6 8 2 (set (reg/f:DI 59 [ D.158376 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 8 7 12 2 (set (reg/f:DI 60 [ <retval> ])
        (reg/f:DI 59 [ D.158376 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158376 ])
        (nil)))
(insn 12 8 15 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 59 [ D.158376 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 60 [ <retval> ])
        (nil)))
(insn 15 12 0 2 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowMembers(TMemberInspector&) const (_ZNK10TCanvasImp11ShowMembersER16TMemberInspector, funcdef_no=7435, decl_uid=117422, cgraph_uid=3757)


3 basic blocks, 2 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 61 [ insp ])
        (reg:DI 4 si [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN10TCanvasImp5ClassEv") [flags 0x41]  <function_decl 0x2b94cacc4000 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 672 {*call_value}
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg/f:DI 59 [ D.158378 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (reg/f:DI 60 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.158378 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (nil))
(call_insn 12 11 0 2 (call (mem:QI (symbol_ref:DI ("_ZN4ROOT17Class_ShowMembersEP6TClassPKvR16TMemberInspector") [flags 0x41]  <function_decl 0x2b94c656f800 Class_ShowMembers>) [0 Class_ShowMembers S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 665 {*call}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 2, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual void TCanvasImp::ShowMembers(TMemberInspector&) const

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,1u} r1={4d,1u} r2={3d} r4={4d,2u} r5={4d,2u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 131{113d,18u,0e} in 8{6 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
;; Following path with 8 sets: 2 
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowMembers(TMemberInspector&) const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,1u} r1={4d,1u} r2={3d} r4={4d,2u} r5={4d,2u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 131{113d,18u,0e} in 8{6 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 61 [ insp ])
        (reg:DI 4 si [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ insp ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN10TCanvasImp5ClassEv") [flags 0x41]  <function_decl 0x2b94cacc4000 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 672 {*call_value}
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg/f:DI 59 [ D.158378 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ insp ])
        (nil)))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (reg/f:DI 60 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 60 [ this ])
        (nil)))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.158378 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158378 ])
        (nil)))
(call_insn 12 11 0 2 (call (mem:QI (symbol_ref:DI ("_ZN4ROOT17Class_ShowMembersEP6TClassPKvR16TMemberInspector") [flags 0x41]  <function_decl 0x2b94c656f800 Class_ShowMembers>) [0 Class_ShowMembers S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function <built-in> (main._omp_fn.0, funcdef_no=9031, decl_uid=151930, cgraph_uid=5849)


57 basic blocks, 94 edges.
basic block 0, loop depth 0, count 0, freq 146, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 146, maybe hot
 prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 10 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 10 5 2 (set (reg/f:DI 292 [ .omp_data_i ])
        (reg:DI 5 di [ .omp_data_i ])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg/f:DI 64 [ MixCorr_BKGD.38 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 256 [0x100])) [0 .omp_data_i_23(D)->MixCorr_BKGD.38+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 13 12 14 2 (var_location:DI MixCorr_BKGD.38 (reg/f:DI 64 [ MixCorr_BKGD.38 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 14 13 15 2 (set (reg:DI 65 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 248 [0xf8])) [0 .omp_data_i_23(D)->D.152141+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 66 [ MixCorr_Signal.37 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 240 [0xf0])) [0 .omp_data_i_23(D)->MixCorr_Signal.37+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 16 15 17 2 (var_location:DI MixCorr_Signal.37 (reg/f:DI 66 [ MixCorr_Signal.37 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 17 16 18 2 (set (reg:DI 67 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 232 [0xe8])) [0 .omp_data_i_23(D)->D.152139+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 68 [ MixCorr.36 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 224 [0xe0])) [0 .omp_data_i_23(D)->MixCorr.36+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 19 18 20 2 (var_location:DI MixCorr.36 (reg/f:DI 68 [ MixCorr.36 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 20 19 21 2 (set (reg:DI 69 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 216 [0xd8])) [0 .omp_data_i_23(D)->D.152137+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:DI 71 [ mix_start.63 ])
        (mem/j:DI (reg/f:DI 292 [ .omp_data_i ]) [0 .omp_data_i_23(D)->mix_start+0 S8 A64])) Batch_Mix_Correlations.cc:612 87 {*movdi_internal_rex64}
     (nil))
(call_insn/u 22 21 23 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("omp_get_num_threads") [flags 0x41]  <function_decl 0x2b94c3aebf00 __builtin_omp_get_num_threads>) [0 __builtin_omp_get_num_threads S1 A8])
            (const_int 0 [0]))) 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 23 22 24 2 (set (reg:SI 76 [ D.158400 ])
        (reg:SI 0 ax)) 89 {*movsi_internal}
     (nil))
(insn 24 23 25 2 (set (reg:DI 77 [ D.158399 ])
        (sign_extend:DI (reg:SI 76 [ D.158400 ]))) 149 {*extendsidi2_rex64}
     (nil))
(call_insn/u 25 24 26 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("omp_get_thread_num") [flags 0x41]  <function_decl 0x2b94c3aebe00 __builtin_omp_get_thread_num>) [0 __builtin_omp_get_thread_num S1 A8])
            (const_int 0 [0]))) 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 26 25 27 2 (set (reg:SI 78 [ D.158400 ])
        (reg:SI 0 ax)) 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:DI 79 [ D.158399 ])
        (sign_extend:DI (reg:SI 78 [ D.158400 ]))) 149 {*extendsidi2_rex64}
     (nil))
(insn 28 27 29 2 (set (reg:DI 294)
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])) Batch_Mix_Correlations.cc:613 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (parallel [
            (set (reg:DI 293 [ D.158398 ])
                (plus:DI (reg:DI 294)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:613 274 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])
            (const_int 1 [0x1]))
        (nil)))
(insn 30 29 31 2 (parallel [
            (set (reg:DI 80 [ D.158399 ])
                (minus:DI (reg:DI 293 [ D.158398 ])
                    (reg:DI 71 [ mix_start.63 ])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (nil))
(insn 31 30 32 2 (parallel [
            (set (reg:DI 295)
                (div:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (set (reg:DI 296)
                (mod:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 376 {*divmoddi4}
     (nil))
(insn 32 31 33 2 (set (reg:DI 61 [ q.1245 ])
        (reg:DI 295)) 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 34 2 (parallel [
            (set (reg:DI 298)
                (div:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (set (reg:DI 297)
                (mod:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 376 {*divmoddi4}
     (nil))
(insn 34 33 35 2 (set (reg:DI 62 [ tt.1246 ])
        (reg:DI 297)) 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 79 [ D.158399 ])
            (reg:DI 62 [ tt.1246 ]))) 8 {*cmpdi_1}
     (nil))
(jump_insn 36 35 649 2 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 646)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 646)

 succ:       55 [50.0%] 
             3 [50.0%]  (FALLTHRU)

basic block 3, loop depth 0, count 0, freq 146, maybe hot
 prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       55 [100.0%]  (FALLTHRU)
             2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 649 36 37 3 85 "" [0 uses])
(note 37 649 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 3 (parallel [
            (set (reg:DI 299 [ D.158399 ])
                (mult:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 79 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 354 {*muldi3_1}
     (nil))
(insn 39 38 40 3 (parallel [
            (set (reg:DI 82 [ D.158399 ])
                (plus:DI (reg:DI 299 [ D.158399 ])
                    (reg:DI 62 [ tt.1246 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 40 39 41 3 (parallel [
            (set (reg:DI 83 [ D.158399 ])
                (plus:DI (reg:DI 82 [ D.158399 ])
                    (reg:DI 61 [ q.1245 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 41 40 42 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 82 [ D.158399 ])
            (reg:DI 83 [ D.158399 ]))) 8 {*cmpdi_1}
     (nil))
(jump_insn 42 41 43 3 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 653)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil))
 -> 653)

 succ:       4 [61.0%]  (FALLTHRU)
             56 [39.0%] 

basic block 4, loop depth 0, count 0, freq 89, maybe hot
 prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 4 (parallel [
            (set (reg/v:DI 63 [ imix ])
                (plus:DI (reg:DI 71 [ mix_start.63 ])
                    (reg:DI 82 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(debug_insn 45 44 46 4 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 46 45 47 4 (parallel [
            (set (reg:DI 84 [ D.158399 ])
                (plus:DI (reg:DI 71 [ mix_start.63 ])
                    (reg:DI 83 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 47 46 48 4 (parallel [
            (set (reg:DI 244 [ D.158397 ])
                (lshiftrt:DI (reg:DI 67 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 556 {*lshrdi3_1}
     (expr_list:REG_EQUAL (udiv:DI (reg:DI 67 [ D.158397 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 4 (parallel [
            (set (reg:DI 257 [ D.158397 ])
                (lshiftrt:DI (reg:DI 65 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 556 {*lshrdi3_1}
     (expr_list:REG_EQUAL (udiv:DI (reg:DI 65 [ D.158397 ])
            (const_int 8 [0x8]))
        (nil)))
(insn 49 48 68 4 (parallel [
            (set (reg:DI 270 [ D.158397 ])
                (lshiftrt:DI (reg:DI 69 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 556 {*lshrdi3_1}
     (expr_list:REG_EQUAL (udiv:DI (reg:DI 69 [ D.158397 ])
            (const_int 8 [0x8]))
        (nil)))

 succ:       5 [100.0%]  (FALLTHRU)

basic block 5, loop depth 1, count 0, freq 8889, maybe hot
 prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       4 [100.0%]  (FALLTHRU)
             7 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 68 49 50 5 55 "" [0 uses])
(note 50 68 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 5 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 52 51 53 5 (set (reg:DI 300)
        (reg/f:DI 7 sp)) 87 {*movdi_internal_rex64}
     (nil))
(insn 53 52 54 5 (set (reg/f:DI 85 [ saved_stack.77 ])
        (reg:DI 300)) 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 5 (set (reg/f:DI 301)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) Batch_Mix_Correlations.cc:614 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 5 (set (reg/v:DI 87 [ mix_event ])
        (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                    (const_int 8 [0x8]))
                (reg/f:DI 301)) [0 *_51 S8 A64])) Batch_Mix_Correlations.cc:614 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 56 55 57 5 (var_location:DI mix_event (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:614 -1
     (nil))
(insn 57 56 58 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 87 [ mix_event ])
            (const_int 9999998 [0x98967e]))) Batch_Mix_Correlations.cc:616 8 {*cmpdi_1}
     (nil))
(jump_insn 58 57 76 5 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:616 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 71)

 succ:       8 [50.0%] 
             9 [50.0%]  (FALLTHRU)

basic block 6, loop depth 1, count 0, freq 8889, maybe hot
 prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       14 [100.0%]  (FALLTHRU)
             8 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 76 58 62 6 56 "" [0 uses])
(note 62 76 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 6 (parallel [
            (set (reg/v:DI 63 [ imix ])
                (plus:DI (reg/v:DI 63 [ imix ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(debug_insn 64 63 65 6 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 65 64 66 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 84 [ D.158399 ])
            (reg/v:DI 63 [ imix ]))) 8 {*cmpdi_1}
     (nil))
(jump_insn 66 65 67 6 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 653)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 100 [0x64])
        (nil))
 -> 653)

 succ:       7 [99.0%]  (FALLTHRU)
             56 [1.0%] 

basic block 7, loop depth 1, count 0, freq 8800, maybe hot
 prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       6 [99.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 67 66 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

 succ:       5 [100.0%]  (FALLTHRU)

basic block 8, loop depth 1, count 0, freq 7989, maybe hot
 prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       5 [50.0%] 
             9 [10.0%] 
             10 [10.0%] 
             11 [50.0%] 
             12 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 71 67 72 8 53 "" [5 uses])
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 8 (clobber (mem:BLK (scratch) [0 A8])) Batch_Mix_Correlations.cc:616 -1
     (nil))
(insn 74 73 75 8 (clobber (mem:BLK (reg/f:DI 7 sp) [0 A8])) Batch_Mix_Correlations.cc:616 -1
     (nil))
(insn 75 74 80 8 (set (reg/f:DI 7 sp)
        (reg/f:DI 85 [ saved_stack.77 ])) Batch_Mix_Correlations.cc:616 87 {*movdi_internal_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

 succ:       6 [100.0%]  (FALLTHRU)

basic block 9, loop depth 1, count 0, freq 4444, maybe hot
 prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       5 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 80 75 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 80 84 9 (var_location:DI D#63 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 84 83 85 9 (var_location:DI D.157465 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 85 84 86 9 (var_location:DI D#64 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 86 85 87 9 (set (reg:DI 302 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))) Batch_Mix_Correlations.cc:619 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 87 86 88 9 (parallel [
            (set (reg:DI 303 [ D.158403 ])
                (plus:DI (reg:DI 302 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (nil))
(insn 88 87 100 9 (parallel [
            (set (reg:DI 92 [ D.158397 ])
                (plus:DI (reg:DI 303 [ D.158403 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (nil))
(debug_insn 100 88 101 9 (var_location:DI D.157465 (debug_expr:DI D#64)) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 101 100 102 9 (var_location:DI D.157473 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 102 101 103 9 (set (reg:DI 304 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))) Batch_Mix_Correlations.cc:619 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 103 102 104 9 (parallel [
            (set (reg:DI 305 [ D.158403 ])
                (plus:DI (reg:DI 304 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (nil))
(insn 104 103 105 9 (parallel [
            (set (reg:DI 306 [ D.158397 ])
                (plus:DI (reg:DI 305 [ D.158403 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (nil))
(insn 105 104 106 9 (parallel [
            (set (reg:DI 307 [ D.158397 ])
                (mult:DI (reg:DI 92 [ D.158397 ])
                    (reg:DI 306 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 354 {*muldi3_1}
     (nil))
(insn 106 105 107 9 (parallel [
            (set (reg:DI 308 [ D.158397 ])
                (ashift:DI (reg:DI 307 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 522 {*ashldi3_1}
     (nil))
(insn 107 106 669 9 (parallel [
            (set (reg:DI 309)
                (plus:DI (reg:DI 308 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (nil))
(insn 669 107 108 9 (set (reg:DI 484)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 108 669 109 9 (parallel [
            (set (reg:DI 310)
                (plus:DI (reg:DI 484)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (nil))
(insn 109 108 670 9 (parallel [
            (set (reg:DI 311)
                (plus:DI (reg:DI 309)
                    (reg:DI 310)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (nil))
(insn 670 109 110 9 (set (reg:DI 485)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 110 670 111 9 (parallel [
            (set (reg:DI 313)
                (udiv:DI (reg:DI 311)
                    (reg:DI 485)))
            (set (reg:DI 314)
                (umod:DI (reg:DI 311)
                    (reg:DI 485)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 385 {*udivmoddi4}
     (nil))
(insn 111 110 112 9 (parallel [
            (set (reg:DI 315)
                (mult:DI (reg:DI 313)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 354 {*muldi3_1}
     (nil))
(insn 112 111 113 9 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 315)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 310 {*subdi_1}
     (nil))
(insn 113 112 114 9 (set (reg:DI 316)
        (reg/f:DI 7 sp)) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (nil))
(insn 114 113 115 9 (parallel [
            (set (reg:DI 317)
                (plus:DI (reg:DI 316)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (nil))
(insn 115 114 116 9 (parallel [
            (set (reg:DI 318)
                (lshiftrt:DI (reg:DI 317)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 556 {*lshrdi3_1}
     (expr_list:REG_EQUAL (udiv:DI (reg:DI 317)
            (const_int 4 [0x4]))
        (nil)))
(insn 116 115 117 9 (parallel [
            (set (reg/f:DI 319)
                (ashift:DI (reg:DI 318)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 522 {*ashldi3_1}
     (nil))
(insn 117 116 118 9 (set (reg/f:DI 101 [ track_data_out_private.64 ])
        (reg/f:DI 319)) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 118 117 121 9 (var_location:DI track_data_out_private.64 (reg/f:DI 101 [ track_data_out_private.64 ])) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 121 118 122 9 (var_location:DI D#65 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 122 121 123 9 (var_location:DI D.157484 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 123 122 124 9 (var_location:DI D#66 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 124 123 125 9 (set (reg:DI 320 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))) Batch_Mix_Correlations.cc:620 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 125 124 126 9 (parallel [
            (set (reg:DI 321 [ D.158403 ])
                (plus:DI (reg:DI 320 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (nil))
(insn 126 125 138 9 (parallel [
            (set (reg:DI 106 [ D.158397 ])
                (plus:DI (reg:DI 321 [ D.158403 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (nil))
(debug_insn 138 126 139 9 (var_location:DI D.157484 (debug_expr:DI D#66)) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 139 138 140 9 (var_location:DI D.157492 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 140 139 141 9 (set (reg:DI 322 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))) Batch_Mix_Correlations.cc:620 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 141 140 142 9 (parallel [
            (set (reg:DI 323 [ D.158403 ])
                (plus:DI (reg:DI 322 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (nil))
(insn 142 141 143 9 (parallel [
            (set (reg:DI 324 [ D.158397 ])
                (plus:DI (reg:DI 323 [ D.158403 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (nil))
(insn 143 142 144 9 (parallel [
            (set (reg:DI 325 [ D.158397 ])
                (mult:DI (reg:DI 106 [ D.158397 ])
                    (reg:DI 324 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 354 {*muldi3_1}
     (nil))
(insn 144 143 145 9 (parallel [
            (set (reg:DI 114 [ D.158397 ])
                (ashift:DI (reg:DI 325 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 522 {*ashldi3_1}
     (nil))
(insn 145 144 671 9 (parallel [
            (set (reg:DI 326)
                (plus:DI (reg:DI 114 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (nil))
(insn 671 145 146 9 (set (reg:DI 486)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 146 671 147 9 (parallel [
            (set (reg:DI 327)
                (plus:DI (reg:DI 486)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (nil))
(insn 147 146 672 9 (parallel [
            (set (reg:DI 328)
                (plus:DI (reg:DI 326)
                    (reg:DI 327)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (nil))
(insn 672 147 148 9 (set (reg:DI 487)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 148 672 149 9 (parallel [
            (set (reg:DI 330)
                (udiv:DI (reg:DI 328)
                    (reg:DI 487)))
            (set (reg:DI 331)
                (umod:DI (reg:DI 328)
                    (reg:DI 487)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 385 {*udivmoddi4}
     (nil))
(insn 149 148 150 9 (parallel [
            (set (reg:DI 332)
                (mult:DI (reg:DI 330)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 354 {*muldi3_1}
     (nil))
(insn 150 149 151 9 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 332)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 310 {*subdi_1}
     (nil))
(insn 151 150 152 9 (set (reg:DI 333)
        (reg/f:DI 7 sp)) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (nil))
(insn 152 151 153 9 (parallel [
            (set (reg:DI 334)
                (plus:DI (reg:DI 333)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (nil))
(insn 153 152 154 9 (parallel [
            (set (reg:DI 335)
                (lshiftrt:DI (reg:DI 334)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 556 {*lshrdi3_1}
     (expr_list:REG_EQUAL (udiv:DI (reg:DI 334)
            (const_int 4 [0x4]))
        (nil)))
(insn 154 153 155 9 (parallel [
            (set (reg/f:DI 336)
                (ashift:DI (reg:DI 335)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 522 {*ashldi3_1}
     (nil))
(insn 155 154 156 9 (set (reg/f:DI 115 [ cluster_data_out_private.65 ])
        (reg/f:DI 336)) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 156 155 163 9 (var_location:DI cluster_data_out_private.65 (reg/f:DI 115 [ cluster_data_out_private.65 ])) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 163 156 164 9 (var_location:DI D.157503 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 164 163 165 9 (set (reg:DI 337 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]))) Batch_Mix_Correlations.cc:621 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 165 164 166 9 (parallel [
            (set (reg:DI 338 [ D.158403 ])
                (plus:DI (reg:DI 337 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (nil))
(insn 166 165 167 9 (parallel [
            (set (reg:DI 339 [ D.158397 ])
                (plus:DI (reg:DI 338 [ D.158403 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (nil))
(insn 167 166 168 9 (parallel [
            (set (reg:DI 121 [ D.158397 ])
                (ashift:DI (reg:DI 339 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 522 {*ashldi3_1}
     (nil))
(insn 168 167 673 9 (parallel [
            (set (reg:DI 340)
                (plus:DI (reg:DI 121 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (nil))
(insn 673 168 169 9 (set (reg:DI 488)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 169 673 170 9 (parallel [
            (set (reg:DI 341)
                (plus:DI (reg:DI 488)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (nil))
(insn 170 169 674 9 (parallel [
            (set (reg:DI 342)
                (plus:DI (reg:DI 340)
                    (reg:DI 341)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (nil))
(insn 674 170 171 9 (set (reg:DI 489)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 171 674 172 9 (parallel [
            (set (reg:DI 344)
                (udiv:DI (reg:DI 342)
                    (reg:DI 489)))
            (set (reg:DI 345)
                (umod:DI (reg:DI 342)
                    (reg:DI 489)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 385 {*udivmoddi4}
     (nil))
(insn 172 171 173 9 (parallel [
            (set (reg:DI 346)
                (mult:DI (reg:DI 344)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 354 {*muldi3_1}
     (nil))
(insn 173 172 174 9 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 346)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 310 {*subdi_1}
     (nil))
(insn 174 173 175 9 (set (reg:DI 347)
        (reg/f:DI 7 sp)) Batch_Mix_Correlations.cc:621 87 {*movdi_internal_rex64}
     (nil))
(insn 175 174 176 9 (parallel [
            (set (reg:DI 348)
                (plus:DI (reg:DI 347)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (nil))
(insn 176 175 177 9 (parallel [
            (set (reg:DI 349)
                (lshiftrt:DI (reg:DI 348)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 556 {*lshrdi3_1}
     (expr_list:REG_EQUAL (udiv:DI (reg:DI 348)
            (const_int 4 [0x4]))
        (nil)))
(insn 177 176 178 9 (parallel [
            (set (reg/f:DI 350)
                (ashift:DI (reg:DI 349)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 522 {*ashldi3_1}
     (nil))
(insn 178 177 179 9 (set (reg/f:DI 122 [ event_data_out_private.66 ])
        (reg/f:DI 350)) Batch_Mix_Correlations.cc:621 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 179 178 180 9 (var_location:DI event_data_out_private.66 (reg/f:DI 122 [ event_data_out_private.66 ])) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 180 179 181 9 (set (reg:DI 351)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 200 [0xc8])) [0 .omp_data_i_23(D)->h5readlock+0 S8 A64])) Batch_Mix_Correlations.cc:624 87 {*movdi_internal_rex64}
     (nil))
(insn 181 180 182 9 (set (reg:DI 5 di)
        (reg:DI 351)) Batch_Mix_Correlations.cc:624 87 {*movdi_internal_rex64}
     (nil))
(call_insn 182 181 183 9 (call (mem:QI (symbol_ref:DI ("omp_set_lock") [flags 0x41]  <function_decl 0x2b94cbcf3300 omp_set_lock>) [0 omp_set_lock S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:624 665 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 183 182 184 9 (set (reg:DI 124 [ mix_event.67 ])
        (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:626 87 {*movdi_internal_rex64}
     (nil))
(insn 184 183 185 9 (set (reg/f:DI 125 [ D.158405 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 128 [0x80])) [0 .omp_data_i_23(D)->track_offset+0 S8 A64])) Batch_Mix_Correlations.cc:626 87 {*movdi_internal_rex64}
     (nil))
(insn 185 184 186 9 (set (mem/j:DI (reg/f:DI 125 [ D.158405 ]) [0 *_94+0 S8 A64])
        (reg:DI 124 [ mix_event.67 ])) Batch_Mix_Correlations.cc:626 87 {*movdi_internal_rex64}
     (nil))
(insn 186 185 187 9 (set (reg:DI 352)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 128 [0x80])) [0 .omp_data_i_23(D)->track_offset+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 187 186 188 9 (set (reg:DI 353)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 136 [0x88])) [0 .omp_data_i_23(D)->track_count+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 188 187 189 9 (set (reg:DI 354)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 88 [0x58])) [0 .omp_data_i_23(D)->track_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 189 188 190 9 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 190 189 191 9 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 191 190 192 9 (set (reg:DI 2 cx)
        (reg:DI 352)) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 192 191 193 9 (set (reg:DI 1 dx)
        (reg:DI 353)) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 193 192 194 9 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 89 {*movsi_internal}
     (nil))
(insn 194 193 195 9 (set (reg:DI 5 di)
        (reg:DI 354)) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(call_insn 195 194 196 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 665 {*call}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 196 195 197 9 (set (reg:DI 355)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 88 [0x58])) [0 .omp_data_i_23(D)->track_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 197 196 198 9 (set (reg:DI 356)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 176 [0xb0])) [0 .omp_data_i_23(D)->track_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 198 197 199 9 (set (reg:DI 357)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 80 [0x50])) [0 .omp_data_i_23(D)->track_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 199 198 200 9 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 200 199 201 9 (set (reg:DI 37 r8)
        (reg:DI 355)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 201 200 202 9 (set (reg:DI 2 cx)
        (reg:DI 356)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 202 201 203 9 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 203 202 204 9 (set (reg:DI 4 si)
        (reg/f:DI 101 [ track_data_out_private.64 ])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 204 203 205 9 (set (reg:DI 5 di)
        (reg:DI 357)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(call_insn 205 204 206 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:628 665 {*call}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 206 205 207 9 (set (reg/f:DI 132 [ D.158405 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 144 [0x90])) [0 .omp_data_i_23(D)->cluster_offset+0 S8 A64])) Batch_Mix_Correlations.cc:630 87 {*movdi_internal_rex64}
     (nil))
(insn 207 206 208 9 (set (mem/j:DI (reg/f:DI 132 [ D.158405 ]) [0 *_104+0 S8 A64])
        (reg:DI 124 [ mix_event.67 ])) Batch_Mix_Correlations.cc:630 87 {*movdi_internal_rex64}
     (nil))
(insn 208 207 209 9 (set (reg:DI 358)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 144 [0x90])) [0 .omp_data_i_23(D)->cluster_offset+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 209 208 210 9 (set (reg:DI 359)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 152 [0x98])) [0 .omp_data_i_23(D)->cluster_count+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 210 209 211 9 (set (reg:DI 360)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 104 [0x68])) [0 .omp_data_i_23(D)->cluster_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 211 210 212 9 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 212 211 213 9 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 213 212 214 9 (set (reg:DI 2 cx)
        (reg:DI 358)) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 214 213 215 9 (set (reg:DI 1 dx)
        (reg:DI 359)) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 215 214 216 9 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 89 {*movsi_internal}
     (nil))
(insn 216 215 217 9 (set (reg:DI 5 di)
        (reg:DI 360)) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(call_insn 217 216 218 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 665 {*call}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 218 217 219 9 (set (reg:DI 361)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 104 [0x68])) [0 .omp_data_i_23(D)->cluster_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 219 218 220 9 (set (reg:DI 362)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 184 [0xb8])) [0 .omp_data_i_23(D)->cluster_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 220 219 221 9 (set (reg:DI 363)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 96 [0x60])) [0 .omp_data_i_23(D)->cluster_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 221 220 222 9 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 222 221 223 9 (set (reg:DI 37 r8)
        (reg:DI 361)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 223 222 224 9 (set (reg:DI 2 cx)
        (reg:DI 362)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 224 223 225 9 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 225 224 226 9 (set (reg:DI 4 si)
        (reg/f:DI 115 [ cluster_data_out_private.65 ])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 226 225 227 9 (set (reg:DI 5 di)
        (reg:DI 363)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(call_insn 227 226 228 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:632 665 {*call}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 228 227 229 9 (set (reg/f:DI 139 [ D.158408 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 160 [0xa0])) [0 .omp_data_i_23(D)->event_offset+0 S8 A64])) Batch_Mix_Correlations.cc:634 87 {*movdi_internal_rex64}
     (nil))
(insn 229 228 230 9 (set (mem/j:DI (reg/f:DI 139 [ D.158408 ]) [0 *_114+0 S8 A64])
        (reg:DI 124 [ mix_event.67 ])) Batch_Mix_Correlations.cc:634 87 {*movdi_internal_rex64}
     (nil))
(insn 230 229 231 9 (set (reg:DI 364)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 160 [0xa0])) [0 .omp_data_i_23(D)->event_offset+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 231 230 232 9 (set (reg:DI 365)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 168 [0xa8])) [0 .omp_data_i_23(D)->event_count+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 232 231 233 9 (set (reg:DI 366)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 120 [0x78])) [0 .omp_data_i_23(D)->event_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 233 232 234 9 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 234 233 235 9 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 235 234 236 9 (set (reg:DI 2 cx)
        (reg:DI 364)) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 236 235 237 9 (set (reg:DI 1 dx)
        (reg:DI 365)) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 237 236 238 9 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 89 {*movsi_internal}
     (nil))
(insn 238 237 239 9 (set (reg:DI 5 di)
        (reg:DI 366)) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(call_insn 239 238 240 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 665 {*call}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 240 239 241 9 (set (reg:DI 367)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 120 [0x78])) [0 .omp_data_i_23(D)->event_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 241 240 242 9 (set (reg:DI 368)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 192 [0xc0])) [0 .omp_data_i_23(D)->event_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 242 241 243 9 (set (reg:DI 369)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 112 [0x70])) [0 .omp_data_i_23(D)->event_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 243 242 244 9 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 244 243 245 9 (set (reg:DI 37 r8)
        (reg:DI 367)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 245 244 246 9 (set (reg:DI 2 cx)
        (reg:DI 368)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 246 245 247 9 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 247 246 248 9 (set (reg:DI 4 si)
        (reg/f:DI 122 [ event_data_out_private.66 ])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 248 247 249 9 (set (reg:DI 5 di)
        (reg:DI 369)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(call_insn 249 248 250 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:636 665 {*call}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 250 249 251 9 (set (reg:DI 370)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 200 [0xc8])) [0 .omp_data_i_23(D)->h5readlock+0 S8 A64])) Batch_Mix_Correlations.cc:638 87 {*movdi_internal_rex64}
     (nil))
(insn 251 250 252 9 (set (reg:DI 5 di)
        (reg:DI 370)) Batch_Mix_Correlations.cc:638 87 {*movdi_internal_rex64}
     (nil))
(call_insn 252 251 254 9 (call (mem:QI (symbol_ref:DI ("omp_unset_lock") [flags 0x41]  <function_decl 0x2b94cbcf3400 omp_unset_lock>) [0 omp_unset_lock S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:638 665 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 254 252 255 9 (set (reg:SF 148 [ D.158409 ])
        (mem/j:SF (reg/f:DI 122 [ event_data_out_private.66 ]) [0 *event_data_out_private.66_90+0 S4 A32])) Batch_Mix_Correlations.cc:651 135 {*movsf_internal}
     (nil))
(debug_insn 255 254 256 9 (var_location:SF __x (reg:SF 148 [ D.158409 ])) Batch_Mix_Correlations.cc:651 -1
     (nil))
(insn 256 255 257 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 148 [ D.158409 ])
            (reg:SF 148 [ D.158409 ]))) Batch_Mix_Correlations.cc:651 57 {*cmpiusf_sse}
     (nil))
(jump_insn 257 256 258 9 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:651 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil))
 -> 71)

 succ:       8 [10.0%] 
             10 [90.0%]  (FALLTHRU)

basic block 10, loop depth 1, count 0, freq 4000, maybe hot
 prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       9 [90.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 258 257 259 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 259 258 260 10 (set (reg:SF 149 [ D.158409 ])
        (mem/j:SF (plus:DI (reg/f:DI 122 [ event_data_out_private.66 ])
                (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])) Batch_Mix_Correlations.cc:652 135 {*movsf_internal}
     (nil))
(debug_insn 260 259 261 10 (var_location:SF __x (reg:SF 149 [ D.158409 ])) Batch_Mix_Correlations.cc:652 -1
     (nil))
(insn 261 260 262 10 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 149 [ D.158409 ])
            (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:652 57 {*cmpiusf_sse}
     (nil))
(jump_insn 262 261 263 10 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:652 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil))
 -> 71)

 succ:       8 [10.0%] 
             11 [90.0%]  (FALLTHRU)

basic block 11, loop depth 1, count 0, freq 3600, maybe hot
 prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       10 [90.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 263 262 652 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 652 263 264 11 (var_location:DI D#67 (plus:DI (reg/f:DI 292 [ .omp_data_i ])
        (const_int 40 [0x28]))) -1
     (nil))
(debug_insn 264 652 265 11 (var_location:DF __x (minus:DF (mem/j:DF (plus:DI (mem/f/j:DI (debug_expr:DI D#67) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])
        (float_extend:DF (reg:SF 148 [ D.158409 ])))) Batch_Mix_Correlations.cc:653 -1
     (nil))
(insn 265 264 266 11 (set (reg/f:DI 371)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 40 [0x28])) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])) Batch_Mix_Correlations.cc:653 87 {*movdi_internal_rex64}
     (nil))
(insn 266 265 267 11 (set (reg:DF 372 [ D.158411 ])
        (float_extend:DF (reg:SF 148 [ D.158409 ]))) Batch_Mix_Correlations.cc:653 159 {*extendsfdf2_sse}
     (nil))
(insn 267 266 268 11 (set (reg:DF 374)
        (mem/j:DF (plus:DI (reg/f:DI 371)
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])) Batch_Mix_Correlations.cc:653 133 {*movdf_internal_rex64}
     (nil))
(insn 268 267 269 11 (set (reg:DF 373 [ D.158411 ])
        (minus:DF (reg:DF 374)
            (reg:DF 372 [ D.158411 ]))) Batch_Mix_Correlations.cc:653 794 {*fop_df_1_sse}
     (nil))
(insn 269 268 270 11 (set (reg:V2DF 376)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 1159 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 270 269 271 11 (parallel [
            (set (reg:DF 375 [ D.158411 ])
                (abs:DF (reg:DF 373 [ D.158411 ])))
            (use (reg:V2DF 376))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 480 {*absnegdf2_sse}
     (expr_list:REG_EQUAL (abs:DF (reg:DF 373 [ D.158411 ]))
        (nil)))
(insn 271 270 272 11 (set (reg:DF 377)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:653 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 272 271 273 11 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 375 [ D.158411 ])
            (reg:DF 377))) Batch_Mix_Correlations.cc:653 58 {*cmpiudf_sse}
     (nil))
(jump_insn 273 272 274 11 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:653 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 71)

 succ:       8 [50.0%] 
             12 [50.0%]  (FALLTHRU)

basic block 12, loop depth 1, count 0, freq 1800, maybe hot
 prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       11 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 274 273 275 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 275 274 276 12 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])
        (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:654 -1
     (nil))
(insn 276 275 277 12 (set (reg:SF 379)
        (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])) Batch_Mix_Correlations.cc:654 135 {*movsf_internal}
     (nil))
(insn 277 276 278 12 (set (reg:SF 378 [ D.158409 ])
        (minus:SF (reg:SF 379)
            (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:654 793 {*fop_sf_1_sse}
     (nil))
(insn 278 277 279 12 (set (reg:V4SF 381)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 279 278 280 12 (parallel [
            (set (reg:SF 380 [ D.158409 ])
                (abs:SF (reg:SF 378 [ D.158409 ])))
            (use (reg:V4SF 381))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_EQUAL (abs:SF (reg:SF 378 [ D.158409 ]))
        (nil)))
(insn 280 279 281 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 380 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:654 57 {*cmpiusf_sse}
     (nil))
(jump_insn 281 280 282 12 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:654 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 71)

 succ:       8 [50.0%] 
             13 [50.0%]  (FALLTHRU)

basic block 13, loop depth 1, count 0, freq 900, maybe hot
 prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 282 281 283 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 308 [0x134])) [0 .omp_data_i_23(D)->first_cluster+0 S1 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:655 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 284 283 312 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 625)
            (pc))) Batch_Mix_Correlations.cc:655 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 625)

 succ:       52 [50.0%] 
             53 [50.0%]  (FALLTHRU)

basic block 14, loop depth 1, count 0, freq 900, maybe hot
 prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       53 [9.0%] 
             17 [9.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 312 284 288 14 61 "" [1 uses])
(note 288 312 289 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 289 288 290 14 (clobber (mem:BLK (scratch) [0 A8])) -1
     (nil))
(insn 290 289 291 14 (clobber (mem:BLK (reg/f:DI 7 sp) [0 A8])) -1
     (nil))
(insn 291 290 308 14 (set (reg/f:DI 7 sp)
        (reg/f:DI 85 [ saved_stack.77 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

 succ:       6 [100.0%]  (FALLTHRU)

basic block 15, loop depth 2, count 0, freq 8281, maybe hot
 prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       17 [91.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 308 291 294 15 60 "" [1 uses])
(note 294 308 639 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

 succ:       16 [100.0%]  (FALLTHRU,DFS_BACK)

basic block 16, loop depth 2, count 0, freq 9100, maybe hot
 prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       15 [100.0%]  (FALLTHRU,DFS_BACK)
             54 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 639 294 295 16 84 "" [0 uses])
(note 295 639 296 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 296 295 297 16 (var_location:DI itrack (reg/v:DI 282 [ itrack ])) -1
     (nil))
(insn 297 296 298 16 (parallel [
            (set (reg:DI 382 [ D.158397 ])
                (mult:DI (reg:DI 163 [ D.158397 ])
                    (reg/v:DI 282 [ itrack ])))
            (clobber (reg:CC 17 flags))
        ]) 354 {*muldi3_1}
     (nil))
(insn 298 297 299 16 (parallel [
            (set (reg:DI 383 [ D.158397 ])
                (ashift:DI (reg:DI 382 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 522 {*ashldi3_1}
     (nil))
(insn 299 298 300 16 (parallel [
            (set (reg/f:DI 152 [ D.158412 ])
                (plus:DI (reg/f:DI 101 [ track_data_out_private.64 ])
                    (reg:DI 383 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 300 299 301 16 (set (reg:SF 164 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])) Batch_Mix_Correlations.cc:659 135 {*movsf_internal}
     (nil))
(debug_insn 301 300 302 16 (var_location:SF __x (reg:SF 164 [ D.158409 ])) Batch_Mix_Correlations.cc:659 -1
     (nil))
(insn 302 301 303 16 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 164 [ D.158409 ])
            (reg:SF 164 [ D.158409 ]))) Batch_Mix_Correlations.cc:659 57 {*cmpiusf_sse}
     (nil))
(jump_insn 303 302 319 16 (set (pc)
        (if_then_else (ordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) Batch_Mix_Correlations.cc:659 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
        (nil))
 -> 316)

 succ:       17 [10.0%]  (FALLTHRU)
             18 [90.0%] 

basic block 17, loop depth 2, count 0, freq 9100, maybe hot
 prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       16 [10.0%]  (FALLTHRU)
             18 [50.0%] 
             19 [50.0%] 
             20 [50.0%] 
             21 [50.0%] 
             22 [50.0%] 
             23 [71.0%] 
             27 [9.0%] 
             47 [100.0%] 
             30 [9.0%] 
             24 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 319 303 304 17 62 "" [9 uses])
(note 304 319 305 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 305 304 307 17 (parallel [
            (set (reg/v:DI 282 [ itrack ])
                (plus:DI (reg/v:DI 282 [ itrack ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:658 274 {*adddi_1}
     (nil))
(debug_insn 307 305 309 17 (var_location:DI itrack (reg/v:DI 282 [ itrack ])) -1
     (nil))
(insn 309 307 310 17 (set (reg:DI 384 [ D.158414 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))) Batch_Mix_Correlations.cc:658 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 310 309 311 17 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 384 [ D.158414 ])
            (reg/v:DI 282 [ itrack ]))) Batch_Mix_Correlations.cc:658 8 {*cmpdi_1}
     (nil))
(jump_insn 311 310 316 17 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 308)
            (pc))) Batch_Mix_Correlations.cc:658 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 308)

 succ:       15 [91.0%] 
             14 [9.0%]  (FALLTHRU)

basic block 18, loop depth 2, count 0, freq 8190, maybe hot
 prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       16 [90.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 316 311 317 18 59 "" [1 uses])
(note 317 316 318 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 318 317 320 18 (set (reg:DF 166 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))) Batch_Mix_Correlations.cc:661 159 {*extendsfdf2_sse}
     (nil))
(insn 320 318 321 18 (set (reg:DF 386)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:661 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 321 320 322 18 (set (reg:DF 385 [ D.158411 ])
        (plus:DF (reg:DF 166 [ D.158411 ])
            (reg:DF 386))) Batch_Mix_Correlations.cc:661 787 {*fop_df_comm_sse}
     (nil))
(insn 322 321 323 18 (set (reg:SI 387 [ D.158400 ])
        (fix:SI (reg:DF 385 [ D.158411 ]))) Batch_Mix_Correlations.cc:661 179 {fix_truncdfsi_sse}
     (nil))
(insn 323 322 324 18 (parallel [
            (set (reg:SI 388 [ D.158400 ])
                (and:SI (reg:SI 387 [ D.158400 ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:661 402 {*andsi_1}
     (nil))
(insn 324 323 325 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 388 [ D.158400 ])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:661 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 325 324 326 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:661 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 319)

 succ:       17 [50.0%] 
             19 [50.0%]  (FALLTHRU)

basic block 19, loop depth 2, count 0, freq 4095, maybe hot
 prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 326 325 327 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 19 (set (reg:SF 389)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0 S4 A32])) Batch_Mix_Correlations.cc:662 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 328 327 329 19 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 389)
            (reg:SF 164 [ D.158409 ]))) Batch_Mix_Correlations.cc:662 57 {*cmpiusf_sse}
     (nil))
(jump_insn 329 328 330 19 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:662 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 319)

 succ:       17 [50.0%] 
             20 [50.0%]  (FALLTHRU)

basic block 20, loop depth 2, count 0, freq 2047, maybe hot
 prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       19 [50.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 330 329 331 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 331 330 332 20 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 164 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:663 57 {*cmpiusf_sse}
     (nil))
(jump_insn 332 331 333 20 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:663 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 319)

 succ:       17 [50.0%] 
             21 [50.0%]  (FALLTHRU)

basic block 21, loop depth 2, count 0, freq 1024, maybe hot
 prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       20 [50.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 333 332 334 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 334 333 335 21 (set (reg:SF 391)
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])) Batch_Mix_Correlations.cc:664 135 {*movsf_internal}
     (nil))
(insn 335 334 336 21 (set (reg:SI 390 [ D.158400 ])
        (fix:SI (reg:SF 391))) Batch_Mix_Correlations.cc:664 177 {fix_truncsfsi_sse}
     (nil))
(insn 336 335 337 21 (parallel [
            (set (reg:SI 392)
                (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 548 {ashrsi3_cvt}
     (nil))
(insn 337 336 338 21 (parallel [
            (set (reg:SI 393)
                (xor:SI (reg:SI 392)
                    (reg:SI 390 [ D.158400 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 422 {*xorsi_1}
     (nil))
(insn 338 337 339 21 (parallel [
            (set (reg:SI 394 [ D.158400 ])
                (minus:SI (reg:SI 393)
                    (reg:SI 392)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 309 {*subsi_1}
     (nil))
(insn 339 338 340 21 (set (reg:DF 395 [ D.158411 ])
        (float:DF (reg:SI 394 [ D.158400 ]))) Batch_Mix_Correlations.cc:664 242 {*floatsidf2_sse_interunit}
     (nil))
(insn 340 339 341 21 (set (reg:DF 396)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:664 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 8.000000000000000444089209850062616169452667236328125e-1 [0x0.ccccccccccccdp+0])
        (nil)))
(insn 341 340 342 21 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 395 [ D.158411 ])
            (reg:DF 396))) Batch_Mix_Correlations.cc:664 58 {*cmpiudf_sse}
     (nil))
(jump_insn 342 341 343 21 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:664 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 319)

 succ:       17 [50.0%] 
             22 [50.0%]  (FALLTHRU)

basic block 22, loop depth 2, count 0, freq 512, maybe hot
 prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       21 [50.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 343 342 344 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 344 343 345 22 (set (reg:SF 175 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32])) Batch_Mix_Correlations.cc:665 135 {*movsf_internal}
     (nil))
(insn 345 344 346 22 (set (reg:SF 397)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32])) Batch_Mix_Correlations.cc:665 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 4.0e+0 [0x0.8p+3])
        (nil)))
(insn 346 345 347 22 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 397)
            (reg:SF 175 [ D.158409 ]))) Batch_Mix_Correlations.cc:665 57 {*cmpiusf_sse}
     (nil))
(jump_insn 347 346 348 22 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:665 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 319)

 succ:       17 [50.0%] 
             23 [50.0%]  (FALLTHRU)

basic block 23, loop depth 2, count 0, freq 256, maybe hot
 prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 348 347 349 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 350 23 (set (reg:SF 399)
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 32 [0x20])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B]+0 S4 A32])) Batch_Mix_Correlations.cc:666 135 {*movsf_internal}
     (nil))
(insn 350 349 351 23 (set (reg:SF 398 [ D.158409 ])
        (div:SF (reg:SF 399)
            (reg:SF 175 [ D.158409 ]))) Batch_Mix_Correlations.cc:666 793 {*fop_sf_1_sse}
     (nil))
(insn 351 350 352 23 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 398 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:666 57 {*cmpiusf_sse}
     (nil))
(jump_insn 352 351 353 23 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:666 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil))
 -> 319)

 succ:       17 [71.0%] 
             24 [29.0%]  (FALLTHRU)

basic block 24, loop depth 2, count 0, freq 74, maybe hot
 prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       23 [29.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 353 352 354 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 24 (var_location:SF d (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(debug_insn 355 354 356 24 (var_location:SF __x (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) -1
     (nil))
(insn 356 355 357 24 (set (reg:SF 401)
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 135 {*movsf_internal}
     (nil))
(insn 357 356 358 24 (set (reg:V4SF 402)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 358 357 359 24 (parallel [
            (set (reg:SF 400 [ D.158409 ])
                (abs:SF (reg:SF 401)))
            (use (reg:V4SF 402))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_EQUAL (abs:SF (reg:SF 401))
        (nil)))
(insn 359 358 360 24 (set (reg:DF 179 [ D.158411 ])
        (float_extend:DF (reg:SF 400 [ D.158409 ]))) Batch_Mix_Correlations.cc:667 159 {*extendsfdf2_sse}
     (nil))
(debug_insn 360 359 361 24 (var_location:DF x (reg:DF 166 [ D.158411 ])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(debug_insn 361 360 362 24 (var_location:DF y (const_double:DF 1.3000000000000000444089209850062616169452667236328125e+0 [0x0.a6666666666668p+1])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(insn 362 361 363 24 (set (reg:DF 403)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.3000000000000000444089209850062616169452667236328125e+0 [0x0.a6666666666668p+1])
        (nil)))
(insn 363 362 364 24 (set (reg:DF 22 xmm1)
        (reg:DF 403)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (nil))
(insn 364 363 365 24 (set (reg:DF 21 xmm0)
        (reg:DF 166 [ D.158411 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (nil))
(call_insn 365 364 366 24 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("pow") [flags 0x41]  <function_decl 0x2b94c3a68a00 pow>) [0 __builtin_pow S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 366 365 367 24 (set (reg:DF 404)
        (reg:DF 21 xmm0)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (nil))
(insn 367 366 368 24 (set (reg:DF 405)
        (reg:DF 404)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (nil))
(insn 368 367 369 24 (set (reg:DF 286 [ D.158421 ])
        (reg:DF 405)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (nil))
(insn 369 368 370 24 (set (reg:DF 407)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:667 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 3.1500000000000000222044604925031308084726333618164062e-2 [0x0.810624dd2f1aap-4])
        (nil)))
(insn 370 369 371 24 (set (reg:DF 406 [ D.158411 ])
        (div:DF (reg:DF 407)
            (reg:DF 286 [ D.158421 ]))) Batch_Mix_Correlations.cc:667 794 {*fop_df_1_sse}
     (nil))
(insn 371 370 372 24 (set (reg:DF 409)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:667 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.309999999999999900635039296048489632084965705871582e-2 [0x0.bd3c36113404e8p-5])
        (nil)))
(insn 372 371 373 24 (set (reg:DF 408 [ D.158411 ])
        (plus:DF (reg:DF 406 [ D.158411 ])
            (reg:DF 409))) Batch_Mix_Correlations.cc:667 787 {*fop_df_comm_sse}
     (nil))
(insn 373 372 374 24 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 408 [ D.158411 ])
            (reg:DF 179 [ D.158411 ]))) Batch_Mix_Correlations.cc:667 58 {*cmpiudf_sse}
     (nil))
(jump_insn 374 373 666 24 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 666)
            (pc))) Batch_Mix_Correlations.cc:667 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 666)

 succ:       25 [50.0%] 
             17 [50.0%]  (FALLTHRU)

basic block 25, loop depth 2, count 0, freq 37, maybe hot
 prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       24 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 666 374 378 25 86 "" [1 uses])
(note 378 666 379 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 379 378 380 25 (var_location:DF dRmin (const_double:DF 2.0000000000000000416333634234433702658861875534057617e-2 [0x0.a3d70a3d70a3d8p-5])) Batch_Mix_Correlations.cc:669 -1
     (nil))
(debug_insn 380 379 381 25 (var_location:QI MixTrack_HasMatch (const_int 0 [0])) Batch_Mix_Correlations.cc:671 -1
     (nil))
(debug_insn 381 380 382 25 (var_location:SI l (const_int 0 [0])) Batch_Mix_Correlations.cc:672 -1
     (nil))
(insn 382 381 383 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:672 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 383 382 588 25 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 584)
            (pc))) Batch_Mix_Correlations.cc:672 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 584)

 succ:       48 [50.0%] 
             26 [50.0%]  (FALLTHRU)

basic block 26, loop depth 2, count 0, freq 37, maybe hot
 prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       48 [21.4%] 
             51 [100.0%]  (FALLTHRU)
             25 [50.0%]  (FALLTHRU)
             50 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 588 383 384 26 81 "" [2 uses])
(note 384 588 385 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 385 384 386 26 (set (reg:SF 197 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])) Batch_Mix_Correlations.cc:683 135 {*movsf_internal}
     (nil))
(insn 386 385 387 26 (set (reg:DI 199 [ D.158414 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:683 87 {*movdi_internal_rex64}
     (nil))
(insn 387 386 388 26 (set (reg/f:DI 410)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) Batch_Mix_Correlations.cc:683 87 {*movdi_internal_rex64}
     (nil))
(insn 388 387 389 26 (set (reg:SF 200 [ D.158409 ])
        (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 410)) [0 *_189 S4 A32])) Batch_Mix_Correlations.cc:683 135 {*movsf_internal}
     (nil))
(debug_insn 389 388 390 26 (var_location:SF D#62 (div:SF (reg:SF 197 [ D.158409 ])
        (reg:SF 200 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 -1
     (nil))
(debug_insn 390 389 391 26 (var_location:DF zt (float_extend:DF (debug_expr:SF D#62))) Batch_Mix_Correlations.cc:683 -1
     (nil))
(insn 391 390 392 26 (set (reg/f:DI 411)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 64 [0x40])) [0 .omp_data_i_23(D)->cluster_phi+0 S8 A64])) Batch_Mix_Correlations.cc:684 87 {*movdi_internal_rex64}
     (nil))
(insn 392 391 393 26 (set (reg:SF 413)
        (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 411)) [0 *_194 S4 A32])) Batch_Mix_Correlations.cc:684 135 {*movsf_internal}
     (nil))
(insn 393 392 394 26 (set (reg:SF 412 [ D.158409 ])
        (minus:SF (reg:SF 413)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32]))) Batch_Mix_Correlations.cc:684 793 {*fop_sf_1_sse}
     (nil))
(insn 394 393 395 26 (set (reg:DF 414 [ D.158411 ])
        (float_extend:DF (reg:SF 412 [ D.158409 ]))) Batch_Mix_Correlations.cc:684 159 {*extendsfdf2_sse}
     (nil))
(insn 395 394 396 26 (set (reg:DF 21 xmm0)
        (reg:DF 414 [ D.158411 ])) Batch_Mix_Correlations.cc:684 133 {*movdf_internal_rex64}
     (nil))
(call_insn 396 395 397 26 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_ZN8TVector210Phi_mpi_piEd") [flags 0x41]  <function_decl 0x2b94ca29b100 Phi_mpi_pi>) [0 Phi_mpi_pi S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:684 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 397 396 398 26 (set (reg:DF 208 [ D.158411 ])
        (reg:DF 21 xmm0)) Batch_Mix_Correlations.cc:684 133 {*movdf_internal_rex64}
     (nil))
(debug_insn 398 397 399 26 (var_location:DF d (reg:DF 208 [ D.158411 ])) Batch_Mix_Correlations.cc:684 -1
     (nil))
(debug_insn 399 398 400 26 (var_location:DF __x (reg:DF 208 [ D.158411 ])) -1
     (nil))
(insn 400 399 401 26 (set (reg:V2DF 416)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 1159 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 401 400 402 26 (parallel [
            (set (reg:DF 415 [ D.158411 ])
                (abs:DF (reg:DF 208 [ D.158411 ])))
            (use (reg:V2DF 416))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 480 {*absnegdf2_sse}
     (expr_list:REG_EQUAL (abs:DF (reg:DF 208 [ D.158411 ]))
        (nil)))
(insn 402 401 403 26 (set (reg/v:SF 209 [ DeltaPhi ])
        (float_truncate:SF (reg:DF 415 [ D.158411 ]))) Batch_Mix_Correlations.cc:684 164 {*truncdfsf_fast_sse}
     (nil))
(debug_insn 403 402 404 26 (var_location:SF DeltaPhi (reg/v:SF 209 [ DeltaPhi ])) Batch_Mix_Correlations.cc:684 -1
     (nil))
(insn 404 403 405 26 (set (reg/f:DI 417)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 56 [0x38])) [0 .omp_data_i_23(D)->cluster_eta+0 S8 A64])) Batch_Mix_Correlations.cc:685 87 {*movdi_internal_rex64}
     (nil))
(insn 405 404 406 26 (set (reg:DI 418)
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:685 87 {*movdi_internal_rex64}
     (nil))
(insn 406 405 407 26 (set (reg:SF 419)
        (mem/j:SF (plus:DI (mult:DI (reg:DI 418)
                    (const_int 4 [0x4]))
                (reg/f:DI 417)) [0 *_202 S4 A32])) Batch_Mix_Correlations.cc:685 135 {*movsf_internal}
     (nil))
(insn 407 406 408 26 (set (reg/v:SF 214 [ DeltaEta ])
        (minus:SF (reg:SF 419)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))) Batch_Mix_Correlations.cc:685 793 {*fop_sf_1_sse}
     (nil))
(debug_insn 408 407 409 26 (var_location:SF DeltaEta (reg/v:SF 214 [ DeltaEta ])) Batch_Mix_Correlations.cc:685 -1
     (nil))
(debug_insn 409 408 410 26 (var_location:SF d (reg/v:SF 209 [ DeltaPhi ])) Batch_Mix_Correlations.cc:685 -1
     (nil))
(debug_insn 410 409 411 26 (var_location:SF __x (reg/v:SF 209 [ DeltaPhi ])) -1
     (nil))
(insn 411 410 412 26 (set (reg:V4SF 421)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 412 411 413 26 (parallel [
            (set (reg:SF 420 [ D.158409 ])
                (abs:SF (reg/v:SF 209 [ DeltaPhi ])))
            (use (reg:V4SF 421))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_EQUAL (abs:SF (reg/v:SF 209 [ DeltaPhi ]))
        (nil)))
(insn 413 412 414 26 (set (reg:DF 422 [ D.158411 ])
        (float_extend:DF (reg:SF 420 [ D.158409 ]))) Batch_Mix_Correlations.cc:686 159 {*extendsfdf2_sse}
     (nil))
(insn 414 413 415 26 (set (reg:DF 423)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:686 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0000000000000001040834085586084256647154688835144043e-3 [0x0.a3d70a3d70a3d8p-7])
        (nil)))
(insn 415 414 416 26 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 423)
            (reg:DF 422 [ D.158411 ]))) Batch_Mix_Correlations.cc:686 58 {*cmpiudf_sse}
     (nil))
(jump_insn 416 415 580 26 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 570)
            (pc))) Batch_Mix_Correlations.cc:686 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 570)

 succ:       47 [50.0%] 
             27 [50.0%]  (FALLTHRU)

basic block 27, loop depth 2, count 0, freq 18, maybe hot
 prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       26 [50.0%]  (FALLTHRU)
             47 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 580 416 417 27 80 "" [0 uses])
(note 417 580 418 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 418 417 419 27 (var_location:SI ipt (const_int 0 [0])) -1
     (nil))
(insn 419 418 420 27 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:688 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 420 419 421 27 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:688 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 319)

 succ:       28 [91.0%]  (FALLTHRU)
             17 [9.0%] 

basic block 28, loop depth 2, count 0, freq 16, maybe hot
 prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       27 [91.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 421 420 422 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 422 421 423 28 (set (reg:SF 424 [ D.158409 ])
        (div:SF (reg:SF 197 [ D.158409 ])
            (reg:SF 200 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 793 {*fop_sf_1_sse}
     (nil))
(insn 423 422 8 28 (set (reg/v:DF 202 [ zt ])
        (float_extend:DF (reg:SF 424 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 159 {*extendsfdf2_sse}
     (nil))
(insn 8 423 441 28 (set (reg/v:SI 281 [ ipt ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:683 89 {*movsi_internal}
     (nil))

 succ:       29 [100.0%]  (FALLTHRU)

basic block 29, loop depth 3, count 0, freq 188, maybe hot
 prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       31 [100.0%]  (FALLTHRU)
             28 [100.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 441 8 424 29 67 "" [0 uses])
(note 424 441 425 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 425 424 426 29 (var_location:SI ipt (reg/v:SI 281 [ ipt ])) -1
     (nil))
(insn 426 425 427 29 (set (reg/f:DI 425)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 427 426 428 29 (set (reg:DI 426)
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 428 427 429 29 (set (reg:SF 220 [ D.158409 ])
        (mem/j:SF (plus:DI (mult:DI (reg:DI 426)
                    (const_int 4 [0x4]))
                (reg/f:DI 425)) [0 *_210 S4 A32])) Batch_Mix_Correlations.cc:689 135 {*movsf_internal}
     (nil))
(insn 429 428 430 29 (set (reg:DI 427 [ D.158398 ])
        (sign_extend:DI (reg/v:SI 281 [ ipt ]))) Batch_Mix_Correlations.cc:689 149 {*extendsidi2_rex64}
     (nil))
(insn 430 429 431 29 (parallel [
            (set (reg:DI 222 [ D.158398 ])
                (ashift:DI (reg:DI 427 [ D.158398 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:689 522 {*ashldi3_1}
     (nil))
(insn 431 430 432 29 (set (reg/f:DI 223 [ D.158416 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 432 431 433 29 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 220 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 223 [ D.158416 ])
                    (reg:DI 222 [ D.158398 ])) [0 *_216+0 S4 A32]))) Batch_Mix_Correlations.cc:689 57 {*cmpiusf_sse}
     (nil))
(jump_insn 433 432 446 29 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 444)
            (pc))) Batch_Mix_Correlations.cc:689 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 444)

 succ:       32 [50.0%] 
             30 [50.0%]  (FALLTHRU)

basic block 30, loop depth 3, count 0, freq 188, maybe hot
 prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       29 [50.0%]  (FALLTHRU)
             33 [9.0%] 
             36 [9.0%] 
             32 [50.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 446 433 434 30 68 "" [2 uses])
(note 434 446 435 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 435 434 437 30 (parallel [
            (set (reg/v:SI 281 [ ipt ])
                (plus:SI (reg/v:SI 281 [ ipt ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:688 273 {*addsi_1}
     (nil))
(debug_insn 437 435 438 30 (var_location:SI ipt (reg/v:SI 281 [ ipt ])) -1
     (nil))
(insn 438 437 439 30 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])
            (reg/v:SI 281 [ ipt ]))) Batch_Mix_Correlations.cc:688 7 {*cmpsi_1}
     (nil))
(jump_insn 439 438 440 30 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:688 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 319)

 succ:       31 [91.0%]  (FALLTHRU)
             17 [9.0%] 

basic block 31, loop depth 3, count 0, freq 171, maybe hot
 prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       30 [91.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 440 439 444 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

 succ:       29 [100.0%]  (FALLTHRU)

basic block 32, loop depth 3, count 0, freq 94, maybe hot
 prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       29 [50.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 444 440 445 32 66 "" [1 uses])
(note 445 444 447 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 447 445 448 32 (set (reg:SF 428)
        (mem:SF (plus:DI (plus:DI (reg/f:DI 223 [ D.158416 ])
                    (reg:DI 222 [ D.158398 ]))
                (const_int 4 [0x4])) [0 *_220+0 S4 A32])) Batch_Mix_Correlations.cc:689 135 {*movsf_internal}
     (nil))
(insn 448 447 449 32 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 428)
            (reg:SF 220 [ D.158409 ]))) Batch_Mix_Correlations.cc:689 57 {*cmpiusf_sse}
     (nil))
(jump_insn 449 448 667 32 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 667)
            (pc))) Batch_Mix_Correlations.cc:689 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 667)

 succ:       33 [50.0%] 
             30 [50.0%]  (FALLTHRU)

basic block 33, loop depth 3, count 0, freq 47, maybe hot
 prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       32 [50.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 667 449 453 33 87 "" [1 uses])
(note 453 667 454 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 454 453 455 33 (var_location:SI izt (const_int 0 [0])) -1
     (nil))
(insn 455 454 456 33 (set (reg:SI 229 [ D.158400 ])
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))
(insn 456 455 457 33 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 229 [ D.158400 ])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:690 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 457 456 458 33 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) Batch_Mix_Correlations.cc:690 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 446)

 succ:       34 [91.0%]  (FALLTHRU)
             30 [9.0%] 

basic block 34, loop depth 3, count 0, freq 43, maybe hot
 prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       33 [91.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 458 457 9 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 9 458 475 34 (set (reg/v:SI 280 [ izt ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))

 succ:       35 [100.0%]  (FALLTHRU)

basic block 35, loop depth 4, count 0, freq 474, maybe hot
 prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       37 [100.0%]  (FALLTHRU)
             34 [100.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 475 9 459 35 71 "" [0 uses])
(note 459 475 460 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 460 459 461 35 (var_location:SI izt (reg/v:SI 280 [ izt ])) -1
     (nil))
(insn 461 460 462 35 (set (reg:DI 429 [ D.158398 ])
        (sign_extend:DI (reg/v:SI 280 [ izt ]))) Batch_Mix_Correlations.cc:691 149 {*extendsidi2_rex64}
     (nil))
(insn 462 461 463 35 (parallel [
            (set (reg:DI 231 [ D.158398 ])
                (ashift:DI (reg:DI 429 [ D.158398 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:691 522 {*ashldi3_1}
     (nil))
(insn 463 462 464 35 (set (reg/f:DI 232 [ D.158416 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64])) Batch_Mix_Correlations.cc:691 87 {*movdi_internal_rex64}
     (nil))
(insn 464 463 465 35 (set (reg:DF 430 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (reg/f:DI 232 [ D.158416 ])
                    (reg:DI 231 [ D.158398 ])) [0 *_226+0 S4 A32]))) Batch_Mix_Correlations.cc:691 159 {*extendsfdf2_sse}
     (nil))
(insn 465 464 466 35 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 202 [ zt ])
            (reg:DF 430 [ D.158411 ]))) Batch_Mix_Correlations.cc:691 58 {*cmpiudf_sse}
     (nil))
(jump_insn 466 465 480 35 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 478)
            (pc))) Batch_Mix_Correlations.cc:691 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 478)

 succ:       38 [50.0%] 
             36 [50.0%]  (FALLTHRU)

basic block 36, loop depth 4, count 0, freq 474, maybe hot
 prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       35 [50.0%]  (FALLTHRU)
             42 [100.0%]  (FALLTHRU)
             38 [50.0%]  (FALLTHRU)
             41 [100.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 480 466 467 36 72 "" [0 uses])
(note 467 480 468 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 468 467 470 36 (parallel [
            (set (reg/v:SI 280 [ izt ])
                (plus:SI (reg/v:SI 280 [ izt ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:690 273 {*addsi_1}
     (nil))
(debug_insn 470 468 471 36 (var_location:SI izt (reg/v:SI 280 [ izt ])) -1
     (nil))
(insn 471 470 472 36 (set (reg:SI 229 [ D.158400 ])
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))
(insn 472 471 473 36 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 229 [ D.158400 ])
            (reg/v:SI 280 [ izt ]))) Batch_Mix_Correlations.cc:690 7 {*cmpsi_1}
     (nil))
(jump_insn 473 472 474 36 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) Batch_Mix_Correlations.cc:690 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 446)

 succ:       37 [91.0%]  (FALLTHRU)
             30 [9.0%] 

basic block 37, loop depth 4, count 0, freq 431, maybe hot
 prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       36 [91.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 474 473 478 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

 succ:       35 [100.0%]  (FALLTHRU)

basic block 38, loop depth 4, count 0, freq 237, maybe hot
 prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       35 [50.0%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 478 474 479 38 70 "" [1 uses])
(note 479 478 481 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 481 479 482 38 (set (reg:DF 431 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (plus:DI (reg/f:DI 232 [ D.158416 ])
                        (reg:DI 231 [ D.158398 ]))
                    (const_int 4 [0x4])) [0 *_231+0 S4 A32]))) Batch_Mix_Correlations.cc:691 159 {*extendsfdf2_sse}
     (nil))
(insn 482 481 483 38 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 431 [ D.158411 ])
            (reg/v:DF 202 [ zt ]))) Batch_Mix_Correlations.cc:691 58 {*cmpiudf_sse}
     (nil))
(jump_insn 483 482 668 38 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 668)
            (pc))) Batch_Mix_Correlations.cc:691 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 668)

 succ:       39 [50.0%] 
             36 [50.0%]  (FALLTHRU)

basic block 39, loop depth 4, count 0, freq 119, maybe hot
 prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       38 [50.0%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 668 483 487 39 88 "" [1 uses])
(note 487 668 488 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 488 487 489 39 (set (reg:DF 432 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:693 159 {*extendsfdf2_sse}
     (nil))
(insn 489 488 490 39 (set (reg:DF 433)
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:693 133 {*movdf_internal_rex64}
     (nil))
(insn 490 489 491 39 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 433)
            (reg:DF 432 [ D.158411 ]))) Batch_Mix_Correlations.cc:693 58 {*cmpiudf_sse}
     (nil))
(jump_insn 491 490 567 39 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 547)
            (pc))) Batch_Mix_Correlations.cc:693 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil))
 -> 547)

 succ:       45 [50.0%] 
             40 [50.0%]  (FALLTHRU)

basic block 40, loop depth 4, count 0, freq 77, maybe hot
 prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       39 [50.0%]  (FALLTHRU)
             46 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 567 491 492 40 79 "" [0 uses])
(note 492 567 493 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 493 492 494 40 (set (reg:DF 434 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:699 159 {*extendsfdf2_sse}
     (nil))
(insn 494 493 495 40 (set (reg:DF 435)
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:699 133 {*movdf_internal_rex64}
     (nil))
(insn 495 494 496 40 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 435)
            (reg:DF 434 [ D.158411 ]))) Batch_Mix_Correlations.cc:699 58 {*cmpiudf_sse}
     (nil))
(jump_insn 496 495 544 40 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 523)
            (pc))) Batch_Mix_Correlations.cc:699 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2273 [0x8e1])
        (nil))
 -> 523)

 succ:       43 [22.7%] 
             41 [77.3%]  (FALLTHRU)

basic block 41, loop depth 4, count 0, freq 77, maybe hot
 prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       40 [77.3%]  (FALLTHRU)
             44 [100.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 544 496 497 41 78 "" [0 uses])
(note 497 544 498 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 498 497 499 41 (set (reg:DF 436 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:704 159 {*extendsfdf2_sse}
     (nil))
(insn 499 498 500 41 (set (reg:DF 437)
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:704 133 {*movdf_internal_rex64}
     (nil))
(insn 500 499 501 41 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 437)
            (reg:DF 436 [ D.158411 ]))) Batch_Mix_Correlations.cc:704 58 {*cmpiudf_sse}
     (nil))
(jump_insn 501 500 525 41 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 525)
            (pc))) Batch_Mix_Correlations.cc:704 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 525)

 succ:       42
             36 [100.0%]  (FALLTHRU)

basic block 42, loop depth 4, count 0, freq 34, maybe hot
 prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       41
             43 [71.0%] 
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 525 501 505 42 77 "" [2 uses])
(note 505 525 506 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 506 505 507 42 (parallel [
            (set (reg:SI 438 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 353 {*mulsi3_1}
     (nil))
(insn 507 506 508 42 (parallel [
            (set (reg:SI 439 [ D.158400 ])
                (plus:SI (reg:SI 438 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 273 {*addsi_1}
     (nil))
(insn 508 507 509 42 (set (reg:DI 440)
        (sign_extend:DI (reg:SI 439 [ D.158400 ]))) Batch_Mix_Correlations.cc:706 149 {*extendsidi2_rex64}
     (nil))
(insn 509 508 510 42 (parallel [
            (set (reg:DI 441)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 270 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 354 {*muldi3_1}
     (nil))
(insn 510 509 511 42 (parallel [
            (set (reg:DI 442)
                (plus:DI (reg:DI 440)
                    (reg:DI 441)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 274 {*adddi_1}
     (nil))
(insn 511 510 512 42 (set (reg/f:DI 274 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                    (const_int 8 [0x8]))
                (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (nil))
(insn 512 511 513 42 (set (reg/f:DI 279 [ D.158420 ])
        (reg/f:DI 274 [ D.158417 ])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (nil))
(insn 513 512 514 42 (set (reg/f:DI 443)
        (mem/f/j:DI (reg/f:DI 274 [ D.158417 ]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (nil))
(insn 514 513 515 42 (set (reg:DF 444 [ D.158411 ])
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:706 159 {*extendsfdf2_sse}
     (nil))
(insn 515 514 516 42 (set (reg:DF 445 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:706 159 {*extendsfdf2_sse}
     (nil))
(insn 516 515 517 42 (set (reg/f:DI 446)
        (mem/f:DI (plus:DI (reg/f:DI 443)
                (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (nil))
(insn 517 516 518 42 (set (reg:DF 22 xmm1)
        (reg:DF 444 [ D.158411 ])) Batch_Mix_Correlations.cc:706 133 {*movdf_internal_rex64}
     (nil))
(insn 518 517 519 42 (set (reg:DF 21 xmm0)
        (reg:DF 445 [ D.158411 ])) Batch_Mix_Correlations.cc:706 133 {*movdf_internal_rex64}
     (nil))
(insn 519 518 520 42 (set (reg:DI 5 di)
        (reg/f:DI 279 [ D.158420 ])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (nil))
(call_insn 520 519 523 42 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 446) [0 *OBJ_TYPE_REF(_274;_278->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:706 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))

 succ:       36 [100.0%]  (FALLTHRU)

basic block 43, loop depth 4, count 0, freq 59, maybe hot
 prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       40 [22.7%] 
             45 [71.0%] 
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 523 520 524 43 75 "" [2 uses])
(note 524 523 526 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 526 524 527 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 310 [0x136])) [0 .omp_data_i_23(D)->Background+0 S1 A16])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:700 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 527 526 528 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 525)
            (pc))) Batch_Mix_Correlations.cc:700 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil))
 -> 525)

 succ:       44 [29.0%]  (FALLTHRU)
             42 [71.0%] 

basic block 44, loop depth 4, count 0, freq 17, maybe hot
 prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       43 [29.0%]  (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 528 527 529 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 529 528 530 44 (parallel [
            (set (reg:SI 447 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 353 {*mulsi3_1}
     (nil))
(insn 530 529 531 44 (parallel [
            (set (reg:SI 448 [ D.158400 ])
                (plus:SI (reg:SI 447 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 273 {*addsi_1}
     (nil))
(insn 531 530 532 44 (set (reg:DI 449)
        (sign_extend:DI (reg:SI 448 [ D.158400 ]))) Batch_Mix_Correlations.cc:702 149 {*extendsidi2_rex64}
     (nil))
(insn 532 531 533 44 (parallel [
            (set (reg:DI 450)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 257 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 354 {*muldi3_1}
     (nil))
(insn 533 532 534 44 (parallel [
            (set (reg:DI 451)
                (plus:DI (reg:DI 449)
                    (reg:DI 450)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 274 {*adddi_1}
     (nil))
(insn 534 533 535 44 (set (reg/f:DI 261 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                    (const_int 8 [0x8]))
                (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (nil))
(insn 535 534 536 44 (set (reg/f:DI 266 [ D.158420 ])
        (reg/f:DI 261 [ D.158417 ])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (nil))
(insn 536 535 537 44 (set (reg/f:DI 452)
        (mem/f/j:DI (reg/f:DI 261 [ D.158417 ]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (nil))
(insn 537 536 538 44 (set (reg:DF 453 [ D.158411 ])
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:702 159 {*extendsfdf2_sse}
     (nil))
(insn 538 537 539 44 (set (reg:DF 454 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:702 159 {*extendsfdf2_sse}
     (nil))
(insn 539 538 540 44 (set (reg/f:DI 455)
        (mem/f:DI (plus:DI (reg/f:DI 452)
                (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (nil))
(insn 540 539 541 44 (set (reg:DF 22 xmm1)
        (reg:DF 453 [ D.158411 ])) Batch_Mix_Correlations.cc:702 133 {*movdf_internal_rex64}
     (nil))
(insn 541 540 542 44 (set (reg:DF 21 xmm0)
        (reg:DF 454 [ D.158411 ])) Batch_Mix_Correlations.cc:702 133 {*movdf_internal_rex64}
     (nil))
(insn 542 541 543 44 (set (reg:DI 5 di)
        (reg/f:DI 266 [ D.158420 ])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (nil))
(call_insn 543 542 547 44 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 455) [0 *OBJ_TYPE_REF(_259;_263->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:702 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))

 succ:       41 [100.0%]  (FALLTHRU)

basic block 45, loop depth 4, count 0, freq 59, maybe hot
 prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       39 [50.0%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 547 543 548 45 74 "" [1 uses])
(note 548 547 549 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 549 548 550 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 309 [0x135])) [0 .omp_data_i_23(D)->Signal+0 S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 550 549 551 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 523)
            (pc))) Batch_Mix_Correlations.cc:694 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil))
 -> 523)

 succ:       46 [29.0%]  (FALLTHRU)
             43 [71.0%] 

basic block 46, loop depth 4, count 0, freq 17, maybe hot
 prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       45 [29.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 551 550 552 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 552 551 553 46 (parallel [
            (set (reg:SI 456 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (reg:SI 229 [ D.158400 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 353 {*mulsi3_1}
     (nil))
(insn 553 552 554 46 (parallel [
            (set (reg:SI 457 [ D.158400 ])
                (plus:SI (reg:SI 456 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 273 {*addsi_1}
     (nil))
(insn 554 553 555 46 (set (reg:DI 458)
        (sign_extend:DI (reg:SI 457 [ D.158400 ]))) Batch_Mix_Correlations.cc:696 149 {*extendsidi2_rex64}
     (nil))
(insn 555 554 556 46 (parallel [
            (set (reg:DI 459)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 244 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 354 {*muldi3_1}
     (nil))
(insn 556 555 557 46 (parallel [
            (set (reg:DI 460)
                (plus:DI (reg:DI 458)
                    (reg:DI 459)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 274 {*adddi_1}
     (nil))
(insn 557 556 558 46 (set (reg/f:DI 247 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                    (const_int 8 [0x8]))
                (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (nil))
(insn 558 557 559 46 (set (reg/f:DI 252 [ D.158420 ])
        (reg/f:DI 247 [ D.158417 ])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (nil))
(insn 559 558 560 46 (set (reg/f:DI 461)
        (mem/f/j:DI (reg/f:DI 247 [ D.158417 ]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (nil))
(insn 560 559 561 46 (set (reg:DF 462 [ D.158411 ])
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:696 159 {*extendsfdf2_sse}
     (nil))
(insn 561 560 562 46 (set (reg:DF 463 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:696 159 {*extendsfdf2_sse}
     (nil))
(insn 562 561 563 46 (set (reg/f:DI 464)
        (mem/f:DI (plus:DI (reg/f:DI 461)
                (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (nil))
(insn 563 562 564 46 (set (reg:DF 22 xmm1)
        (reg:DF 462 [ D.158411 ])) Batch_Mix_Correlations.cc:696 133 {*movdf_internal_rex64}
     (nil))
(insn 564 563 565 46 (set (reg:DF 21 xmm0)
        (reg:DF 463 [ D.158411 ])) Batch_Mix_Correlations.cc:696 133 {*movdf_internal_rex64}
     (nil))
(insn 565 564 566 46 (set (reg:DI 5 di)
        (reg/f:DI 252 [ D.158420 ])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (nil))
(call_insn 566 565 570 46 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 464) [0 *OBJ_TYPE_REF(_243;_247->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:696 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))

 succ:       40 [100.0%]  (FALLTHRU)

basic block 47, loop depth 2, count 0, freq 19, maybe hot
 prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       26 [50.0%] 
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 570 566 571 47 65 "" [1 uses])
(note 571 570 572 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 572 571 573 47 (var_location:SF d (reg/v:SF 214 [ DeltaEta ])) -1
     (nil))
(debug_insn 573 572 574 47 (var_location:SF __x (reg/v:SF 214 [ DeltaEta ])) -1
     (nil))
(insn 574 573 575 47 (set (reg:V4SF 466)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 575 574 576 47 (parallel [
            (set (reg:SF 465 [ D.158409 ])
                (abs:SF (reg/v:SF 214 [ DeltaEta ])))
            (use (reg:V4SF 466))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_EQUAL (abs:SF (reg/v:SF 214 [ DeltaEta ]))
        (nil)))
(insn 576 575 577 47 (set (reg:DF 467 [ D.158411 ])
        (float_extend:DF (reg:SF 465 [ D.158409 ]))) Batch_Mix_Correlations.cc:686 159 {*extendsfdf2_sse}
     (nil))
(insn 577 576 578 47 (set (reg:DF 468)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:686 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0000000000000001040834085586084256647154688835144043e-3 [0x0.a3d70a3d70a3d8p-7])
        (nil)))
(insn 578 577 579 47 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 468)
            (reg:DF 467 [ D.158411 ]))) Batch_Mix_Correlations.cc:686 58 {*cmpiudf_sse}
     (nil))
(jump_insn 579 578 584 47 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:686 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil))
 -> 319)

 succ:       17 [100.0%] 
             27 (FALLTHRU)

basic block 48, loop depth 2, count 0, freq 19, maybe hot
 prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       25 [50.0%] 
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 584 579 585 48 64 "" [1 uses])
(note 585 584 586 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 586 585 587 48 (set (reg:SF 186 [ D.158409 ])
        (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32])) Batch_Mix_Correlations.cc:673 135 {*movsf_internal}
     (nil))
(debug_insn 587 586 589 48 (var_location:SF __x (reg:SF 186 [ D.158409 ])) Batch_Mix_Correlations.cc:673 -1
     (nil))
(insn 589 587 590 48 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 186 [ D.158409 ])
            (reg:SF 186 [ D.158409 ]))) Batch_Mix_Correlations.cc:673 57 {*cmpiusf_sse}
     (nil))
(jump_insn 590 589 591 48 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 588)
            (pc))) Batch_Mix_Correlations.cc:673 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
        (nil))
 -> 588)

 succ:       26 [21.4%] 
             49 [78.6%]  (FALLTHRU)

basic block 49, loop depth 2, count 0, freq 15, maybe hot
 prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       48 [78.6%]  (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 591 590 592 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 592 591 593 49 (var_location:SF d (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) Batch_Mix_Correlations.cc:674 -1
     (nil))
(debug_insn 593 592 594 49 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) -1
     (nil))
(insn 594 593 595 49 (set (reg:SF 470)
        (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])) Batch_Mix_Correlations.cc:674 135 {*movsf_internal}
     (nil))
(insn 595 594 596 49 (set (reg:SF 469 [ D.158409 ])
        (minus:SF (reg:SF 470)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) Batch_Mix_Correlations.cc:674 793 {*fop_sf_1_sse}
     (nil))
(insn 596 595 597 49 (set (reg:V4SF 471)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 597 596 598 49 (parallel [
            (set (reg:SF 290 [ D.158409 ])
                (abs:SF (reg:SF 469 [ D.158409 ])))
            (use (reg:V4SF 471))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_EQUAL (abs:SF (reg:SF 469 [ D.158409 ]))
        (nil)))
(debug_insn 598 597 599 49 (var_location:SF dphi (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:674 -1
     (nil))
(debug_insn 599 598 600 49 (var_location:SF d (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) Batch_Mix_Correlations.cc:675 -1
     (nil))
(debug_insn 600 599 601 49 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) -1
     (nil))
(insn 601 600 602 49 (set (reg:SF 473)
        (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])) Batch_Mix_Correlations.cc:675 135 {*movsf_internal}
     (nil))
(insn 602 601 603 49 (set (reg:SF 472 [ D.158409 ])
        (minus:SF (reg:SF 473)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) Batch_Mix_Correlations.cc:675 793 {*fop_sf_1_sse}
     (nil))
(insn 603 602 604 49 (set (reg:V4SF 474)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 604 603 605 49 (parallel [
            (set (reg:SF 291 [ D.158409 ])
                (abs:SF (reg:SF 472 [ D.158409 ])))
            (use (reg:V4SF 474))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_EQUAL (abs:SF (reg:SF 472 [ D.158409 ]))
        (nil)))
(debug_insn 605 604 606 49 (var_location:SF deta (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:675 -1
     (nil))
(insn 606 605 607 49 (set (reg:SF 476 [ D.158409 ])
        (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 607 606 608 49 (set (reg:SF 477 [ D.158409 ])
        (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 608 607 609 49 (set (reg:SF 478 [ D.158409 ])
        (plus:SF (reg:SF 476 [ D.158409 ])
            (reg:SF 477 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 609 608 610 49 (set (reg:SF 475)
        (sqrt:SF (reg:SF 478 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 826 {*sqrtsf2_sse}
     (nil))
(insn 610 609 611 49 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 475)
            (reg:SF 475))) Batch_Mix_Correlations.cc:676 57 {*cmpiusf_sse}
     (nil))
(jump_insn 611 610 663 49 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) Batch_Mix_Correlations.cc:676 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil))
 -> 614)

 succ:       51 [0.0%] 
             50 [100.0%]  (FALLTHRU)

basic block 50, loop depth 2, count 0, freq 15, maybe hot
 prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       49 [100.0%]  (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 663 611 612 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 612 663 613 50 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 475)
            (reg:SF 475))) Batch_Mix_Correlations.cc:676 57 {*cmpiusf_sse}
     (nil))
(jump_insn 613 612 614 50 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 588)
            (pc))) Batch_Mix_Correlations.cc:676 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil))
 -> 588)

 succ:       26 [100.0%] 
             51 [0.0%]  (FALLTHRU)

basic block 51, loop depth 2, count 0, freq 0, maybe hot
 prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       49 [0.0%] 
             50 [0.0%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 614 613 664 51 83 "" [1 uses])
(note 664 614 615 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 615 664 616 51 (set (reg:SF 479 [ D.158409 ])
        (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 616 615 617 51 (set (reg:SF 480 [ D.158409 ])
        (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 617 616 618 51 (set (reg:SF 481 [ D.158409 ])
        (plus:SF (reg:SF 479 [ D.158409 ])
            (reg:SF 480 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 618 617 619 51 (set (reg:SF 21 xmm0)
        (reg:SF 481 [ D.158409 ])) Batch_Mix_Correlations.cc:676 135 {*movsf_internal}
     (nil))
(call_insn 619 618 620 51 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrtf") [flags 0x41]  <function_decl 0x2b94c3a76200 __builtin_sqrtf>) [0 __builtin_sqrtf S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:676 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 620 619 622 51 (set (reg:SF 475)
        (reg:SF 21 xmm0)) Batch_Mix_Correlations.cc:676 135 {*movsf_internal}
     (nil))
(debug_insn 622 620 625 51 (var_location:SF dR (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:676 -1
     (nil))

 succ:       26 [100.0%]  (FALLTHRU)

basic block 52, loop depth 1, count 0, freq 450, maybe hot
 prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       13 [50.0%] 
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 625 622 626 52 57 "" [1 uses])
(note 626 625 627 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 627 626 628 52 (parallel [
            (set (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 300 [0x12c])) [0 .omp_data_i_23(D)->ME_pass_Counter+0 S4 A32])
                (plus:SI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 300 [0x12c])) [0 .omp_data_i_23(D)->ME_pass_Counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:655 273 {*addsi_1}
     (nil))

 succ:       53 [100.0%]  (FALLTHRU)

basic block 53, loop depth 1, count 0, freq 900, maybe hot
 prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       52 [100.0%]  (FALLTHRU)
             13 [50.0%]  (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 628 627 629 53 58 "" [0 uses])
(note 629 628 630 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 630 629 631 53 (var_location:DI itrack (const_int 0 [0])) -1
     (nil))
(insn 631 630 632 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:658 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 632 631 633 53 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 312)
            (pc))) Batch_Mix_Correlations.cc:658 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 312)

 succ:       54 [91.0%]  (FALLTHRU)
             14 [9.0%] 

basic block 54, loop depth 1, count 0, freq 819, maybe hot
 prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       53 [91.0%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 633 632 634 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 634 633 635 54 (parallel [
            (set (reg:DI 482 [ D.158397 ])
                (ashift:DI (reg:DI 92 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 522 {*ashldi3_1}
     (nil))
(insn 635 634 7 54 (parallel [
            (set (reg:DI 163 [ D.158397 ])
                (lshiftrt:DI (reg:DI 482 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:659 556 {*lshrdi3_1}
     (expr_list:REG_EQUAL (udiv:DI (reg:DI 482 [ D.158397 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 7 635 646 54 (set (reg/v:DI 282 [ itrack ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:673 87 {*movdi_internal_rex64}
     (nil))

 succ:       16 [100.0%]  (FALLTHRU)

basic block 55, loop depth 0, count 0, freq 73, maybe hot
 prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [50.0%] 
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 646 7 647 55 51 "" [1 uses])
(note 647 646 648 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 648 647 6 55 (parallel [
            (set (reg:DI 61 [ q.1245 ])
                (plus:DI (reg:DI 61 [ q.1245 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (nil))
(insn 6 648 653 55 (set (reg:DI 62 [ tt.1246 ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:613 87 {*movdi_internal_rex64}
     (nil))

 succ:       3 [100.0%]  (FALLTHRU)

basic block 56, loop depth 0, count 0, freq 146, maybe hot
 prev block 55, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       6 [1.0%] 
             3 [39.0%] 
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 653 6 654 56 50 "" [2 uses])
(note 654 653 0 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 146, maybe hot
 prev block 56, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       56 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 57 n_edges 94 count 112 (    2)


<built-in>

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={17d,2u} r1={23d,6u} r2={23d,6u} r4={23d,6u} r5={28d,12u} r6={1d,56u} r7={6d,86u} r8={16d} r9={16d} r10={16d} r11={16d} r12={16d} r13={16d} r14={16d} r15={16d} r16={1d,55u} r17={145d,38u} r18={16d} r19={16d} r20={1d,56u} r21={23d,9u} r22={21d,4u} r23={17d} r24={17d} r25={17d} r26={17d} r27={17d} r28={17d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={23d,6u} r38={23d,6u} r39={16d} r40={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r61={2d,3u} r62={2d,2u} r63={2d,9u} r64={1d,2u} r65={1d,1u,1e} r66={1d,2u} r67={1d,1u,1e} r68={1d,2u} r69={1d,1u,1e} r71={1d,3u} r76={1d,1u} r77={1d,4u} r78={1d,1u} r79={1d,2u} r80={1d,4u} r82={1d,3u} r83={1d,2u} r84={1d,1u} r85={1d,2u} r87={1d,3u} r92={1d,2u} r101={1d,3u} r106={1d,1u} r114={1d,1u} r115={1d,9u} r121={1d,1u} r122={1d,4u} r124={1d,3u} r125={1d,1u} r132={1d,1u} r139={1d,1u} r148={1d,5u} r149={1d,5u} r152={1d,17u} r163={1d,1u} r164={1d,5u} r166={1d,3u} r175={1d,2u} r179={1d,1u} r186={1d,3u} r197={1d,2u} r199={1d,2u} r200={1d,2u} r202={1d,2u} r208={1d,3u,1e} r209={1d,7u,1e} r214={1d,7u,1e} r220={1d,2u} r222={1d,2u} r223={1d,2u} r229={2d,3u} r231={1d,2u} r232={1d,2u} r244={1d,1u} r247={1d,2u} r252={1d,1u} r257={1d,1u} r261={1d,2u} r266={1d,1u} r270={1d,1u} r274={1d,2u} r279={1d,1u} r280={2d,8u} r281={2d,8u} r282={2d,5u} r286={1d,1u} r290={1d,4u} r291={1d,4u} r292={1d,80u,1e} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d} r297={1d,1u} r298={1d} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,2u} r313={1d,1u} r314={1d} r315={1d,1u} r316={1d,1u} r317={1d,1u,1e} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,2u} r330={1d,1u} r331={1d} r332={1d,1u} r333={1d,1u} r334={1d,1u,1e} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,2u} r344={1d,1u} r345={1d} r346={1d,1u} r347={1d,1u} r348={1d,1u,1e} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u,1e} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u,1e} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r389={1d,1u} r390={1d,2u} r391={1d,1u} r392={1d,2u} r393={1d,1u} r394={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u,1e} r402={1d,1u} r403={1d,1u} r404={1d,1u} r405={1d,1u} r406={1d,1u} r407={1d,1u} r408={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} r417={1d,1u} r418={1d,1u} r419={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r426={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r430={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,1u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d,1u} r438={1d,1u} r439={1d,1u} r440={1d,1u} r441={1d,1u} r442={1d,1u} r443={1d,1u} r444={1d,1u} r445={1d,1u} r446={1d,1u} r447={1d,1u} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,1u} r457={1d,1u} r458={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d,1u} r463={1d,1u} r464={1d,1u} r465={1d,1u} r466={1d,1u} r467={1d,1u} r468={1d,1u} r469={1d,1u,1e} r470={1d,1u} r471={1d,1u} r472={1d,1u,1e} r473={1d,1u} r474={1d,1u} r475={2d,4u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,1u} r482={1d,1u,1e} r484={1d,1u} r485={1d,2u} r486={1d,1u} r487={1d,2u} r488={1d,1u} r489={1d,2u} 
;;    total ref usage 2019{1178d,825u,16e} in 482{466 regular + 16 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 55 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 55 2 )->[3]->( 4 56 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 7 )->[5]->( 8 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 14 8 )->[6]->( 7 56 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 5 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 9 10 11 12 )->[8]->( 6 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[9]->( 8 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 )->[10]->( 8 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 10 )->[11]->( 8 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 11 )->[12]->( 8 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[13]->( 52 53 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 53 17 )->[14]->( 6 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 17 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 54 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 16 18 19 20 21 22 23 27 47 30 24 )->[17]->( 15 14 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 16 )->[18]->( 17 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 18 )->[19]->( 17 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 19 )->[20]->( 17 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 20 )->[21]->( 17 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 21 )->[22]->( 17 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 22 )->[23]->( 17 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 23 )->[24]->( 25 17 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 24 )->[25]->( 48 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 48 51 25 50 )->[26]->( 47 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 26 47 )->[27]->( 28 17 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 31 28 )->[29]->( 32 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 29 33 36 32 )->[30]->( 31 17 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 30 )->[31]->( 29 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 29 )->[32]->( 33 30 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 32 )->[33]->( 34 30 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 33 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 37 34 )->[35]->( 38 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 35 42 38 41 )->[36]->( 37 30 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 36 )->[37]->( 35 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 35 )->[38]->( 39 36 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 38 )->[39]->( 45 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 39 46 )->[40]->( 43 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 40 44 )->[41]->( 42 36 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 41 43 )->[42]->( 36 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 40 45 )->[43]->( 44 42 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 43 )->[44]->( 41 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 39 )->[45]->( 46 43 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 45 )->[46]->( 40 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 26 )->[47]->( 17 27 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 25 )->[48]->( 26 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 48 )->[49]->( 51 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 49 )->[50]->( 26 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 49 50 )->[51]->( 26 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 13 )->[52]->( 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 52 13 )->[53]->( 54 14 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 53 )->[54]->( 16 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[55]->( 3 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 3 )->[56]->( 1 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 56 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 36 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 42 to worklist
  Adding insn 58 to worklist
  Adding insn 66 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 257 to worklist
  Adding insn 252 to worklist
  Adding insn 249 to worklist
  Adding insn 239 to worklist
  Adding insn 229 to worklist
  Adding insn 227 to worklist
  Adding insn 217 to worklist
  Adding insn 207 to worklist
  Adding insn 205 to worklist
  Adding insn 195 to worklist
  Adding insn 185 to worklist
  Adding insn 182 to worklist
  Adding insn 262 to worklist
  Adding insn 273 to worklist
  Adding insn 281 to worklist
  Adding insn 284 to worklist
  Adding insn 290 to worklist
  Adding insn 289 to worklist
  Adding insn 303 to worklist
  Adding insn 311 to worklist
  Adding insn 325 to worklist
  Adding insn 329 to worklist
  Adding insn 332 to worklist
  Adding insn 342 to worklist
  Adding insn 347 to worklist
  Adding insn 352 to worklist
  Adding insn 374 to worklist
  Adding insn 365 to worklist
  Adding insn 383 to worklist
  Adding insn 416 to worklist
  Adding insn 396 to worklist
  Adding insn 420 to worklist
  Adding insn 433 to worklist
  Adding insn 439 to worklist
  Adding insn 449 to worklist
  Adding insn 457 to worklist
  Adding insn 466 to worklist
  Adding insn 473 to worklist
  Adding insn 483 to worklist
  Adding insn 491 to worklist
  Adding insn 496 to worklist
  Adding insn 501 to worklist
  Adding insn 520 to worklist
  Adding insn 527 to worklist
  Adding insn 543 to worklist
  Adding insn 550 to worklist
  Adding insn 566 to worklist
  Adding insn 579 to worklist
  Adding insn 590 to worklist
  Adding insn 611 to worklist
  Adding insn 613 to worklist
  Adding insn 619 to worklist
  Adding insn 627 to worklist
  Adding insn 632 to worklist
Finished finding needed instructions:
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292
processing block 56 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292
  Adding insn 65 to worklist
  Adding insn 63 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292
  Adding insn 75 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292
  Adding insn 291 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292
  Adding insn 310 to worklist
  Adding insn 309 to worklist
  Adding insn 305 to worklist
processing block 37 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
processing block 31 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292
processing block 30 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292
  Adding insn 438 to worklist
  Adding insn 435 to worklist
processing block 36 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
  Adding insn 472 to worklist
  Adding insn 471 to worklist
  Adding insn 468 to worklist
processing block 42 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
  Adding insn 519 to worklist
  Adding insn 518 to worklist
  Adding insn 517 to worklist
  Adding insn 516 to worklist
  Adding insn 515 to worklist
  Adding insn 514 to worklist
  Adding insn 513 to worklist
  Adding insn 512 to worklist
  Adding insn 511 to worklist
  Adding insn 510 to worklist
  Adding insn 509 to worklist
  Adding insn 508 to worklist
  Adding insn 507 to worklist
  Adding insn 506 to worklist
processing block 41 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
  Adding insn 500 to worklist
  Adding insn 499 to worklist
  Adding insn 498 to worklist
processing block 44 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
  Adding insn 542 to worklist
  Adding insn 541 to worklist
  Adding insn 540 to worklist
  Adding insn 539 to worklist
  Adding insn 538 to worklist
  Adding insn 537 to worklist
  Adding insn 536 to worklist
  Adding insn 535 to worklist
  Adding insn 534 to worklist
  Adding insn 533 to worklist
  Adding insn 532 to worklist
  Adding insn 531 to worklist
  Adding insn 530 to worklist
  Adding insn 529 to worklist
processing block 43 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
  Adding insn 526 to worklist
processing block 40 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
  Adding insn 495 to worklist
  Adding insn 494 to worklist
  Adding insn 493 to worklist
processing block 46 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
  Adding insn 565 to worklist
  Adding insn 564 to worklist
  Adding insn 563 to worklist
  Adding insn 562 to worklist
  Adding insn 561 to worklist
  Adding insn 560 to worklist
  Adding insn 559 to worklist
  Adding insn 558 to worklist
  Adding insn 557 to worklist
  Adding insn 556 to worklist
  Adding insn 555 to worklist
  Adding insn 554 to worklist
  Adding insn 553 to worklist
  Adding insn 552 to worklist
processing block 45 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
  Adding insn 549 to worklist
processing block 39 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
  Adding insn 490 to worklist
  Adding insn 489 to worklist
  Adding insn 488 to worklist
processing block 38 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
  Adding insn 482 to worklist
  Adding insn 481 to worklist
processing block 35 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 231 232 244 257 270 280 281 282 292
  Adding insn 465 to worklist
  Adding insn 464 to worklist
  Adding insn 463 to worklist
  Adding insn 462 to worklist
  Adding insn 461 to worklist
processing block 34 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
  Adding insn 9 to worklist
processing block 33 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 281 282 292
  Adding insn 456 to worklist
  Adding insn 455 to worklist
processing block 32 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292
  Adding insn 448 to worklist
  Adding insn 447 to worklist
processing block 29 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 220 222 223 244 257 270 281 282 292
  Adding insn 432 to worklist
  Adding insn 431 to worklist
  Adding insn 430 to worklist
  Adding insn 429 to worklist
  Adding insn 428 to worklist
  Adding insn 427 to worklist
  Adding insn 426 to worklist
processing block 28 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292
  Adding insn 8 to worklist
  Adding insn 423 to worklist
  Adding insn 422 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292
  Adding insn 419 to worklist
processing block 47 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292
  Adding insn 578 to worklist
  Adding insn 577 to worklist
  Adding insn 576 to worklist
  Adding insn 575 to worklist
  Adding insn 574 to worklist
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292
  Adding insn 415 to worklist
  Adding insn 414 to worklist
  Adding insn 413 to worklist
  Adding insn 412 to worklist
  Adding insn 411 to worklist
  Adding insn 407 to worklist
  Adding insn 406 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
  Adding insn 402 to worklist
  Adding insn 401 to worklist
  Adding insn 400 to worklist
  Adding insn 397 to worklist
  Adding insn 395 to worklist
  Adding insn 394 to worklist
  Adding insn 393 to worklist
  Adding insn 392 to worklist
  Adding insn 391 to worklist
  Adding insn 388 to worklist
  Adding insn 387 to worklist
  Adding insn 386 to worklist
  Adding insn 385 to worklist
processing block 51 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292
  Adding insn 618 to worklist
  Adding insn 617 to worklist
  Adding insn 616 to worklist
  Adding insn 615 to worklist
processing block 50 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 290 291 292
  Adding insn 612 to worklist
processing block 49 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 290 291 292 475
  Adding insn 610 to worklist
  Adding insn 609 to worklist
  Adding insn 608 to worklist
  Adding insn 607 to worklist
  Adding insn 606 to worklist
  Adding insn 604 to worklist
  Adding insn 603 to worklist
  Adding insn 602 to worklist
  Adding insn 601 to worklist
  Adding insn 597 to worklist
  Adding insn 596 to worklist
  Adding insn 595 to worklist
  Adding insn 594 to worklist
processing block 48 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292
  Adding insn 589 to worklist
  Adding insn 586 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292
  Adding insn 382 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292
  Adding insn 373 to worklist
  Adding insn 372 to worklist
  Adding insn 371 to worklist
  Adding insn 370 to worklist
  Adding insn 369 to worklist
  Adding insn 368 to worklist
  Adding insn 367 to worklist
  Adding insn 366 to worklist
  Adding insn 364 to worklist
  Adding insn 363 to worklist
  Adding insn 362 to worklist
  Adding insn 359 to worklist
  Adding insn 358 to worklist
  Adding insn 357 to worklist
  Adding insn 356 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292
  Adding insn 351 to worklist
  Adding insn 350 to worklist
  Adding insn 349 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 175 244 257 270 282 292
  Adding insn 346 to worklist
  Adding insn 345 to worklist
  Adding insn 344 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292
  Adding insn 341 to worklist
  Adding insn 340 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
  Adding insn 337 to worklist
  Adding insn 336 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292
  Adding insn 331 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292
  Adding insn 328 to worklist
  Adding insn 327 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292
  Adding insn 324 to worklist
  Adding insn 323 to worklist
  Adding insn 322 to worklist
  Adding insn 321 to worklist
  Adding insn 320 to worklist
  Adding insn 318 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 244 257 270 282 292
  Adding insn 302 to worklist
  Adding insn 300 to worklist
  Adding insn 299 to worklist
  Adding insn 298 to worklist
  Adding insn 297 to worklist
processing block 54 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292
  Adding insn 7 to worklist
  Adding insn 635 to worklist
  Adding insn 634 to worklist
processing block 53 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292
  Adding insn 631 to worklist
processing block 52 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292
  Adding insn 283 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292
  Adding insn 280 to worklist
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 277 to worklist
  Adding insn 276 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 149 244 257 270 292
  Adding insn 272 to worklist
  Adding insn 271 to worklist
  Adding insn 270 to worklist
  Adding insn 269 to worklist
  Adding insn 268 to worklist
  Adding insn 267 to worklist
  Adding insn 266 to worklist
  Adding insn 265 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 148 149 244 257 270 292
  Adding insn 261 to worklist
  Adding insn 259 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 122 148 244 257 270 292
  Adding insn 256 to worklist
  Adding insn 254 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 245 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
  Adding insn 228 to worklist
  Adding insn 226 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 209 to worklist
  Adding insn 208 to worklist
  Adding insn 206 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
  Adding insn 186 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 674 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 673 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 672 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 671 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 670 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 669 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 87 244 257 270 292
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65 66 67 68 69 71 82 83 292
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 55 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 64 65 66 67 68 69 71 79 292
  Adding insn 6 to worklist
  Adding insn 648 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 64 65 66 67 68 69 71 79 292
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 4 to worklist
DCE: Deleting insn 620
deleting insn with uid = 620.
df_worklist_dataflow_doublequeue:n_basic_blocks 57 n_edges 94 count 112 (    2)
;; Following path with 32 sets: 2 
deferring rescan insn with uid = 34.
;; Following path with 3 sets: 55 
;; Following path with 8 sets: 3 
;; Following path with 11 sets: 4 
;; Following path with 8 sets: 5 
deferring rescan insn with uid = 53.
;; Following path with 195 sets: 9 
deferring rescan insn with uid = 88.
deferring rescan insn with uid = 104.
deferring rescan insn with uid = 105.
deferring rescan insn with uid = 108.
deferring rescan insn with uid = 109.
deferring rescan insn with uid = 109.
deferring rescan insn with uid = 110.
deferring rescan insn with uid = 111.
deferring rescan insn with uid = 114.
deferring rescan insn with uid = 126.
deferring rescan insn with uid = 142.
deferring rescan insn with uid = 143.
deferring rescan insn with uid = 146.
deferring rescan insn with uid = 146.
deferring rescan insn with uid = 147.
deferring rescan insn with uid = 147.
deferring rescan insn with uid = 147.
deferring rescan insn with uid = 148.
deferring rescan insn with uid = 149.
deferring rescan insn with uid = 152.
deferring rescan insn with uid = 166.
deferring rescan insn with uid = 167.
deferring rescan insn with uid = 169.
deferring rescan insn with uid = 169.
deferring rescan insn with uid = 170.
deferring rescan insn with uid = 170.
deferring rescan insn with uid = 170.
deferring rescan insn with uid = 171.
deferring rescan insn with uid = 172.
deferring rescan insn with uid = 175.
deferring rescan insn with uid = 185.
deferring rescan insn with uid = 203.
deferring rescan insn with uid = 203.
deferring rescan insn with uid = 207.
deferring rescan insn with uid = 225.
deferring rescan insn with uid = 225.
deferring rescan insn with uid = 229.
deferring rescan insn with uid = 247.
deferring rescan insn with uid = 247.
;; Following path with 4 sets: 10 
;; Following path with 13 sets: 11 
;; Following path with 9 sets: 12 
;; Following path with 2 sets: 13 
;; Following path with 2 sets: 52 
;; Following path with 3 sets: 53 
;; Following path with 5 sets: 54 
;; Following path with 11 sets: 16 
;; Following path with 8 sets: 18 
;; Following path with 3 sets: 19 
;; Following path with 2 sets: 20 
;; Following path with 12 sets: 21 
;; Following path with 4 sets: 22 
;; Following path with 4 sets: 23 
;; Following path with 23 sets: 24 
deferring rescan insn with uid = 368.
deferring rescan insn with uid = 370.
;; Following path with 5 sets: 25 
;; Following path with 4 sets: 48 
;; Following path with 24 sets: 49 
deferring rescan insn with uid = 603.
deferring rescan insn with uid = 604.
;; Following path with 2 sets: 50 
deferring rescan insn with uid = 613.
deferring rescan insn with uid = 675.
deferring deletion of insn with uid = 613.
Purged edges from bb 50
;; Following path with 6 sets: 51 
;; Following path with 36 sets: 26 
;; Following path with 10 sets: 47 
;; Following path with 3 sets: 27 
;; Following path with 3 sets: 28 
;; Following path with 10 sets: 29 
;; Following path with 3 sets: 32 
;; Following path with 4 sets: 33 
;; Following path with 1 sets: 34 
;; Following path with 8 sets: 35 
;; Following path with 3 sets: 38 
;; Following path with 4 sets: 39 
;; Following path with 2 sets: 45 
;; Following path with 19 sets: 46 
deferring rescan insn with uid = 565.
;; Following path with 4 sets: 40 
;; Following path with 2 sets: 43 
;; Following path with 19 sets: 44 
deferring rescan insn with uid = 542.
;; Following path with 4 sets: 41 
;; Following path with 19 sets: 42 
deferring rescan insn with uid = 519.
;; Following path with 6 sets: 36 
;; Following path with 5 sets: 30 
;; Following path with 6 sets: 17 
;; Following path with 3 sets: 14 
;; Following path with 3 sets: 8 
;; Following path with 5 sets: 6 


try_optimize_cfg iteration 1

Removing jump 675.
deferring deletion of insn with uid = 675.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
deleting insn with uid = 613.
deleting insn with uid = 675.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 104.
deleting insn with uid = 104.
rescanning insn with uid = 105.
deleting insn with uid = 105.
rescanning insn with uid = 108.
deleting insn with uid = 108.
rescanning insn with uid = 109.
deleting insn with uid = 109.
rescanning insn with uid = 110.
deleting insn with uid = 110.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 114.
deleting insn with uid = 114.
rescanning insn with uid = 126.
deleting insn with uid = 126.
rescanning insn with uid = 142.
deleting insn with uid = 142.
rescanning insn with uid = 143.
deleting insn with uid = 143.
rescanning insn with uid = 146.
deleting insn with uid = 146.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 148.
deleting insn with uid = 148.
rescanning insn with uid = 149.
deleting insn with uid = 149.
rescanning insn with uid = 152.
deleting insn with uid = 152.
rescanning insn with uid = 166.
deleting insn with uid = 166.
rescanning insn with uid = 167.
deleting insn with uid = 167.
rescanning insn with uid = 169.
deleting insn with uid = 169.
rescanning insn with uid = 170.
deleting insn with uid = 170.
rescanning insn with uid = 171.
deleting insn with uid = 171.
rescanning insn with uid = 172.
deleting insn with uid = 172.
rescanning insn with uid = 175.
deleting insn with uid = 175.
rescanning insn with uid = 185.
deleting insn with uid = 185.
verify found no changes in insn with uid = 203.
rescanning insn with uid = 207.
deleting insn with uid = 207.
verify found no changes in insn with uid = 225.
rescanning insn with uid = 229.
deleting insn with uid = 229.
verify found no changes in insn with uid = 247.
rescanning insn with uid = 368.
deleting insn with uid = 368.
rescanning insn with uid = 370.
deleting insn with uid = 370.
rescanning insn with uid = 519.
deleting insn with uid = 519.
rescanning insn with uid = 542.
deleting insn with uid = 542.
rescanning insn with uid = 565.
deleting insn with uid = 565.
rescanning insn with uid = 603.
deleting insn with uid = 603.
rescanning insn with uid = 604.
deleting insn with uid = 604.
ending the processing of deferred insns


<built-in>

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={17d,2u} r1={23d,6u} r2={23d,6u} r4={23d,6u} r5={28d,12u} r6={1d,56u} r7={6d,90u} r8={16d} r9={16d} r10={16d} r11={16d} r12={16d} r13={16d} r14={16d} r15={16d} r16={1d,55u} r17={137d,37u} r18={16d} r19={16d} r20={1d,56u} r21={23d,8u} r22={21d,4u} r23={17d} r24={17d} r25={17d} r26={17d} r27={17d} r28={17d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={23d,6u} r38={23d,6u} r39={16d} r40={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r61={2d,3u} r62={2d,2u} r63={2d,9u} r64={1d,2u} r65={1d,1u,1e} r66={1d,2u} r67={1d,1u,1e} r68={1d,2u} r69={1d,1u,1e} r71={1d,3u} r76={1d,1u} r77={1d,4u} r78={1d,1u} r79={1d,2u} r80={1d,4u} r82={1d,3u} r83={1d,2u} r84={1d,1u} r85={1d,2u} r87={1d,6u} r92={1d,2u} r101={1d,3u} r106={1d} r114={1d,2u} r115={1d,9u} r121={1d,2u} r122={1d,4u} r124={1d} r125={1d,1u} r132={1d,1u} r139={1d,1u} r148={1d,5u} r149={1d,5u} r152={1d,17u} r163={1d,1u} r164={1d,5u} r166={1d,3u} r175={1d,2u} r179={1d,1u} r186={1d,3u} r197={1d,2u} r199={1d,2u} r200={1d,2u} r202={1d,2u} r208={1d,3u} r209={1d,7u} r214={1d,7u} r220={1d,2u} r222={1d,2u} r223={1d,2u} r229={2d,3u} r231={1d,2u} r232={1d,2u} r244={1d,1u} r247={1d,3u} r252={1d} r257={1d,1u} r261={1d,3u} r266={1d} r270={1d,1u} r274={1d,3u} r279={1d} r280={2d,8u} r281={2d,8u} r282={2d,5u} r286={1d} r290={1d,4u} r291={1d,4u} r292={1d,80u,1e} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r297={1d} r298={1d} r299={1d,1u} r300={1d} r301={1d,1u} r302={1d,2u} r303={1d} r304={1d,3u} r305={1d} r306={1d} r307={1d,1u} r308={1d,2u} r309={1d} r310={1d} r311={1d,2u} r313={1d,1u} r314={1d} r315={1d,1u} r316={1d} r317={1d,1u,1e} r318={1d,1u} r319={1d,1u} r320={1d,3u} r321={1d} r322={1d,3u} r323={1d} r324={1d} r325={1d,1u} r326={1d} r327={1d} r328={1d,2u} r330={1d,1u} r331={1d} r332={1d,1u} r333={1d} r334={1d,1u,1e} r335={1d,1u} r336={1d,1u} r337={1d,3u} r338={1d} r339={1d} r340={1d} r341={1d} r342={1d,2u} r344={1d,1u} r345={1d} r346={1d,1u} r347={1d} r348={1d,1u,1e} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r389={1d,1u} r390={1d,2u} r391={1d,1u} r392={1d,2u} r393={1d,1u} r394={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,3u} r405={1d} r406={1d,1u} r407={1d,1u} r408={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} r417={1d,1u} r418={1d,1u} r419={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r426={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r430={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,1u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d,1u} r438={1d,1u} r439={1d,1u} r440={1d,1u} r441={1d,1u} r442={1d,1u} r443={1d,1u} r444={1d,1u} r445={1d,1u} r446={1d,1u} r447={1d,1u} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,1u} r457={1d,1u} r458={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d,1u} r463={1d,1u} r464={1d,1u} r465={1d,1u} r466={1d,1u} r467={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r471={1d,3u} r472={1d,1u} r473={1d,1u} r474={1d} r475={1d,4u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,1u} r482={1d,1u,1e} r484={1d,6u} r485={1d} r486={1d} r487={1d} r488={1d} r489={1d} 
;;    total ref usage 1995{1169d,818u,8e} in 480{464 regular + 16 call} insns.
;; basic block 2, loop depth 0, count 0, freq 146, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 64 65 66 67 68 69 71 76 77 78 79 80 292 293 294 295 296 297 298
(note 10 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 10 5 2 (set (reg/f:DI 292 [ .omp_data_i ])
        (reg:DI 5 di [ .omp_data_i ])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ .omp_data_i ])
        (nil)))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg/f:DI 64 [ MixCorr_BKGD.38 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 256 [0x100])) [0 .omp_data_i_23(D)->MixCorr_BKGD.38+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 13 12 14 2 (var_location:DI MixCorr_BKGD.38 (reg/f:DI 64 [ MixCorr_BKGD.38 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 14 13 15 2 (set (reg:DI 65 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 248 [0xf8])) [0 .omp_data_i_23(D)->D.152141+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 66 [ MixCorr_Signal.37 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 240 [0xf0])) [0 .omp_data_i_23(D)->MixCorr_Signal.37+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 16 15 17 2 (var_location:DI MixCorr_Signal.37 (reg/f:DI 66 [ MixCorr_Signal.37 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 17 16 18 2 (set (reg:DI 67 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 232 [0xe8])) [0 .omp_data_i_23(D)->D.152139+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 68 [ MixCorr.36 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 224 [0xe0])) [0 .omp_data_i_23(D)->MixCorr.36+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 19 18 20 2 (var_location:DI MixCorr.36 (reg/f:DI 68 [ MixCorr.36 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 20 19 21 2 (set (reg:DI 69 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 216 [0xd8])) [0 .omp_data_i_23(D)->D.152137+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:DI 71 [ mix_start.63 ])
        (mem/j:DI (reg/f:DI 292 [ .omp_data_i ]) [0 .omp_data_i_23(D)->mix_start+0 S8 A64])) Batch_Mix_Correlations.cc:612 87 {*movdi_internal_rex64}
     (nil))
(call_insn/u 22 21 23 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("omp_get_num_threads") [flags 0x41]  <function_decl 0x2b94c3aebf00 __builtin_omp_get_num_threads>) [0 __builtin_omp_get_num_threads S1 A8])
            (const_int 0 [0]))) 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 23 22 24 2 (set (reg:SI 76 [ D.158400 ])
        (reg:SI 0 ax)) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 24 23 25 2 (set (reg:DI 77 [ D.158399 ])
        (sign_extend:DI (reg:SI 76 [ D.158400 ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 76 [ D.158400 ])
        (nil)))
(call_insn/u 25 24 26 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("omp_get_thread_num") [flags 0x41]  <function_decl 0x2b94c3aebe00 __builtin_omp_get_thread_num>) [0 __builtin_omp_get_thread_num S1 A8])
            (const_int 0 [0]))) 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 26 25 27 2 (set (reg:SI 78 [ D.158400 ])
        (reg:SI 0 ax)) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 27 26 28 2 (set (reg:DI 79 [ D.158399 ])
        (sign_extend:DI (reg:SI 78 [ D.158400 ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 78 [ D.158400 ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])) Batch_Mix_Correlations.cc:613 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (parallel [
            (set (reg:DI 293 [ D.158398 ])
                (plus:DI (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:613 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 30 29 31 2 (parallel [
            (set (reg:DI 80 [ D.158399 ])
                (minus:DI (reg:DI 293 [ D.158398 ])
                    (reg:DI 71 [ mix_start.63 ])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 293 [ D.158398 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 31 30 32 2 (parallel [
            (set (reg:DI 295)
                (div:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (set (reg:DI 296)
                (mod:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 376 {*divmoddi4}
     (expr_list:REG_UNUSED (reg:DI 296)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 32 31 33 2 (set (reg:DI 61 [ q.1245 ])
        (reg:DI 295)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 295)
        (nil)))
(insn 33 32 34 2 (parallel [
            (set (reg:DI 298)
                (div:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (set (reg:DI 297)
                (mod:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 376 {*divmoddi4}
     (expr_list:REG_DEAD (reg:DI 80 [ D.158399 ])
        (expr_list:REG_DEAD (reg:DI 77 [ D.158399 ])
            (expr_list:REG_UNUSED (reg:DI 298)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
(insn 34 33 35 2 (set (reg:DI 62 [ tt.1246 ])
        (reg:DI 296)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 297)
        (nil)))
(insn 35 34 36 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 79 [ D.158399 ])
            (reg:DI 62 [ tt.1246 ]))) 8 {*cmpdi_1}
     (nil))
(jump_insn 36 35 649 2 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 646)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 646)
;;  succ:       55 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 64 65 66 67 68 69 71 79 292

;; basic block 3, loop depth 0, count 0, freq 146, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       55 [100.0%]  (FALLTHRU)
;;              2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 64 65 66 67 68 69 71 79 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 79
;; lr  def 	 17 [flags] 82 83 299
(code_label 649 36 37 3 85 "" [0 uses])
(note 37 649 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 3 (parallel [
            (set (reg:DI 299 [ D.158399 ])
                (mult:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 79 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 354 {*muldi3_1}
     (expr_list:REG_DEAD (reg:DI 79 [ D.158399 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 39 38 40 3 (parallel [
            (set (reg:DI 82 [ D.158399 ])
                (plus:DI (reg:DI 299 [ D.158399 ])
                    (reg:DI 62 [ tt.1246 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 299 [ D.158399 ])
        (expr_list:REG_DEAD (reg:DI 62 [ tt.1246 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 40 39 41 3 (parallel [
            (set (reg:DI 83 [ D.158399 ])
                (plus:DI (reg:DI 82 [ D.158399 ])
                    (reg:DI 61 [ q.1245 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 61 [ q.1245 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 41 40 42 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 82 [ D.158399 ])
            (reg:DI 83 [ D.158399 ]))) 8 {*cmpdi_1}
     (nil))
(jump_insn 42 41 43 3 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 653)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 653)
;;  succ:       4 [61.0%]  (FALLTHRU)
;;              56 [39.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65 66 67 68 69 71 82 83 292

;; basic block 4, loop depth 0, count 0, freq 89, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65 66 67 68 69 71 82 83 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 69 71 82 83
;; lr  def 	 17 [flags] 63 84 244 257 270
(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 4 (parallel [
            (set (reg/v:DI 63 [ imix ])
                (plus:DI (reg:DI 71 [ mix_start.63 ])
                    (reg:DI 82 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 82 [ D.158399 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 45 44 46 4 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 46 45 47 4 (parallel [
            (set (reg:DI 84 [ D.158399 ])
                (plus:DI (reg:DI 71 [ mix_start.63 ])
                    (reg:DI 83 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 83 [ D.158399 ])
        (expr_list:REG_DEAD (reg:DI 71 [ mix_start.63 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 47 46 48 4 (parallel [
            (set (reg:DI 244 [ D.158397 ])
                (lshiftrt:DI (reg:DI 67 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 67 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 67 [ D.158397 ])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 48 47 49 4 (parallel [
            (set (reg:DI 257 [ D.158397 ])
                (lshiftrt:DI (reg:DI 65 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 65 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 65 [ D.158397 ])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 49 48 68 4 (parallel [
            (set (reg:DI 270 [ D.158397 ])
                (lshiftrt:DI (reg:DI 69 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 69 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 69 [ D.158397 ])
                    (const_int 3 [0x3]))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292

;; basic block 5, loop depth 1, count 0, freq 8889, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 292
;; lr  def 	 17 [flags] 85 87 300 301
(code_label 68 49 50 5 55 "" [0 uses])
(note 50 68 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 5 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 52 51 53 5 (set (reg/f:DI 300)
        (reg/f:DI 7 sp)) 87 {*movdi_internal_rex64}
     (nil))
(insn 53 52 54 5 (set (reg/f:DI 85 [ saved_stack.77 ])
        (reg/f:DI 7 sp)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 300)
        (nil)))
(insn 54 53 55 5 (set (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) Batch_Mix_Correlations.cc:614 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 5 (set (reg/v:DI 87 [ mix_event ])
        (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                    (const_int 8 [0x8]))
                (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64])) Batch_Mix_Correlations.cc:614 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])
        (nil)))
(debug_insn 56 55 57 5 (var_location:DI mix_event (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:614 -1
     (nil))
(insn 57 56 58 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 87 [ mix_event ])
            (const_int 9999998 [0x98967e]))) Batch_Mix_Correlations.cc:616 8 {*cmpdi_1}
     (nil))
(jump_insn 58 57 76 5 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:616 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 71)
;;  succ:       8 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 87 244 257 270 292

;; basic block 6, loop depth 1, count 0, freq 8889, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 84
;; lr  def 	 17 [flags] 63
(code_label 76 58 62 6 56 "" [0 uses])
(note 62 76 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 6 (parallel [
            (set (reg/v:DI 63 [ imix ])
                (plus:DI (reg/v:DI 63 [ imix ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 64 63 65 6 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 65 64 66 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 84 [ D.158399 ])
            (reg/v:DI 63 [ imix ]))) 8 {*cmpdi_1}
     (nil))
(jump_insn 66 65 67 6 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 653)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil)))
 -> 653)
;;  succ:       7 [99.0%]  (FALLTHRU)
;;              56 [1.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292

;; basic block 7, loop depth 1, count 0, freq 8800, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [99.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 67 66 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292

;; basic block 8, loop depth 1, count 0, freq 7989, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%] 
;;              9 [10.0%] 
;;              10 [10.0%] 
;;              11 [50.0%] 
;;              12 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 7 [sp]
(code_label 71 67 72 8 53 "" [5 uses])
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 8 (clobber (mem:BLK (scratch) [0 A8])) Batch_Mix_Correlations.cc:616 -1
     (nil))
(insn 74 73 75 8 (clobber (mem:BLK (reg/f:DI 7 sp) [0 A8])) Batch_Mix_Correlations.cc:616 -1
     (nil))
(insn 75 74 80 8 (set (reg/f:DI 7 sp)
        (reg/f:DI 85 [ saved_stack.77 ])) Batch_Mix_Correlations.cc:616 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 85 [ saved_stack.77 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292

;; basic block 9, loop depth 1, count 0, freq 4444, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 87 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 292
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 92 101 106 114 115 121 122 124 125 132 139 148 302 303 304 305 306 307 308 309 310 311 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 330 331 332 333 334 335 336 337 338 339 340 341 342 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 484 485 486 487 488 489
(note 80 75 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 80 84 9 (var_location:DI D#63 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 84 83 85 9 (var_location:DI D.157465 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 85 84 86 9 (var_location:DI D#64 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 86 85 87 9 (set (reg:DI 302 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))) Batch_Mix_Correlations.cc:619 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 87 86 88 9 (parallel [
            (set (reg:DI 303 [ D.158403 ])
                (plus:DI (reg:DI 302 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 302 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 88 87 100 9 (set (reg:DI 92 [ D.158397 ])
        (reg:DI 302 [ D.158403 ])) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 303 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 100 88 101 9 (var_location:DI D.157465 (debug_expr:DI D#64)) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 101 100 102 9 (var_location:DI D.157473 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 102 101 103 9 (set (reg:DI 304 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))) Batch_Mix_Correlations.cc:619 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 103 102 104 9 (parallel [
            (set (reg:DI 305 [ D.158403 ])
                (plus:DI (reg:DI 304 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 304 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 104 103 105 9 (set (reg:DI 306 [ D.158397 ])
        (reg:DI 304 [ D.158403 ])) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 305 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 105 104 106 9 (parallel [
            (set (reg:DI 307 [ D.158397 ])
                (mult:DI (reg:DI 92 [ D.158397 ])
                    (reg:DI 304 [ D.158403 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 354 {*muldi3_1}
     (expr_list:REG_DEAD (reg:DI 306 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 106 105 107 9 (parallel [
            (set (reg:DI 308 [ D.158397 ])
                (ashift:DI (reg:DI 307 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 307 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 107 106 669 9 (parallel [
            (set (reg:DI 309)
                (plus:DI (reg:DI 308 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 308 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 669 107 108 9 (set (reg:DI 484)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 108 669 109 9 (set (reg:DI 310)
        (const_int 15 [0xf])) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 484)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 109 108 670 9 (parallel [
            (set (reg:DI 311)
                (plus:DI (reg:DI 308 [ D.158397 ])
                    (const_int 18 [0x12])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 310)
        (expr_list:REG_DEAD (reg:DI 309)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 670 109 110 9 (set (reg:DI 485)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 110 670 111 9 (parallel [
            (set (reg:DI 313)
                (udiv:DI (reg:DI 311)
                    (reg:DI 484)))
            (set (reg:DI 314)
                (umod:DI (reg:DI 311)
                    (reg:DI 484)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 385 {*udivmoddi4}
     (expr_list:REG_DEAD (reg:DI 485)
        (expr_list:REG_DEAD (reg:DI 311)
            (expr_list:REG_UNUSED (reg:DI 314)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
(insn 111 110 112 9 (parallel [
            (set (reg:DI 315)
                (ashift:DI (reg:DI 313)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 313)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 112 111 113 9 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 315)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 310 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 315)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 113 112 114 9 (set (reg/f:DI 316)
        (reg/f:DI 7 sp)) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (nil))
(insn 114 113 115 9 (parallel [
            (set (reg/f:DI 317)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 316)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 115 114 116 9 (parallel [
            (set (reg:DI 318)
                (lshiftrt:DI (reg/f:DI 317)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg/f:DI 317)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg/f:DI 317)
                    (const_int 2 [0x2]))
                (nil)))))
(insn 116 115 117 9 (parallel [
            (set (reg/f:DI 319)
                (ashift:DI (reg:DI 318)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 318)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 117 116 118 9 (set (reg/f:DI 101 [ track_data_out_private.64 ])
        (reg/f:DI 319)) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 319)
        (nil)))
(debug_insn 118 117 121 9 (var_location:DI track_data_out_private.64 (reg/f:DI 101 [ track_data_out_private.64 ])) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 121 118 122 9 (var_location:DI D#65 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 122 121 123 9 (var_location:DI D.157484 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 123 122 124 9 (var_location:DI D#66 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 124 123 125 9 (set (reg:DI 320 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))) Batch_Mix_Correlations.cc:620 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 125 124 126 9 (parallel [
            (set (reg:DI 321 [ D.158403 ])
                (plus:DI (reg:DI 320 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 320 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 126 125 138 9 (set (reg:DI 106 [ D.158397 ])
        (reg:DI 320 [ D.158403 ])) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 321 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 138 126 139 9 (var_location:DI D.157484 (debug_expr:DI D#66)) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 139 138 140 9 (var_location:DI D.157492 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 140 139 141 9 (set (reg:DI 322 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))) Batch_Mix_Correlations.cc:620 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 141 140 142 9 (parallel [
            (set (reg:DI 323 [ D.158403 ])
                (plus:DI (reg:DI 322 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 322 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 142 141 143 9 (set (reg:DI 324 [ D.158397 ])
        (reg:DI 322 [ D.158403 ])) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 323 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 143 142 144 9 (parallel [
            (set (reg:DI 325 [ D.158397 ])
                (mult:DI (reg:DI 320 [ D.158403 ])
                    (reg:DI 322 [ D.158403 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 354 {*muldi3_1}
     (expr_list:REG_DEAD (reg:DI 324 [ D.158397 ])
        (expr_list:REG_DEAD (reg:DI 106 [ D.158397 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 144 143 145 9 (parallel [
            (set (reg:DI 114 [ D.158397 ])
                (ashift:DI (reg:DI 325 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 325 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 145 144 671 9 (parallel [
            (set (reg:DI 326)
                (plus:DI (reg:DI 114 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 114 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 671 145 146 9 (set (reg:DI 486)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 146 671 147 9 (set (reg:DI 327)
        (const_int 15 [0xf])) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 486)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 147 146 672 9 (parallel [
            (set (reg:DI 328)
                (plus:DI (reg:DI 114 [ D.158397 ])
                    (const_int 18 [0x12])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 327)
        (expr_list:REG_DEAD (reg:DI 326)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 672 147 148 9 (set (reg:DI 487)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 148 672 149 9 (parallel [
            (set (reg:DI 330)
                (udiv:DI (reg:DI 328)
                    (reg:DI 484)))
            (set (reg:DI 331)
                (umod:DI (reg:DI 328)
                    (reg:DI 484)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 385 {*udivmoddi4}
     (expr_list:REG_DEAD (reg:DI 487)
        (expr_list:REG_DEAD (reg:DI 328)
            (expr_list:REG_UNUSED (reg:DI 331)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
(insn 149 148 150 9 (parallel [
            (set (reg:DI 332)
                (ashift:DI (reg:DI 330)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 330)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 150 149 151 9 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 332)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 310 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 332)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 151 150 152 9 (set (reg/f:DI 333)
        (reg/f:DI 7 sp)) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (nil))
(insn 152 151 153 9 (parallel [
            (set (reg/f:DI 334)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 333)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 153 152 154 9 (parallel [
            (set (reg:DI 335)
                (lshiftrt:DI (reg/f:DI 334)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg/f:DI 334)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg/f:DI 334)
                    (const_int 2 [0x2]))
                (nil)))))
(insn 154 153 155 9 (parallel [
            (set (reg/f:DI 336)
                (ashift:DI (reg:DI 335)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 335)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 155 154 156 9 (set (reg/f:DI 115 [ cluster_data_out_private.65 ])
        (reg/f:DI 336)) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 336)
        (nil)))
(debug_insn 156 155 163 9 (var_location:DI cluster_data_out_private.65 (reg/f:DI 115 [ cluster_data_out_private.65 ])) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 163 156 164 9 (var_location:DI D.157503 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 164 163 165 9 (set (reg:DI 337 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]))) Batch_Mix_Correlations.cc:621 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 165 164 166 9 (parallel [
            (set (reg:DI 338 [ D.158403 ])
                (plus:DI (reg:DI 337 [ D.158403 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 337 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 166 165 167 9 (set (reg:DI 339 [ D.158397 ])
        (reg:DI 337 [ D.158403 ])) Batch_Mix_Correlations.cc:621 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 338 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 167 166 168 9 (parallel [
            (set (reg:DI 121 [ D.158397 ])
                (ashift:DI (reg:DI 337 [ D.158403 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 339 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 168 167 673 9 (parallel [
            (set (reg:DI 340)
                (plus:DI (reg:DI 121 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 121 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 673 168 169 9 (set (reg:DI 488)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 169 673 170 9 (set (reg:DI 341)
        (const_int 15 [0xf])) Batch_Mix_Correlations.cc:621 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 488)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 170 169 674 9 (parallel [
            (set (reg:DI 342)
                (plus:DI (reg:DI 121 [ D.158397 ])
                    (const_int 18 [0x12])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 341)
        (expr_list:REG_DEAD (reg:DI 340)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 674 170 171 9 (set (reg:DI 489)
        (const_int 16 [0x10])) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 171 674 172 9 (parallel [
            (set (reg:DI 344)
                (udiv:DI (reg:DI 342)
                    (reg:DI 484)))
            (set (reg:DI 345)
                (umod:DI (reg:DI 342)
                    (reg:DI 484)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 385 {*udivmoddi4}
     (expr_list:REG_DEAD (reg:DI 489)
        (expr_list:REG_DEAD (reg:DI 342)
            (expr_list:REG_UNUSED (reg:DI 345)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
(insn 172 171 173 9 (parallel [
            (set (reg:DI 346)
                (ashift:DI (reg:DI 344)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 344)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 173 172 174 9 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 346)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 310 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 346)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 174 173 175 9 (set (reg/f:DI 347)
        (reg/f:DI 7 sp)) Batch_Mix_Correlations.cc:621 87 {*movdi_internal_rex64}
     (nil))
(insn 175 174 176 9 (parallel [
            (set (reg/f:DI 348)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 347)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 176 175 177 9 (parallel [
            (set (reg:DI 349)
                (lshiftrt:DI (reg/f:DI 348)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg/f:DI 348)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg/f:DI 348)
                    (const_int 2 [0x2]))
                (nil)))))
(insn 177 176 178 9 (parallel [
            (set (reg/f:DI 350)
                (ashift:DI (reg:DI 349)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 349)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 178 177 179 9 (set (reg/f:DI 122 [ event_data_out_private.66 ])
        (reg/f:DI 350)) Batch_Mix_Correlations.cc:621 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 350)
        (nil)))
(debug_insn 179 178 180 9 (var_location:DI event_data_out_private.66 (reg/f:DI 122 [ event_data_out_private.66 ])) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 180 179 181 9 (set (reg/f:DI 351 [ .omp_data_i_23(D)->h5readlock ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 200 [0xc8])) [0 .omp_data_i_23(D)->h5readlock+0 S8 A64])) Batch_Mix_Correlations.cc:624 87 {*movdi_internal_rex64}
     (nil))
(insn 181 180 182 9 (set (reg:DI 5 di)
        (reg/f:DI 351 [ .omp_data_i_23(D)->h5readlock ])) Batch_Mix_Correlations.cc:624 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 351 [ .omp_data_i_23(D)->h5readlock ])
        (nil)))
(call_insn 182 181 183 9 (call (mem:QI (symbol_ref:DI ("omp_set_lock") [flags 0x41]  <function_decl 0x2b94cbcf3300 omp_set_lock>) [0 omp_set_lock S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:624 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 183 182 184 9 (set (reg:DI 124 [ mix_event.67 ])
        (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:626 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v:DI 87 [ mix_event ])
        (nil)))
(insn 184 183 185 9 (set (reg/f:DI 125 [ D.158405 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 128 [0x80])) [0 .omp_data_i_23(D)->track_offset+0 S8 A64])) Batch_Mix_Correlations.cc:626 87 {*movdi_internal_rex64}
     (nil))
(insn 185 184 186 9 (set (mem/j:DI (reg/f:DI 125 [ D.158405 ]) [0 *_94+0 S8 A64])
        (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:626 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 125 [ D.158405 ])
        (nil)))
(insn 186 185 187 9 (set (reg/f:DI 352 [ .omp_data_i_23(D)->track_offset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 128 [0x80])) [0 .omp_data_i_23(D)->track_offset+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 187 186 188 9 (set (reg/f:DI 353 [ .omp_data_i_23(D)->track_count ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 136 [0x88])) [0 .omp_data_i_23(D)->track_count+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 188 187 189 9 (set (reg/f:DI 354 [ .omp_data_i_23(D)->track_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 88 [0x58])) [0 .omp_data_i_23(D)->track_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 189 188 190 9 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 190 189 191 9 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 191 190 192 9 (set (reg:DI 2 cx)
        (reg/f:DI 352 [ .omp_data_i_23(D)->track_offset ])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 352 [ .omp_data_i_23(D)->track_offset ])
        (nil)))
(insn 192 191 193 9 (set (reg:DI 1 dx)
        (reg/f:DI 353 [ .omp_data_i_23(D)->track_count ])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 353 [ .omp_data_i_23(D)->track_count ])
        (nil)))
(insn 193 192 194 9 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 89 {*movsi_internal}
     (nil))
(insn 194 193 195 9 (set (reg:DI 5 di)
        (reg/f:DI 354 [ .omp_data_i_23(D)->track_dataspace ])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 354 [ .omp_data_i_23(D)->track_dataspace ])
        (nil)))
(call_insn 195 194 196 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 196 195 197 9 (set (reg/f:DI 355 [ .omp_data_i_23(D)->track_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 88 [0x58])) [0 .omp_data_i_23(D)->track_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 197 196 198 9 (set (reg/f:DI 356 [ .omp_data_i_23(D)->track_memspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 176 [0xb0])) [0 .omp_data_i_23(D)->track_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 198 197 199 9 (set (reg/f:DI 357 [ .omp_data_i_23(D)->track_dataset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 80 [0x50])) [0 .omp_data_i_23(D)->track_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 199 198 200 9 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 200 199 201 9 (set (reg:DI 37 r8)
        (reg/f:DI 355 [ .omp_data_i_23(D)->track_dataspace ])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 355 [ .omp_data_i_23(D)->track_dataspace ])
        (nil)))
(insn 201 200 202 9 (set (reg:DI 2 cx)
        (reg/f:DI 356 [ .omp_data_i_23(D)->track_memspace ])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 356 [ .omp_data_i_23(D)->track_memspace ])
        (nil)))
(insn 202 201 203 9 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 203 202 204 9 (set (reg:DI 4 si)
        (reg/f:DI 101 [ track_data_out_private.64 ])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 204 203 205 9 (set (reg:DI 5 di)
        (reg/f:DI 357 [ .omp_data_i_23(D)->track_dataset ])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 357 [ .omp_data_i_23(D)->track_dataset ])
        (nil)))
(call_insn 205 204 206 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:628 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 206 205 207 9 (set (reg/f:DI 132 [ D.158405 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 144 [0x90])) [0 .omp_data_i_23(D)->cluster_offset+0 S8 A64])) Batch_Mix_Correlations.cc:630 87 {*movdi_internal_rex64}
     (nil))
(insn 207 206 208 9 (set (mem/j:DI (reg/f:DI 132 [ D.158405 ]) [0 *_104+0 S8 A64])
        (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:630 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 132 [ D.158405 ])
        (nil)))
(insn 208 207 209 9 (set (reg/f:DI 358 [ .omp_data_i_23(D)->cluster_offset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 144 [0x90])) [0 .omp_data_i_23(D)->cluster_offset+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 209 208 210 9 (set (reg/f:DI 359 [ .omp_data_i_23(D)->cluster_count ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 152 [0x98])) [0 .omp_data_i_23(D)->cluster_count+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 210 209 211 9 (set (reg/f:DI 360 [ .omp_data_i_23(D)->cluster_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 104 [0x68])) [0 .omp_data_i_23(D)->cluster_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 211 210 212 9 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 212 211 213 9 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 213 212 214 9 (set (reg:DI 2 cx)
        (reg/f:DI 358 [ .omp_data_i_23(D)->cluster_offset ])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 358 [ .omp_data_i_23(D)->cluster_offset ])
        (nil)))
(insn 214 213 215 9 (set (reg:DI 1 dx)
        (reg/f:DI 359 [ .omp_data_i_23(D)->cluster_count ])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 359 [ .omp_data_i_23(D)->cluster_count ])
        (nil)))
(insn 215 214 216 9 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 89 {*movsi_internal}
     (nil))
(insn 216 215 217 9 (set (reg:DI 5 di)
        (reg/f:DI 360 [ .omp_data_i_23(D)->cluster_dataspace ])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 360 [ .omp_data_i_23(D)->cluster_dataspace ])
        (nil)))
(call_insn 217 216 218 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 218 217 219 9 (set (reg/f:DI 361 [ .omp_data_i_23(D)->cluster_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 104 [0x68])) [0 .omp_data_i_23(D)->cluster_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 219 218 220 9 (set (reg/f:DI 362 [ .omp_data_i_23(D)->cluster_memspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 184 [0xb8])) [0 .omp_data_i_23(D)->cluster_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 220 219 221 9 (set (reg/f:DI 363 [ .omp_data_i_23(D)->cluster_dataset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 96 [0x60])) [0 .omp_data_i_23(D)->cluster_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 221 220 222 9 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 222 221 223 9 (set (reg:DI 37 r8)
        (reg/f:DI 361 [ .omp_data_i_23(D)->cluster_dataspace ])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 361 [ .omp_data_i_23(D)->cluster_dataspace ])
        (nil)))
(insn 223 222 224 9 (set (reg:DI 2 cx)
        (reg/f:DI 362 [ .omp_data_i_23(D)->cluster_memspace ])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 362 [ .omp_data_i_23(D)->cluster_memspace ])
        (nil)))
(insn 224 223 225 9 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 225 224 226 9 (set (reg:DI 4 si)
        (reg/f:DI 115 [ cluster_data_out_private.65 ])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 226 225 227 9 (set (reg:DI 5 di)
        (reg/f:DI 363 [ .omp_data_i_23(D)->cluster_dataset ])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 363 [ .omp_data_i_23(D)->cluster_dataset ])
        (nil)))
(call_insn 227 226 228 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:632 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 228 227 229 9 (set (reg/f:DI 139 [ D.158408 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 160 [0xa0])) [0 .omp_data_i_23(D)->event_offset+0 S8 A64])) Batch_Mix_Correlations.cc:634 87 {*movdi_internal_rex64}
     (nil))
(insn 229 228 230 9 (set (mem/j:DI (reg/f:DI 139 [ D.158408 ]) [0 *_114+0 S8 A64])
        (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:634 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 139 [ D.158408 ])
        (expr_list:REG_DEAD (reg:DI 124 [ mix_event.67 ])
            (nil))))
(insn 230 229 231 9 (set (reg/f:DI 364 [ .omp_data_i_23(D)->event_offset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 160 [0xa0])) [0 .omp_data_i_23(D)->event_offset+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 231 230 232 9 (set (reg/f:DI 365 [ .omp_data_i_23(D)->event_count ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 168 [0xa8])) [0 .omp_data_i_23(D)->event_count+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 232 231 233 9 (set (reg/f:DI 366 [ .omp_data_i_23(D)->event_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 120 [0x78])) [0 .omp_data_i_23(D)->event_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 233 232 234 9 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 234 233 235 9 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 235 234 236 9 (set (reg:DI 2 cx)
        (reg/f:DI 364 [ .omp_data_i_23(D)->event_offset ])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 364 [ .omp_data_i_23(D)->event_offset ])
        (nil)))
(insn 236 235 237 9 (set (reg:DI 1 dx)
        (reg/f:DI 365 [ .omp_data_i_23(D)->event_count ])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 365 [ .omp_data_i_23(D)->event_count ])
        (nil)))
(insn 237 236 238 9 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 89 {*movsi_internal}
     (nil))
(insn 238 237 239 9 (set (reg:DI 5 di)
        (reg/f:DI 366 [ .omp_data_i_23(D)->event_dataspace ])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 366 [ .omp_data_i_23(D)->event_dataspace ])
        (nil)))
(call_insn 239 238 240 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 240 239 241 9 (set (reg/f:DI 367 [ .omp_data_i_23(D)->event_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 120 [0x78])) [0 .omp_data_i_23(D)->event_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 241 240 242 9 (set (reg/f:DI 368 [ .omp_data_i_23(D)->event_memspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 192 [0xc0])) [0 .omp_data_i_23(D)->event_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 242 241 243 9 (set (reg/f:DI 369 [ .omp_data_i_23(D)->event_dataset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 112 [0x70])) [0 .omp_data_i_23(D)->event_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 243 242 244 9 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 244 243 245 9 (set (reg:DI 37 r8)
        (reg/f:DI 367 [ .omp_data_i_23(D)->event_dataspace ])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 367 [ .omp_data_i_23(D)->event_dataspace ])
        (nil)))
(insn 245 244 246 9 (set (reg:DI 2 cx)
        (reg/f:DI 368 [ .omp_data_i_23(D)->event_memspace ])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 368 [ .omp_data_i_23(D)->event_memspace ])
        (nil)))
(insn 246 245 247 9 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 247 246 248 9 (set (reg:DI 4 si)
        (reg/f:DI 122 [ event_data_out_private.66 ])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 248 247 249 9 (set (reg:DI 5 di)
        (reg/f:DI 369 [ .omp_data_i_23(D)->event_dataset ])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 369 [ .omp_data_i_23(D)->event_dataset ])
        (nil)))
(call_insn 249 248 250 9 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:636 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 250 249 251 9 (set (reg/f:DI 370 [ .omp_data_i_23(D)->h5readlock ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 200 [0xc8])) [0 .omp_data_i_23(D)->h5readlock+0 S8 A64])) Batch_Mix_Correlations.cc:638 87 {*movdi_internal_rex64}
     (nil))
(insn 251 250 252 9 (set (reg:DI 5 di)
        (reg/f:DI 370 [ .omp_data_i_23(D)->h5readlock ])) Batch_Mix_Correlations.cc:638 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 370 [ .omp_data_i_23(D)->h5readlock ])
        (nil)))
(call_insn 252 251 254 9 (call (mem:QI (symbol_ref:DI ("omp_unset_lock") [flags 0x41]  <function_decl 0x2b94cbcf3400 omp_unset_lock>) [0 omp_unset_lock S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:638 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 254 252 255 9 (set (reg:SF 148 [ D.158409 ])
        (mem/j:SF (reg/f:DI 122 [ event_data_out_private.66 ]) [0 *event_data_out_private.66_90+0 S4 A32])) Batch_Mix_Correlations.cc:651 135 {*movsf_internal}
     (nil))
(debug_insn 255 254 256 9 (var_location:SF __x (reg:SF 148 [ D.158409 ])) Batch_Mix_Correlations.cc:651 -1
     (nil))
(insn 256 255 257 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 148 [ D.158409 ])
            (reg:SF 148 [ D.158409 ]))) Batch_Mix_Correlations.cc:651 57 {*cmpiusf_sse}
     (nil))
(jump_insn 257 256 258 9 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:651 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil)))
 -> 71)
;;  succ:       8 [10.0%] 
;;              10 [90.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 122 148 244 257 270 292

;; basic block 10, loop depth 1, count 0, freq 4000, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [90.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 122 148 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 17 [flags] 149
(note 258 257 259 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 259 258 260 10 (set (reg:SF 149 [ D.158409 ])
        (mem/j:SF (plus:DI (reg/f:DI 122 [ event_data_out_private.66 ])
                (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])) Batch_Mix_Correlations.cc:652 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 122 [ event_data_out_private.66 ])
        (nil)))
(debug_insn 260 259 261 10 (var_location:SF __x (reg:SF 149 [ D.158409 ])) Batch_Mix_Correlations.cc:652 -1
     (nil))
(insn 261 260 262 10 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 149 [ D.158409 ])
            (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:652 57 {*cmpiusf_sse}
     (nil))
(jump_insn 262 261 263 10 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:652 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil)))
 -> 71)
;;  succ:       8 [10.0%] 
;;              11 [90.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 148 149 244 257 270 292

;; basic block 11, loop depth 1, count 0, freq 3600, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [90.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 148 149 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 292
;; lr  def 	 17 [flags] 371 372 373 374 375 376 377
(note 263 262 652 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 652 263 264 11 (var_location:DI D#67 (plus:DI (reg/f:DI 292 [ .omp_data_i ])
        (const_int 40 [0x28]))) -1
     (nil))
(debug_insn 264 652 265 11 (var_location:DF __x (minus:DF (mem/j:DF (plus:DI (mem/f/j:DI (debug_expr:DI D#67) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])
        (float_extend:DF (reg:SF 148 [ D.158409 ])))) Batch_Mix_Correlations.cc:653 -1
     (nil))
(insn 265 264 266 11 (set (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 40 [0x28])) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])) Batch_Mix_Correlations.cc:653 87 {*movdi_internal_rex64}
     (nil))
(insn 266 265 267 11 (set (reg:DF 372 [ D.158411 ])
        (float_extend:DF (reg:SF 148 [ D.158409 ]))) Batch_Mix_Correlations.cc:653 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 148 [ D.158409 ])
        (nil)))
(insn 267 266 268 11 (set (reg:DF 374 [ *_129+16 ])
        (mem/j:DF (plus:DI (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])) Batch_Mix_Correlations.cc:653 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
        (nil)))
(insn 268 267 269 11 (set (reg:DF 373 [ D.158411 ])
        (minus:DF (reg:DF 374 [ *_129+16 ])
            (reg:DF 372 [ D.158411 ]))) Batch_Mix_Correlations.cc:653 794 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 374 [ *_129+16 ])
        (expr_list:REG_DEAD (reg:DF 372 [ D.158411 ])
            (nil))))
(insn 269 268 270 11 (set (reg:V2DF 376)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 1159 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 270 269 271 11 (parallel [
            (set (reg:DF 375 [ D.158411 ])
                (abs:DF (reg:DF 373 [ D.158411 ])))
            (use (reg:V2DF 376))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 480 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 376)
        (expr_list:REG_DEAD (reg:DF 373 [ D.158411 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 271 270 272 11 (set (reg:DF 377)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:653 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 272 271 273 11 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 375 [ D.158411 ])
            (reg:DF 377))) Batch_Mix_Correlations.cc:653 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 377)
        (expr_list:REG_DEAD (reg:DF 375 [ D.158411 ])
            (nil))))
(jump_insn 273 272 274 11 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:653 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 71)
;;  succ:       8 [50.0%] 
;;              12 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 149 244 257 270 292

;; basic block 12, loop depth 1, count 0, freq 1800, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 149 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149 292
;; lr  def 	 17 [flags] 378 379 380 381
(note 274 273 275 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 275 274 276 12 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])
        (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:654 -1
     (nil))
(insn 276 275 277 12 (set (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
        (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])) Batch_Mix_Correlations.cc:654 135 {*movsf_internal}
     (nil))
(insn 277 276 278 12 (set (reg:SF 378 [ D.158409 ])
        (minus:SF (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
            (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:654 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
        (expr_list:REG_DEAD (reg:SF 149 [ D.158409 ])
            (nil))))
(insn 278 277 279 12 (set (reg:V4SF 381)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 279 278 280 12 (parallel [
            (set (reg:SF 380 [ D.158409 ])
                (abs:SF (reg:SF 378 [ D.158409 ])))
            (use (reg:V4SF 381))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 381)
        (expr_list:REG_DEAD (reg:SF 378 [ D.158409 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 280 279 281 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 380 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:654 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 380 [ D.158409 ])
        (nil)))
(jump_insn 281 280 282 12 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:654 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 71)
;;  succ:       8 [50.0%] 
;;              13 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292

;; basic block 13, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(note 282 281 283 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 308 [0x134])) [0 .omp_data_i_23(D)->first_cluster+0 S1 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:655 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 284 283 312 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 625)
            (pc))) Batch_Mix_Correlations.cc:655 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 625)
;;  succ:       52 [50.0%] 
;;              53 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292

;; basic block 14, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53 [9.0%] 
;;              17 [9.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 7 [sp]
(code_label 312 284 288 14 61 "" [1 uses])
(note 288 312 289 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 289 288 290 14 (clobber (mem:BLK (scratch) [0 A8])) -1
     (nil))
(insn 290 289 291 14 (clobber (mem:BLK (reg/f:DI 7 sp) [0 A8])) -1
     (nil))
(insn 291 290 308 14 (set (reg/f:DI 7 sp)
        (reg/f:DI 85 [ saved_stack.77 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 85 [ saved_stack.77 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292

;; basic block 15, loop depth 2, count 0, freq 8281, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [91.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 308 291 294 15 60 "" [1 uses])
(note 294 308 639 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;  succ:       16 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292

;; basic block 16, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU,DFS_BACK)
;;              54 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 163 282
;; lr  def 	 17 [flags] 152 164 382 383
(code_label 639 294 295 16 84 "" [0 uses])
(note 295 639 296 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 296 295 297 16 (var_location:DI itrack (reg/v:DI 282 [ itrack ])) -1
     (nil))
(insn 297 296 298 16 (parallel [
            (set (reg:DI 382 [ D.158397 ])
                (mult:DI (reg:DI 163 [ D.158397 ])
                    (reg/v:DI 282 [ itrack ])))
            (clobber (reg:CC 17 flags))
        ]) 354 {*muldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 298 297 299 16 (parallel [
            (set (reg:DI 383 [ D.158397 ])
                (ashift:DI (reg:DI 382 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 382 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 299 298 300 16 (parallel [
            (set (reg/f:DI 152 [ D.158412 ])
                (plus:DI (reg/f:DI 101 [ track_data_out_private.64 ])
                    (reg:DI 383 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 383 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 300 299 301 16 (set (reg:SF 164 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])) Batch_Mix_Correlations.cc:659 135 {*movsf_internal}
     (nil))
(debug_insn 301 300 302 16 (var_location:SF __x (reg:SF 164 [ D.158409 ])) Batch_Mix_Correlations.cc:659 -1
     (nil))
(insn 302 301 303 16 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 164 [ D.158409 ])
            (reg:SF 164 [ D.158409 ]))) Batch_Mix_Correlations.cc:659 57 {*cmpiusf_sse}
     (nil))
(jump_insn 303 302 319 16 (set (pc)
        (if_then_else (ordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) Batch_Mix_Correlations.cc:659 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil)))
 -> 316)
;;  succ:       17 [10.0%]  (FALLTHRU)
;;              18 [90.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 244 257 270 282 292

;; basic block 17, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [10.0%]  (FALLTHRU)
;;              18 [50.0%] 
;;              19 [50.0%] 
;;              20 [50.0%] 
;;              21 [50.0%] 
;;              22 [50.0%] 
;;              23 [71.0%] 
;;              27 [9.0%] 
;;              47 [100.0%] 
;;              30 [9.0%] 
;;              24 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 282 292
;; lr  def 	 17 [flags] 282 384
(code_label 319 303 304 17 62 "" [9 uses])
(note 304 319 305 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 305 304 307 17 (parallel [
            (set (reg/v:DI 282 [ itrack ])
                (plus:DI (reg/v:DI 282 [ itrack ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:658 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 307 305 309 17 (var_location:DI itrack (reg/v:DI 282 [ itrack ])) -1
     (nil))
(insn 309 307 310 17 (set (reg:DI 384 [ D.158414 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))) Batch_Mix_Correlations.cc:658 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 310 309 311 17 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 384 [ D.158414 ])
            (reg/v:DI 282 [ itrack ]))) Batch_Mix_Correlations.cc:658 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 384 [ D.158414 ])
        (nil)))
(jump_insn 311 310 316 17 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 308)
            (pc))) Batch_Mix_Correlations.cc:658 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 308)
;;  succ:       15 [91.0%] 
;;              14 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292

;; basic block 18, loop depth 2, count 0, freq 8190, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [90.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 292
;; lr  def 	 17 [flags] 166 385 386 387 388
(code_label 316 311 317 18 59 "" [1 uses])
(note 317 316 318 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 318 317 320 18 (set (reg:DF 166 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))) Batch_Mix_Correlations.cc:661 159 {*extendsfdf2_sse}
     (nil))
(insn 320 318 321 18 (set (reg:DF 386)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:661 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 321 320 322 18 (set (reg:DF 385 [ D.158411 ])
        (plus:DF (reg:DF 166 [ D.158411 ])
            (reg:DF 386))) Batch_Mix_Correlations.cc:661 787 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 386)
        (nil)))
(insn 322 321 323 18 (set (reg:SI 387 [ D.158400 ])
        (fix:SI (reg:DF 385 [ D.158411 ]))) Batch_Mix_Correlations.cc:661 179 {fix_truncdfsi_sse}
     (expr_list:REG_DEAD (reg:DF 385 [ D.158411 ])
        (nil)))
(insn 323 322 324 18 (parallel [
            (set (reg:SI 388 [ D.158400 ])
                (and:SI (reg:SI 387 [ D.158400 ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:661 402 {*andsi_1}
     (expr_list:REG_DEAD (reg:SI 387 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 324 323 325 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 388 [ D.158400 ])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:661 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 388 [ D.158400 ])
        (nil)))
(jump_insn 325 324 326 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:661 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       17 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292

;; basic block 19, loop depth 2, count 0, freq 4095, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164
;; lr  def 	 17 [flags] 389
(note 326 325 327 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 19 (set (reg:SF 389)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0 S4 A32])) Batch_Mix_Correlations.cc:662 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 328 327 329 19 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 389)
            (reg:SF 164 [ D.158409 ]))) Batch_Mix_Correlations.cc:662 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 389)
        (nil)))
(jump_insn 329 328 330 19 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:662 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       17 [50.0%] 
;;              20 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292

;; basic block 20, loop depth 2, count 0, freq 2047, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [50.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164
;; lr  def 	 17 [flags]
(note 330 329 331 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 331 330 332 20 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 164 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:663 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 164 [ D.158409 ])
        (nil)))
(jump_insn 332 331 333 20 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:663 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       17 [50.0%] 
;;              21 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292

;; basic block 21, loop depth 2, count 0, freq 1024, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [50.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 17 [flags] 390 391 392 393 394 395 396
(note 333 332 334 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 334 333 335 21 (set (reg:SF 391 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B] ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])) Batch_Mix_Correlations.cc:664 135 {*movsf_internal}
     (nil))
(insn 335 334 336 21 (set (reg:SI 390 [ D.158400 ])
        (fix:SI (reg:SF 391 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B] ]))) Batch_Mix_Correlations.cc:664 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 391 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B] ])
        (nil)))
(insn 336 335 337 21 (parallel [
            (set (reg:SI 392)
                (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 548 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 337 336 338 21 (parallel [
            (set (reg:SI 393)
                (xor:SI (reg:SI 392)
                    (reg:SI 390 [ D.158400 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 422 {*xorsi_1}
     (expr_list:REG_DEAD (reg:SI 390 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 338 337 339 21 (parallel [
            (set (reg:SI 394 [ D.158400 ])
                (minus:SI (reg:SI 393)
                    (reg:SI 392)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 393)
        (expr_list:REG_DEAD (reg:SI 392)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 339 338 340 21 (set (reg:DF 395 [ D.158411 ])
        (float:DF (reg:SI 394 [ D.158400 ]))) Batch_Mix_Correlations.cc:664 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 394 [ D.158400 ])
        (nil)))
(insn 340 339 341 21 (set (reg:DF 396)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:664 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 8.000000000000000444089209850062616169452667236328125e-1 [0x0.ccccccccccccdp+0])
        (nil)))
(insn 341 340 342 21 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 395 [ D.158411 ])
            (reg:DF 396))) Batch_Mix_Correlations.cc:664 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 396)
        (expr_list:REG_DEAD (reg:DF 395 [ D.158411 ])
            (nil))))
(jump_insn 342 341 343 21 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:664 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       17 [50.0%] 
;;              22 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292

;; basic block 22, loop depth 2, count 0, freq 512, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 17 [flags] 175 397
(note 343 342 344 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 344 343 345 22 (set (reg:SF 175 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32])) Batch_Mix_Correlations.cc:665 135 {*movsf_internal}
     (nil))
(insn 345 344 346 22 (set (reg:SF 397)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32])) Batch_Mix_Correlations.cc:665 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 4.0e+0 [0x0.8p+3])
        (nil)))
(insn 346 345 347 22 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 397)
            (reg:SF 175 [ D.158409 ]))) Batch_Mix_Correlations.cc:665 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 397)
        (nil)))
(jump_insn 347 346 348 22 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:665 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       17 [50.0%] 
;;              23 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 175 244 257 270 282 292

;; basic block 23, loop depth 2, count 0, freq 256, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 175 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 175
;; lr  def 	 17 [flags] 398 399
(note 348 347 349 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 350 23 (set (reg:SF 399 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B] ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 32 [0x20])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B]+0 S4 A32])) Batch_Mix_Correlations.cc:666 135 {*movsf_internal}
     (nil))
(insn 350 349 351 23 (set (reg:SF 398 [ D.158409 ])
        (div:SF (reg:SF 399 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B] ])
            (reg:SF 175 [ D.158409 ]))) Batch_Mix_Correlations.cc:666 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 399 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B] ])
        (expr_list:REG_DEAD (reg:SF 175 [ D.158409 ])
            (nil))))
(insn 351 350 352 23 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 398 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:666 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 398 [ D.158409 ])
        (nil)))
(jump_insn 352 351 353 23 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:666 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 319)
;;  succ:       17 [71.0%] 
;;              24 [29.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292

;; basic block 24, loop depth 2, count 0, freq 74, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [29.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 166
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 179 286 400 401 402 403 404 405 406 407 408 409
(note 353 352 354 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 24 (var_location:SF d (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(debug_insn 355 354 356 24 (var_location:SF __x (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) -1
     (nil))
(insn 356 355 357 24 (set (reg:SF 401 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B] ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 135 {*movsf_internal}
     (nil))
(insn 357 356 358 24 (set (reg:V4SF 402)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 358 357 359 24 (parallel [
            (set (reg:SF 400 [ D.158409 ])
                (abs:SF (reg:SF 401 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B] ])))
            (use (reg:V4SF 402))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 402)
        (expr_list:REG_DEAD (reg:SF 401 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B] ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 359 358 360 24 (set (reg:DF 179 [ D.158411 ])
        (float_extend:DF (reg:SF 400 [ D.158409 ]))) Batch_Mix_Correlations.cc:667 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 400 [ D.158409 ])
        (nil)))
(debug_insn 360 359 361 24 (var_location:DF x (reg:DF 166 [ D.158411 ])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(debug_insn 361 360 362 24 (var_location:DF y (const_double:DF 1.3000000000000000444089209850062616169452667236328125e+0 [0x0.a6666666666668p+1])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(insn 362 361 363 24 (set (reg:DF 403)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.3000000000000000444089209850062616169452667236328125e+0 [0x0.a6666666666668p+1])
        (nil)))
(insn 363 362 364 24 (set (reg:DF 22 xmm1)
        (reg:DF 403)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.3000000000000000444089209850062616169452667236328125e+0 [0x0.a6666666666668p+1])
        (expr_list:REG_DEAD (reg:DF 403)
            (nil))))
(insn 364 363 365 24 (set (reg:DF 21 xmm0)
        (reg:DF 166 [ D.158411 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 166 [ D.158411 ])
        (nil)))
(call_insn 365 364 366 24 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("pow") [flags 0x41]  <function_decl 0x2b94c3a68a00 pow>) [0 __builtin_pow S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 672 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 366 365 367 24 (set (reg:DF 404)
        (reg:DF 21 xmm0)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 367 366 368 24 (set (reg:DF 405)
        (reg:DF 404)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 404)
        (nil)))
(insn 368 367 369 24 (set (reg:DF 286 [ D.158421 ])
        (reg:DF 404)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 405)
        (nil)))
(insn 369 368 370 24 (set (reg:DF 407)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:667 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 3.1500000000000000222044604925031308084726333618164062e-2 [0x0.810624dd2f1aap-4])
        (nil)))
(insn 370 369 371 24 (set (reg:DF 406 [ D.158411 ])
        (div:DF (reg:DF 407)
            (reg:DF 404))) Batch_Mix_Correlations.cc:667 794 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 407)
        (expr_list:REG_DEAD (reg:DF 286 [ D.158421 ])
            (nil))))
(insn 371 370 372 24 (set (reg:DF 409)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:667 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.309999999999999900635039296048489632084965705871582e-2 [0x0.bd3c36113404e8p-5])
        (nil)))
(insn 372 371 373 24 (set (reg:DF 408 [ D.158411 ])
        (plus:DF (reg:DF 406 [ D.158411 ])
            (reg:DF 409))) Batch_Mix_Correlations.cc:667 787 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 409)
        (expr_list:REG_DEAD (reg:DF 406 [ D.158411 ])
            (nil))))
(insn 373 372 374 24 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 408 [ D.158411 ])
            (reg:DF 179 [ D.158411 ]))) Batch_Mix_Correlations.cc:667 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 408 [ D.158411 ])
        (expr_list:REG_DEAD (reg:DF 179 [ D.158411 ])
            (nil))))
(jump_insn 374 373 666 24 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 666)
            (pc))) Batch_Mix_Correlations.cc:667 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 666)
;;  succ:       25 [50.0%] 
;;              17 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292

;; basic block 25, loop depth 2, count 0, freq 37, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 666 374 378 25 86 "" [1 uses])
(note 378 666 379 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 379 378 380 25 (var_location:DF dRmin (const_double:DF 2.0000000000000000416333634234433702658861875534057617e-2 [0x0.a3d70a3d70a3d8p-5])) Batch_Mix_Correlations.cc:669 -1
     (nil))
(debug_insn 380 379 381 25 (var_location:QI MixTrack_HasMatch (const_int 0 [0])) Batch_Mix_Correlations.cc:671 -1
     (nil))
(debug_insn 381 380 382 25 (var_location:SI l (const_int 0 [0])) Batch_Mix_Correlations.cc:672 -1
     (nil))
(insn 382 381 383 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:672 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 383 382 588 25 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 584)
            (pc))) Batch_Mix_Correlations.cc:672 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 584)
;;  succ:       48 [50.0%] 
;;              26 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292

;; basic block 26, loop depth 2, count 0, freq 37, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 [21.4%] 
;;              51 [100.0%]  (FALLTHRU)
;;              25 [50.0%]  (FALLTHRU)
;;              50 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 292
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 197 199 200 208 209 214 410 411 412 413 414 415 416 417 418 419 420 421 422 423
(code_label 588 383 384 26 81 "" [1 uses])
(note 384 588 385 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 385 384 386 26 (set (reg:SF 197 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])) Batch_Mix_Correlations.cc:683 135 {*movsf_internal}
     (nil))
(insn 386 385 387 26 (set (reg:DI 199 [ D.158414 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:683 87 {*movdi_internal_rex64}
     (nil))
(insn 387 386 388 26 (set (reg/f:DI 410 [ .omp_data_i_23(D)->cluster_pt ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) Batch_Mix_Correlations.cc:683 87 {*movdi_internal_rex64}
     (nil))
(insn 388 387 389 26 (set (reg:SF 200 [ D.158409 ])
        (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 410 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_189 S4 A32])) Batch_Mix_Correlations.cc:683 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 410 [ .omp_data_i_23(D)->cluster_pt ])
        (nil)))
(debug_insn 389 388 390 26 (var_location:SF D#62 (div:SF (reg:SF 197 [ D.158409 ])
        (reg:SF 200 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 -1
     (nil))
(debug_insn 390 389 391 26 (var_location:DF zt (float_extend:DF (debug_expr:SF D#62))) Batch_Mix_Correlations.cc:683 -1
     (nil))
(insn 391 390 392 26 (set (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 64 [0x40])) [0 .omp_data_i_23(D)->cluster_phi+0 S8 A64])) Batch_Mix_Correlations.cc:684 87 {*movdi_internal_rex64}
     (nil))
(insn 392 391 393 26 (set (reg:SF 413)
        (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])) [0 *_194 S4 A32])) Batch_Mix_Correlations.cc:684 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])
        (expr_list:REG_DEAD (reg:DI 199 [ D.158414 ])
            (nil))))
(insn 393 392 394 26 (set (reg:SF 412 [ D.158409 ])
        (minus:SF (reg:SF 413)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32]))) Batch_Mix_Correlations.cc:684 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 413)
        (nil)))
(insn 394 393 395 26 (set (reg:DF 414 [ D.158411 ])
        (float_extend:DF (reg:SF 412 [ D.158409 ]))) Batch_Mix_Correlations.cc:684 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 412 [ D.158409 ])
        (nil)))
(insn 395 394 396 26 (set (reg:DF 21 xmm0)
        (reg:DF 414 [ D.158411 ])) Batch_Mix_Correlations.cc:684 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 414 [ D.158411 ])
        (nil)))
(call_insn 396 395 397 26 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_ZN8TVector210Phi_mpi_piEd") [flags 0x41]  <function_decl 0x2b94ca29b100 Phi_mpi_pi>) [0 Phi_mpi_pi S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:684 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 397 396 398 26 (set (reg:DF 208 [ D.158411 ])
        (reg:DF 21 xmm0)) Batch_Mix_Correlations.cc:684 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(debug_insn 398 397 399 26 (var_location:DF d (reg:DF 208 [ D.158411 ])) Batch_Mix_Correlations.cc:684 -1
     (nil))
(debug_insn 399 398 400 26 (var_location:DF __x (reg:DF 208 [ D.158411 ])) -1
     (nil))
(insn 400 399 401 26 (set (reg:V2DF 416)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 1159 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 401 400 402 26 (parallel [
            (set (reg:DF 415 [ D.158411 ])
                (abs:DF (reg:DF 208 [ D.158411 ])))
            (use (reg:V2DF 416))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 480 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 416)
        (expr_list:REG_DEAD (reg:DF 208 [ D.158411 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 402 401 403 26 (set (reg/v:SF 209 [ DeltaPhi ])
        (float_truncate:SF (reg:DF 415 [ D.158411 ]))) Batch_Mix_Correlations.cc:684 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 415 [ D.158411 ])
        (nil)))
(debug_insn 403 402 404 26 (var_location:SF DeltaPhi (reg/v:SF 209 [ DeltaPhi ])) Batch_Mix_Correlations.cc:684 -1
     (nil))
(insn 404 403 405 26 (set (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 56 [0x38])) [0 .omp_data_i_23(D)->cluster_eta+0 S8 A64])) Batch_Mix_Correlations.cc:685 87 {*movdi_internal_rex64}
     (nil))
(insn 405 404 406 26 (set (reg:DI 418 [ .omp_data_i_23(D)->n ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:685 87 {*movdi_internal_rex64}
     (nil))
(insn 406 405 407 26 (set (reg:SF 419)
        (mem/j:SF (plus:DI (mult:DI (reg:DI 418 [ .omp_data_i_23(D)->n ])
                    (const_int 4 [0x4]))
                (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])) [0 *_202 S4 A32])) Batch_Mix_Correlations.cc:685 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:DI 418 [ .omp_data_i_23(D)->n ])
        (expr_list:REG_DEAD (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])
            (nil))))
(insn 407 406 408 26 (set (reg/v:SF 214 [ DeltaEta ])
        (minus:SF (reg:SF 419)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))) Batch_Mix_Correlations.cc:685 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 419)
        (expr_list:REG_DEAD (reg/f:DI 152 [ D.158412 ])
            (nil))))
(debug_insn 408 407 409 26 (var_location:SF DeltaEta (reg/v:SF 214 [ DeltaEta ])) Batch_Mix_Correlations.cc:685 -1
     (nil))
(debug_insn 409 408 410 26 (var_location:SF d (reg/v:SF 209 [ DeltaPhi ])) Batch_Mix_Correlations.cc:685 -1
     (nil))
(debug_insn 410 409 411 26 (var_location:SF __x (reg/v:SF 209 [ DeltaPhi ])) -1
     (nil))
(insn 411 410 412 26 (set (reg:V4SF 421)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 412 411 413 26 (parallel [
            (set (reg:SF 420 [ D.158409 ])
                (abs:SF (reg/v:SF 209 [ DeltaPhi ])))
            (use (reg:V4SF 421))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 421)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 413 412 414 26 (set (reg:DF 422 [ D.158411 ])
        (float_extend:DF (reg:SF 420 [ D.158409 ]))) Batch_Mix_Correlations.cc:686 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 420 [ D.158409 ])
        (nil)))
(insn 414 413 415 26 (set (reg:DF 423)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:686 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0000000000000001040834085586084256647154688835144043e-3 [0x0.a3d70a3d70a3d8p-7])
        (nil)))
(insn 415 414 416 26 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 423)
            (reg:DF 422 [ D.158411 ]))) Batch_Mix_Correlations.cc:686 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 423)
        (expr_list:REG_DEAD (reg:DF 422 [ D.158411 ])
            (nil))))
(jump_insn 416 415 580 26 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 570)
            (pc))) Batch_Mix_Correlations.cc:686 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 570)
;;  succ:       47 [50.0%] 
;;              27 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292

;; basic block 27, loop depth 2, count 0, freq 18, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [50.0%]  (FALLTHRU)
;;              47 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 580 416 417 27 80 "" [0 uses])
(note 417 580 418 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 418 417 419 27 (var_location:SI ipt (const_int 0 [0])) -1
     (nil))
(insn 419 418 420 27 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:688 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 420 419 421 27 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:688 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 319)
;;  succ:       28 [91.0%]  (FALLTHRU)
;;              17 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292

;; basic block 28, loop depth 2, count 0, freq 16, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 [91.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197 200
;; lr  def 	 202 281 424
(note 421 420 422 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 422 421 423 28 (set (reg:SF 424 [ D.158409 ])
        (div:SF (reg:SF 197 [ D.158409 ])
            (reg:SF 200 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 200 [ D.158409 ])
        (expr_list:REG_DEAD (reg:SF 197 [ D.158409 ])
            (nil))))
(insn 423 422 8 28 (set (reg/v:DF 202 [ zt ])
        (float_extend:DF (reg:SF 424 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 424 [ D.158409 ])
        (nil)))
(insn 8 423 441 28 (set (reg/v:SI 281 [ ipt ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:683 89 {*movsi_internal}
     (nil))
;;  succ:       29 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292

;; basic block 29, loop depth 3, count 0, freq 188, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU)
;;              28 [100.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 281 292
;; lr  def 	 17 [flags] 220 222 223 425 426 427
(code_label 441 8 424 29 67 "" [0 uses])
(note 424 441 425 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 425 424 426 29 (var_location:SI ipt (reg/v:SI 281 [ ipt ])) -1
     (nil))
(insn 426 425 427 29 (set (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 427 426 428 29 (set (reg:DI 426 [ .omp_data_i_23(D)->n ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 428 427 429 29 (set (reg:SF 220 [ D.158409 ])
        (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                    (const_int 4 [0x4]))
                (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])) Batch_Mix_Correlations.cc:689 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:DI 426 [ .omp_data_i_23(D)->n ])
        (expr_list:REG_DEAD (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])
            (nil))))
(insn 429 428 430 29 (set (reg:DI 427 [ D.158398 ])
        (sign_extend:DI (reg/v:SI 281 [ ipt ]))) Batch_Mix_Correlations.cc:689 149 {*extendsidi2_rex64}
     (nil))
(insn 430 429 431 29 (parallel [
            (set (reg:DI 222 [ D.158398 ])
                (ashift:DI (reg:DI 427 [ D.158398 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:689 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 427 [ D.158398 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 431 430 432 29 (set (reg/f:DI 223 [ D.158416 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 432 431 433 29 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 220 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 223 [ D.158416 ])
                    (reg:DI 222 [ D.158398 ])) [0 *_216+0 S4 A32]))) Batch_Mix_Correlations.cc:689 57 {*cmpiusf_sse}
     (nil))
(jump_insn 433 432 446 29 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 444)
            (pc))) Batch_Mix_Correlations.cc:689 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 444)
;;  succ:       32 [50.0%] 
;;              30 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 220 222 223 244 257 270 281 282 292

;; basic block 30, loop depth 3, count 0, freq 188, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%]  (FALLTHRU)
;;              33 [9.0%] 
;;              36 [9.0%] 
;;              32 [50.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 281 292
;; lr  def 	 17 [flags] 281
(code_label 446 433 434 30 68 "" [2 uses])
(note 434 446 435 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 435 434 437 30 (parallel [
            (set (reg/v:SI 281 [ ipt ])
                (plus:SI (reg/v:SI 281 [ ipt ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:688 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 437 435 438 30 (var_location:SI ipt (reg/v:SI 281 [ ipt ])) -1
     (nil))
(insn 438 437 439 30 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])
            (reg/v:SI 281 [ ipt ]))) Batch_Mix_Correlations.cc:688 7 {*cmpsi_1}
     (nil))
(jump_insn 439 438 440 30 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:688 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 319)
;;  succ:       31 [91.0%]  (FALLTHRU)
;;              17 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292

;; basic block 31, loop depth 3, count 0, freq 171, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [91.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 440 439 444 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;  succ:       29 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292

;; basic block 32, loop depth 3, count 0, freq 94, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 220 222 223 244 257 270 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 220 222 223
;; lr  def 	 17 [flags] 428
(code_label 444 440 445 32 66 "" [1 uses])
(note 445 444 447 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 447 445 448 32 (set (reg:SF 428 [ *_220 ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 223 [ D.158416 ])
                    (reg:DI 222 [ D.158398 ]))
                (const_int 4 [0x4])) [0 *_220+0 S4 A32])) Batch_Mix_Correlations.cc:689 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 223 [ D.158416 ])
        (expr_list:REG_DEAD (reg:DI 222 [ D.158398 ])
            (nil))))
(insn 448 447 449 32 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 428 [ *_220 ])
            (reg:SF 220 [ D.158409 ]))) Batch_Mix_Correlations.cc:689 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 428 [ *_220 ])
        (expr_list:REG_DEAD (reg:SF 220 [ D.158409 ])
            (nil))))
(jump_insn 449 448 667 32 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 667)
            (pc))) Batch_Mix_Correlations.cc:689 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 667)
;;  succ:       33 [50.0%] 
;;              30 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292

;; basic block 33, loop depth 3, count 0, freq 47, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 [50.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags] 229
(code_label 667 449 453 33 87 "" [1 uses])
(note 453 667 454 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 454 453 455 33 (var_location:SI izt (const_int 0 [0])) -1
     (nil))
(insn 455 454 456 33 (set (reg:SI 229 [ D.158400 ])
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))
(insn 456 455 457 33 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 229 [ D.158400 ])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:690 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 457 456 458 33 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) Batch_Mix_Correlations.cc:690 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 446)
;;  succ:       34 [91.0%]  (FALLTHRU)
;;              30 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 281 282 292

;; basic block 34, loop depth 3, count 0, freq 43, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 [91.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 280
(note 458 457 9 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 9 458 475 34 (set (reg/v:SI 280 [ izt ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))
;;  succ:       35 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292

;; basic block 35, loop depth 4, count 0, freq 474, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 [100.0%]  (FALLTHRU)
;;              34 [100.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202 280 292
;; lr  def 	 17 [flags] 231 232 429 430
(code_label 475 9 459 35 71 "" [0 uses])
(note 459 475 460 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 460 459 461 35 (var_location:SI izt (reg/v:SI 280 [ izt ])) -1
     (nil))
(insn 461 460 462 35 (set (reg:DI 429 [ D.158398 ])
        (sign_extend:DI (reg/v:SI 280 [ izt ]))) Batch_Mix_Correlations.cc:691 149 {*extendsidi2_rex64}
     (nil))
(insn 462 461 463 35 (parallel [
            (set (reg:DI 231 [ D.158398 ])
                (ashift:DI (reg:DI 429 [ D.158398 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:691 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 429 [ D.158398 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 463 462 464 35 (set (reg/f:DI 232 [ D.158416 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64])) Batch_Mix_Correlations.cc:691 87 {*movdi_internal_rex64}
     (nil))
(insn 464 463 465 35 (set (reg:DF 430 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (reg/f:DI 232 [ D.158416 ])
                    (reg:DI 231 [ D.158398 ])) [0 *_226+0 S4 A32]))) Batch_Mix_Correlations.cc:691 159 {*extendsfdf2_sse}
     (nil))
(insn 465 464 466 35 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 202 [ zt ])
            (reg:DF 430 [ D.158411 ]))) Batch_Mix_Correlations.cc:691 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 430 [ D.158411 ])
        (nil)))
(jump_insn 466 465 480 35 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 478)
            (pc))) Batch_Mix_Correlations.cc:691 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 478)
;;  succ:       38 [50.0%] 
;;              36 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 231 232 244 257 270 280 281 282 292

;; basic block 36, loop depth 4, count 0, freq 474, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 [50.0%]  (FALLTHRU)
;;              42 [100.0%]  (FALLTHRU)
;;              38 [50.0%]  (FALLTHRU)
;;              41 [100.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280 292
;; lr  def 	 17 [flags] 229 280
(code_label 480 466 467 36 72 "" [0 uses])
(note 467 480 468 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 468 467 470 36 (parallel [
            (set (reg/v:SI 280 [ izt ])
                (plus:SI (reg/v:SI 280 [ izt ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:690 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 470 468 471 36 (var_location:SI izt (reg/v:SI 280 [ izt ])) -1
     (nil))
(insn 471 470 472 36 (set (reg:SI 229 [ D.158400 ])
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))
(insn 472 471 473 36 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 229 [ D.158400 ])
            (reg/v:SI 280 [ izt ]))) Batch_Mix_Correlations.cc:690 7 {*cmpsi_1}
     (nil))
(jump_insn 473 472 474 36 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) Batch_Mix_Correlations.cc:690 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 446)
;;  succ:       37 [91.0%]  (FALLTHRU)
;;              30 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292

;; basic block 37, loop depth 4, count 0, freq 431, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [91.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 474 473 478 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;  succ:       35 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292

;; basic block 38, loop depth 4, count 0, freq 237, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 [50.0%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 231 232 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202 231 232
;; lr  def 	 17 [flags] 431
(code_label 478 474 479 38 70 "" [1 uses])
(note 479 478 481 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 481 479 482 38 (set (reg:DF 431 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (plus:DI (reg/f:DI 232 [ D.158416 ])
                        (reg:DI 231 [ D.158398 ]))
                    (const_int 4 [0x4])) [0 *_231+0 S4 A32]))) Batch_Mix_Correlations.cc:691 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.158416 ])
        (expr_list:REG_DEAD (reg:DI 231 [ D.158398 ])
            (nil))))
(insn 482 481 483 38 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 431 [ D.158411 ])
            (reg/v:DF 202 [ zt ]))) Batch_Mix_Correlations.cc:691 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 431 [ D.158411 ])
        (nil)))
(jump_insn 483 482 668 38 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 668)
            (pc))) Batch_Mix_Correlations.cc:691 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 668)
;;  succ:       39 [50.0%] 
;;              36 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292

;; basic block 39, loop depth 4, count 0, freq 119, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [50.0%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags] 432 433
(code_label 668 483 487 39 88 "" [1 uses])
(note 487 668 488 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 488 487 489 39 (set (reg:DF 432 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:693 159 {*extendsfdf2_sse}
     (nil))
(insn 489 488 490 39 (set (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:693 133 {*movdf_internal_rex64}
     (nil))
(insn 490 489 491 39 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 432 [ D.158411 ]))) Batch_Mix_Correlations.cc:693 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
        (expr_list:REG_DEAD (reg:DF 432 [ D.158411 ])
            (nil))))
(jump_insn 491 490 567 39 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 547)
            (pc))) Batch_Mix_Correlations.cc:693 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 547)
;;  succ:       45 [50.0%] 
;;              40 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292

;; basic block 40, loop depth 4, count 0, freq 77, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%]  (FALLTHRU)
;;              46 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags] 434 435
(code_label 567 491 492 40 79 "" [0 uses])
(note 492 567 493 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 493 492 494 40 (set (reg:DF 434 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:699 159 {*extendsfdf2_sse}
     (nil))
(insn 494 493 495 40 (set (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:699 133 {*movdf_internal_rex64}
     (nil))
(insn 495 494 496 40 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 434 [ D.158411 ]))) Batch_Mix_Correlations.cc:699 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
        (expr_list:REG_DEAD (reg:DF 434 [ D.158411 ])
            (nil))))
(jump_insn 496 495 544 40 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 523)
            (pc))) Batch_Mix_Correlations.cc:699 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2273 [0x8e1])
            (nil)))
 -> 523)
;;  succ:       43 [22.7%] 
;;              41 [77.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292

;; basic block 41, loop depth 4, count 0, freq 77, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 [77.3%]  (FALLTHRU)
;;              44 [100.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags] 436 437
(code_label 544 496 497 41 78 "" [0 uses])
(note 497 544 498 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 498 497 499 41 (set (reg:DF 436 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:704 159 {*extendsfdf2_sse}
     (nil))
(insn 499 498 500 41 (set (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:704 133 {*movdf_internal_rex64}
     (nil))
(insn 500 499 501 41 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 436 [ D.158411 ]))) Batch_Mix_Correlations.cc:704 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
        (expr_list:REG_DEAD (reg:DF 436 [ D.158411 ])
            (nil))))
(jump_insn 501 500 525 41 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 525)
            (pc))) Batch_Mix_Correlations.cc:704 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 525)
;;  succ:       42
;;              36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292

;; basic block 42, loop depth 4, count 0, freq 34, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41
;;              43 [71.0%] 
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 68 209 214 270 280 281 292
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 274 279 438 439 440 441 442 443 444 445 446
(code_label 525 501 505 42 77 "" [2 uses])
(note 505 525 506 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 506 505 507 42 (parallel [
            (set (reg:SI 438 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 353 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 507 506 508 42 (parallel [
            (set (reg:SI 439 [ D.158400 ])
                (plus:SI (reg:SI 438 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 438 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 508 507 509 42 (set (reg:DI 440 [ D.158400 ])
        (sign_extend:DI (reg:SI 439 [ D.158400 ]))) Batch_Mix_Correlations.cc:706 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 439 [ D.158400 ])
        (nil)))
(insn 509 508 510 42 (parallel [
            (set (reg:DI 441)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 270 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 354 {*muldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 510 509 511 42 (parallel [
            (set (reg:DI 442)
                (plus:DI (reg:DI 440 [ D.158400 ])
                    (reg:DI 441)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 441)
        (expr_list:REG_DEAD (reg:DI 440 [ D.158400 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 511 510 512 42 (set (reg/f:DI 274 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                    (const_int 8 [0x8]))
                (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 442)
        (nil)))
(insn 512 511 513 42 (set (reg/f:DI 279 [ D.158420 ])
        (reg/f:DI 274 [ D.158417 ])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (nil))
(insn 513 512 514 42 (set (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 274 [ D.158417 ]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 274 [ D.158417 ])
        (nil)))
(insn 514 513 515 42 (set (reg:DF 444 [ D.158411 ])
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:706 159 {*extendsfdf2_sse}
     (nil))
(insn 515 514 516 42 (set (reg:DF 445 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:706 159 {*extendsfdf2_sse}
     (nil))
(insn 516 515 517 42 (set (reg/f:DI 446 [ MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B] ])
        (mem/f:DI (plus:DI (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (nil)))
(insn 517 516 518 42 (set (reg:DF 22 xmm1)
        (reg:DF 444 [ D.158411 ])) Batch_Mix_Correlations.cc:706 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 444 [ D.158411 ])
        (nil)))
(insn 518 517 519 42 (set (reg:DF 21 xmm0)
        (reg:DF 445 [ D.158411 ])) Batch_Mix_Correlations.cc:706 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 445 [ D.158411 ])
        (nil)))
(insn 519 518 520 42 (set (reg:DI 5 di)
        (reg/f:DI 274 [ D.158417 ])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 279 [ D.158420 ])
        (nil)))
(call_insn 520 519 523 42 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 446 [ MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B] ]) [0 *OBJ_TYPE_REF(_274;_278->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:706 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 446 [ MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B] ])
        (expr_list:REG_DEAD (reg:DF 22 xmm1)
            (expr_list:REG_DEAD (reg:DF 21 xmm0)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292

;; basic block 43, loop depth 4, count 0, freq 59, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 [22.7%] 
;;              45 [71.0%] 
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 523 520 524 43 75 "" [2 uses])
(note 524 523 526 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 526 524 527 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 310 [0x136])) [0 .omp_data_i_23(D)->Background+0 S1 A16])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:700 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 527 526 528 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 525)
            (pc))) Batch_Mix_Correlations.cc:700 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 525)
;;  succ:       44 [29.0%]  (FALLTHRU)
;;              42 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292

;; basic block 44, loop depth 4, count 0, freq 17, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43 [29.0%]  (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 209 214 257 280 281 292
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 261 266 447 448 449 450 451 452 453 454 455
(note 528 527 529 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 529 528 530 44 (parallel [
            (set (reg:SI 447 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 353 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 530 529 531 44 (parallel [
            (set (reg:SI 448 [ D.158400 ])
                (plus:SI (reg:SI 447 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 447 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 531 530 532 44 (set (reg:DI 449 [ D.158400 ])
        (sign_extend:DI (reg:SI 448 [ D.158400 ]))) Batch_Mix_Correlations.cc:702 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 448 [ D.158400 ])
        (nil)))
(insn 532 531 533 44 (parallel [
            (set (reg:DI 450)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 257 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 354 {*muldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 533 532 534 44 (parallel [
            (set (reg:DI 451)
                (plus:DI (reg:DI 449 [ D.158400 ])
                    (reg:DI 450)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 450)
        (expr_list:REG_DEAD (reg:DI 449 [ D.158400 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 534 533 535 44 (set (reg/f:DI 261 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                    (const_int 8 [0x8]))
                (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 451)
        (nil)))
(insn 535 534 536 44 (set (reg/f:DI 266 [ D.158420 ])
        (reg/f:DI 261 [ D.158417 ])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (nil))
(insn 536 535 537 44 (set (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 261 [ D.158417 ]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 261 [ D.158417 ])
        (nil)))
(insn 537 536 538 44 (set (reg:DF 453 [ D.158411 ])
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:702 159 {*extendsfdf2_sse}
     (nil))
(insn 538 537 539 44 (set (reg:DF 454 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:702 159 {*extendsfdf2_sse}
     (nil))
(insn 539 538 540 44 (set (reg/f:DI 455 [ MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B] ])
        (mem/f:DI (plus:DI (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (nil)))
(insn 540 539 541 44 (set (reg:DF 22 xmm1)
        (reg:DF 453 [ D.158411 ])) Batch_Mix_Correlations.cc:702 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 453 [ D.158411 ])
        (nil)))
(insn 541 540 542 44 (set (reg:DF 21 xmm0)
        (reg:DF 454 [ D.158411 ])) Batch_Mix_Correlations.cc:702 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 454 [ D.158411 ])
        (nil)))
(insn 542 541 543 44 (set (reg:DI 5 di)
        (reg/f:DI 261 [ D.158417 ])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 266 [ D.158420 ])
        (nil)))
(call_insn 543 542 547 44 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 455 [ MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B] ]) [0 *OBJ_TYPE_REF(_259;_263->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:702 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 455 [ MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B] ])
        (expr_list:REG_DEAD (reg:DF 22 xmm1)
            (expr_list:REG_DEAD (reg:DF 21 xmm0)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))
;;  succ:       41 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292

;; basic block 45, loop depth 4, count 0, freq 59, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 547 543 548 45 74 "" [1 uses])
(note 548 547 549 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 549 548 550 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 309 [0x135])) [0 .omp_data_i_23(D)->Signal+0 S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 550 549 551 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 523)
            (pc))) Batch_Mix_Correlations.cc:694 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 523)
;;  succ:       46 [29.0%]  (FALLTHRU)
;;              43 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292

;; basic block 46, loop depth 4, count 0, freq 17, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 [29.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 66 209 214 229 244 280 281
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 247 252 456 457 458 459 460 461 462 463 464
(note 551 550 552 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 552 551 553 46 (parallel [
            (set (reg:SI 456 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (reg:SI 229 [ D.158400 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 353 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 229 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 553 552 554 46 (parallel [
            (set (reg:SI 457 [ D.158400 ])
                (plus:SI (reg:SI 456 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 456 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 554 553 555 46 (set (reg:DI 458 [ D.158400 ])
        (sign_extend:DI (reg:SI 457 [ D.158400 ]))) Batch_Mix_Correlations.cc:696 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 457 [ D.158400 ])
        (nil)))
(insn 555 554 556 46 (parallel [
            (set (reg:DI 459)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 244 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 354 {*muldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 556 555 557 46 (parallel [
            (set (reg:DI 460)
                (plus:DI (reg:DI 458 [ D.158400 ])
                    (reg:DI 459)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 459)
        (expr_list:REG_DEAD (reg:DI 458 [ D.158400 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 557 556 558 46 (set (reg/f:DI 247 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                    (const_int 8 [0x8]))
                (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 460)
        (nil)))
(insn 558 557 559 46 (set (reg/f:DI 252 [ D.158420 ])
        (reg/f:DI 247 [ D.158417 ])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (nil))
(insn 559 558 560 46 (set (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 247 [ D.158417 ]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 247 [ D.158417 ])
        (nil)))
(insn 560 559 561 46 (set (reg:DF 462 [ D.158411 ])
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:696 159 {*extendsfdf2_sse}
     (nil))
(insn 561 560 562 46 (set (reg:DF 463 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:696 159 {*extendsfdf2_sse}
     (nil))
(insn 562 561 563 46 (set (reg/f:DI 464 [ MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B] ])
        (mem/f:DI (plus:DI (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (nil)))
(insn 563 562 564 46 (set (reg:DF 22 xmm1)
        (reg:DF 462 [ D.158411 ])) Batch_Mix_Correlations.cc:696 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 462 [ D.158411 ])
        (nil)))
(insn 564 563 565 46 (set (reg:DF 21 xmm0)
        (reg:DF 463 [ D.158411 ])) Batch_Mix_Correlations.cc:696 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 463 [ D.158411 ])
        (nil)))
(insn 565 564 566 46 (set (reg:DI 5 di)
        (reg/f:DI 247 [ D.158417 ])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 252 [ D.158420 ])
        (nil)))
(call_insn 566 565 570 46 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 464 [ MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B] ]) [0 *OBJ_TYPE_REF(_243;_247->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:696 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 464 [ MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B] ])
        (expr_list:REG_DEAD (reg:DF 22 xmm1)
            (expr_list:REG_DEAD (reg:DF 21 xmm0)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292

;; basic block 47, loop depth 2, count 0, freq 19, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [50.0%] 
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 214
;; lr  def 	 17 [flags] 465 466 467 468
(code_label 570 566 571 47 65 "" [1 uses])
(note 571 570 572 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 572 571 573 47 (var_location:SF d (reg/v:SF 214 [ DeltaEta ])) -1
     (nil))
(debug_insn 573 572 574 47 (var_location:SF __x (reg/v:SF 214 [ DeltaEta ])) -1
     (nil))
(insn 574 573 575 47 (set (reg:V4SF 466)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 575 574 576 47 (parallel [
            (set (reg:SF 465 [ D.158409 ])
                (abs:SF (reg/v:SF 214 [ DeltaEta ])))
            (use (reg:V4SF 466))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 466)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 576 575 577 47 (set (reg:DF 467 [ D.158411 ])
        (float_extend:DF (reg:SF 465 [ D.158409 ]))) Batch_Mix_Correlations.cc:686 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 465 [ D.158409 ])
        (nil)))
(insn 577 576 578 47 (set (reg:DF 468)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:686 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0000000000000001040834085586084256647154688835144043e-3 [0x0.a3d70a3d70a3d8p-7])
        (nil)))
(insn 578 577 579 47 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 468)
            (reg:DF 467 [ D.158411 ]))) Batch_Mix_Correlations.cc:686 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 468)
        (expr_list:REG_DEAD (reg:DF 467 [ D.158411 ])
            (nil))))
(jump_insn 579 578 584 47 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:686 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil)))
 -> 319)
;;  succ:       17 [100.0%] 
;;              27 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292

;; basic block 48, loop depth 2, count 0, freq 19, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [50.0%] 
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags] 186
(code_label 584 579 585 48 64 "" [1 uses])
(note 585 584 586 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 586 585 587 48 (set (reg:SF 186 [ D.158409 ])
        (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32])) Batch_Mix_Correlations.cc:673 135 {*movsf_internal}
     (nil))
(debug_insn 587 586 589 48 (var_location:SF __x (reg:SF 186 [ D.158409 ])) Batch_Mix_Correlations.cc:673 -1
     (nil))
(insn 589 587 590 48 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 186 [ D.158409 ])
            (reg:SF 186 [ D.158409 ]))) Batch_Mix_Correlations.cc:673 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 186 [ D.158409 ])
        (nil)))
(jump_insn 590 589 591 48 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 588)
            (pc))) Batch_Mix_Correlations.cc:673 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
            (nil)))
 -> 588)
;;  succ:       26 [21.4%] 
;;              49 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292

;; basic block 49, loop depth 2, count 0, freq 15, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 [78.6%]  (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 152
;; lr  def 	 17 [flags] 290 291 469 470 471 472 473 474 475 476 477 478
(note 591 590 592 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 592 591 593 49 (var_location:SF d (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) Batch_Mix_Correlations.cc:674 -1
     (nil))
(debug_insn 593 592 594 49 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) -1
     (nil))
(insn 594 593 595 49 (set (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
        (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])) Batch_Mix_Correlations.cc:674 135 {*movsf_internal}
     (nil))
(insn 595 594 596 49 (set (reg:SF 469 [ D.158409 ])
        (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) Batch_Mix_Correlations.cc:674 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
        (nil)))
(insn 596 595 597 49 (set (reg:V4SF 471)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 597 596 598 49 (parallel [
            (set (reg:SF 290 [ D.158409 ])
                (abs:SF (reg:SF 469 [ D.158409 ])))
            (use (reg:V4SF 471))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 471)
        (expr_list:REG_DEAD (reg:SF 469 [ D.158409 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(debug_insn 598 597 599 49 (var_location:SF dphi (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:674 -1
     (nil))
(debug_insn 599 598 600 49 (var_location:SF d (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) Batch_Mix_Correlations.cc:675 -1
     (nil))
(debug_insn 600 599 601 49 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) -1
     (nil))
(insn 601 600 602 49 (set (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
        (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])) Batch_Mix_Correlations.cc:675 135 {*movsf_internal}
     (nil))
(insn 602 601 603 49 (set (reg:SF 472 [ D.158409 ])
        (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) Batch_Mix_Correlations.cc:675 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
        (nil)))
(insn 603 602 604 49 (set (reg:V4SF 474)
        (reg:V4SF 471)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 604 603 605 49 (parallel [
            (set (reg:SF 291 [ D.158409 ])
                (abs:SF (reg:SF 472 [ D.158409 ])))
            (use (reg:V4SF 471))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 474)
        (expr_list:REG_DEAD (reg:SF 472 [ D.158409 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(debug_insn 605 604 606 49 (var_location:SF deta (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:675 -1
     (nil))
(insn 606 605 607 49 (set (reg:SF 476 [ D.158409 ])
        (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 607 606 608 49 (set (reg:SF 477 [ D.158409 ])
        (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 608 607 609 49 (set (reg:SF 478 [ D.158409 ])
        (plus:SF (reg:SF 476 [ D.158409 ])
            (reg:SF 477 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 477 [ D.158409 ])
        (expr_list:REG_DEAD (reg:SF 476 [ D.158409 ])
            (nil))))
(insn 609 608 610 49 (set (reg:SF 475)
        (sqrt:SF (reg:SF 478 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 826 {*sqrtsf2_sse}
     (expr_list:REG_DEAD (reg:SF 478 [ D.158409 ])
        (nil)))
(insn 610 609 611 49 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 475)
            (reg:SF 475))) Batch_Mix_Correlations.cc:676 57 {*cmpiusf_sse}
     (nil))
(jump_insn 611 610 663 49 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) Batch_Mix_Correlations.cc:676 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 614)
;;  succ:       51 [0.0%] 
;;              50 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 290 291 292 475

;; basic block 50, loop depth 2, count 0, freq 15, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 [100.0%]  (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 290 291 292 475
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 475
;; lr  def 	 17 [flags]
(note 663 611 612 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 612 663 614 50 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 475)
            (reg:SF 475))) Batch_Mix_Correlations.cc:676 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 475)
        (nil)))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 290 291 292

;; basic block 51, loop depth 2, count 0, freq 0, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 [0.0%] 
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 290 291 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 290 291
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 479 480 481
(code_label 614 612 664 51 83 "" [1 uses])
(note 664 614 615 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 615 664 616 51 (set (reg:SF 479 [ D.158409 ])
        (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 290 [ D.158409 ])
        (nil)))
(insn 616 615 617 51 (set (reg:SF 480 [ D.158409 ])
        (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 291 [ D.158409 ])
        (nil)))
(insn 617 616 618 51 (set (reg:SF 481 [ D.158409 ])
        (plus:SF (reg:SF 479 [ D.158409 ])
            (reg:SF 480 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 480 [ D.158409 ])
        (expr_list:REG_DEAD (reg:SF 479 [ D.158409 ])
            (nil))))
(insn 618 617 619 51 (set (reg:SF 21 xmm0)
        (reg:SF 481 [ D.158409 ])) Batch_Mix_Correlations.cc:676 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 481 [ D.158409 ])
        (nil)))
(call_insn 619 618 622 51 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrtf") [flags 0x41]  <function_decl 0x2b94c3a76200 __builtin_sqrtf>) [0 __builtin_sqrtf S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:676 672 {*call_value}
     (expr_list:REG_UNUSED (reg:SF 21 xmm0)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(debug_insn 622 619 625 51 (var_location:SF dR (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:676 -1
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292

;; basic block 52, loop depth 1, count 0, freq 450, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%] 
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 625 622 626 52 57 "" [1 uses])
(note 626 625 627 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 627 626 628 52 (parallel [
            (set (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 300 [0x12c])) [0 .omp_data_i_23(D)->ME_pass_Counter+0 S4 A32])
                (plus:SI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 300 [0x12c])) [0 .omp_data_i_23(D)->ME_pass_Counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:655 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       53 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292

;; basic block 53, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52 [100.0%]  (FALLTHRU)
;;              13 [50.0%]  (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 628 627 629 53 58 "" [0 uses])
(note 629 628 630 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 630 629 631 53 (var_location:DI itrack (const_int 0 [0])) -1
     (nil))
(insn 631 630 632 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:658 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 632 631 633 53 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 312)
            (pc))) Batch_Mix_Correlations.cc:658 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 312)
;;  succ:       54 [91.0%]  (FALLTHRU)
;;              14 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292

;; basic block 54, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53 [91.0%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 92 101 115 244 257 270 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags] 163 282 482
(note 633 632 634 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 634 633 635 54 (parallel [
            (set (reg:DI 482 [ D.158397 ])
                (ashift:DI (reg:DI 92 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 92 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 635 634 7 54 (parallel [
            (set (reg:DI 163 [ D.158397 ])
                (lshiftrt:DI (reg:DI 482 [ D.158397 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:659 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 482 [ D.158397 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 7 635 646 54 (set (reg/v:DI 282 [ itrack ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:673 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292

;; basic block 55, loop depth 0, count 0, freq 73, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 64 65 66 67 68 69 71 79 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61
;; lr  def 	 17 [flags] 61 62
(code_label 646 7 647 55 51 "" [1 uses])
(note 647 646 648 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 648 647 6 55 (parallel [
            (set (reg:DI 61 [ q.1245 ])
                (plus:DI (reg:DI 61 [ q.1245 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 6 648 653 55 (set (reg:DI 62 [ tt.1246 ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:613 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 64 65 66 67 68 69 71 79 292

;; basic block 56, loop depth 0, count 0, freq 146, maybe hot
;;  prev block 55, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [1.0%] 
;;              3 [39.0%] 
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 653 6 654 56 50 "" [2 uses])
(note 654 653 0 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function _Ret __gnu_cxx::__stoa(_TRet (*)(const _CharT*, _CharT**, _Base ...), const char*, const _CharT*, std::size_t*, _Base ...) [with _TRet = long long unsigned int; _Ret = long long unsigned int; _CharT = char; _Base = {int}; std::size_t = long unsigned int] (_ZN9__gnu_cxx6__stoaIyycIiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PmS9_, funcdef_no=8665, decl_uid=27044, cgraph_uid=4828)


9 basic blocks, 9 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 68 [ __convf ])
        (reg:DI 5 di [ __convf ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 69 [ __name ])
        (reg:DI 4 si [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 70 [ __str ])
        (reg:DI 1 dx [ __str ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 71 [ __idx ])
        (reg:DI 2 cx [ __idx ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg/v:SI 72 [ __base#0 ])
        (reg:SI 37 r8 [ __base#0 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 89 {*movsi_internal}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 10 7 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x2b94c6f04100 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 11 10 12 2 (set (reg/f:DI 59 [ D.158427 ])
        (reg:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem:SI (reg/f:DI 59 [ D.158427 ]) [0 *_2+0 S4 A32])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:DI 73)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 274 {*adddi_1}
     (nil))
(insn 14 13 15 2 (set (reg:SI 1 dx)
        (reg/v:SI 72 [ __base#0 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 4 si)
        (reg:DI 73)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 5 di)
        (reg/v/f:DI 70 [ __str ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (nil))
(call_insn 17 16 18 2 (set (reg:DI 0 ax)
        (call (mem:QI (reg/v/f:DI 68 [ __convf ]) [0 *__convf_5(D) S1 A8])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 672 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 18 17 19 2 (set (reg:DI 60 [ D.158428 ])
        (reg:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 19 18 20 2 (var_location:DI __tmp (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 -1
     (nil))
(insn 20 19 21 2 (set (reg/f:DI 61 [ __endptr.89 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 61 [ __endptr.89 ])
            (reg/v/f:DI 70 [ __str ]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 8 {*cmpdi_1}
     (nil))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil))
 -> 27)

 succ:       3 [0.0%]  (FALLTHRU)
             4 [100.0%] 

basic block 3, loop depth 0, count 0, freq 4
 prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [0.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 3 (set (reg:DI 5 di)
        (reg/v/f:DI 69 [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:65 87 {*movdi_internal_rex64}
     (nil))
(call_insn 25 24 27 3 (call (mem:QI (symbol_ref:DI ("_ZSt24__throw_invalid_argumentPKc") [flags 0x41]  <function_decl 0x2b94c6582a00 __throw_invalid_argument>) [0 __throw_invalid_argument S1 A8])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:65 665 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))

 succ:      

basic block 4, loop depth 0, count 0, freq 9996, maybe hot
 prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 27 25 28 4 92 "" [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 59 [ D.158427 ]) [0 *_2+0 S4 A32])
            (const_int 34 [0x22]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:66 7 {*cmpsi_1}
     (nil))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:66 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil))
 -> 35)

 succ:       5 [0.0%]  (FALLTHRU)
             6 [100.0%] 

basic block 5, loop depth 0, count 0, freq 4
 prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       4 [0.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:DI 5 di)
        (reg/v/f:DI 69 [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:70 87 {*movdi_internal_rex64}
     (nil))
(call_insn 33 32 35 5 (call (mem:QI (symbol_ref:DI ("_ZSt20__throw_out_of_rangePKc") [flags 0x41]  <function_decl 0x2b94c6582c00 __throw_out_of_range>) [0 __throw_out_of_range S1 A8])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:70 665 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))

 succ:      

basic block 6, loop depth 0, count 0, freq 9992, maybe hot
 prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 35 33 36 6 93 "" [1 uses])
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 6 (var_location:DI __ret (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:72 -1
     (nil))
(insn 38 37 39 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 71 [ __idx ])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:74 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 39 38 40 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:74 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil))
 -> 43)

 succ:       7 [89.9%]  (FALLTHRU)
             8 [10.1%] 

basic block 7, loop depth 0, count 0, freq 8979, maybe hot
 prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       6 [89.9%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 7 (parallel [
            (set (reg:DI 74)
                (minus:DI (reg/f:DI 61 [ __endptr.89 ])
                    (reg/v/f:DI 70 [ __str ])))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:75 310 {*subdi_1}
     (nil))
(insn 42 41 43 7 (set (mem:DI (reg/v/f:DI 71 [ __idx ]) [0 *__idx_13(D)+0 S8 A64])
        (reg:DI 74)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:75 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (minus:DI (reg/f:DI 61 [ __endptr.89 ])
            (reg/v/f:DI 70 [ __str ]))
        (nil)))

 succ:       8 [100.0%]  (FALLTHRU)

basic block 8, loop depth 0, count 0, freq 9992, maybe hot
 prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       6 [10.1%] 
             7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 43 42 44 8 94 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 49 8 (set (reg:DI 67 [ <retval> ])
        (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:77 87 {*movdi_internal_rex64}
     (nil))
(insn 49 45 52 8 (set (reg/i:DI 0 ax)
        (reg:DI 67 [ <retval> ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:78 87 {*movdi_internal_rex64}
     (nil))
(insn 52 49 0 8 (use (reg/i:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:78 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 9992, maybe hot
 prev block 8, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       8 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 9 count 9 (    1)


_Ret __gnu_cxx::__stoa(_TRet (*)(const _CharT*, _CharT**, _Base ...), const char*, const _CharT*, std::size_t*, _Base ...) [with _TRet = long long unsigned int; _Ret = long long unsigned int; _CharT = char; _Base = {int}; std::size_t = long unsigned int]

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={6d,4u} r1={6d,2u} r2={5d,1u} r4={6d,2u} r5={8d,4u} r6={1d,8u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,7u} r17={9d,3u} r18={4d} r19={4d} r20={1d,10u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,2u} r60={1d,3u} r61={1d,2u,1e} r67={1d,1u} r68={1d,1u} r69={1d,2u} r70={1d,3u,1e} r71={1d,2u} r72={1d,1u} r73={1d,1u} r74={1d,1u} 
;;    total ref usage 292{217d,73u,2e} in 32{28 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[5]->( )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 17 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 30 to worklist
  Adding insn 33 to worklist
  Adding insn 39 to worklist
  Adding insn 42 to worklist
  Adding insn 52 to worklist
Finished finding needed instructions:
processing block 3 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 24 to worklist
processing block 5 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 32 to worklist
processing block 8 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 49 to worklist
  Adding insn 45 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
  Adding insn 41 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 70 71
  Adding insn 38 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 69 70 71
  Adding insn 29 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 69 70 71
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
;; Following path with 19 sets: 2 
;; Following path with 2 sets: 4 
;; Following path with 3 sets: 6 
;; Following path with 3 sets: 7 
;; Following path with 3 sets: 8 
deferring rescan insn with uid = 49.
;; Following path with 2 sets: 5 
;; Following path with 2 sets: 3 
starting the processing of deferred insns
rescanning insn with uid = 49.
deleting insn with uid = 49.
ending the processing of deferred insns


_Ret __gnu_cxx::__stoa(_TRet (*)(const _CharT*, _CharT**, _Base ...), const char*, const _CharT*, std::size_t*, _Base ...) [with _TRet = long long unsigned int; _Ret = long long unsigned int; _CharT = char; _Base = {int}; std::size_t = long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={6d,4u} r1={6d,2u} r2={5d,1u} r4={6d,2u} r5={8d,4u} r6={1d,8u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,7u} r17={9d,3u} r18={4d} r19={4d} r20={1d,10u,1e} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,2u} r60={1d,4u} r61={1d,2u} r67={1d} r68={1d,1u} r69={1d,2u} r70={1d,3u} r71={1d,2u} r72={1d,1u} r73={1d,1u} r74={1d,1u} 
;;    total ref usage 291{217d,73u,1e} in 32{28 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 68 69 70 71 72 73
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 68 [ __convf ])
        (reg:DI 5 di [ __convf ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ __convf ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 69 [ __name ])
        (reg:DI 4 si [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ __name ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 70 [ __str ])
        (reg:DI 1 dx [ __str ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ __str ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 71 [ __idx ])
        (reg:DI 2 cx [ __idx ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ __idx ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 72 [ __base#0 ])
        (reg:SI 37 r8 [ __base#0 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ __base#0 ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 10 7 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x2b94c6f04100 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 11 10 12 2 (set (reg/f:DI 59 [ D.158427 ])
        (reg:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 12 11 13 2 (set (mem:SI (reg/f:DI 59 [ D.158427 ]) [0 *_2+0 S4 A32])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg/f:DI 73)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 1 dx)
        (reg/v:SI 72 [ __base#0 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 72 [ __base#0 ])
        (nil)))
(insn 15 14 16 2 (set (reg:DI 4 si)
        (reg/f:DI 73)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -8 [0xfffffffffffffff8]))
        (expr_list:REG_DEAD (reg/f:DI 73)
            (nil))))
(insn 16 15 17 2 (set (reg:DI 5 di)
        (reg/v/f:DI 70 [ __str ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (nil))
(call_insn 17 16 18 2 (set (reg:DI 0 ax)
        (call (mem:QI (reg/v/f:DI 68 [ __convf ]) [0 *__convf_5(D) S1 A8])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 672 {*call_value}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ __convf ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 18 17 19 2 (set (reg:DI 60 [ D.158428 ])
        (reg:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 19 18 20 2 (var_location:DI __tmp (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 -1
     (nil))
(insn 20 19 21 2 (set (reg/f:DI 61 [ __endptr.89 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 61 [ __endptr.89 ])
            (reg/v/f:DI 70 [ __str ]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 8 {*cmpdi_1}
     (nil))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil)))
 -> 27)
;;  succ:       3 [0.0%]  (FALLTHRU)
;;              4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 69 70 71

;; basic block 3, loop depth 0, count 0, freq 4
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 3 (set (reg:DI 5 di)
        (reg/v/f:DI 69 [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 69 [ __name ])
        (nil)))
(call_insn 25 24 27 3 (call (mem:QI (symbol_ref:DI ("_ZSt24__throw_invalid_argumentPKc") [flags 0x41]  <function_decl 0x2b94c6582a00 __throw_invalid_argument>) [0 __throw_invalid_argument S1 A8])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:65 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 69 70 71
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 17 [flags]
(code_label 27 25 28 4 92 "" [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 59 [ D.158427 ]) [0 *_2+0 S4 A32])
            (const_int 34 [0x22]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:66 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158427 ])
        (nil)))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:66 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil)))
 -> 35)
;;  succ:       5 [0.0%]  (FALLTHRU)
;;              6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 69 70 71

;; basic block 5, loop depth 0, count 0, freq 4
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [0.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:DI 5 di)
        (reg/v/f:DI 69 [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:70 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 69 [ __name ])
        (nil)))
(call_insn 33 32 35 5 (call (mem:QI (symbol_ref:DI ("_ZSt20__throw_out_of_rangePKc") [flags 0x41]  <function_decl 0x2b94c6582c00 __throw_out_of_range>) [0 __throw_out_of_range S1 A8])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:70 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 9992, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 70 71
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71
;; lr  def 	 17 [flags]
(code_label 35 33 36 6 93 "" [1 uses])
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 6 (var_location:DI __ret (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:72 -1
     (nil))
(insn 38 37 39 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 71 [ __idx ])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:74 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 39 38 40 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:74 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil)))
 -> 43)
;;  succ:       7 [89.9%]  (FALLTHRU)
;;              8 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 70 71

;; basic block 7, loop depth 0, count 0, freq 8979, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [89.9%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 70 71
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 70 71
;; lr  def 	 17 [flags] 74
(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 7 (parallel [
            (set (reg:DI 74)
                (minus:DI (reg/f:DI 61 [ __endptr.89 ])
                    (reg/v/f:DI 70 [ __str ])))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:75 310 {*subdi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 70 [ __str ])
        (expr_list:REG_DEAD (reg/f:DI 61 [ __endptr.89 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 42 41 43 7 (set (mem:DI (reg/v/f:DI 71 [ __idx ]) [0 *__idx_13(D)+0 S8 A64])
        (reg:DI 74)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:75 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 74)
        (expr_list:REG_DEAD (reg/v/f:DI 71 [ __idx ])
            (nil))))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

;; basic block 8, loop depth 0, count 0, freq 9992, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [10.1%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax] 67
(code_label 43 42 44 8 94 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 49 8 (set (reg:DI 67 [ <retval> ])
        (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:77 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 60 [ D.158428 ])
        (nil)))
(insn 49 45 52 8 (set (reg/i:DI 0 ax)
        (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:78 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 67 [ <retval> ])
        (nil)))
(insn 52 49 0 8 (use (reg/i:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:78 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = float; Int_t = int] (_ZN5TTree16SetBranchAddressIfEEiPKcPT_PP7TBranch, funcdef_no=8766, decl_uid=144192, cgraph_uid=4941)


6 basic blocks, 6 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 65 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 66 [ bname ])
        (reg:DI 4 si [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 67 [ add ])
        (reg:DI 1 dx [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 68 [ ptr ])
        (reg:DI 2 cx [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (nil))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIf") [flags 0x40]  <var_decl 0x2b94cc144130 _ZTIf>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN6TClass8GetClassERKSt9type_infobb") [flags 0x41]  <function_decl 0x2b94c9f9a100 GetClass>) [0 GetClass S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 672 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 14 13 15 2 (set (reg/v/f:DI 60 [ cl ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 15 14 16 2 (var_location:DI cl (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI type (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 -1
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 60 [ cl ])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 50)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
        (nil))
 -> 50)

 succ:       3 [10.1%]  (FALLTHRU)
             4 [89.9%] 

basic block 3, loop depth 0, count 0, freq 1013, maybe hot
 prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [10.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIf") [flags 0x40]  <var_decl 0x2b94cc144130 _ZTIf>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 87 {*movdi_internal_rex64}
     (nil))
(call_insn 21 20 22 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN9TDataType7GetTypeERKSt9type_info") [flags 0x41]  <function_decl 0x2b94c9541f00 GetType>) [0 GetType S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 672 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 22 21 23 3 (set (reg/v:SI 59 [ type ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 89 {*movsi_internal}
     (nil))
(debug_insn 23 22 50 3 (var_location:SI type (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 -1
     (nil))

 succ:       5 [100.0%]  (FALLTHRU)

basic block 4, loop depth 0, count 0, freq 8987, maybe hot
 prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [89.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 50 23 49 4 98 "" [1 uses])
(note 49 50 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 49 24 4 (set (reg/v:SI 59 [ type ])
        (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 89 {*movsi_internal}
     (nil))

 succ:       5 [100.0%]  (FALLTHRU)

basic block 5, loop depth 0, count 0, freq 10000, maybe hot
 prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       4 [100.0%]  (FALLTHRU)
             3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 24 7 25 5 97 "" [0 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (var_location:SI type (reg/v:SI 59 [ type ])) -1
     (nil))
(insn 27 26 28 5 (set (reg/f:DI 69)
        (mem/f/j:DI (reg/f:DI 65 [ this ]) [0 this_8(D)->D.101461.D.78818._vptr.TObject+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 5 (set (mem:SI (reg/f:DI 7 sp) [0 S4 A64])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 29 28 30 5 (set (reg/f:DI 70)
        (mem/f:DI (plus:DI (reg/f:DI 69)
                (const_int 1584 [0x630])) [0 MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B]+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 30 29 31 5 (set (reg:SI 38 r9)
        (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 31 30 32 5 (set (reg:DI 37 r8)
        (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 5 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 34 5 (set (reg:DI 1 dx)
        (reg/v/f:DI 67 [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 34 33 35 5 (set (reg:DI 4 si)
        (reg/v/f:DI 66 [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 5 (set (reg:DI 5 di)
        (reg/f:DI 65 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(call_insn 36 35 37 5 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 70) [0 *OBJ_TYPE_REF(_10;this_8(D)->198) S1 A8])
            (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 672 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_BR_PRED (use (reg:SI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0 S4 A64]))
                                (nil)))))))))
(insn 37 36 38 5 (set (reg:SI 63 [ D.158435 ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 38 37 42 5 (set (reg:SI 64 [ <retval> ])
        (reg:SI 63 [ D.158435 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 42 38 45 5 (set (reg/i:SI 0 ax)
        (reg:SI 64 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 89 {*movsi_internal}
     (nil))
(insn 45 42 0 5 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 5, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = float; Int_t = int]

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r4={6d,3u} r5={7d,4u} r6={1d,5u} r7={1d,10u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={4d,1u} r18={3d} r19={3d} r20={1d,5u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={5d,1u} r38={5d,1u} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,3u} r60={1d,3u} r63={1d,1u} r64={1d,1u} r65={1d,2u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} 
;;    total ref usage 233{174d,59u,0e} in 33{30 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 21 to worklist
  Adding insn 45 to worklist
  Adding insn 36 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
  Adding insn 22 to worklist
  Adding insn 20 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
  Adding insn 7 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
;; Following path with 13 sets: 2 
;; Following path with 1 sets: 4 
;; Following path with 4 sets: 3 
;; Following path with 15 sets: 5 
deferring rescan insn with uid = 42.
starting the processing of deferred insns
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns


Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = float; Int_t = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r4={6d,3u} r5={7d,4u} r6={1d,5u} r7={1d,10u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={4d,1u} r18={3d} r19={3d} r20={1d,5u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={5d,1u} r38={5d,1u} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,3u} r60={1d,3u} r63={1d,2u} r64={1d} r65={1d,2u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} 
;;    total ref usage 233{174d,59u,0e} in 33{30 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 65 66 67 68
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 65 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 66 [ bname ])
        (reg:DI 4 si [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ bname ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 67 [ add ])
        (reg:DI 1 dx [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ add ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 68 [ ptr ])
        (reg:DI 2 cx [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ ptr ])
        (nil)))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIf") [flags 0x40]  <var_decl 0x2b94cc144130 _ZTIf>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN6TClass8GetClassERKSt9type_infobb") [flags 0x41]  <function_decl 0x2b94c9f9a100 GetClass>) [0 GetClass S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 672 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 14 13 15 2 (set (reg/v/f:DI 60 [ cl ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 15 14 16 2 (var_location:DI cl (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI type (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 -1
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 60 [ cl ])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 50)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 50)
;;  succ:       3 [10.1%]  (FALLTHRU)
;;              4 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68

;; basic block 3, loop depth 0, count 0, freq 1013, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [10.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIf") [flags 0x40]  <var_decl 0x2b94cc144130 _ZTIf>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 87 {*movdi_internal_rex64}
     (nil))
(call_insn 21 20 22 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN9TDataType7GetTypeERKSt9type_info") [flags 0x41]  <function_decl 0x2b94c9541f00 GetType>) [0 GetType S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 672 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 22 21 23 3 (set (reg/v:SI 59 [ type ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 23 22 50 3 (var_location:SI type (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68

;; basic block 4, loop depth 0, count 0, freq 8987, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 50 23 49 4 98 "" [1 uses])
(note 49 50 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 49 24 4 (set (reg/v:SI 59 [ type ])
        (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 89 {*movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 64 69 70
(code_label 24 7 25 5 97 "" [0 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (var_location:SI type (reg/v:SI 59 [ type ])) -1
     (nil))
(insn 27 26 28 5 (set (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 65 [ this ]) [0 this_8(D)->D.101461.D.78818._vptr.TObject+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 5 (set (mem:SI (reg/f:DI 7 sp) [0 S4 A64])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 29 28 30 5 (set (reg/f:DI 70 [ MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B] ])
        (mem/f:DI (plus:DI (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
                (const_int 1584 [0x630])) [0 MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B]+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
        (nil)))
(insn 30 29 31 5 (set (reg:SI 38 r9)
        (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 59 [ type ])
        (nil)))
(insn 31 30 32 5 (set (reg:DI 37 r8)
        (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ cl ])
        (nil)))
(insn 32 31 33 5 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ ptr ])
        (nil)))
(insn 33 32 34 5 (set (reg:DI 1 dx)
        (reg/v/f:DI 67 [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 67 [ add ])
        (nil)))
(insn 34 33 35 5 (set (reg:DI 4 si)
        (reg/v/f:DI 66 [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 66 [ bname ])
        (nil)))
(insn 35 34 36 5 (set (reg:DI 5 di)
        (reg/f:DI 65 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65 [ this ])
        (nil)))
(call_insn 36 35 37 5 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 70 [ MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B] ]) [0 *OBJ_TYPE_REF(_10;this_8(D)->198) S1 A8])
            (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 70 [ MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B] ])
        (expr_list:REG_DEAD (reg:SI 38 r9)
            (expr_list:REG_DEAD (reg:DI 37 r8)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:DI 4 si)
                        (expr_list:REG_DEAD (reg:DI 2 cx)
                            (expr_list:REG_DEAD (reg:DI 1 dx)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_BR_PRED (use (reg:SI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0 S4 A64]))
                                (nil)))))))))
(insn 37 36 38 5 (set (reg:SI 63 [ D.158435 ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 38 37 42 5 (set (reg:SI 64 [ <retval> ])
        (reg:SI 63 [ D.158435 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63 [ D.158435 ])
        (nil)))
(insn 42 38 45 5 (set (reg/i:SI 0 ax)
        (reg:SI 63 [ D.158435 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64 [ <retval> ])
        (nil)))
(insn 45 42 0 5 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = unsigned int; Int_t = int] (_ZN5TTree16SetBranchAddressIjEEiPKcPT_PP7TBranch, funcdef_no=8767, decl_uid=144197, cgraph_uid=4942)


6 basic blocks, 6 edges.
basic block 0, loop depth 0, count 0, freq 10000, maybe hot
 prev block (nil), next block 2, flags: (RTL, MODIFIED)
 pred:      
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }


 succ:       2 [100.0%]  (FALLTHRU)

basic block 2, loop depth 0, count 0, freq 10000, maybe hot
 prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 65 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 66 [ bname ])
        (reg:DI 4 si [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 67 [ add ])
        (reg:DI 1 dx [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 6 2 (set (reg/v/f:DI 68 [ ptr ])
        (reg:DI 2 cx [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (nil))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIj") [flags 0x40]  <var_decl 0x2b94cc1442f8 _ZTIj>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN6TClass8GetClassERKSt9type_infobb") [flags 0x41]  <function_decl 0x2b94c9f9a100 GetClass>) [0 GetClass S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 672 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 14 13 15 2 (set (reg/v/f:DI 60 [ cl ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 15 14 16 2 (var_location:DI cl (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI type (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 -1
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 60 [ cl ])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 50)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 621 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
        (nil))
 -> 50)

 succ:       3 [10.1%]  (FALLTHRU)
             4 [89.9%] 

basic block 3, loop depth 0, count 0, freq 1013, maybe hot
 prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [10.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIj") [flags 0x40]  <var_decl 0x2b94cc1442f8 _ZTIj>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 87 {*movdi_internal_rex64}
     (nil))
(call_insn 21 20 22 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN9TDataType7GetTypeERKSt9type_info") [flags 0x41]  <function_decl 0x2b94c9541f00 GetType>) [0 GetType S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 672 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 22 21 23 3 (set (reg/v:SI 59 [ type ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 89 {*movsi_internal}
     (nil))
(debug_insn 23 22 50 3 (var_location:SI type (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 -1
     (nil))

 succ:       5 [100.0%]  (FALLTHRU)

basic block 4, loop depth 0, count 0, freq 8987, maybe hot
 prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       2 [89.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 50 23 49 4 102 "" [1 uses])
(note 49 50 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 49 24 4 (set (reg/v:SI 59 [ type ])
        (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 89 {*movsi_internal}
     (nil))

 succ:       5 [100.0%]  (FALLTHRU)

basic block 5, loop depth 0, count 0, freq 10000, maybe hot
 prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
 pred:       4 [100.0%]  (FALLTHRU)
             3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

(code_label 24 7 25 5 101 "" [0 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (var_location:SI type (reg/v:SI 59 [ type ])) -1
     (nil))
(insn 27 26 28 5 (set (reg/f:DI 69)
        (mem/f/j:DI (reg/f:DI 65 [ this ]) [0 this_8(D)->D.101461.D.78818._vptr.TObject+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 5 (set (mem:SI (reg/f:DI 7 sp) [0 S4 A64])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 29 28 30 5 (set (reg/f:DI 70)
        (mem/f:DI (plus:DI (reg/f:DI 69)
                (const_int 1584 [0x630])) [0 MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B]+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 30 29 31 5 (set (reg:SI 38 r9)
        (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 31 30 32 5 (set (reg:DI 37 r8)
        (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 5 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 34 5 (set (reg:DI 1 dx)
        (reg/v/f:DI 67 [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 34 33 35 5 (set (reg:DI 4 si)
        (reg/v/f:DI 66 [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 5 (set (reg:DI 5 di)
        (reg/f:DI 65 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(call_insn 36 35 37 5 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 70) [0 *OBJ_TYPE_REF(_10;this_8(D)->198) S1 A8])
            (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 672 {*call_value}
     (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_BR_PRED (use (reg:SI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0 S4 A64]))
                                (nil)))))))))
(insn 37 36 38 5 (set (reg:SI 63 [ D.158439 ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 38 37 42 5 (set (reg:SI 64 [ <retval> ])
        (reg:SI 63 [ D.158439 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 42 38 45 5 (set (reg/i:SI 0 ax)
        (reg:SI 64 [ <retval> ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 89 {*movsi_internal}
     (nil))
(insn 45 42 0 5 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 -1
     (nil))

 succ:       EXIT [100.0%]  (FALLTHRU)

basic block 1, loop depth 0, count 0, freq 10000, maybe hot
 prev block 5, next block (nil), flags: (REACHABLE, RTL, MODIFIED)
 pred:       5 [100.0%]  (FALLTHRU)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}


 succ:      


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = unsigned int; Int_t = int]

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r4={6d,3u} r5={7d,4u} r6={1d,5u} r7={1d,10u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={4d,1u} r18={3d} r19={3d} r20={1d,5u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={5d,1u} r38={5d,1u} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,3u} r60={1d,3u} r63={1d,1u} r64={1d,1u} r65={1d,2u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} 
;;    total ref usage 233{174d,59u,0e} in 33{30 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 21 to worklist
  Adding insn 45 to worklist
  Adding insn 36 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
  Adding insn 22 to worklist
  Adding insn 20 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
  Adding insn 7 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
;; Following path with 13 sets: 2 
;; Following path with 1 sets: 4 
;; Following path with 4 sets: 3 
;; Following path with 15 sets: 5 
deferring rescan insn with uid = 42.
starting the processing of deferred insns
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns


Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = unsigned int; Int_t = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r4={6d,3u} r5={7d,4u} r6={1d,5u} r7={1d,10u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={4d,1u} r18={3d} r19={3d} r20={1d,5u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={5d,1u} r38={5d,1u} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,3u} r60={1d,3u} r63={1d,2u} r64={1d} r65={1d,2u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} 
;;    total ref usage 233{174d,59u,0e} in 33{30 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 65 66 67 68
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 65 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 66 [ bname ])
        (reg:DI 4 si [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ bname ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 67 [ add ])
        (reg:DI 1 dx [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ add ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 68 [ ptr ])
        (reg:DI 2 cx [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ ptr ])
        (nil)))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIj") [flags 0x40]  <var_decl 0x2b94cc1442f8 _ZTIj>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN6TClass8GetClassERKSt9type_infobb") [flags 0x41]  <function_decl 0x2b94c9f9a100 GetClass>) [0 GetClass S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 672 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 14 13 15 2 (set (reg/v/f:DI 60 [ cl ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 15 14 16 2 (var_location:DI cl (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI type (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 -1
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 60 [ cl ])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 50)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 50)
;;  succ:       3 [10.1%]  (FALLTHRU)
;;              4 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68

;; basic block 3, loop depth 0, count 0, freq 1013, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [10.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIj") [flags 0x40]  <var_decl 0x2b94cc1442f8 _ZTIj>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 87 {*movdi_internal_rex64}
     (nil))
(call_insn 21 20 22 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN9TDataType7GetTypeERKSt9type_info") [flags 0x41]  <function_decl 0x2b94c9541f00 GetType>) [0 GetType S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 672 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 22 21 23 3 (set (reg/v:SI 59 [ type ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 23 22 50 3 (var_location:SI type (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68

;; basic block 4, loop depth 0, count 0, freq 8987, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 50 23 49 4 102 "" [1 uses])
(note 49 50 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 49 24 4 (set (reg/v:SI 59 [ type ])
        (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 89 {*movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 64 69 70
(code_label 24 7 25 5 101 "" [0 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (var_location:SI type (reg/v:SI 59 [ type ])) -1
     (nil))
(insn 27 26 28 5 (set (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 65 [ this ]) [0 this_8(D)->D.101461.D.78818._vptr.TObject+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 5 (set (mem:SI (reg/f:DI 7 sp) [0 S4 A64])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(insn 29 28 30 5 (set (reg/f:DI 70 [ MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B] ])
        (mem/f:DI (plus:DI (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
                (const_int 1584 [0x630])) [0 MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B]+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
        (nil)))
(insn 30 29 31 5 (set (reg:SI 38 r9)
        (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 59 [ type ])
        (nil)))
(insn 31 30 32 5 (set (reg:DI 37 r8)
        (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ cl ])
        (nil)))
(insn 32 31 33 5 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ ptr ])
        (nil)))
(insn 33 32 34 5 (set (reg:DI 1 dx)
        (reg/v/f:DI 67 [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 67 [ add ])
        (nil)))
(insn 34 33 35 5 (set (reg:DI 4 si)
        (reg/v/f:DI 66 [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 66 [ bname ])
        (nil)))
(insn 35 34 36 5 (set (reg:DI 5 di)
        (reg/f:DI 65 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65 [ this ])
        (nil)))
(call_insn 36 35 37 5 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 70 [ MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B] ]) [0 *OBJ_TYPE_REF(_10;this_8(D)->198) S1 A8])
            (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 70 [ MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B] ])
        (expr_list:REG_DEAD (reg:SI 38 r9)
            (expr_list:REG_DEAD (reg:DI 37 r8)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:DI 4 si)
                        (expr_list:REG_DEAD (reg:DI 2 cx)
                            (expr_list:REG_DEAD (reg:DI 1 dx)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_BR_PRED (use (reg:SI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0 S4 A64]))
                                (nil)))))))))
(insn 37 36 38 5 (set (reg:SI 63 [ D.158439 ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 38 37 42 5 (set (reg:SI 64 [ <retval> ])
        (reg:SI 63 [ D.158439 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63 [ D.158439 ])
        (nil)))
(insn 42 38 45 5 (set (reg/i:SI 0 ax)
        (reg:SI 63 [ D.158439 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64 [ <retval> ])
        (nil)))
(insn 45 42 0 5 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

