
freertos_test.elf:     file format elf32-littlenios2
freertos_test.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000248

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00015d34 memsz 0x00015d34 flags r-x
    LOAD off    0x00017000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00017000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002504 memsz 0x0007fa28 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  00017000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00015b0c  00000248  00000248  00001248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000006f8  08000000  08000000  00017000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001e0c  080006f8  080006f8  000176f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d7d1  08002504  08002504  00019504  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00019504  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000e68  00000000  00000000  00019528  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000023ca  00000000  00000000  0001a390  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0002e6fa  00000000  00000000  0001c75a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00009410  00000000  00000000  0004ae54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001a9bd  00000000  00000000  00054264  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002e18  00000000  00000000  0006ec24  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002a54  00000000  00000000  00071a3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000dd0b  00000000  00000000  00074490  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  0008219c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000950  00000000  00000000  000821f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00088024  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00088027  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0008802c  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0008802d  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0008802e  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00088032  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00088036  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  0008803a  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00088043  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  0008804c  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000005  00000000  00000000  00088055  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000038  00000000  00000000  0008805a  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     000adc75  00000000  00000000  00088092  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000248 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080006f8 l    d  .rwdata	00000000 .rwdata
08002504 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
0000028c l       .text	00000000 alt_after_alt_main
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 freertos_test.c
00000310 l     F .text	00000030 prvFirstRegTestTask
00000340 l     F .text	00000030 prvSecondRegTestTask
00000000 l    df *ABS*	00000000 croutine.c
08002508 l     O .bss	00000004 uxTopCoRoutineReadyPriority
0800250c l     O .bss	00000004 xCoRoutineTickCount
08002510 l     O .bss	00000004 xLastTickCount
08002514 l     O .bss	00000004 xPassedTicks
00000860 l     F .text	0000009c prvInitialiseCoRoutineLists
080025a4 l     O .bss	00000028 pxReadyCoRoutineLists
0800251c l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002518 l     O .bss	00000004 pxDelayedCoRoutineList
00000550 l     F .text	000000d4 prvCheckPendingReadyList
080025f4 l     O .bss	00000014 xPendingReadyCoRoutineList
00000624 l     F .text	00000150 prvCheckDelayedList
080025cc l     O .bss	00000014 xDelayedCoRoutineList1
080025e0 l     O .bss	00000014 xDelayedCoRoutineList2
00000000 l    df *ABS*	00000000 event_groups.c
00001024 l     F .text	00000078 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
080024a4 l     O .rwdata	00000002 heapSTRUCT_SIZE
080024a8 l     O .rwdata	00000004 xTotalHeapSize
08002520 l     O .bss	00000004 pxEnd
080024ac l     O .rwdata	00000004 xFreeBytesRemaining
000012ec l     F .text	000000c0 prvHeapInit
08002524 l     O .bss	00000008 xStart
000013ac l     F .text	00000138 prvInsertBlockIntoFreeList
08002608 l     O .bss	0007d000 xHeap
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000017ac l     F .text	00000028 prvReadGp
00001910 l     F .text	00000098 prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
000027ec l     F .text	00000194 prvCopyDataToQueue
00002ba4 l     F .text	00000058 prvIsQueueFull
00002a1c l     F .text	000000f0 prvUnlockQueue
00002980 l     F .text	0000009c prvCopyDataFromQueue
00002b0c l     F .text	00000054 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
08002530 l     O .bss	00000004 uxTasksDeleted
08002534 l     O .bss	00000004 uxCurrentNumberOfTasks
08002538 l     O .bss	00000004 xTickCount
0800253c l     O .bss	00000004 uxTopReadyPriority
08002540 l     O .bss	00000004 xSchedulerRunning
08002544 l     O .bss	00000004 uxPendedTicks
08002548 l     O .bss	00000004 xYieldPending
0800254c l     O .bss	00000004 xNumOfOverflows
08002550 l     O .bss	00000004 uxTaskNumber
080024b0 l     O .rwdata	00000004 xNextTaskUnblockTime
08002554 l     O .bss	00000004 uxSchedulerSuspended
00003cf0 l     F .text	000000d8 prvAllocateTCBAndStack
000039f0 l     F .text	0000013c prvInitialiseTCBVariables
00003b2c l     F .text	000000a8 prvInitialiseTaskLists
0807f608 l     O .bss	000000f0 pxReadyTasksLists
0807f734 l     O .bss	00000014 xTasksWaitingTermination
00003edc l     F .text	00000070 prvResetNextTaskUnblockTime
00003c78 l     F .text	00000078 prvAddCurrentTaskToDelayedList
000039d4 l     F .text	0000001c prvIdleTask
0807f720 l     O .bss	00000014 xPendingReadyList
08002558 l     O .bss	00000004 pxDelayedTaskList
0800255c l     O .bss	00000004 pxOverflowDelayedTaskList
08000064 l     O .rodata	00000014 ucExpectedStackBytes.2768
00003bd4 l     F .text	000000a4 prvCheckTasksWaitingTermination
0807f6f8 l     O .bss	00000014 xDelayedTaskList1
0807f70c l     O .bss	00000014 xDelayedTaskList2
00003ea0 l     F .text	0000003c prvDeleteTCB
00003dc8 l     F .text	00000068 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
08002560 l     O .bss	00000004 xTimerQueue
00005124 l     F .text	0000007c prvCheckForValidListAndQueue
00004c30 l     F .text	00000034 prvTimerTask
00004b84 l     F .text	000000ac prvProcessExpiredTimer
08002568 l     O .bss	00000004 pxCurrentTimerList
00004dc8 l     F .text	000000cc prvInsertTimerInActiveList
00004d04 l     F .text	00000060 prvGetNextExpireTime
00004c64 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004e94 l     F .text	0000018c prvProcessReceivedCommands
00004d64 l     F .text	00000064 prvSampleTimeNow
08002564 l     O .bss	00000004 xLastTime.2546
00005020 l     F .text	00000104 prvSwitchTimerLists
0800256c l     O .bss	00000004 pxOverflowTimerList
0807f748 l     O .bss	00000014 xActiveTimerList1
0807f75c l     O .bss	00000014 xActiveTimerList2
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
00005440 l     F .text	00000058 __sprint_r
080000f0 l     O .rodata	00000010 blanks.3452
080000e0 l     O .rodata	00000010 zeroes.3453
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
000074a4 l     F .text	00000218 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00008ea0 l     F .text	00000058 std
00008fac l     F .text	00000008 __fp_lock
00008fb4 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080006f8 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
080024c0 l     O .rwdata	00000004 charset
08000124 l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
0800026c l     O .rodata	0000000c p05.2458
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
0000d07c l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000e1a8 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 alt_close.c
0000ea1c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0000ea7c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0000eb7c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0000ec9c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
0000edec l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0000f018 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
080024e8 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0000f2b4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
080010b4 l     O .rwdata	000000d8 flash_controller
0800118c l     O .rwdata	00001060 jtag_uart
080021ec l     O .rwdata	00000120 character_lcd
0800230c l     O .rwdata	000000c4 uart
080023d0 l     O .rwdata	00000038 ps2
08002408 l     O .rwdata	00000048 video_character_buffer_with_dma
08002450 l     O .rwdata	00000054 video_pixel_buffer_dma
0000f6b4 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0000f788 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00010588 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0001166c l     F .text	0000022c altera_avalon_jtag_uart_irq
00011898 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
080024ec l     O .rwdata	00000004 colstart
00011f14 l     F .text	000000b8 lcd_write_command
00011fcc l     F .text	000000d4 lcd_write_data
000120a0 l     F .text	000000c4 lcd_clear_screen
00012164 l     F .text	000001ec lcd_repaint_screen
00012350 l     F .text	000000c8 lcd_scroll_up
00012418 l     F .text	000002d0 lcd_handle_escape
00012bec l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00012e4c l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00013100 l     F .text	000000a0 altera_avalon_uart_irq
000131a0 l     F .text	000000e0 altera_avalon_uart_rxirq
00013280 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0001366c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00013894 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00014578 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00014804 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00014940 l     F .text	000000dc alt_file_locked
00014ba4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001519c l     F .text	000000bc alt_write_word_amd
00015078 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00015450 l     F .text	0000018c alt_unlock_block_intel
000155dc l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
08000578 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00015b3c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
00015cf0 l     F .text	00000040 alt_sim_halt
0000ab24 g     F .text	00000094 _mprec_log10
0000ac10 g     F .text	00000088 __any_on
0000c390 g     F .text	00000070 _isatty_r
08000244 g     O .rodata	00000028 __mprec_tinytens
0000ee4c g     F .text	0000006c alt_main
00010048 g     F .text	00000048 alt_read_query_entry_32bit
00013b40 g     F .text	00000058 alt_up_ps2_disable_read_interrupt
0807f798 g     O .bss	00000100 alt_irq
0000c400 g     F .text	00000078 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
00003628 g     F .text	00000074 vTaskPlaceOnUnorderedEventList
000012b0 g     F .text	00000020 xPortGetFreeHeapSize
0000f7c0 g     F .text	000002c0 alt_flash_cfi_write
00000d7c g     F .text	0000003c xEventGroupGetBitsFromISR
0000db9c g     F .text	00000088 __eqdf2
0807fa28 g       *ABS*	00000000 __alt_heap_start
000049dc g     F .text	000000b0 xTimerCreate
000053c8 g     F .text	00000044 printf
0000bde8 g     F .text	00000068 __sseek
00008f08 g     F .text	000000a4 __sinit
00014188 g     F .text	00000114 alt_up_char_buffer_string
00013958 g     F .text	00000034 read_CE_bit
00002c44 g     F .text	00000094 vQueueWaitForMessageRestricted
00009be0 g     F .text	00000084 _setlocale_r
00009008 g     F .text	00000068 __sfmoreglue
0000eed8 g     F .text	00000020 __malloc_unlock
00013cec g     F .text	000000b0 alt_up_ps2_read_data_byte_timeout
000140b8 g     F .text	000000d0 alt_up_char_buffer_draw
000009d0 g     F .text	00000184 xEventGroupSync
0000a638 g     F .text	000000e0 memmove
000008fc g     F .text	00000080 xCoRoutineRemoveFromEventList
000041f4 g     F .text	00000054 vTaskEnterCritical
00008ff8 g     F .text	00000010 _cleanup
000021a0 g     F .text	000000e8 xQueueGenericSendFromISR
0000ac98 g     F .text	000000bc _Balloc
0000dcac g     F .text	00000088 __gtdf2
00000000  w      *UND*	00000000 __errno
000101d4 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001e58 g     F .text	00000094 xQueueGiveMutexRecursive
0800252c g     O .bss	00000004 pxCurrentTCB
0000c31c g     F .text	00000074 _fstat_r
0000fcdc g     F .text	000002e8 alt_flash_program_block
08002588 g     O .bss	00000004 errno
08002594 g     O .bss	00000004 alt_argv
00004514 g     F .text	00000188 xTaskNotify
0800a4a4 g       *ABS*	00000000 _gp
00014da8 g     F .text	00000030 usleep
00000b54 g     F .text	000001c0 xEventGroupWaitBits
08000f34 g     O .rwdata	00000180 alt_fd_list
000018bc g     F .text	00000038 xPortStartScheduler
0000308c g     F .text	00000044 vTaskEndScheduler
000146a0 g     F .text	00000094 alt_find_dev
00005290 g     F .text	000000a0 memcpy
000035c8 g     F .text	00000060 vTaskPlaceOnEventList
00002cd8 g     F .text	000001c8 xTaskGenericCreate
0001429c g     F .text	0000005c alt_up_char_buffer_clear
00008fec g     F .text	0000000c _cleanup_r
0000de44 g     F .text	000000f8 __floatsidf
000148c8 g     F .text	00000078 alt_io_redirect
0000ddbc g     F .text	00000088 __ltdf2
00002670 g     F .text	00000080 xQueuePeekFromISR
00015d54 g       *ABS*	00000000 __DTOR_END__
00001230 g     F .text	00000080 vPortFree
00000370 g     F .text	00000140 xCoRoutineCreate
0000aa74 g     F .text	000000b0 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00011ab0 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
0000540c g     F .text	00000034 _printf_r
0000e2e4 g     F .text	00000008 __udivsi3
0000ebdc g     F .text	000000c0 isatty
08000154 g     O .rodata	000000c8 __mprec_tens
00003e30 g     F .text	00000070 uxTaskGetStackHighWaterMark
00009bbc g     F .text	00000008 __locale_charset
0000157c g     F .text	00000088 vListInsertEnd
0800257c g     O .bss	00000004 __malloc_top_pad
0000097c g     F .text	00000054 xEventGroupCreate
080024bc g     O .rwdata	00000004 __mb_cur_max
00009bc4 g     F .text	0000000c _localeconv_r
0000b390 g     F .text	0000003c __i2b
000095a0 g     F .text	0000049c __sfvwrite_r
0000bd70 g     F .text	00000070 _sbrk_r
00015258 g     F .text	00000084 alt_program_intel
00000fb4 g     F .text	00000038 vEventGroupSetBitsCallback
0000c478 g     F .text	00000078 _read_r
00001554 g     F .text	00000028 vListInitialiseItem
0001444c g     F .text	00000078 alt_dcache_flush
08000af8 g     O .rwdata	0000000c __lc_ctype
080024dc g     O .rwdata	00000004 alt_max_fd
0000ffc4 g     F .text	00000040 alt_read_query_entry_8bit
000019a8 g     F .text	0000004c vPortSysTickHandler
0000e720 g     F .text	00000138 __unpack_d
0000c1f8 g     F .text	00000110 _fclose_r
0001398c g     F .text	00000034 read_num_bytes_available
000152dc g     F .text	00000174 alt_erase_block_intel
00008e6c g     F .text	00000034 fflush
08002580 g     O .bss	00000004 __malloc_max_sbrked_mem
000019f4 g     F .text	000001b0 alt_irq_register
000138f4 g     F .text	00000034 read_RI_bit
0000d50c g     F .text	00000074 __adddf3
0000a954 g     F .text	00000120 __b2d
0000cacc g     F .text	000005b0 __umoddi3
0000ecfc g     F .text	000000f0 lseek
080024b8 g     O .rwdata	00000004 _global_impure_ptr
00000db8 g     F .text	0000018c xEventGroupSetBits
0000b70c g     F .text	000005f4 _realloc_r
0807fa28 g       *ABS*	00000000 __bss_end
00014c9c g     F .text	0000010c alt_tick
0000c4f0 g     F .text	000005dc __udivdi3
0800021c g     O .rodata	00000028 __mprec_bigtens
0000b5ec g     F .text	00000120 __s2b
0000e014 g     F .text	00000194 __floatunsidf
0000a874 g     F .text	00000060 __mcmp
0000109c g     F .text	00000194 pvPortMalloc
00013040 g     F .text	000000c0 altera_avalon_uart_init
000139f4 g     F .text	0000002c read_data_byte
08002500 g     O .rwdata	00000004 __ctype_ptr
00008fd4 g     F .text	00000018 __fp_lock_all
000027b4 g     F .text	00000038 vQueueDelete
000018f4 g     F .text	0000001c vPortEndScheduler
000014e4 g     F .text	00000070 vListInitialise
00014c04 g     F .text	00000098 alt_alarm_stop
00013928 g     F .text	00000030 read_RE_bit
0800258c g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000cc alt_irq_handler
08000f0c g     O .rwdata	00000028 alt_dev_null
00003248 g     F .text	00000028 xTaskGetTickCount
00001ff0 g     F .text	000001b0 xQueueGenericSend
000104dc g     F .text	000000ac alt_set_flash_algorithm_func
00013b98 g     F .text	00000078 alt_up_ps2_write_data_byte
0000a740 g     F .text	00000070 __hi0bits
0000df3c g     F .text	000000d8 __fixdfsi
000040f8 g     F .text	000000fc xTaskPriorityDisinherit
00010090 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080024d4 g     O .rwdata	00000008 alt_dev_list
0000f194 g     F .text	00000120 write
000036fc g     F .text	000000e8 xTaskRemoveFromEventList
0000eaa8 g     F .text	000000d4 fstat
00000d14 g     F .text	00000068 xEventGroupClearBits
00011390 g     F .text	000000dc alt_check_primary_table
0000b4cc g     F .text	00000120 __pow5mult
08002570 g     O .bss	00000004 __nlocale_changed
0000e2ec g     F .text	00000008 __umodsi3
0000fb10 g     F .text	00000068 alt_flash_cfi_read
00010264 g     F .text	00000034 alt_write_native_8bit
0807fa28 g       *ABS*	00000000 end
00013f0c g     F .text	000000a8 alt_up_ps2_write_fd
000100cc g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
000126e8 g     F .text	00000504 altera_avalon_lcd_16207_write
00002ea0 g     F .text	000000d8 vTaskDelete
00013ff4 g     F .text	00000084 alt_up_char_buffer_init
000136cc g     F .text	000001c8 altera_avalon_uart_write
00010604 g     F .text	000005e0 alt_read_cfi_table
000115b4 g     F .text	000000b8 altera_avalon_jtag_uart_init
000042f4 g     F .text	0000003c pvTaskIncrementMutexHeldCount
00015d50 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00012ec0 g     F .text	00000088 alt_avalon_timer_sc_init
00012fa0 g     F .text	00000058 altera_avalon_uart_write_fd
0000e38c g     F .text	00000080 __clzsi2
00012ff8 g     F .text	00000048 altera_avalon_uart_close_fd
00011cd4 g     F .text	00000240 altera_avalon_jtag_uart_write
0000f6ec g     F .text	0000009c alt_flash_cfi_init
00008ef8 g     F .text	00000004 __sfp_lock_acquire
0000a554 g     F .text	000000e4 memchr
00005498 g     F .text	00001eac ___vfprintf_internal_r
000038ec g     F .text	000000c4 xTaskCheckForTimeOut
00000774 g     F .text	000000ec vCoRoutineSchedule
0000928c g     F .text	00000314 _free_r
08002504 g     O .bss	00000004 pxCurrentCoRoutine
00015b40 g     F .text	000001b0 __call_exitprocs
08002574 g     O .bss	00000004 __mlocale_changed
00004330 g     F .text	000000d8 ulTaskNotifyTake
080024c8 g     O .rwdata	00000004 __malloc_sbrk_base
00000248 g     F .text	00000048 _start
0800259c g     O .bss	00000004 _alt_tick_rate
000030d0 g     F .text	00000028 vTaskSuspendAll
00003270 g     F .text	0000002c xTaskGetTickCountFromISR
0000b05c g     F .text	0000014c __lshift
080025a0 g     O .bss	00000004 _alt_nticks
0000eef8 g     F .text	00000120 read
0000f348 g     F .text	0000036c alt_sys_init
000016d8 g     F .text	00000098 uxListRemove
00015a08 g     F .text	00000134 __register_exitproc
00013e18 g     F .text	00000058 alt_up_ps2_clear_fifo
00010004 g     F .text	00000044 alt_read_query_entry_16bit
0000b1a8 g     F .text	000001e8 __multiply
00011948 g     F .text	00000074 altera_avalon_jtag_uart_close
00003fc8 g     F .text	00000130 vTaskPriorityInherit
0807f770 g     O .bss	00000028 __malloc_current_mallinfo
000102fc g     F .text	000001e0 alt_set_flash_width_func
0000ad54 g     F .text	0000017c __d2b
00003498 g     F .text	00000130 vTaskSwitchContext
0000469c g     F .text	000001c0 xTaskNotifyFromISR
0001146c g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00015904 g     F .text	000000b8 alt_get_fd
0000369c g     F .text	00000060 vTaskPlaceOnEventListRestricted
000156b8 g     F .text	0000012c alt_busy_sleep
0000e858 g     F .text	000000c8 __fpcmp_parts_d
0000c188 g     F .text	00000070 _close_r
00004408 g     F .text	0000010c xTaskNotifyWait
00014e60 g     F .text	00000218 alt_erase_block_amd
0000521c g     F .text	00000074 memcmp
0001151c g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0807fa28 g       *ABS*	00000000 __alt_stack_base
00011564 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00004a8c g     F .text	000000c8 xTimerGenericCommand
00007368 g     F .text	0000013c __swsetup_r
00010be4 g     F .text	000007ac alt_read_cfi_width
00001770 g     F .text	0000003c vApplicationStackOverflowHook
0000d944 g     F .text	00000258 __divdf3
00009070 g     F .text	000000f0 __sfp
0000abb8 g     F .text	00000058 __copybits
0000329c g     F .text	00000020 uxTaskGetNumberOfTasks
00000000         *UND*	00000000 save_context
08000b04 g     O .rwdata	00000408 __malloc_av_
00008f04 g     F .text	00000004 __sinit_lock_release
0000d580 g     F .text	000003c4 __muldf3
0000becc g     F .text	00000060 __sread
000157e4 g     F .text	00000120 alt_find_file
000144c4 g     F .text	000000b4 alt_dev_llist_insert
0000eeb8 g     F .text	00000020 __malloc_lock
0000f0d8 g     F .text	000000bc sbrk
00001eec g     F .text	000000a8 xQueueTakeMutexRecursive
00008c70 g     F .text	000001fc _fflush_r
00000f44 g     F .text	00000070 vEventGroupDelete
0000c0d4 g     F .text	000000b4 _calloc_r
080024f0 g     O .rwdata	00000008 alt_flash_dev_list
00010190 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
08002504 g       *ABS*	00000000 __bss_start
00005330 g     F .text	00000098 memset
00000290 g     F .text	00000080 main
08002598 g     O .bss	00000004 alt_envp
08002584 g     O .bss	00000004 __malloc_max_total_mem
00014078 g     F .text	00000040 alt_up_char_buffer_open_dev
000114c4 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00001604 g     F .text	000000d4 vListInsert
00012cb8 g     F .text	0000013c altera_avalon_lcd_16207_init
0000bde0 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000c308 g     F .text	00000014 fclose
0000496c g     F .text	00000070 xTimerCreateTimerTask
00013d9c g     F .text	0000007c alt_up_ps2_read_data_byte
0807f898 g     O .bss	00000190 _atexit0
000076bc g     F .text	000015b4 _dtoa_r
00009e14 g     F .text	00000740 _malloc_r
00004b54 g     F .text	00000030 pcTimerGetTimerName
080024e0 g     O .rwdata	00000004 alt_errno
0001021c g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00009b04 g     F .text	000000b8 _fwalk
0000258c g     F .text	000000e4 xQueueReceiveFromISR
0000fb78 g     F .text	00000164 alt_write_value_to_flash
00003f4c g     F .text	00000028 xTaskGetCurrentTaskHandle
00013fb4 g     F .text	00000040 alt_up_ps2_open_dev
00010298 g     F .text	00000034 alt_write_native_16bit
0000e224 g     F .text	00000060 __divsi3
08000278 g     O .rodata	00000014 __thenan_df
00001cb8 g     F .text	000000dc xQueueGenericCreate
00009160 g     F .text	0000012c _malloc_trim_r
00013aec g     F .text	00000054 alt_up_ps2_enable_read_interrupt
00015d54 g       *ABS*	00000000 __CTOR_END__
0000bf2c g     F .text	000000bc strcmp
00001f94 g     F .text	0000005c xQueueCreateCountingSemaphore
00015d54 g       *ABS*	00000000 __DTOR_LIST__
0000dc24 g     F .text	00000088 __nedf2
0000f314 g     F .text	00000034 alt_irq_init
000037e4 g     F .text	000000d0 xTaskRemoveFromUnorderedEventList
0000f078 g     F .text	00000060 alt_release_fd
000030f8 g     F .text	00000150 xTaskResumeAll
00002730 g     F .text	00000054 uxQueueSpacesAvailable
000139c0 g     F .text	00000034 read_data_valid
0800028c g     O .rodata	00000100 __clz_tab
00002ff0 g     F .text	0000009c vTaskStartScheduler
08002578 g     O .bss	00000004 _PathLocale
00013c80 g     F .text	0000006c alt_up_ps2_write_data_byte_with_ack
000159bc g     F .text	00000014 atexit
0000c05c g     F .text	00000078 _write_r
00009c64 g     F .text	0000001c setlocale
00002bfc g     F .text	00000048 xQueueIsQueueFullFromISR
000051ec g     F .text	00000030 pvTimerGetTimerID
000004b0 g     F .text	000000a0 vCoRoutineAddToDelayedList
080024b4 g     O .rwdata	00000004 _impure_ptr
08002590 g     O .bss	00000004 alt_argc
0001463c g     F .text	00000064 _do_dtors
0000a8d4 g     F .text	00000080 __ulp
0000bd00 g     F .text	00000040 __isinfd
00008fbc g     F .text	00000018 __fp_unlock_all
000039b0 g     F .text	00000024 vTaskMissedYield
00012df4 g     F .text	00000058 altera_avalon_lcd_16207_write_fd
080024cc g     O .rwdata	00000008 alt_fs_list
00010148 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
000026f0 g     F .text	00000040 uxQueueMessagesWaiting
00002360 g     F .text	0000022c xQueueGenericReceive
000032bc g     F .text	000001dc xTaskIncrementTick
00009bd0 g     F .text	00000010 localeconv
00001ba4 g     F .text	00000114 xQueueGenericReset
08002504 g       *ABS*	00000000 _edata
00012f48 g     F .text	00000058 altera_avalon_uart_read_fd
0807fa28 g       *ABS*	00000000 _end
00014734 g     F .text	0000007c alt_flash_open_dev
000119bc g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
000012d0 g     F .text	0000001c vPortInitialiseBlocks
000051a0 g     F .text	0000004c xTimerIsTimerActive
0000be50 g     F .text	0000007c __swrite
080024c4 g     O .rwdata	00000004 __malloc_trim_threshold
00014dd8 g     F .text	00000020 altera_nios2_qsys_irq_init
000159d0 g     F .text	00000038 exit
00009a3c g     F .text	000000c8 _fwalk_reent
00013a20 g     F .text	000000cc alt_up_ps2_init
0000aed0 g     F .text	0000018c __mdiff
000147b0 g     F .text	00000054 alt_flash_close_dev
0000e284 g     F .text	00000060 __modsi3
00002f78 g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
00008efc g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003f74 g     F .text	00000054 xTaskGetSchedulerState
08000474 g     O .rodata	00000101 _ctype_
000133dc g     F .text	00000060 altera_avalon_uart_close
00015d30 g     F .text	00000020 _exit
0000bd40 g     F .text	00000030 __isnand
000142f8 g     F .text	00000154 alt_alarm_start
0000e2f4 g     F .text	00000098 __muldi3
00009c80 g     F .text	00000194 __smakebuf_r
000102cc g     F .text	00000030 alt_write_native_32bit
00013c10 g     F .text	00000070 alt_up_ps2_wait_for_ack
00004248 g     F .text	00000068 vTaskExitCritical
0000bfe8 g     F .text	00000074 strlen
000017d4 g     F .text	000000e8 pxPortInitialiseStack
00014a1c g     F .text	00000188 open
0000dd34 g     F .text	00000088 __gedf2
0000fa80 g     F .text	00000090 alt_flash_cfi_get_info
000038b4 g     F .text	00000038 vTaskSetTimeOutState
080024e4 g     O .rwdata	00000004 alt_priority_mask
00007344 g     F .text	00000024 __vfprintf_internal
0001343c g     F .text	00000230 altera_avalon_uart_read
00002784 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002b60 g     F .text	00000044 xQueueIsQueueEmptyFromISR
00013e70 g     F .text	0000009c alt_up_ps2_read_fd
0000d48c g     F .text	00000080 __subdf3
0000a7b0 g     F .text	000000c4 __lo0bits
080024f8 g     O .rwdata	00000008 alt_alarm_list
000145d8 g     F .text	00000064 _do_ctors
000042b0 g     F .text	00000044 uxTaskResetEventItemValue
00001d94 g     F .text	000000c4 xQueueCreateMutex
0000e920 g     F .text	000000fc close
00014df8 g     F .text	00000068 alt_program_amd
0000485c g     F .text	00000110 vTaskNotifyGiveFromISR
0000e40c g     F .text	00000314 __pack_d
00000fec g     F .text	00000038 vEventGroupClearBitsCallback
00002288 g     F .text	000000d8 xQueueGiveFromISR
00000000  w      *UND*	00000000 free
00008f00 g     F .text	00000004 __sinit_lock_acquire
0000b3cc g     F .text	00000100 __multadd
0000a718 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6094b04 	addi	et,et,9516
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6094b04 	addi	et,et,9516
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <restore_context>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00034980 	call	3498 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <restore_sp_from_pxCurrentTCB>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 18c:	0005313a 	rdctl	r2,ipending
 190:	e0bffc15 	stw	r2,-16(fp)

  return active;
 194:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 198:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 19c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a0:	00800044 	movi	r2,1
 1a4:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1a8:	e0ffff17 	ldw	r3,-4(fp)
 1ac:	e0bffe17 	ldw	r2,-8(fp)
 1b0:	1884703a 	and	r2,r3,r2
 1b4:	1005003a 	cmpeq	r2,r2,zero
 1b8:	1000171e 	bne	r2,zero,218 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	e0bffd17 	ldw	r2,-12(fp)
 1c0:	00c20234 	movhi	r3,2056
 1c4:	18fde604 	addi	r3,r3,-2152
 1c8:	100490fa 	slli	r2,r2,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	11800017 	ldw	r6,0(r2)
 1d4:	e0bffd17 	ldw	r2,-12(fp)
 1d8:	00c20234 	movhi	r3,2056
 1dc:	18fde604 	addi	r3,r3,-2152
 1e0:	100490fa 	slli	r2,r2,3
 1e4:	10c5883a 	add	r2,r2,r3
 1e8:	10800104 	addi	r2,r2,4
 1ec:	11000017 	ldw	r4,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 1f8:	0005313a 	rdctl	r2,ipending
 1fc:	e0bffb15 	stw	r2,-20(fp)

  return active;
 200:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 204:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	1004c03a 	cmpne	r2,r2,zero
 210:	103fe21e 	bne	r2,zero,19c <alt_irq_handler+0x20>
 214:	00000706 	br	234 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 218:	e0bffe17 	ldw	r2,-8(fp)
 21c:	1085883a 	add	r2,r2,r2
 220:	e0bffe15 	stw	r2,-8(fp)
      i++;
 224:	e0bffd17 	ldw	r2,-12(fp)
 228:	10800044 	addi	r2,r2,1
 22c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 230:	003fdd06 	br	1a8 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 234:	e037883a 	mov	sp,fp
 238:	dfc00117 	ldw	ra,4(sp)
 23c:	df000017 	ldw	fp,0(sp)
 240:	dec00204 	addi	sp,sp,8
 244:	f800283a 	ret

Disassembly of section .text:

00000248 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     248:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     24c:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     250:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
     254:	00bffd16 	blt	zero,r2,24c <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     258:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     25c:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     260:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     264:	d6a92914 	ori	gp,gp,42148
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     268:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     26c:	10894114 	ori	r2,r2,9476

    movhi r3, %hi(__bss_end)
     270:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     274:	18fe8a14 	ori	r3,r3,64040

    beq r2, r3, 1f
     278:	10c00326 	beq	r2,r3,288 <_start+0x40>

0:
    stw zero, (r2)
     27c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     280:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     284:	10fffd36 	bltu	r2,r3,27c <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     288:	000ee4c0 	call	ee4c <alt_main>

0000028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     28c:	003fff06 	br	28c <alt_after_alt_main>

00000290 <main>:

/*
 * Create the demo tasks then start the scheduler.
 */
int main(void)
{
     290:	defffa04 	addi	sp,sp,-24
     294:	dfc00515 	stw	ra,20(sp)
     298:	df000415 	stw	fp,16(sp)
     29c:	df000404 	addi	fp,sp,16
	/* The RegTest tasks as described at the top of this file. */
	xTaskCreate( prvFirstRegTestTask, "Rreg1", configMINIMAL_STACK_SIZE, mainREG_TEST_1_PARAMETER, mainREG_TEST_PRIORITY, NULL);
     2a0:	00800044 	movi	r2,1
     2a4:	d8800015 	stw	r2,0(sp)
     2a8:	d8000115 	stw	zero,4(sp)
     2ac:	d8000215 	stw	zero,8(sp)
     2b0:	d8000315 	stw	zero,12(sp)
     2b4:	01000034 	movhi	r4,0
     2b8:	2100c404 	addi	r4,r4,784
     2bc:	01420034 	movhi	r5,2048
     2c0:	29400004 	addi	r5,r5,0
     2c4:	01840004 	movi	r6,4096
     2c8:	01c48d34 	movhi	r7,4660
     2cc:	39d59e04 	addi	r7,r7,22136
     2d0:	0002cd80 	call	2cd8 <xTaskGenericCreate>
	xTaskCreate( prvSecondRegTestTask, "Rreg2", configMINIMAL_STACK_SIZE, mainREG_TEST_2_PARAMETER, mainREG_TEST_PRIORITY, NULL);
     2d4:	00800044 	movi	r2,1
     2d8:	d8800015 	stw	r2,0(sp)
     2dc:	d8000115 	stw	zero,4(sp)
     2e0:	d8000215 	stw	zero,8(sp)
     2e4:	d8000315 	stw	zero,12(sp)
     2e8:	01000034 	movhi	r4,0
     2ec:	2100d004 	addi	r4,r4,832
     2f0:	01420034 	movhi	r5,2048
     2f4:	29400204 	addi	r5,r5,8
     2f8:	01840004 	movi	r6,4096
     2fc:	01e1d974 	movhi	r7,34661
     300:	39d0c844 	addi	r7,r7,17185
     304:	0002cd80 	call	2cd8 <xTaskGenericCreate>

	/* Finally start the scheduler. */
	vTaskStartScheduler();
     308:	0002ff00 	call	2ff0 <vTaskStartScheduler>

	/* Will only reach here if there is insufficient heap available to start
	 the scheduler. */
	for (;;);
     30c:	003fff06 	br	30c <main+0x7c>

00000310 <prvFirstRegTestTask>:
}
static void prvFirstRegTestTask(void *pvParameters)
{
     310:	defffd04 	addi	sp,sp,-12
     314:	dfc00215 	stw	ra,8(sp)
     318:	df000115 	stw	fp,4(sp)
     31c:	df000104 	addi	fp,sp,4
     320:	e13fff15 	stw	r4,-4(fp)
	while (1)
	{
		printf("Task 1: %d\n", pvParameters);
     324:	01020034 	movhi	r4,2048
     328:	21000404 	addi	r4,r4,16
     32c:	e17fff17 	ldw	r5,-4(fp)
     330:	00053c80 	call	53c8 <printf>
		vTaskDelay(1000);
     334:	0100fa04 	movi	r4,1000
     338:	0002f780 	call	2f78 <vTaskDelay>
	}
     33c:	003ff906 	br	324 <prvFirstRegTestTask+0x14>

00000340 <prvSecondRegTestTask>:

}
static void prvSecondRegTestTask(void *pvParameters)
{
     340:	defffd04 	addi	sp,sp,-12
     344:	dfc00215 	stw	ra,8(sp)
     348:	df000115 	stw	fp,4(sp)
     34c:	df000104 	addi	fp,sp,4
     350:	e13fff15 	stw	r4,-4(fp)
	while (1)
	{
		printf("Task 2: %d\n", pvParameters);
     354:	01020034 	movhi	r4,2048
     358:	21000704 	addi	r4,r4,28
     35c:	e17fff17 	ldw	r5,-4(fp)
     360:	00053c80 	call	53c8 <printf>
		vTaskDelay(1000);
     364:	0100fa04 	movi	r4,1000
     368:	0002f780 	call	2f78 <vTaskDelay>
	}
     36c:	003ff906 	br	354 <prvSecondRegTestTask+0x14>

00000370 <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     370:	defff904 	addi	sp,sp,-28
     374:	dfc00615 	stw	ra,24(sp)
     378:	df000515 	stw	fp,20(sp)
     37c:	df000504 	addi	fp,sp,20
     380:	e13ffd15 	stw	r4,-12(fp)
     384:	e17ffe15 	stw	r5,-8(fp)
     388:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     38c:	01000e04 	movi	r4,56
     390:	000109c0 	call	109c <pvPortMalloc>
     394:	e0bffb15 	stw	r2,-20(fp)
	if( pxCoRoutine )
     398:	e0bffb17 	ldw	r2,-20(fp)
     39c:	1005003a 	cmpeq	r2,r2,zero
     3a0:	10003b1e 	bne	r2,zero,490 <xCoRoutineCreate+0x120>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     3a4:	d0a01817 	ldw	r2,-32672(gp)
     3a8:	1004c03a 	cmpne	r2,r2,zero
     3ac:	1000031e 	bne	r2,zero,3bc <xCoRoutineCreate+0x4c>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     3b0:	e0bffb17 	ldw	r2,-20(fp)
     3b4:	d0a01815 	stw	r2,-32672(gp)
			prvInitialiseCoRoutineLists();
     3b8:	00008600 	call	860 <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     3bc:	e0bffe17 	ldw	r2,-8(fp)
     3c0:	108000b0 	cmpltui	r2,r2,2
     3c4:	1000021e 	bne	r2,zero,3d0 <xCoRoutineCreate+0x60>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     3c8:	00800044 	movi	r2,1
     3cc:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     3d0:	e0bffb17 	ldw	r2,-20(fp)
     3d4:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     3d8:	e0fffb17 	ldw	r3,-20(fp)
     3dc:	e0bffe17 	ldw	r2,-8(fp)
     3e0:	18800b15 	stw	r2,44(r3)
		pxCoRoutine->uxIndex = uxIndex;
     3e4:	e0fffb17 	ldw	r3,-20(fp)
     3e8:	e0bfff17 	ldw	r2,-4(fp)
     3ec:	18800c15 	stw	r2,48(r3)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     3f0:	e0fffb17 	ldw	r3,-20(fp)
     3f4:	e0bffd17 	ldw	r2,-12(fp)
     3f8:	18800015 	stw	r2,0(r3)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     3fc:	e0bffb17 	ldw	r2,-20(fp)
     400:	11000104 	addi	r4,r2,4
     404:	00015540 	call	1554 <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     408:	e0bffb17 	ldw	r2,-20(fp)
     40c:	11000604 	addi	r4,r2,24
     410:	00015540 	call	1554 <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     414:	e0fffb17 	ldw	r3,-20(fp)
     418:	e0bffb17 	ldw	r2,-20(fp)
     41c:	18800415 	stw	r2,16(r3)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     420:	e0fffb17 	ldw	r3,-20(fp)
     424:	e0bffb17 	ldw	r2,-20(fp)
     428:	18800915 	stw	r2,36(r3)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     42c:	00c00084 	movi	r3,2
     430:	e0bffe17 	ldw	r2,-8(fp)
     434:	1887c83a 	sub	r3,r3,r2
     438:	e0bffb17 	ldw	r2,-20(fp)
     43c:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     440:	e0bffb17 	ldw	r2,-20(fp)
     444:	10c00b17 	ldw	r3,44(r2)
     448:	d0a01917 	ldw	r2,-32668(gp)
     44c:	10c0032e 	bgeu	r2,r3,45c <xCoRoutineCreate+0xec>
     450:	e0bffb17 	ldw	r2,-20(fp)
     454:	10800b17 	ldw	r2,44(r2)
     458:	d0a01915 	stw	r2,-32668(gp)
     45c:	e0bffb17 	ldw	r2,-20(fp)
     460:	10800b17 	ldw	r2,44(r2)
     464:	10800524 	muli	r2,r2,20
     468:	1007883a 	mov	r3,r2
     46c:	00820034 	movhi	r2,2048
     470:	10896904 	addi	r2,r2,9636
     474:	1889883a 	add	r4,r3,r2
     478:	e0bffb17 	ldw	r2,-20(fp)
     47c:	11400104 	addi	r5,r2,4
     480:	000157c0 	call	157c <vListInsertEnd>

		xReturn = pdPASS;
     484:	00800044 	movi	r2,1
     488:	e0bffc15 	stw	r2,-16(fp)
     48c:	00000206 	br	498 <xCoRoutineCreate+0x128>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     490:	00bfffc4 	movi	r2,-1
     494:	e0bffc15 	stw	r2,-16(fp)
	}

	return xReturn;
     498:	e0bffc17 	ldw	r2,-16(fp)
}
     49c:	e037883a 	mov	sp,fp
     4a0:	dfc00117 	ldw	ra,4(sp)
     4a4:	df000017 	ldw	fp,0(sp)
     4a8:	dec00204 	addi	sp,sp,8
     4ac:	f800283a 	ret

000004b0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     4b0:	defffb04 	addi	sp,sp,-20
     4b4:	dfc00415 	stw	ra,16(sp)
     4b8:	df000315 	stw	fp,12(sp)
     4bc:	df000304 	addi	fp,sp,12
     4c0:	e13ffe15 	stw	r4,-8(fp)
     4c4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     4c8:	d0e01a17 	ldw	r3,-32664(gp)
     4cc:	e0bffe17 	ldw	r2,-8(fp)
     4d0:	1885883a 	add	r2,r3,r2
     4d4:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     4d8:	d0a01817 	ldw	r2,-32672(gp)
     4dc:	11000104 	addi	r4,r2,4
     4e0:	00016d80 	call	16d8 <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     4e4:	d0e01817 	ldw	r3,-32672(gp)
     4e8:	e0bffd17 	ldw	r2,-12(fp)
     4ec:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xCoRoutineTickCount )
     4f0:	d0e01a17 	ldw	r3,-32664(gp)
     4f4:	e0bffd17 	ldw	r2,-12(fp)
     4f8:	10c0052e 	bgeu	r2,r3,510 <vCoRoutineAddToDelayedList+0x60>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     4fc:	d1201e17 	ldw	r4,-32648(gp)
     500:	d0a01817 	ldw	r2,-32672(gp)
     504:	11400104 	addi	r5,r2,4
     508:	00016040 	call	1604 <vListInsert>
     50c:	00000406 	br	520 <vCoRoutineAddToDelayedList+0x70>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     510:	d1201d17 	ldw	r4,-32652(gp)
     514:	d0a01817 	ldw	r2,-32672(gp)
     518:	11400104 	addi	r5,r2,4
     51c:	00016040 	call	1604 <vListInsert>
	}

	if( pxEventList )
     520:	e0bfff17 	ldw	r2,-4(fp)
     524:	1005003a 	cmpeq	r2,r2,zero
     528:	1000041e 	bne	r2,zero,53c <vCoRoutineAddToDelayedList+0x8c>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     52c:	d0a01817 	ldw	r2,-32672(gp)
     530:	11400604 	addi	r5,r2,24
     534:	e13fff17 	ldw	r4,-4(fp)
     538:	00016040 	call	1604 <vListInsert>
	}
}
     53c:	e037883a 	mov	sp,fp
     540:	dfc00117 	ldw	ra,4(sp)
     544:	df000017 	ldw	fp,0(sp)
     548:	dec00204 	addi	sp,sp,8
     54c:	f800283a 	ret

00000550 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     550:	defffb04 	addi	sp,sp,-20
     554:	dfc00415 	stw	ra,16(sp)
     558:	df000315 	stw	fp,12(sp)
     55c:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     560:	00002606 	br	5fc <prvCheckPendingReadyList+0xac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     564:	0005303a 	rdctl	r2,status
     568:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     56c:	e0fffe17 	ldw	r3,-8(fp)
     570:	00bfff84 	movi	r2,-2
     574:	1884703a 	and	r2,r3,r2
     578:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     57c:	00820034 	movhi	r2,2048
     580:	10897d04 	addi	r2,r2,9716
     584:	10800317 	ldw	r2,12(r2)
     588:	10800317 	ldw	r2,12(r2)
     58c:	e0bfff15 	stw	r2,-4(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     590:	e0bfff17 	ldw	r2,-4(fp)
     594:	11000604 	addi	r4,r2,24
     598:	00016d80 	call	16d8 <uxListRemove>
     59c:	00800044 	movi	r2,1
     5a0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     5a4:	e0bffd17 	ldw	r2,-12(fp)
     5a8:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     5ac:	e0bfff17 	ldw	r2,-4(fp)
     5b0:	11000104 	addi	r4,r2,4
     5b4:	00016d80 	call	16d8 <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     5b8:	e0bfff17 	ldw	r2,-4(fp)
     5bc:	10c00b17 	ldw	r3,44(r2)
     5c0:	d0a01917 	ldw	r2,-32668(gp)
     5c4:	10c0032e 	bgeu	r2,r3,5d4 <prvCheckPendingReadyList+0x84>
     5c8:	e0bfff17 	ldw	r2,-4(fp)
     5cc:	10800b17 	ldw	r2,44(r2)
     5d0:	d0a01915 	stw	r2,-32668(gp)
     5d4:	e0bfff17 	ldw	r2,-4(fp)
     5d8:	10800b17 	ldw	r2,44(r2)
     5dc:	10800524 	muli	r2,r2,20
     5e0:	1007883a 	mov	r3,r2
     5e4:	00820034 	movhi	r2,2048
     5e8:	10896904 	addi	r2,r2,9636
     5ec:	1889883a 	add	r4,r3,r2
     5f0:	e0bfff17 	ldw	r2,-4(fp)
     5f4:	11400104 	addi	r5,r2,4
     5f8:	000157c0 	call	157c <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     5fc:	00820034 	movhi	r2,2048
     600:	10897d04 	addi	r2,r2,9716
     604:	10800017 	ldw	r2,0(r2)
     608:	1004c03a 	cmpne	r2,r2,zero
     60c:	103fd51e 	bne	r2,zero,564 <prvCheckPendingReadyList+0x14>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     610:	e037883a 	mov	sp,fp
     614:	dfc00117 	ldw	ra,4(sp)
     618:	df000017 	ldw	fp,0(sp)
     61c:	dec00204 	addi	sp,sp,8
     620:	f800283a 	ret

00000624 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     624:	defffa04 	addi	sp,sp,-24
     628:	dfc00515 	stw	ra,20(sp)
     62c:	df000415 	stw	fp,16(sp)
     630:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     634:	00032480 	call	3248 <xTaskGetTickCount>
     638:	d0e01b17 	ldw	r3,-32660(gp)
     63c:	10c5c83a 	sub	r2,r2,r3
     640:	d0a01c15 	stw	r2,-32656(gp)
	while( xPassedTicks )
     644:	00004106 	br	74c <prvCheckDelayedList+0x128>
	{
		xCoRoutineTickCount++;
     648:	d0a01a17 	ldw	r2,-32664(gp)
     64c:	10800044 	addi	r2,r2,1
     650:	d0a01a15 	stw	r2,-32664(gp)
		xPassedTicks--;
     654:	d0a01c17 	ldw	r2,-32656(gp)
     658:	10bfffc4 	addi	r2,r2,-1
     65c:	d0a01c15 	stw	r2,-32656(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     660:	d0a01a17 	ldw	r2,-32664(gp)
     664:	1004c03a 	cmpne	r2,r2,zero
     668:	1000341e 	bne	r2,zero,73c <prvCheckDelayedList+0x118>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     66c:	d0a01d17 	ldw	r2,-32652(gp)
     670:	e0bffe15 	stw	r2,-8(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     674:	d0a01e17 	ldw	r2,-32648(gp)
     678:	d0a01d15 	stw	r2,-32652(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     67c:	e0bffe17 	ldw	r2,-8(fp)
     680:	d0a01e15 	stw	r2,-32648(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     684:	00002d06 	br	73c <prvCheckDelayedList+0x118>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     688:	d0a01d17 	ldw	r2,-32652(gp)
     68c:	10800317 	ldw	r2,12(r2)
     690:	10800317 	ldw	r2,12(r2)
     694:	e0bfff15 	stw	r2,-4(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     698:	e0bfff17 	ldw	r2,-4(fp)
     69c:	10c00117 	ldw	r3,4(r2)
     6a0:	d0a01a17 	ldw	r2,-32664(gp)
     6a4:	10c02936 	bltu	r2,r3,74c <prvCheckDelayedList+0x128>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     6a8:	0005303a 	rdctl	r2,status
     6ac:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     6b0:	e0fffd17 	ldw	r3,-12(fp)
     6b4:	00bfff84 	movi	r2,-2
     6b8:	1884703a 	and	r2,r3,r2
     6bc:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     6c0:	e0bfff17 	ldw	r2,-4(fp)
     6c4:	11000104 	addi	r4,r2,4
     6c8:	00016d80 	call	16d8 <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     6cc:	e0bfff17 	ldw	r2,-4(fp)
     6d0:	10800a17 	ldw	r2,40(r2)
     6d4:	1005003a 	cmpeq	r2,r2,zero
     6d8:	1000031e 	bne	r2,zero,6e8 <prvCheckDelayedList+0xc4>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     6dc:	e0bfff17 	ldw	r2,-4(fp)
     6e0:	11000604 	addi	r4,r2,24
     6e4:	00016d80 	call	16d8 <uxListRemove>
     6e8:	00800044 	movi	r2,1
     6ec:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     6f0:	e0bffc17 	ldw	r2,-16(fp)
     6f4:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     6f8:	e0bfff17 	ldw	r2,-4(fp)
     6fc:	10c00b17 	ldw	r3,44(r2)
     700:	d0a01917 	ldw	r2,-32668(gp)
     704:	10c0032e 	bgeu	r2,r3,714 <prvCheckDelayedList+0xf0>
     708:	e0bfff17 	ldw	r2,-4(fp)
     70c:	10800b17 	ldw	r2,44(r2)
     710:	d0a01915 	stw	r2,-32668(gp)
     714:	e0bfff17 	ldw	r2,-4(fp)
     718:	10800b17 	ldw	r2,44(r2)
     71c:	10800524 	muli	r2,r2,20
     720:	1007883a 	mov	r3,r2
     724:	00820034 	movhi	r2,2048
     728:	10896904 	addi	r2,r2,9636
     72c:	1889883a 	add	r4,r3,r2
     730:	e0bfff17 	ldw	r2,-4(fp)
     734:	11400104 	addi	r5,r2,4
     738:	000157c0 	call	157c <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     73c:	d0a01d17 	ldw	r2,-32652(gp)
     740:	10800017 	ldw	r2,0(r2)
     744:	1004c03a 	cmpne	r2,r2,zero
     748:	103fcf1e 	bne	r2,zero,688 <prvCheckDelayedList+0x64>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     74c:	d0a01c17 	ldw	r2,-32656(gp)
     750:	1004c03a 	cmpne	r2,r2,zero
     754:	103fbc1e 	bne	r2,zero,648 <prvCheckDelayedList+0x24>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     758:	d0a01a17 	ldw	r2,-32664(gp)
     75c:	d0a01b15 	stw	r2,-32660(gp)
}
     760:	e037883a 	mov	sp,fp
     764:	dfc00117 	ldw	ra,4(sp)
     768:	df000017 	ldw	fp,0(sp)
     76c:	dec00204 	addi	sp,sp,8
     770:	f800283a 	ret

00000774 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     774:	defffd04 	addi	sp,sp,-12
     778:	dfc00215 	stw	ra,8(sp)
     77c:	df000115 	stw	fp,4(sp)
     780:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     784:	00005500 	call	550 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     788:	00006240 	call	624 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     78c:	00000606 	br	7a8 <vCoRoutineSchedule+0x34>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     790:	d0a01917 	ldw	r2,-32668(gp)
     794:	1005003a 	cmpeq	r2,r2,zero
     798:	10002c1e 	bne	r2,zero,84c <vCoRoutineSchedule+0xd8>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     79c:	d0a01917 	ldw	r2,-32668(gp)
     7a0:	10bfffc4 	addi	r2,r2,-1
     7a4:	d0a01915 	stw	r2,-32668(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     7a8:	d0a01917 	ldw	r2,-32668(gp)
     7ac:	10800524 	muli	r2,r2,20
     7b0:	1007883a 	mov	r3,r2
     7b4:	00820034 	movhi	r2,2048
     7b8:	10896904 	addi	r2,r2,9636
     7bc:	1885883a 	add	r2,r3,r2
     7c0:	10800017 	ldw	r2,0(r2)
     7c4:	1005003a 	cmpeq	r2,r2,zero
     7c8:	103ff11e 	bne	r2,zero,790 <vCoRoutineSchedule+0x1c>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     7cc:	d0a01917 	ldw	r2,-32668(gp)
     7d0:	10800524 	muli	r2,r2,20
     7d4:	1007883a 	mov	r3,r2
     7d8:	00820034 	movhi	r2,2048
     7dc:	10896904 	addi	r2,r2,9636
     7e0:	1885883a 	add	r2,r3,r2
     7e4:	e0bfff15 	stw	r2,-4(fp)
     7e8:	e0bfff17 	ldw	r2,-4(fp)
     7ec:	10800117 	ldw	r2,4(r2)
     7f0:	10c00117 	ldw	r3,4(r2)
     7f4:	e0bfff17 	ldw	r2,-4(fp)
     7f8:	10c00115 	stw	r3,4(r2)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	10c00117 	ldw	r3,4(r2)
     804:	e0bfff17 	ldw	r2,-4(fp)
     808:	10800204 	addi	r2,r2,8
     80c:	1880051e 	bne	r3,r2,824 <vCoRoutineSchedule+0xb0>
     810:	e0bfff17 	ldw	r2,-4(fp)
     814:	10800117 	ldw	r2,4(r2)
     818:	10c00117 	ldw	r3,4(r2)
     81c:	e0bfff17 	ldw	r2,-4(fp)
     820:	10c00115 	stw	r3,4(r2)
     824:	e0bfff17 	ldw	r2,-4(fp)
     828:	10800117 	ldw	r2,4(r2)
     82c:	10800317 	ldw	r2,12(r2)
     830:	d0a01815 	stw	r2,-32672(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     834:	d0a01817 	ldw	r2,-32672(gp)
     838:	10c00017 	ldw	r3,0(r2)
     83c:	d1201817 	ldw	r4,-32672(gp)
     840:	d0a01817 	ldw	r2,-32672(gp)
     844:	11400c17 	ldw	r5,48(r2)
     848:	183ee83a 	callr	r3

	return;
}
     84c:	e037883a 	mov	sp,fp
     850:	dfc00117 	ldw	ra,4(sp)
     854:	df000017 	ldw	fp,0(sp)
     858:	dec00204 	addi	sp,sp,8
     85c:	f800283a 	ret

00000860 <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     860:	defffd04 	addi	sp,sp,-12
     864:	dfc00215 	stw	ra,8(sp)
     868:	df000115 	stw	fp,4(sp)
     86c:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     870:	e03fff15 	stw	zero,-4(fp)
     874:	00000a06 	br	8a0 <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     878:	e0bfff17 	ldw	r2,-4(fp)
     87c:	10800524 	muli	r2,r2,20
     880:	1007883a 	mov	r3,r2
     884:	00820034 	movhi	r2,2048
     888:	10896904 	addi	r2,r2,9636
     88c:	1889883a 	add	r4,r3,r2
     890:	00014e40 	call	14e4 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     894:	e0bfff17 	ldw	r2,-4(fp)
     898:	10800044 	addi	r2,r2,1
     89c:	e0bfff15 	stw	r2,-4(fp)
     8a0:	e0bfff17 	ldw	r2,-4(fp)
     8a4:	108000b0 	cmpltui	r2,r2,2
     8a8:	103ff31e 	bne	r2,zero,878 <prvInitialiseCoRoutineLists+0x18>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     8ac:	01020034 	movhi	r4,2048
     8b0:	21097304 	addi	r4,r4,9676
     8b4:	00014e40 	call	14e4 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     8b8:	01020034 	movhi	r4,2048
     8bc:	21097804 	addi	r4,r4,9696
     8c0:	00014e40 	call	14e4 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     8c4:	01020034 	movhi	r4,2048
     8c8:	21097d04 	addi	r4,r4,9716
     8cc:	00014e40 	call	14e4 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     8d0:	00820034 	movhi	r2,2048
     8d4:	10897304 	addi	r2,r2,9676
     8d8:	d0a01d15 	stw	r2,-32652(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     8dc:	00820034 	movhi	r2,2048
     8e0:	10897804 	addi	r2,r2,9696
     8e4:	d0a01e15 	stw	r2,-32648(gp)
}
     8e8:	e037883a 	mov	sp,fp
     8ec:	dfc00117 	ldw	ra,4(sp)
     8f0:	df000017 	ldw	fp,0(sp)
     8f4:	dec00204 	addi	sp,sp,8
     8f8:	f800283a 	ret

000008fc <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     8fc:	defffb04 	addi	sp,sp,-20
     900:	dfc00415 	stw	ra,16(sp)
     904:	df000315 	stw	fp,12(sp)
     908:	df000304 	addi	fp,sp,12
     90c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800317 	ldw	r2,12(r2)
     918:	10800317 	ldw	r2,12(r2)
     91c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     920:	e0bffe17 	ldw	r2,-8(fp)
     924:	11000604 	addi	r4,r2,24
     928:	00016d80 	call	16d8 <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     92c:	e0bffe17 	ldw	r2,-8(fp)
     930:	11400604 	addi	r5,r2,24
     934:	01020034 	movhi	r4,2048
     938:	21097d04 	addi	r4,r4,9716
     93c:	000157c0 	call	157c <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     940:	e0bffe17 	ldw	r2,-8(fp)
     944:	10c00b17 	ldw	r3,44(r2)
     948:	d0a01817 	ldw	r2,-32672(gp)
     94c:	10800b17 	ldw	r2,44(r2)
     950:	18800336 	bltu	r3,r2,960 <xCoRoutineRemoveFromEventList+0x64>
	{
		xReturn = pdTRUE;
     954:	00800044 	movi	r2,1
     958:	e0bffd15 	stw	r2,-12(fp)
     95c:	00000106 	br	964 <xCoRoutineRemoveFromEventList+0x68>
	}
	else
	{
		xReturn = pdFALSE;
     960:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     964:	e0bffd17 	ldw	r2,-12(fp)
}
     968:	e037883a 	mov	sp,fp
     96c:	dfc00117 	ldw	ra,4(sp)
     970:	df000017 	ldw	fp,0(sp)
     974:	dec00204 	addi	sp,sp,8
     978:	f800283a 	ret

0000097c <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     97c:	defffd04 	addi	sp,sp,-12
     980:	dfc00215 	stw	ra,8(sp)
     984:	df000115 	stw	fp,4(sp)
     988:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     98c:	01000604 	movi	r4,24
     990:	000109c0 	call	109c <pvPortMalloc>
     994:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     998:	e0bfff17 	ldw	r2,-4(fp)
     99c:	1005003a 	cmpeq	r2,r2,zero
     9a0:	1000051e 	bne	r2,zero,9b8 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     9a4:	e0bfff17 	ldw	r2,-4(fp)
     9a8:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     9ac:	e0bfff17 	ldw	r2,-4(fp)
     9b0:	11000104 	addi	r4,r2,4
     9b4:	00014e40 	call	14e4 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     9b8:	e0bfff17 	ldw	r2,-4(fp)
}
     9bc:	e037883a 	mov	sp,fp
     9c0:	dfc00117 	ldw	ra,4(sp)
     9c4:	df000017 	ldw	fp,0(sp)
     9c8:	dec00204 	addi	sp,sp,8
     9cc:	f800283a 	ret

000009d0 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     9d0:	defff504 	addi	sp,sp,-44
     9d4:	dfc00a15 	stw	ra,40(sp)
     9d8:	df000915 	stw	fp,36(sp)
     9dc:	df000904 	addi	fp,sp,36
     9e0:	e13ffc15 	stw	r4,-16(fp)
     9e4:	e17ffd15 	stw	r5,-12(fp)
     9e8:	e1bffe15 	stw	r6,-8(fp)
     9ec:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     9f0:	e0bffc17 	ldw	r2,-16(fp)
     9f4:	e0bff915 	stw	r2,-28(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     9f8:	e03ff715 	stw	zero,-36(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     9fc:	00030d00 	call	30d0 <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     a00:	e0bff917 	ldw	r2,-28(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bffb15 	stw	r2,-20(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     a0c:	e13ffc17 	ldw	r4,-16(fp)
     a10:	e17ffd17 	ldw	r5,-12(fp)
     a14:	0000db80 	call	db8 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a18:	e0fffb17 	ldw	r3,-20(fp)
     a1c:	e0bffd17 	ldw	r2,-12(fp)
     a20:	1886b03a 	or	r3,r3,r2
     a24:	e0bffe17 	ldw	r2,-8(fp)
     a28:	1886703a 	and	r3,r3,r2
     a2c:	e0bffe17 	ldw	r2,-8(fp)
     a30:	18800d1e 	bne	r3,r2,a68 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     a34:	e0fffb17 	ldw	r3,-20(fp)
     a38:	e0bffd17 	ldw	r2,-12(fp)
     a3c:	1884b03a 	or	r2,r3,r2
     a40:	e0bffa15 	stw	r2,-24(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a44:	e0bff917 	ldw	r2,-28(fp)
     a48:	10c00017 	ldw	r3,0(r2)
     a4c:	e0bffe17 	ldw	r2,-8(fp)
     a50:	0084303a 	nor	r2,zero,r2
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bff917 	ldw	r2,-28(fp)
     a5c:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     a60:	e03fff15 	stw	zero,-4(fp)
     a64:	00000e06 	br	aa0 <xEventGroupSync+0xd0>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     a68:	e0bfff17 	ldw	r2,-4(fp)
     a6c:	1005003a 	cmpeq	r2,r2,zero
     a70:	1000081e 	bne	r2,zero,a94 <xEventGroupSync+0xc4>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     a74:	e0bff917 	ldw	r2,-28(fp)
     a78:	11000104 	addi	r4,r2,4
     a7c:	e0bffe17 	ldw	r2,-8(fp)
     a80:	11414034 	orhi	r5,r2,1280
     a84:	e1bfff17 	ldw	r6,-4(fp)
     a88:	00036280 	call	3628 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     a8c:	e03ffa15 	stw	zero,-24(fp)
     a90:	00000306 	br	aa0 <xEventGroupSync+0xd0>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a94:	e0bff917 	ldw	r2,-28(fp)
     a98:	10800017 	ldw	r2,0(r2)
     a9c:	e0bffa15 	stw	r2,-24(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     aa0:	00030f80 	call	30f8 <xTaskResumeAll>
     aa4:	e0bff815 	stw	r2,-32(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     aa8:	e0bfff17 	ldw	r2,-4(fp)
     aac:	1005003a 	cmpeq	r2,r2,zero
     ab0:	1000221e 	bne	r2,zero,b3c <xEventGroupSync+0x16c>
	{
		if( xAlreadyYielded == pdFALSE )
     ab4:	e0bff817 	ldw	r2,-32(fp)
     ab8:	1004c03a 	cmpne	r2,r2,zero
     abc:	1000011e 	bne	r2,zero,ac4 <xEventGroupSync+0xf4>
		{
			portYIELD_WITHIN_API();
     ac0:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     ac4:	00042b00 	call	42b0 <uxTaskResetEventItemValue>
     ac8:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     acc:	e0bffa17 	ldw	r2,-24(fp)
     ad0:	1080802c 	andhi	r2,r2,512
     ad4:	1004c03a 	cmpne	r2,r2,zero
     ad8:	1000131e 	bne	r2,zero,b28 <xEventGroupSync+0x158>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     adc:	00041f40 	call	41f4 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     ae0:	e0bff917 	ldw	r2,-28(fp)
     ae4:	10800017 	ldw	r2,0(r2)
     ae8:	e0bffa15 	stw	r2,-24(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     aec:	e0fffa17 	ldw	r3,-24(fp)
     af0:	e0bffe17 	ldw	r2,-8(fp)
     af4:	1886703a 	and	r3,r3,r2
     af8:	e0bffe17 	ldw	r2,-8(fp)
     afc:	1880071e 	bne	r3,r2,b1c <xEventGroupSync+0x14c>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b00:	e0bff917 	ldw	r2,-28(fp)
     b04:	10c00017 	ldw	r3,0(r2)
     b08:	e0bffe17 	ldw	r2,-8(fp)
     b0c:	0084303a 	nor	r2,zero,r2
     b10:	1886703a 	and	r3,r3,r2
     b14:	e0bff917 	ldw	r2,-28(fp)
     b18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     b1c:	00042480 	call	4248 <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     b20:	00800044 	movi	r2,1
     b24:	e0bff715 	stw	r2,-36(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     b28:	e0bffa17 	ldw	r2,-24(fp)
     b2c:	00c04034 	movhi	r3,256
     b30:	18ffffc4 	addi	r3,r3,-1
     b34:	10c4703a 	and	r2,r2,r3
     b38:	e0bffa15 	stw	r2,-24(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     b3c:	e0bffa17 	ldw	r2,-24(fp)
}
     b40:	e037883a 	mov	sp,fp
     b44:	dfc00117 	ldw	ra,4(sp)
     b48:	df000017 	ldw	fp,0(sp)
     b4c:	dec00204 	addi	sp,sp,8
     b50:	f800283a 	ret

00000b54 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     b54:	defff304 	addi	sp,sp,-52
     b58:	dfc00c15 	stw	ra,48(sp)
     b5c:	df000b15 	stw	fp,44(sp)
     b60:	df000b04 	addi	fp,sp,44
     b64:	e13ffc15 	stw	r4,-16(fp)
     b68:	e17ffd15 	stw	r5,-12(fp)
     b6c:	e1bffe15 	stw	r6,-8(fp)
     b70:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     b74:	e0bffc17 	ldw	r2,-16(fp)
     b78:	e0bffb15 	stw	r2,-20(fp)
EventBits_t uxReturn, uxControlBits = 0;
     b7c:	e03ff915 	stw	zero,-28(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     b80:	e03ff615 	stw	zero,-40(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     b84:	00030d00 	call	30d0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     b88:	e0bffb17 	ldw	r2,-20(fp)
     b8c:	10800017 	ldw	r2,0(r2)
     b90:	e0bff515 	stw	r2,-44(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     b94:	e13ff517 	ldw	r4,-44(fp)
     b98:	e17ffd17 	ldw	r5,-12(fp)
     b9c:	e1bfff17 	ldw	r6,-4(fp)
     ba0:	00010240 	call	1024 <prvTestWaitCondition>
     ba4:	e0bff815 	stw	r2,-32(fp)

		if( xWaitConditionMet != pdFALSE )
     ba8:	e0bff817 	ldw	r2,-32(fp)
     bac:	1005003a 	cmpeq	r2,r2,zero
     bb0:	10000e1e 	bne	r2,zero,bec <xEventGroupWaitBits+0x98>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     bb4:	e0bff517 	ldw	r2,-44(fp)
     bb8:	e0bffa15 	stw	r2,-24(fp)
			xTicksToWait = ( TickType_t ) 0;
     bbc:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     bc0:	e0bffe17 	ldw	r2,-8(fp)
     bc4:	1005003a 	cmpeq	r2,r2,zero
     bc8:	1000221e 	bne	r2,zero,c54 <xEventGroupWaitBits+0x100>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     bcc:	e0bffb17 	ldw	r2,-20(fp)
     bd0:	10c00017 	ldw	r3,0(r2)
     bd4:	e0bffd17 	ldw	r2,-12(fp)
     bd8:	0084303a 	nor	r2,zero,r2
     bdc:	1886703a 	and	r3,r3,r2
     be0:	e0bffb17 	ldw	r2,-20(fp)
     be4:	10c00015 	stw	r3,0(r2)
     be8:	00001a06 	br	c54 <xEventGroupWaitBits+0x100>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     bec:	e0800217 	ldw	r2,8(fp)
     bf0:	1004c03a 	cmpne	r2,r2,zero
     bf4:	1000031e 	bne	r2,zero,c04 <xEventGroupWaitBits+0xb0>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     bf8:	e0bff517 	ldw	r2,-44(fp)
     bfc:	e0bffa15 	stw	r2,-24(fp)
     c00:	00001406 	br	c54 <xEventGroupWaitBits+0x100>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     c04:	e0bffe17 	ldw	r2,-8(fp)
     c08:	1005003a 	cmpeq	r2,r2,zero
     c0c:	1000031e 	bne	r2,zero,c1c <xEventGroupWaitBits+0xc8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     c10:	e0bff917 	ldw	r2,-28(fp)
     c14:	10804034 	orhi	r2,r2,256
     c18:	e0bff915 	stw	r2,-28(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     c1c:	e0bfff17 	ldw	r2,-4(fp)
     c20:	1005003a 	cmpeq	r2,r2,zero
     c24:	1000031e 	bne	r2,zero,c34 <xEventGroupWaitBits+0xe0>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     c28:	e0bff917 	ldw	r2,-28(fp)
     c2c:	10810034 	orhi	r2,r2,1024
     c30:	e0bff915 	stw	r2,-28(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     c34:	e0bffb17 	ldw	r2,-20(fp)
     c38:	11000104 	addi	r4,r2,4
     c3c:	e0fffd17 	ldw	r3,-12(fp)
     c40:	e0bff917 	ldw	r2,-28(fp)
     c44:	188ab03a 	or	r5,r3,r2
     c48:	e1800217 	ldw	r6,8(fp)
     c4c:	00036280 	call	3628 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     c50:	e03ffa15 	stw	zero,-24(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     c54:	00030f80 	call	30f8 <xTaskResumeAll>
     c58:	e0bff715 	stw	r2,-36(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     c5c:	e0800217 	ldw	r2,8(fp)
     c60:	1005003a 	cmpeq	r2,r2,zero
     c64:	1000251e 	bne	r2,zero,cfc <xEventGroupWaitBits+0x1a8>
	{
		if( xAlreadyYielded == pdFALSE )
     c68:	e0bff717 	ldw	r2,-36(fp)
     c6c:	1004c03a 	cmpne	r2,r2,zero
     c70:	1000011e 	bne	r2,zero,c78 <xEventGroupWaitBits+0x124>
		{
			portYIELD_WITHIN_API();
     c74:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     c78:	00042b00 	call	42b0 <uxTaskResetEventItemValue>
     c7c:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     c80:	e0bffa17 	ldw	r2,-24(fp)
     c84:	1080802c 	andhi	r2,r2,512
     c88:	1004c03a 	cmpne	r2,r2,zero
     c8c:	1000161e 	bne	r2,zero,ce8 <xEventGroupWaitBits+0x194>
		{
			taskENTER_CRITICAL();
     c90:	00041f40 	call	41f4 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     c94:	e0bffb17 	ldw	r2,-20(fp)
     c98:	10800017 	ldw	r2,0(r2)
     c9c:	e0bffa15 	stw	r2,-24(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     ca0:	e13ffa17 	ldw	r4,-24(fp)
     ca4:	e17ffd17 	ldw	r5,-12(fp)
     ca8:	e1bfff17 	ldw	r6,-4(fp)
     cac:	00010240 	call	1024 <prvTestWaitCondition>
     cb0:	1005003a 	cmpeq	r2,r2,zero
     cb4:	10000a1e 	bne	r2,zero,ce0 <xEventGroupWaitBits+0x18c>
				{
					if( xClearOnExit != pdFALSE )
     cb8:	e0bffe17 	ldw	r2,-8(fp)
     cbc:	1005003a 	cmpeq	r2,r2,zero
     cc0:	1000071e 	bne	r2,zero,ce0 <xEventGroupWaitBits+0x18c>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     cc4:	e0bffb17 	ldw	r2,-20(fp)
     cc8:	10c00017 	ldw	r3,0(r2)
     ccc:	e0bffd17 	ldw	r2,-12(fp)
     cd0:	0084303a 	nor	r2,zero,r2
     cd4:	1886703a 	and	r3,r3,r2
     cd8:	e0bffb17 	ldw	r2,-20(fp)
     cdc:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     ce0:	00042480 	call	4248 <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     ce4:	e03ff615 	stw	zero,-40(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     ce8:	e0bffa17 	ldw	r2,-24(fp)
     cec:	00c04034 	movhi	r3,256
     cf0:	18ffffc4 	addi	r3,r3,-1
     cf4:	10c4703a 	and	r2,r2,r3
     cf8:	e0bffa15 	stw	r2,-24(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     cfc:	e0bffa17 	ldw	r2,-24(fp)
}
     d00:	e037883a 	mov	sp,fp
     d04:	dfc00117 	ldw	ra,4(sp)
     d08:	df000017 	ldw	fp,0(sp)
     d0c:	dec00204 	addi	sp,sp,8
     d10:	f800283a 	ret

00000d14 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     d14:	defffa04 	addi	sp,sp,-24
     d18:	dfc00515 	stw	ra,20(sp)
     d1c:	df000415 	stw	fp,16(sp)
     d20:	df000404 	addi	fp,sp,16
     d24:	e13ffe15 	stw	r4,-8(fp)
     d28:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d2c:	e0bffe17 	ldw	r2,-8(fp)
     d30:	e0bffd15 	stw	r2,-12(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     d34:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     d38:	e0bffd17 	ldw	r2,-12(fp)
     d3c:	10800017 	ldw	r2,0(r2)
     d40:	e0bffc15 	stw	r2,-16(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     d44:	e0bffd17 	ldw	r2,-12(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	0084303a 	nor	r2,zero,r2
     d54:	1886703a 	and	r3,r3,r2
     d58:	e0bffd17 	ldw	r2,-12(fp)
     d5c:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     d60:	00042480 	call	4248 <vTaskExitCritical>

	return uxReturn;
     d64:	e0bffc17 	ldw	r2,-16(fp)
}
     d68:	e037883a 	mov	sp,fp
     d6c:	dfc00117 	ldw	ra,4(sp)
     d70:	df000017 	ldw	fp,0(sp)
     d74:	dec00204 	addi	sp,sp,8
     d78:	f800283a 	ret

00000d7c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     d7c:	defffb04 	addi	sp,sp,-20
     d80:	df000415 	stw	fp,16(sp)
     d84:	df000404 	addi	fp,sp,16
     d88:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d8c:	e0bfff17 	ldw	r2,-4(fp)
     d90:	e0bffd15 	stw	r2,-12(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     d94:	e03ffe15 	stw	zero,-8(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     d98:	e0bffd17 	ldw	r2,-12(fp)
     d9c:	10800017 	ldw	r2,0(r2)
     da0:	e0bffc15 	stw	r2,-16(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     da4:	e0bffc17 	ldw	r2,-16(fp)
}
     da8:	e037883a 	mov	sp,fp
     dac:	df000017 	ldw	fp,0(sp)
     db0:	dec00104 	addi	sp,sp,4
     db4:	f800283a 	ret

00000db8 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     db8:	defff304 	addi	sp,sp,-52
     dbc:	dfc00c15 	stw	ra,48(sp)
     dc0:	df000b15 	stw	fp,44(sp)
     dc4:	df000b04 	addi	fp,sp,44
     dc8:	e13ffe15 	stw	r4,-8(fp)
     dcc:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     dd0:	e03ff915 	stw	zero,-28(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     dd4:	e0bffe17 	ldw	r2,-8(fp)
     dd8:	e0bff615 	stw	r2,-40(fp)
BaseType_t xMatchFound = pdFALSE;
     ddc:	e03ff515 	stw	zero,-44(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     de0:	e0bff617 	ldw	r2,-40(fp)
     de4:	10800104 	addi	r2,r2,4
     de8:	e0bffa15 	stw	r2,-24(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     dec:	e0bffa17 	ldw	r2,-24(fp)
     df0:	10800204 	addi	r2,r2,8
     df4:	e0bffb15 	stw	r2,-20(fp)
	vTaskSuspendAll();
     df8:	00030d00 	call	30d0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     dfc:	e0bffa17 	ldw	r2,-24(fp)
     e00:	10800317 	ldw	r2,12(r2)
     e04:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     e08:	e0bff617 	ldw	r2,-40(fp)
     e0c:	10c00017 	ldw	r3,0(r2)
     e10:	e0bfff17 	ldw	r2,-4(fp)
     e14:	1886b03a 	or	r3,r3,r2
     e18:	e0bff617 	ldw	r2,-40(fp)
     e1c:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e20:	00003606 	br	efc <xEventGroupSetBits+0x144>
		{
			pxNext = listGET_NEXT( pxListItem );
     e24:	e0bffd17 	ldw	r2,-12(fp)
     e28:	10800117 	ldw	r2,4(r2)
     e2c:	e0bffc15 	stw	r2,-16(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     e30:	e0bffd17 	ldw	r2,-12(fp)
     e34:	10800017 	ldw	r2,0(r2)
     e38:	e0bff815 	stw	r2,-32(fp)
			xMatchFound = pdFALSE;
     e3c:	e03ff515 	stw	zero,-44(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     e40:	e0bff817 	ldw	r2,-32(fp)
     e44:	10bfc02c 	andhi	r2,r2,65280
     e48:	e0bff715 	stw	r2,-36(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     e4c:	e0fff817 	ldw	r3,-32(fp)
     e50:	00804034 	movhi	r2,256
     e54:	10bfffc4 	addi	r2,r2,-1
     e58:	1884703a 	and	r2,r3,r2
     e5c:	e0bff815 	stw	r2,-32(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     e60:	e0bff717 	ldw	r2,-36(fp)
     e64:	1081002c 	andhi	r2,r2,1024
     e68:	1004c03a 	cmpne	r2,r2,zero
     e6c:	1000091e 	bne	r2,zero,e94 <xEventGroupSetBits+0xdc>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     e70:	e0bff617 	ldw	r2,-40(fp)
     e74:	10c00017 	ldw	r3,0(r2)
     e78:	e0bff817 	ldw	r2,-32(fp)
     e7c:	1884703a 	and	r2,r3,r2
     e80:	1005003a 	cmpeq	r2,r2,zero
     e84:	10000b1e 	bne	r2,zero,eb4 <xEventGroupSetBits+0xfc>
				{
					xMatchFound = pdTRUE;
     e88:	00800044 	movi	r2,1
     e8c:	e0bff515 	stw	r2,-44(fp)
     e90:	00000806 	br	eb4 <xEventGroupSetBits+0xfc>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     e94:	e0bff617 	ldw	r2,-40(fp)
     e98:	10c00017 	ldw	r3,0(r2)
     e9c:	e0bff817 	ldw	r2,-32(fp)
     ea0:	1886703a 	and	r3,r3,r2
     ea4:	e0bff817 	ldw	r2,-32(fp)
     ea8:	1880021e 	bne	r3,r2,eb4 <xEventGroupSetBits+0xfc>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     eac:	00800044 	movi	r2,1
     eb0:	e0bff515 	stw	r2,-44(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     eb4:	e0bff517 	ldw	r2,-44(fp)
     eb8:	1005003a 	cmpeq	r2,r2,zero
     ebc:	10000d1e 	bne	r2,zero,ef4 <xEventGroupSetBits+0x13c>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     ec0:	e0bff717 	ldw	r2,-36(fp)
     ec4:	1080402c 	andhi	r2,r2,256
     ec8:	1005003a 	cmpeq	r2,r2,zero
     ecc:	1000041e 	bne	r2,zero,ee0 <xEventGroupSetBits+0x128>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     ed0:	e0bff917 	ldw	r2,-28(fp)
     ed4:	e0fff817 	ldw	r3,-32(fp)
     ed8:	10c4b03a 	or	r2,r2,r3
     edc:	e0bff915 	stw	r2,-28(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     ee0:	e0bff617 	ldw	r2,-40(fp)
     ee4:	10800017 	ldw	r2,0(r2)
     ee8:	11408034 	orhi	r5,r2,512
     eec:	e13ffd17 	ldw	r4,-12(fp)
     ef0:	00037e40 	call	37e4 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     ef4:	e0bffc17 	ldw	r2,-16(fp)
     ef8:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     efc:	e0fffd17 	ldw	r3,-12(fp)
     f00:	e0bffb17 	ldw	r2,-20(fp)
     f04:	18bfc71e 	bne	r3,r2,e24 <xEventGroupSetBits+0x6c>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     f08:	e0bff617 	ldw	r2,-40(fp)
     f0c:	10c00017 	ldw	r3,0(r2)
     f10:	e0bff917 	ldw	r2,-28(fp)
     f14:	0084303a 	nor	r2,zero,r2
     f18:	1886703a 	and	r3,r3,r2
     f1c:	e0bff617 	ldw	r2,-40(fp)
     f20:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     f24:	00030f80 	call	30f8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     f28:	e0bff617 	ldw	r2,-40(fp)
     f2c:	10800017 	ldw	r2,0(r2)
}
     f30:	e037883a 	mov	sp,fp
     f34:	dfc00117 	ldw	ra,4(sp)
     f38:	df000017 	ldw	fp,0(sp)
     f3c:	dec00204 	addi	sp,sp,8
     f40:	f800283a 	ret

00000f44 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     f44:	defffb04 	addi	sp,sp,-20
     f48:	dfc00415 	stw	ra,16(sp)
     f4c:	df000315 	stw	fp,12(sp)
     f50:	df000304 	addi	fp,sp,12
     f54:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     f58:	e0bfff17 	ldw	r2,-4(fp)
     f5c:	e0bffe15 	stw	r2,-8(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     f60:	e0bffe17 	ldw	r2,-8(fp)
     f64:	10800104 	addi	r2,r2,4
     f68:	e0bffd15 	stw	r2,-12(fp)

	vTaskSuspendAll();
     f6c:	00030d00 	call	30d0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     f70:	00000406 	br	f84 <vEventGroupDelete+0x40>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     f74:	e0bffd17 	ldw	r2,-12(fp)
     f78:	11000317 	ldw	r4,12(r2)
     f7c:	01408034 	movhi	r5,512
     f80:	00037e40 	call	37e4 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     f84:	e0bffd17 	ldw	r2,-12(fp)
     f88:	10800017 	ldw	r2,0(r2)
     f8c:	1004c03a 	cmpne	r2,r2,zero
     f90:	103ff81e 	bne	r2,zero,f74 <vEventGroupDelete+0x30>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     f94:	e13ffe17 	ldw	r4,-8(fp)
     f98:	00012300 	call	1230 <vPortFree>
	}
	( void ) xTaskResumeAll();
     f9c:	00030f80 	call	30f8 <xTaskResumeAll>
}
     fa0:	e037883a 	mov	sp,fp
     fa4:	dfc00117 	ldw	ra,4(sp)
     fa8:	df000017 	ldw	fp,0(sp)
     fac:	dec00204 	addi	sp,sp,8
     fb0:	f800283a 	ret

00000fb4 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     fb4:	defffc04 	addi	sp,sp,-16
     fb8:	dfc00315 	stw	ra,12(sp)
     fbc:	df000215 	stw	fp,8(sp)
     fc0:	df000204 	addi	fp,sp,8
     fc4:	e13ffe15 	stw	r4,-8(fp)
     fc8:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     fcc:	e13ffe17 	ldw	r4,-8(fp)
     fd0:	e17fff17 	ldw	r5,-4(fp)
     fd4:	0000db80 	call	db8 <xEventGroupSetBits>
}
     fd8:	e037883a 	mov	sp,fp
     fdc:	dfc00117 	ldw	ra,4(sp)
     fe0:	df000017 	ldw	fp,0(sp)
     fe4:	dec00204 	addi	sp,sp,8
     fe8:	f800283a 	ret

00000fec <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     fec:	defffc04 	addi	sp,sp,-16
     ff0:	dfc00315 	stw	ra,12(sp)
     ff4:	df000215 	stw	fp,8(sp)
     ff8:	df000204 	addi	fp,sp,8
     ffc:	e13ffe15 	stw	r4,-8(fp)
    1000:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
    1004:	e13ffe17 	ldw	r4,-8(fp)
    1008:	e17fff17 	ldw	r5,-4(fp)
    100c:	0000d140 	call	d14 <xEventGroupClearBits>
}
    1010:	e037883a 	mov	sp,fp
    1014:	dfc00117 	ldw	ra,4(sp)
    1018:	df000017 	ldw	fp,0(sp)
    101c:	dec00204 	addi	sp,sp,8
    1020:	f800283a 	ret

00001024 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
    1024:	defffb04 	addi	sp,sp,-20
    1028:	df000415 	stw	fp,16(sp)
    102c:	df000404 	addi	fp,sp,16
    1030:	e13ffd15 	stw	r4,-12(fp)
    1034:	e17ffe15 	stw	r5,-8(fp)
    1038:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
    103c:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
    1040:	e0bfff17 	ldw	r2,-4(fp)
    1044:	1004c03a 	cmpne	r2,r2,zero
    1048:	1000081e 	bne	r2,zero,106c <prvTestWaitCondition+0x48>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
    104c:	e0fffd17 	ldw	r3,-12(fp)
    1050:	e0bffe17 	ldw	r2,-8(fp)
    1054:	1884703a 	and	r2,r3,r2
    1058:	1005003a 	cmpeq	r2,r2,zero
    105c:	10000a1e 	bne	r2,zero,1088 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
    1060:	00800044 	movi	r2,1
    1064:	e0bffc15 	stw	r2,-16(fp)
    1068:	00000706 	br	1088 <prvTestWaitCondition+0x64>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
    106c:	e0fffd17 	ldw	r3,-12(fp)
    1070:	e0bffe17 	ldw	r2,-8(fp)
    1074:	1886703a 	and	r3,r3,r2
    1078:	e0bffe17 	ldw	r2,-8(fp)
    107c:	1880021e 	bne	r3,r2,1088 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
    1080:	00800044 	movi	r2,1
    1084:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
    1088:	e0bffc17 	ldw	r2,-16(fp)
}
    108c:	e037883a 	mov	sp,fp
    1090:	df000017 	ldw	fp,0(sp)
    1094:	dec00104 	addi	sp,sp,4
    1098:	f800283a 	ret

0000109c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    109c:	defff904 	addi	sp,sp,-28
    10a0:	dfc00615 	stw	ra,24(sp)
    10a4:	df000515 	stw	fp,20(sp)
    10a8:	df000504 	addi	fp,sp,20
    10ac:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
    10b0:	e03ffb15 	stw	zero,-20(fp)

        vTaskSuspendAll();
    10b4:	00030d00 	call	30d0 <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
    10b8:	d0a01f17 	ldw	r2,-32644(gp)
    10bc:	1004c03a 	cmpne	r2,r2,zero
    10c0:	1000011e 	bne	r2,zero,10c8 <pvPortMalloc+0x2c>
                {
                        prvHeapInit();
    10c4:	00012ec0 	call	12ec <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
    10c8:	e0bfff17 	ldw	r2,-4(fp)
    10cc:	1005003a 	cmpeq	r2,r2,zero
    10d0:	10000e1e 	bne	r2,zero,110c <pvPortMalloc+0x70>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    10d4:	d0a0000b 	ldhu	r2,-32768(gp)
    10d8:	10ffffcc 	andi	r3,r2,65535
    10dc:	e0bfff17 	ldw	r2,-4(fp)
    10e0:	10c5883a 	add	r2,r2,r3
    10e4:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	108000cc 	andi	r2,r2,3
    10f0:	1005003a 	cmpeq	r2,r2,zero
    10f4:	1000051e 	bne	r2,zero,110c <pvPortMalloc+0x70>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    10f8:	e0ffff17 	ldw	r3,-4(fp)
    10fc:	00bfff04 	movi	r2,-4
    1100:	1884703a 	and	r2,r3,r2
    1104:	10800104 	addi	r2,r2,4
    1108:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    110c:	e0bfff17 	ldw	r2,-4(fp)
    1110:	1005003a 	cmpeq	r2,r2,zero
    1114:	10003f1e 	bne	r2,zero,1214 <pvPortMalloc+0x178>
    1118:	d0e00117 	ldw	r3,-32764(gp)
    111c:	e0bfff17 	ldw	r2,-4(fp)
    1120:	10c03c2e 	bgeu	r2,r3,1214 <pvPortMalloc+0x178>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    1124:	d0a02004 	addi	r2,gp,-32640
    1128:	e0bffd15 	stw	r2,-12(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    112c:	d0a02017 	ldw	r2,-32640(gp)
    1130:	e0bffe15 	stw	r2,-8(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1134:	00000506 	br	114c <pvPortMalloc+0xb0>
                        {
                                pxPreviousBlock = pxBlock;
    1138:	e0bffe17 	ldw	r2,-8(fp)
    113c:	e0bffd15 	stw	r2,-12(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1140:	e0bffe17 	ldw	r2,-8(fp)
    1144:	10800017 	ldw	r2,0(r2)
    1148:	e0bffe15 	stw	r2,-8(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    114c:	e0bffe17 	ldw	r2,-8(fp)
    1150:	10c00117 	ldw	r3,4(r2)
    1154:	e0bfff17 	ldw	r2,-4(fp)
    1158:	1880042e 	bgeu	r3,r2,116c <pvPortMalloc+0xd0>
    115c:	e0bffe17 	ldw	r2,-8(fp)
    1160:	10800017 	ldw	r2,0(r2)
    1164:	1004c03a 	cmpne	r2,r2,zero
    1168:	103ff31e 	bne	r2,zero,1138 <pvPortMalloc+0x9c>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    116c:	d0e01f17 	ldw	r3,-32644(gp)
    1170:	e0bffe17 	ldw	r2,-8(fp)
    1174:	10c02726 	beq	r2,r3,1214 <pvPortMalloc+0x178>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    1178:	e0bffd17 	ldw	r2,-12(fp)
    117c:	10800017 	ldw	r2,0(r2)
    1180:	1007883a 	mov	r3,r2
    1184:	d0a0000b 	ldhu	r2,-32768(gp)
    1188:	10bfffcc 	andi	r2,r2,65535
    118c:	1885883a 	add	r2,r3,r2
    1190:	e0bffb15 	stw	r2,-20(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    1194:	e0bffe17 	ldw	r2,-8(fp)
    1198:	10c00017 	ldw	r3,0(r2)
    119c:	e0bffd17 	ldw	r2,-12(fp)
    11a0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    11a4:	e0bffe17 	ldw	r2,-8(fp)
    11a8:	10c00117 	ldw	r3,4(r2)
    11ac:	e0bfff17 	ldw	r2,-4(fp)
    11b0:	1887c83a 	sub	r3,r3,r2
    11b4:	d0a0000b 	ldhu	r2,-32768(gp)
    11b8:	10bfffcc 	andi	r2,r2,65535
    11bc:	1085883a 	add	r2,r2,r2
    11c0:	10c00f2e 	bgeu	r2,r3,1200 <pvPortMalloc+0x164>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    11c4:	e0fffe17 	ldw	r3,-8(fp)
    11c8:	e0bfff17 	ldw	r2,-4(fp)
    11cc:	1885883a 	add	r2,r3,r2
    11d0:	e0bffc15 	stw	r2,-16(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    11d4:	e0bffe17 	ldw	r2,-8(fp)
    11d8:	10c00117 	ldw	r3,4(r2)
    11dc:	e0bfff17 	ldw	r2,-4(fp)
    11e0:	1887c83a 	sub	r3,r3,r2
    11e4:	e0bffc17 	ldw	r2,-16(fp)
    11e8:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    11ec:	e0fffe17 	ldw	r3,-8(fp)
    11f0:	e0bfff17 	ldw	r2,-4(fp)
    11f4:	18800115 	stw	r2,4(r3)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    11f8:	e13ffc17 	ldw	r4,-16(fp)
    11fc:	00013ac0 	call	13ac <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1200:	d0e00217 	ldw	r3,-32760(gp)
    1204:	e0bffe17 	ldw	r2,-8(fp)
    1208:	10800117 	ldw	r2,4(r2)
    120c:	1885c83a 	sub	r2,r3,r2
    1210:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1214:	00030f80 	call	30f8 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1218:	e0bffb17 	ldw	r2,-20(fp)
}
    121c:	e037883a 	mov	sp,fp
    1220:	dfc00117 	ldw	ra,4(sp)
    1224:	df000017 	ldw	fp,0(sp)
    1228:	dec00204 	addi	sp,sp,8
    122c:	f800283a 	ret

00001230 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1230:	defffb04 	addi	sp,sp,-20
    1234:	dfc00415 	stw	ra,16(sp)
    1238:	df000315 	stw	fp,12(sp)
    123c:	df000304 	addi	fp,sp,12
    1240:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1244:	e0bfff17 	ldw	r2,-4(fp)
    1248:	e0bffe15 	stw	r2,-8(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    124c:	e0bfff17 	ldw	r2,-4(fp)
    1250:	1005003a 	cmpeq	r2,r2,zero
    1254:	1000111e 	bne	r2,zero,129c <vPortFree+0x6c>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1258:	d0a0000b 	ldhu	r2,-32768(gp)
    125c:	10bfffcc 	andi	r2,r2,65535
    1260:	1007883a 	mov	r3,r2
    1264:	e0bffe17 	ldw	r2,-8(fp)
    1268:	10c5c83a 	sub	r2,r2,r3
    126c:	e0bffe15 	stw	r2,-8(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    1270:	e0bffe17 	ldw	r2,-8(fp)
    1274:	e0bffd15 	stw	r2,-12(fp)

                vTaskSuspendAll();
    1278:	00030d00 	call	30d0 <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    127c:	e0bffd17 	ldw	r2,-12(fp)
    1280:	10c00117 	ldw	r3,4(r2)
    1284:	d0a00217 	ldw	r2,-32760(gp)
    1288:	1885883a 	add	r2,r3,r2
    128c:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    1290:	e13ffd17 	ldw	r4,-12(fp)
    1294:	00013ac0 	call	13ac <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    1298:	00030f80 	call	30f8 <xTaskResumeAll>
        }
}
    129c:	e037883a 	mov	sp,fp
    12a0:	dfc00117 	ldw	ra,4(sp)
    12a4:	df000017 	ldw	fp,0(sp)
    12a8:	dec00204 	addi	sp,sp,8
    12ac:	f800283a 	ret

000012b0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    12b0:	deffff04 	addi	sp,sp,-4
    12b4:	df000015 	stw	fp,0(sp)
    12b8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    12bc:	d0a00217 	ldw	r2,-32760(gp)
}
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    12d0:	deffff04 	addi	sp,sp,-4
    12d4:	df000015 	stw	fp,0(sp)
    12d8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    12dc:	e037883a 	mov	sp,fp
    12e0:	df000017 	ldw	fp,0(sp)
    12e4:	dec00104 	addi	sp,sp,4
    12e8:	f800283a 	ret

000012ec <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    12ec:	defffd04 	addi	sp,sp,-12
    12f0:	df000215 	stw	fp,8(sp)
    12f4:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    12f8:	00820034 	movhi	r2,2048
    12fc:	10898204 	addi	r2,r2,9736
    1300:	d0a02015 	stw	r2,-32640(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1304:	00820034 	movhi	r2,2048
    1308:	10894a04 	addi	r2,r2,9512
    130c:	10000015 	stw	zero,0(r2)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    1310:	d0a00117 	ldw	r2,-32764(gp)
    1314:	1007883a 	mov	r3,r2
    1318:	00820034 	movhi	r2,2048
    131c:	10898204 	addi	r2,r2,9736
    1320:	1885883a 	add	r2,r3,r2
    1324:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1328:	d0a0000b 	ldhu	r2,-32768(gp)
    132c:	10bfffcc 	andi	r2,r2,65535
    1330:	1007883a 	mov	r3,r2
    1334:	e0bffe17 	ldw	r2,-8(fp)
    1338:	10c5c83a 	sub	r2,r2,r3
    133c:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    1340:	e0bffe17 	ldw	r2,-8(fp)
    1344:	d0a01f15 	stw	r2,-32644(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1348:	d0a01f17 	ldw	r2,-32644(gp)
    134c:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    1350:	d0a01f17 	ldw	r2,-32644(gp)
    1354:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1358:	00820034 	movhi	r2,2048
    135c:	10898204 	addi	r2,r2,9736
    1360:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1364:	d0e00117 	ldw	r3,-32764(gp)
    1368:	d0a0000b 	ldhu	r2,-32768(gp)
    136c:	10bfffcc 	andi	r2,r2,65535
    1370:	1887c83a 	sub	r3,r3,r2
    1374:	e0bfff17 	ldw	r2,-4(fp)
    1378:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    137c:	d0e01f17 	ldw	r3,-32644(gp)
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    1388:	d0e00217 	ldw	r3,-32760(gp)
    138c:	d0a0000b 	ldhu	r2,-32768(gp)
    1390:	10bfffcc 	andi	r2,r2,65535
    1394:	1885c83a 	sub	r2,r3,r2
    1398:	d0a00215 	stw	r2,-32760(gp)
}
    139c:	e037883a 	mov	sp,fp
    13a0:	df000017 	ldw	fp,0(sp)
    13a4:	dec00104 	addi	sp,sp,4
    13a8:	f800283a 	ret

000013ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    13ac:	defffc04 	addi	sp,sp,-16
    13b0:	df000315 	stw	fp,12(sp)
    13b4:	df000304 	addi	fp,sp,12
    13b8:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    13bc:	d0a02004 	addi	r2,gp,-32640
    13c0:	e0bffe15 	stw	r2,-8(fp)
    13c4:	00000306 	br	13d4 <prvInsertBlockIntoFreeList+0x28>
    13c8:	e0bffe17 	ldw	r2,-8(fp)
    13cc:	10800017 	ldw	r2,0(r2)
    13d0:	e0bffe15 	stw	r2,-8(fp)
    13d4:	e0bffe17 	ldw	r2,-8(fp)
    13d8:	10c00017 	ldw	r3,0(r2)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18bff936 	bltu	r3,r2,13c8 <prvInsertBlockIntoFreeList+0x1c>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    13e4:	e0bffe17 	ldw	r2,-8(fp)
    13e8:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    13ec:	e0bffe17 	ldw	r2,-8(fp)
    13f0:	10800117 	ldw	r2,4(r2)
    13f4:	1007883a 	mov	r3,r2
    13f8:	e0bffd17 	ldw	r2,-12(fp)
    13fc:	1887883a 	add	r3,r3,r2
    1400:	e0bfff17 	ldw	r2,-4(fp)
    1404:	1880091e 	bne	r3,r2,142c <prvInsertBlockIntoFreeList+0x80>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1408:	e0bffe17 	ldw	r2,-8(fp)
    140c:	10c00117 	ldw	r3,4(r2)
    1410:	e0bfff17 	ldw	r2,-4(fp)
    1414:	10800117 	ldw	r2,4(r2)
    1418:	1887883a 	add	r3,r3,r2
    141c:	e0bffe17 	ldw	r2,-8(fp)
    1420:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1424:	e0bffe17 	ldw	r2,-8(fp)
    1428:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    142c:	e0bfff17 	ldw	r2,-4(fp)
    1430:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1434:	e0bfff17 	ldw	r2,-4(fp)
    1438:	10800117 	ldw	r2,4(r2)
    143c:	1007883a 	mov	r3,r2
    1440:	e0bffd17 	ldw	r2,-12(fp)
    1444:	1887883a 	add	r3,r3,r2
    1448:	e0bffe17 	ldw	r2,-8(fp)
    144c:	10800017 	ldw	r2,0(r2)
    1450:	1880161e 	bne	r3,r2,14ac <prvInsertBlockIntoFreeList+0x100>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1454:	e0bffe17 	ldw	r2,-8(fp)
    1458:	10c00017 	ldw	r3,0(r2)
    145c:	d0a01f17 	ldw	r2,-32644(gp)
    1460:	18800e26 	beq	r3,r2,149c <prvInsertBlockIntoFreeList+0xf0>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1464:	e0bfff17 	ldw	r2,-4(fp)
    1468:	10c00117 	ldw	r3,4(r2)
    146c:	e0bffe17 	ldw	r2,-8(fp)
    1470:	10800017 	ldw	r2,0(r2)
    1474:	10800117 	ldw	r2,4(r2)
    1478:	1887883a 	add	r3,r3,r2
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    1484:	e0bffe17 	ldw	r2,-8(fp)
    1488:	10800017 	ldw	r2,0(r2)
    148c:	10c00017 	ldw	r3,0(r2)
    1490:	e0bfff17 	ldw	r2,-4(fp)
    1494:	10c00015 	stw	r3,0(r2)
    1498:	00000806 	br	14bc <prvInsertBlockIntoFreeList+0x110>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    149c:	d0e01f17 	ldw	r3,-32644(gp)
    14a0:	e0bfff17 	ldw	r2,-4(fp)
    14a4:	10c00015 	stw	r3,0(r2)
    14a8:	00000406 	br	14bc <prvInsertBlockIntoFreeList+0x110>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10c00017 	ldw	r3,0(r2)
    14b4:	e0bfff17 	ldw	r2,-4(fp)
    14b8:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    14bc:	e0fffe17 	ldw	r3,-8(fp)
    14c0:	e0bfff17 	ldw	r2,-4(fp)
    14c4:	18800326 	beq	r3,r2,14d4 <prvInsertBlockIntoFreeList+0x128>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    14c8:	e0fffe17 	ldw	r3,-8(fp)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	18800015 	stw	r2,0(r3)
        }
}
    14d4:	e037883a 	mov	sp,fp
    14d8:	df000017 	ldw	fp,0(sp)
    14dc:	dec00104 	addi	sp,sp,4
    14e0:	f800283a 	ret

000014e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    14e4:	defffe04 	addi	sp,sp,-8
    14e8:	df000115 	stw	fp,4(sp)
    14ec:	df000104 	addi	fp,sp,4
    14f0:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    14f4:	e0bfff17 	ldw	r2,-4(fp)
    14f8:	10800204 	addi	r2,r2,8
    14fc:	1007883a 	mov	r3,r2
    1500:	e0bfff17 	ldw	r2,-4(fp)
    1504:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1508:	e0ffff17 	ldw	r3,-4(fp)
    150c:	00bfffc4 	movi	r2,-1
    1510:	18800215 	stw	r2,8(r3)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1514:	e0bfff17 	ldw	r2,-4(fp)
    1518:	10800204 	addi	r2,r2,8
    151c:	1007883a 	mov	r3,r2
    1520:	e0bfff17 	ldw	r2,-4(fp)
    1524:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1528:	e0bfff17 	ldw	r2,-4(fp)
    152c:	10800204 	addi	r2,r2,8
    1530:	1007883a 	mov	r3,r2
    1534:	e0bfff17 	ldw	r2,-4(fp)
    1538:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    153c:	e0bfff17 	ldw	r2,-4(fp)
    1540:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1544:	e037883a 	mov	sp,fp
    1548:	df000017 	ldw	fp,0(sp)
    154c:	dec00104 	addi	sp,sp,4
    1550:	f800283a 	ret

00001554 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    1554:	defffe04 	addi	sp,sp,-8
    1558:	df000115 	stw	fp,4(sp)
    155c:	df000104 	addi	fp,sp,4
    1560:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    1564:	e0bfff17 	ldw	r2,-4(fp)
    1568:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    156c:	e037883a 	mov	sp,fp
    1570:	df000017 	ldw	fp,0(sp)
    1574:	dec00104 	addi	sp,sp,4
    1578:	f800283a 	ret

0000157c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    157c:	defffc04 	addi	sp,sp,-16
    1580:	df000315 	stw	fp,12(sp)
    1584:	df000304 	addi	fp,sp,12
    1588:	e13ffe15 	stw	r4,-8(fp)
    158c:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    1590:	e0bffe17 	ldw	r2,-8(fp)
    1594:	10800117 	ldw	r2,4(r2)
    1598:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    159c:	e0ffff17 	ldw	r3,-4(fp)
    15a0:	e0bffd17 	ldw	r2,-12(fp)
    15a4:	18800115 	stw	r2,4(r3)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    15a8:	e0bffd17 	ldw	r2,-12(fp)
    15ac:	10c00217 	ldw	r3,8(r2)
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    15b8:	e0bffd17 	ldw	r2,-12(fp)
    15bc:	10c00217 	ldw	r3,8(r2)
    15c0:	e0bfff17 	ldw	r2,-4(fp)
    15c4:	18800115 	stw	r2,4(r3)
	pxIndex->pxPrevious = pxNewListItem;
    15c8:	e0fffd17 	ldw	r3,-12(fp)
    15cc:	e0bfff17 	ldw	r2,-4(fp)
    15d0:	18800215 	stw	r2,8(r3)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15d4:	e0ffff17 	ldw	r3,-4(fp)
    15d8:	e0bffe17 	ldw	r2,-8(fp)
    15dc:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10800017 	ldw	r2,0(r2)
    15e8:	10c00044 	addi	r3,r2,1
    15ec:	e0bffe17 	ldw	r2,-8(fp)
    15f0:	10c00015 	stw	r3,0(r2)
}
    15f4:	e037883a 	mov	sp,fp
    15f8:	df000017 	ldw	fp,0(sp)
    15fc:	dec00104 	addi	sp,sp,4
    1600:	f800283a 	ret

00001604 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1604:	defffb04 	addi	sp,sp,-20
    1608:	df000415 	stw	fp,16(sp)
    160c:	df000404 	addi	fp,sp,16
    1610:	e13ffe15 	stw	r4,-8(fp)
    1614:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800017 	ldw	r2,0(r2)
    1620:	e0bffc15 	stw	r2,-16(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1624:	e0bffc17 	ldw	r2,-16(fp)
    1628:	10bfffd8 	cmpnei	r2,r2,-1
    162c:	1000041e 	bne	r2,zero,1640 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1630:	e0bffe17 	ldw	r2,-8(fp)
    1634:	10800417 	ldw	r2,16(r2)
    1638:	e0bffd15 	stw	r2,-12(fp)
    163c:	00000c06 	br	1670 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10800204 	addi	r2,r2,8
    1648:	e0bffd15 	stw	r2,-12(fp)
    164c:	00000306 	br	165c <vListInsert+0x58>
    1650:	e0bffd17 	ldw	r2,-12(fp)
    1654:	10800117 	ldw	r2,4(r2)
    1658:	e0bffd15 	stw	r2,-12(fp)
    165c:	e0bffd17 	ldw	r2,-12(fp)
    1660:	10800117 	ldw	r2,4(r2)
    1664:	10c00017 	ldw	r3,0(r2)
    1668:	e0bffc17 	ldw	r2,-16(fp)
    166c:	10fff82e 	bgeu	r2,r3,1650 <vListInsert+0x4c>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1670:	e0bffd17 	ldw	r2,-12(fp)
    1674:	10c00117 	ldw	r3,4(r2)
    1678:	e0bfff17 	ldw	r2,-4(fp)
    167c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    1680:	e0bfff17 	ldw	r2,-4(fp)
    1684:	10c00117 	ldw	r3,4(r2)
    1688:	e0bfff17 	ldw	r2,-4(fp)
    168c:	18800215 	stw	r2,8(r3)
	pxNewListItem->pxPrevious = pxIterator;
    1690:	e0ffff17 	ldw	r3,-4(fp)
    1694:	e0bffd17 	ldw	r2,-12(fp)
    1698:	18800215 	stw	r2,8(r3)
	pxIterator->pxNext = pxNewListItem;
    169c:	e0fffd17 	ldw	r3,-12(fp)
    16a0:	e0bfff17 	ldw	r2,-4(fp)
    16a4:	18800115 	stw	r2,4(r3)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    16a8:	e0ffff17 	ldw	r3,-4(fp)
    16ac:	e0bffe17 	ldw	r2,-8(fp)
    16b0:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    16b4:	e0bffe17 	ldw	r2,-8(fp)
    16b8:	10800017 	ldw	r2,0(r2)
    16bc:	10c00044 	addi	r3,r2,1
    16c0:	e0bffe17 	ldw	r2,-8(fp)
    16c4:	10c00015 	stw	r3,0(r2)
}
    16c8:	e037883a 	mov	sp,fp
    16cc:	df000017 	ldw	fp,0(sp)
    16d0:	dec00104 	addi	sp,sp,4
    16d4:	f800283a 	ret

000016d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    16d8:	defffd04 	addi	sp,sp,-12
    16dc:	df000215 	stw	fp,8(sp)
    16e0:	df000204 	addi	fp,sp,8
    16e4:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    16e8:	e0bfff17 	ldw	r2,-4(fp)
    16ec:	10800417 	ldw	r2,16(r2)
    16f0:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    16f4:	e0bfff17 	ldw	r2,-4(fp)
    16f8:	10c00117 	ldw	r3,4(r2)
    16fc:	e0bfff17 	ldw	r2,-4(fp)
    1700:	10800217 	ldw	r2,8(r2)
    1704:	18800215 	stw	r2,8(r3)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1708:	e0bfff17 	ldw	r2,-4(fp)
    170c:	10c00217 	ldw	r3,8(r2)
    1710:	e0bfff17 	ldw	r2,-4(fp)
    1714:	10800117 	ldw	r2,4(r2)
    1718:	18800115 	stw	r2,4(r3)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    171c:	e0bffe17 	ldw	r2,-8(fp)
    1720:	10c00117 	ldw	r3,4(r2)
    1724:	e0bfff17 	ldw	r2,-4(fp)
    1728:	1880041e 	bne	r3,r2,173c <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    172c:	e0bfff17 	ldw	r2,-4(fp)
    1730:	10c00217 	ldw	r3,8(r2)
    1734:	e0bffe17 	ldw	r2,-8(fp)
    1738:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    173c:	e0bfff17 	ldw	r2,-4(fp)
    1740:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1744:	e0bffe17 	ldw	r2,-8(fp)
    1748:	10800017 	ldw	r2,0(r2)
    174c:	10ffffc4 	addi	r3,r2,-1
    1750:	e0bffe17 	ldw	r2,-8(fp)
    1754:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    1758:	e0bffe17 	ldw	r2,-8(fp)
    175c:	10800017 	ldw	r2,0(r2)
}
    1760:	e037883a 	mov	sp,fp
    1764:	df000017 	ldw	fp,0(sp)
    1768:	dec00104 	addi	sp,sp,4
    176c:	f800283a 	ret

00001770 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1770:	defffc04 	addi	sp,sp,-16
    1774:	dfc00315 	stw	ra,12(sp)
    1778:	df000215 	stw	fp,8(sp)
    177c:	df000204 	addi	fp,sp,8
    1780:	e13ffe15 	stw	r4,-8(fp)
    1784:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    1788:	01020034 	movhi	r4,2048
    178c:	21000a04 	addi	r4,r4,40
    1790:	e17fff17 	ldw	r5,-4(fp)
    1794:	00053c80 	call	53c8 <printf>
}
    1798:	e037883a 	mov	sp,fp
    179c:	dfc00117 	ldw	ra,4(sp)
    17a0:	df000017 	ldw	fp,0(sp)
    17a4:	dec00204 	addi	sp,sp,8
    17a8:	f800283a 	ret

000017ac <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    17ac:	defffe04 	addi	sp,sp,-8
    17b0:	df000115 	stw	fp,4(sp)
    17b4:	df000104 	addi	fp,sp,4
    17b8:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    17bc:	e0bfff17 	ldw	r2,-4(fp)
    17c0:	16800015 	stw	gp,0(r2)
}
    17c4:	e037883a 	mov	sp,fp
    17c8:	df000017 	ldw	fp,0(sp)
    17cc:	dec00104 	addi	sp,sp,4
    17d0:	f800283a 	ret

000017d4 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    17d4:	defff904 	addi	sp,sp,-28
    17d8:	dfc00615 	stw	ra,24(sp)
    17dc:	df000515 	stw	fp,20(sp)
    17e0:	df000504 	addi	fp,sp,20
    17e4:	e13ffd15 	stw	r4,-12(fp)
    17e8:	e17ffe15 	stw	r5,-8(fp)
    17ec:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    17f0:	e0bffd17 	ldw	r2,-12(fp)
    17f4:	10bfff04 	addi	r2,r2,-4
    17f8:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    17fc:	e13ffc04 	addi	r4,fp,-16
    1800:	00017ac0 	call	17ac <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1804:	e0fffd17 	ldw	r3,-12(fp)
    1808:	00b7abb4 	movhi	r2,57006
    180c:	10afbbc4 	addi	r2,r2,-16657
    1810:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1814:	e0bffd17 	ldw	r2,-12(fp)
    1818:	10bfff04 	addi	r2,r2,-4
    181c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1820:	e0bffb17 	ldw	r2,-20(fp)
    1824:	1007883a 	mov	r3,r2
    1828:	e0bffd17 	ldw	r2,-12(fp)
    182c:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1830:	e0bffd17 	ldw	r2,-12(fp)
    1834:	10bfff04 	addi	r2,r2,-4
    1838:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    183c:	e0fffc17 	ldw	r3,-16(fp)
    1840:	e0bffd17 	ldw	r2,-12(fp)
    1844:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1848:	e0bffd17 	ldw	r2,-12(fp)
    184c:	10bff704 	addi	r2,r2,-36
    1850:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1854:	e0bffe17 	ldw	r2,-8(fp)
    1858:	1007883a 	mov	r3,r2
    185c:	e0bffd17 	ldw	r2,-12(fp)
    1860:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1864:	e0bffd17 	ldw	r2,-12(fp)
    1868:	10bfff04 	addi	r2,r2,-4
    186c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1870:	e0fffd17 	ldw	r3,-12(fp)
    1874:	00800044 	movi	r2,1
    1878:	18800015 	stw	r2,0(r3)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    187c:	e0bffd17 	ldw	r2,-12(fp)
    1880:	10bff404 	addi	r2,r2,-48
    1884:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    1888:	e0bfff17 	ldw	r2,-4(fp)
    188c:	1007883a 	mov	r3,r2
    1890:	e0bffd17 	ldw	r2,-12(fp)
    1894:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    1898:	e0bffd17 	ldw	r2,-12(fp)
    189c:	10bffb04 	addi	r2,r2,-20
    18a0:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    18a4:	e0bffd17 	ldw	r2,-12(fp)
}
    18a8:	e037883a 	mov	sp,fp
    18ac:	dfc00117 	ldw	ra,4(sp)
    18b0:	df000017 	ldw	fp,0(sp)
    18b4:	dec00204 	addi	sp,sp,8
    18b8:	f800283a 	ret

000018bc <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    18bc:	defffe04 	addi	sp,sp,-8
    18c0:	dfc00115 	stw	ra,4(sp)
    18c4:	df000015 	stw	fp,0(sp)
    18c8:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    18cc:	00019100 	call	1910 <prvSetupTimerInterrupt>
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    18d0:	00800034 	movhi	r2,0
    18d4:	10803104 	addi	r2,r2,196
    18d8:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    18dc:	0005883a 	mov	r2,zero
}
    18e0:	e037883a 	mov	sp,fp
    18e4:	dfc00117 	ldw	ra,4(sp)
    18e8:	df000017 	ldw	fp,0(sp)
    18ec:	dec00204 	addi	sp,sp,8
    18f0:	f800283a 	ret

000018f4 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    18f4:	deffff04 	addi	sp,sp,-4
    18f8:	df000015 	stw	fp,0(sp)
    18fc:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1900:	e037883a 	mov	sp,fp
    1904:	df000017 	ldw	fp,0(sp)
    1908:	dec00104 	addi	sp,sp,4
    190c:	f800283a 	ret

00001910 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1910:	defffe04 	addi	sp,sp,-8
    1914:	dfc00115 	stw	ra,4(sp)
    1918:	df000015 	stw	fp,0(sp)
    191c:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1920:	0009883a 	mov	r4,zero
    1924:	000b883a 	mov	r5,zero
    1928:	01800034 	movhi	r6,0
    192c:	31866a04 	addi	r6,r6,6568
    1930:	00019f40 	call	19f4 <alt_irq_register>
    1934:	10bffa98 	cmpnei	r2,r2,-22
    1938:	1000021e 	bne	r2,zero,1944 <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    193c:	003da03a 	break	0
    1940:	00001006 	br	1984 <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    1944:	00c00134 	movhi	r3,4
    1948:	18cc1104 	addi	r3,r3,12356
    194c:	00800204 	movi	r2,8
    1950:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    1954:	00c00134 	movhi	r3,4
    1958:	18cc1204 	addi	r3,r3,12360
    195c:	00a1a814 	movui	r2,34464
    1960:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    1964:	00c00134 	movhi	r3,4
    1968:	18cc1304 	addi	r3,r3,12364
    196c:	00800044 	movi	r2,1
    1970:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    1974:	00c00134 	movhi	r3,4
    1978:	18cc1104 	addi	r3,r3,12356
    197c:	008001c4 	movi	r2,7
    1980:	18800035 	stwio	r2,0(r3)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    1984:	00c00134 	movhi	r3,4
    1988:	18cc1004 	addi	r3,r3,12352
    198c:	00bfff84 	movi	r2,-2
    1990:	18800035 	stwio	r2,0(r3)
}
    1994:	e037883a 	mov	sp,fp
    1998:	dfc00117 	ldw	ra,4(sp)
    199c:	df000017 	ldw	fp,0(sp)
    19a0:	dec00204 	addi	sp,sp,8
    19a4:	f800283a 	ret

000019a8 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    19a8:	defffc04 	addi	sp,sp,-16
    19ac:	dfc00315 	stw	ra,12(sp)
    19b0:	df000215 	stw	fp,8(sp)
    19b4:	df000204 	addi	fp,sp,8
    19b8:	e13ffe15 	stw	r4,-8(fp)
    19bc:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    19c0:	00032bc0 	call	32bc <xTaskIncrementTick>
    19c4:	1005003a 	cmpeq	r2,r2,zero
    19c8:	1000011e 	bne	r2,zero,19d0 <vPortSysTickHandler+0x28>
	{
        vTaskSwitchContext();
    19cc:	00034980 	call	3498 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    19d0:	00c00134 	movhi	r3,4
    19d4:	18cc1004 	addi	r3,r3,12352
    19d8:	00bfff84 	movi	r2,-2
    19dc:	18800035 	stwio	r2,0(r3)
}
    19e0:	e037883a 	mov	sp,fp
    19e4:	dfc00117 	ldw	ra,4(sp)
    19e8:	df000017 	ldw	fp,0(sp)
    19ec:	dec00204 	addi	sp,sp,8
    19f0:	f800283a 	ret

000019f4 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    19f4:	defff004 	addi	sp,sp,-64
    19f8:	df000f15 	stw	fp,60(sp)
    19fc:	df000f04 	addi	fp,sp,60
    1a00:	e13ffc15 	stw	r4,-16(fp)
    1a04:	e17ffd15 	stw	r5,-12(fp)
    1a08:	e1bffe15 	stw	r6,-8(fp)
	int rc = -EINVAL;  
    1a0c:	00bffa84 	movi	r2,-22
    1a10:	e0bffb15 	stw	r2,-20(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1a14:	e0bffc17 	ldw	r2,-16(fp)
    1a18:	10800828 	cmpgeui	r2,r2,32
    1a1c:	10005c1e 	bne	r2,zero,1b90 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a20:	0005303a 	rdctl	r2,status
    1a24:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a28:	e0fff917 	ldw	r3,-28(fp)
    1a2c:	00bfff84 	movi	r2,-2
    1a30:	1884703a 	and	r2,r3,r2
    1a34:	1001703a 	wrctl	status,r2
  
  return context;
    1a38:	e0bff917 	ldw	r2,-28(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1a3c:	e0bffa15 	stw	r2,-24(fp)
	
		alt_irq[id].handler = handler;
    1a40:	e0bffc17 	ldw	r2,-16(fp)
    1a44:	00c20234 	movhi	r3,2056
    1a48:	18fde604 	addi	r3,r3,-2152
    1a4c:	100490fa 	slli	r2,r2,3
    1a50:	10c7883a 	add	r3,r2,r3
    1a54:	e0bffe17 	ldw	r2,-8(fp)
    1a58:	18800015 	stw	r2,0(r3)
		alt_irq[id].context = context;
    1a5c:	e0bffc17 	ldw	r2,-16(fp)
    1a60:	00c20234 	movhi	r3,2056
    1a64:	18fde604 	addi	r3,r3,-2152
    1a68:	100490fa 	slli	r2,r2,3
    1a6c:	10c5883a 	add	r2,r2,r3
    1a70:	10c00104 	addi	r3,r2,4
    1a74:	e0bffd17 	ldw	r2,-12(fp)
    1a78:	18800015 	stw	r2,0(r3)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    1a7c:	e0bffe17 	ldw	r2,-8(fp)
    1a80:	1005003a 	cmpeq	r2,r2,zero
    1a84:	1000201e 	bne	r2,zero,1b08 <alt_irq_register+0x114>
    1a88:	e0bffc17 	ldw	r2,-16(fp)
    1a8c:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a90:	0005303a 	rdctl	r2,status
    1a94:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a98:	e0fff617 	ldw	r3,-40(fp)
    1a9c:	00bfff84 	movi	r2,-2
    1aa0:	1884703a 	and	r2,r3,r2
    1aa4:	1001703a 	wrctl	status,r2
  
  return context;
    1aa8:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1aac:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    1ab0:	e0fff717 	ldw	r3,-36(fp)
    1ab4:	00800044 	movi	r2,1
    1ab8:	10c4983a 	sll	r2,r2,r3
    1abc:	1007883a 	mov	r3,r2
    1ac0:	00820034 	movhi	r2,2048
    1ac4:	10896304 	addi	r2,r2,9612
    1ac8:	10800017 	ldw	r2,0(r2)
    1acc:	1886b03a 	or	r3,r3,r2
    1ad0:	00820034 	movhi	r2,2048
    1ad4:	10896304 	addi	r2,r2,9612
    1ad8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1adc:	00820034 	movhi	r2,2048
    1ae0:	10896304 	addi	r2,r2,9612
    1ae4:	10800017 	ldw	r2,0(r2)
    1ae8:	100170fa 	wrctl	ienable,r2
    1aec:	e0bff817 	ldw	r2,-32(fp)
    1af0:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1af4:	e0bff517 	ldw	r2,-44(fp)
    1af8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1afc:	0005883a 	mov	r2,zero
    1b00:	e0bfff15 	stw	r2,-4(fp)
    1b04:	00002006 	br	1b88 <alt_irq_register+0x194>
    1b08:	e0bffc17 	ldw	r2,-16(fp)
    1b0c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1b10:	0005303a 	rdctl	r2,status
    1b14:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1b18:	e0fff217 	ldw	r3,-56(fp)
    1b1c:	00bfff84 	movi	r2,-2
    1b20:	1884703a 	and	r2,r3,r2
    1b24:	1001703a 	wrctl	status,r2
  
  return context;
    1b28:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1b2c:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
    1b30:	e0fff317 	ldw	r3,-52(fp)
    1b34:	00800044 	movi	r2,1
    1b38:	10c4983a 	sll	r2,r2,r3
    1b3c:	0084303a 	nor	r2,zero,r2
    1b40:	1007883a 	mov	r3,r2
    1b44:	00820034 	movhi	r2,2048
    1b48:	10896304 	addi	r2,r2,9612
    1b4c:	10800017 	ldw	r2,0(r2)
    1b50:	1886703a 	and	r3,r3,r2
    1b54:	00820034 	movhi	r2,2048
    1b58:	10896304 	addi	r2,r2,9612
    1b5c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1b60:	00820034 	movhi	r2,2048
    1b64:	10896304 	addi	r2,r2,9612
    1b68:	10800017 	ldw	r2,0(r2)
    1b6c:	100170fa 	wrctl	ienable,r2
    1b70:	e0bff417 	ldw	r2,-48(fp)
    1b74:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1b78:	e0bff117 	ldw	r2,-60(fp)
    1b7c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1b80:	0005883a 	mov	r2,zero
    1b84:	e0bfff15 	stw	r2,-4(fp)
    1b88:	e0bfff17 	ldw	r2,-4(fp)
    1b8c:	e0bffb15 	stw	r2,-20(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1b90:	e0bffb17 	ldw	r2,-20(fp)
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	df000017 	ldw	fp,0(sp)
    1b9c:	dec00104 	addi	sp,sp,4
    1ba0:	f800283a 	ret

00001ba4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1ba4:	defffb04 	addi	sp,sp,-20
    1ba8:	dfc00415 	stw	ra,16(sp)
    1bac:	df000315 	stw	fp,12(sp)
    1bb0:	df000304 	addi	fp,sp,12
    1bb4:	e13ffe15 	stw	r4,-8(fp)
    1bb8:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1bbc:	e0bffe17 	ldw	r2,-8(fp)
    1bc0:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1bc4:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1bc8:	e0bffd17 	ldw	r2,-12(fp)
    1bcc:	11000017 	ldw	r4,0(r2)
    1bd0:	e0bffd17 	ldw	r2,-12(fp)
    1bd4:	10c00f17 	ldw	r3,60(r2)
    1bd8:	e0bffd17 	ldw	r2,-12(fp)
    1bdc:	10801017 	ldw	r2,64(r2)
    1be0:	1885383a 	mul	r2,r3,r2
    1be4:	2087883a 	add	r3,r4,r2
    1be8:	e0bffd17 	ldw	r2,-12(fp)
    1bec:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1bf0:	e0bffd17 	ldw	r2,-12(fp)
    1bf4:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1bf8:	e0bffd17 	ldw	r2,-12(fp)
    1bfc:	10c00017 	ldw	r3,0(r2)
    1c00:	e0bffd17 	ldw	r2,-12(fp)
    1c04:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1c08:	e0bffd17 	ldw	r2,-12(fp)
    1c0c:	11000017 	ldw	r4,0(r2)
    1c10:	e0bffd17 	ldw	r2,-12(fp)
    1c14:	10800f17 	ldw	r2,60(r2)
    1c18:	10ffffc4 	addi	r3,r2,-1
    1c1c:	e0bffd17 	ldw	r2,-12(fp)
    1c20:	10801017 	ldw	r2,64(r2)
    1c24:	1885383a 	mul	r2,r3,r2
    1c28:	2087883a 	add	r3,r4,r2
    1c2c:	e0bffd17 	ldw	r2,-12(fp)
    1c30:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1c34:	e0fffd17 	ldw	r3,-12(fp)
    1c38:	00bfffc4 	movi	r2,-1
    1c3c:	18801115 	stw	r2,68(r3)
		pxQueue->xTxLock = queueUNLOCKED;
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	00bfffc4 	movi	r2,-1
    1c48:	18801215 	stw	r2,72(r3)

		if( xNewQueue == pdFALSE )
    1c4c:	e0bfff17 	ldw	r2,-4(fp)
    1c50:	1004c03a 	cmpne	r2,r2,zero
    1c54:	10000b1e 	bne	r2,zero,1c84 <xQueueGenericReset+0xe0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1c58:	e0bffd17 	ldw	r2,-12(fp)
    1c5c:	10800417 	ldw	r2,16(r2)
    1c60:	1005003a 	cmpeq	r2,r2,zero
    1c64:	10000d1e 	bne	r2,zero,1c9c <xQueueGenericReset+0xf8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1c68:	e0bffd17 	ldw	r2,-12(fp)
    1c6c:	11000404 	addi	r4,r2,16
    1c70:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    1c74:	10800058 	cmpnei	r2,r2,1
    1c78:	1000081e 	bne	r2,zero,1c9c <xQueueGenericReset+0xf8>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1c7c:	003b683a 	trap	0
    1c80:	00000606 	br	1c9c <xQueueGenericReset+0xf8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1c84:	e0bffd17 	ldw	r2,-12(fp)
    1c88:	11000404 	addi	r4,r2,16
    1c8c:	00014e40 	call	14e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1c90:	e0bffd17 	ldw	r2,-12(fp)
    1c94:	11000904 	addi	r4,r2,36
    1c98:	00014e40 	call	14e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1c9c:	00042480 	call	4248 <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1ca0:	00800044 	movi	r2,1
}
    1ca4:	e037883a 	mov	sp,fp
    1ca8:	dfc00117 	ldw	ra,4(sp)
    1cac:	df000017 	ldw	fp,0(sp)
    1cb0:	dec00204 	addi	sp,sp,8
    1cb4:	f800283a 	ret

00001cb8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1cb8:	defff704 	addi	sp,sp,-36
    1cbc:	dfc00815 	stw	ra,32(sp)
    1cc0:	df000715 	stw	fp,28(sp)
    1cc4:	df000704 	addi	fp,sp,28
    1cc8:	e13ffd15 	stw	r4,-12(fp)
    1ccc:	e17ffe15 	stw	r5,-8(fp)
    1cd0:	e1bfff05 	stb	r6,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1cd4:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1cd8:	e0bffe17 	ldw	r2,-8(fp)
    1cdc:	1004c03a 	cmpne	r2,r2,zero
    1ce0:	1000021e 	bne	r2,zero,1cec <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1ce4:	e03ffb15 	stw	zero,-20(fp)
    1ce8:	00000506 	br	1d00 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1cec:	e0fffd17 	ldw	r3,-12(fp)
    1cf0:	e0bffe17 	ldw	r2,-8(fp)
    1cf4:	1885383a 	mul	r2,r3,r2
    1cf8:	10800044 	addi	r2,r2,1
    1cfc:	e0bffb15 	stw	r2,-20(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1d00:	e0bffb17 	ldw	r2,-20(fp)
    1d04:	11001304 	addi	r4,r2,76
    1d08:	000109c0 	call	109c <pvPortMalloc>
    1d0c:	e0bff915 	stw	r2,-28(fp)

	if( pcAllocatedBuffer != NULL )
    1d10:	e0bff917 	ldw	r2,-28(fp)
    1d14:	1005003a 	cmpeq	r2,r2,zero
    1d18:	1000181e 	bne	r2,zero,1d7c <xQueueGenericCreate+0xc4>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1d1c:	e0bff917 	ldw	r2,-28(fp)
    1d20:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1d24:	e0bffe17 	ldw	r2,-8(fp)
    1d28:	1004c03a 	cmpne	r2,r2,zero
    1d2c:	1000041e 	bne	r2,zero,1d40 <xQueueGenericCreate+0x88>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1d30:	e0fffc17 	ldw	r3,-16(fp)
    1d34:	e0bffc17 	ldw	r2,-16(fp)
    1d38:	10c00015 	stw	r3,0(r2)
    1d3c:	00000406 	br	1d50 <xQueueGenericCreate+0x98>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1d40:	e0bff917 	ldw	r2,-28(fp)
    1d44:	10c01304 	addi	r3,r2,76
    1d48:	e0bffc17 	ldw	r2,-16(fp)
    1d4c:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1d50:	e0fffc17 	ldw	r3,-16(fp)
    1d54:	e0bffd17 	ldw	r2,-12(fp)
    1d58:	18800f15 	stw	r2,60(r3)
		pxNewQueue->uxItemSize = uxItemSize;
    1d5c:	e0fffc17 	ldw	r3,-16(fp)
    1d60:	e0bffe17 	ldw	r2,-8(fp)
    1d64:	18801015 	stw	r2,64(r3)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1d68:	e13ffc17 	ldw	r4,-16(fp)
    1d6c:	01400044 	movi	r5,1
    1d70:	0001ba40 	call	1ba4 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1d74:	e0bffc17 	ldw	r2,-16(fp)
    1d78:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1d7c:	e0bffa17 	ldw	r2,-24(fp)
}
    1d80:	e037883a 	mov	sp,fp
    1d84:	dfc00117 	ldw	ra,4(sp)
    1d88:	df000017 	ldw	fp,0(sp)
    1d8c:	dec00204 	addi	sp,sp,8
    1d90:	f800283a 	ret

00001d94 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1d94:	defffc04 	addi	sp,sp,-16
    1d98:	dfc00315 	stw	ra,12(sp)
    1d9c:	df000215 	stw	fp,8(sp)
    1da0:	df000204 	addi	fp,sp,8
    1da4:	e13fff05 	stb	r4,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1da8:	01001304 	movi	r4,76
    1dac:	000109c0 	call	109c <pvPortMalloc>
    1db0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1db4:	e0bffe17 	ldw	r2,-8(fp)
    1db8:	1005003a 	cmpeq	r2,r2,zero
    1dbc:	1000201e 	bne	r2,zero,1e40 <xQueueCreateMutex+0xac>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1dc0:	e0bffe17 	ldw	r2,-8(fp)
    1dc4:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1dc8:	e0bffe17 	ldw	r2,-8(fp)
    1dcc:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1dd0:	e0bffe17 	ldw	r2,-8(fp)
    1dd4:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1dd8:	e0bffe17 	ldw	r2,-8(fp)
    1ddc:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1de0:	e0bffe17 	ldw	r2,-8(fp)
    1de4:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1de8:	e0fffe17 	ldw	r3,-8(fp)
    1dec:	00800044 	movi	r2,1
    1df0:	18800f15 	stw	r2,60(r3)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1df4:	e0bffe17 	ldw	r2,-8(fp)
    1df8:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1dfc:	e0fffe17 	ldw	r3,-8(fp)
    1e00:	00bfffc4 	movi	r2,-1
    1e04:	18801115 	stw	r2,68(r3)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1e08:	e0fffe17 	ldw	r3,-8(fp)
    1e0c:	00bfffc4 	movi	r2,-1
    1e10:	18801215 	stw	r2,72(r3)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1e14:	e0bffe17 	ldw	r2,-8(fp)
    1e18:	11000404 	addi	r4,r2,16
    1e1c:	00014e40 	call	14e4 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1e20:	e0bffe17 	ldw	r2,-8(fp)
    1e24:	11000904 	addi	r4,r2,36
    1e28:	00014e40 	call	14e4 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1e2c:	e13ffe17 	ldw	r4,-8(fp)
    1e30:	000b883a 	mov	r5,zero
    1e34:	000d883a 	mov	r6,zero
    1e38:	000f883a 	mov	r7,zero
    1e3c:	0001ff00 	call	1ff0 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1e40:	e0bffe17 	ldw	r2,-8(fp)
	}
    1e44:	e037883a 	mov	sp,fp
    1e48:	dfc00117 	ldw	ra,4(sp)
    1e4c:	df000017 	ldw	fp,0(sp)
    1e50:	dec00204 	addi	sp,sp,8
    1e54:	f800283a 	ret

00001e58 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1e58:	defffa04 	addi	sp,sp,-24
    1e5c:	dfc00515 	stw	ra,20(sp)
    1e60:	df000415 	stw	fp,16(sp)
    1e64:	dc000315 	stw	r16,12(sp)
    1e68:	df000304 	addi	fp,sp,12
    1e6c:	e13fff15 	stw	r4,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1e70:	e0bfff17 	ldw	r2,-4(fp)
    1e74:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1e78:	e0bffd17 	ldw	r2,-12(fp)
    1e7c:	14000117 	ldw	r16,4(r2)
    1e80:	0003f4c0 	call	3f4c <xTaskGetCurrentTaskHandle>
    1e84:	8080111e 	bne	r16,r2,1ecc <xQueueGiveMutexRecursive+0x74>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1e88:	e0bffd17 	ldw	r2,-12(fp)
    1e8c:	10800317 	ldw	r2,12(r2)
    1e90:	10ffffc4 	addi	r3,r2,-1
    1e94:	e0bffd17 	ldw	r2,-12(fp)
    1e98:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1e9c:	e0bffd17 	ldw	r2,-12(fp)
    1ea0:	10800317 	ldw	r2,12(r2)
    1ea4:	1004c03a 	cmpne	r2,r2,zero
    1ea8:	1000051e 	bne	r2,zero,1ec0 <xQueueGiveMutexRecursive+0x68>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1eac:	e13ffd17 	ldw	r4,-12(fp)
    1eb0:	000b883a 	mov	r5,zero
    1eb4:	000d883a 	mov	r6,zero
    1eb8:	000f883a 	mov	r7,zero
    1ebc:	0001ff00 	call	1ff0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1ec0:	00800044 	movi	r2,1
    1ec4:	e0bffe15 	stw	r2,-8(fp)
    1ec8:	00000106 	br	1ed0 <xQueueGiveMutexRecursive+0x78>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1ecc:	e03ffe15 	stw	zero,-8(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1ed0:	e0bffe17 	ldw	r2,-8(fp)
	}
    1ed4:	e037883a 	mov	sp,fp
    1ed8:	dfc00217 	ldw	ra,8(sp)
    1edc:	df000117 	ldw	fp,4(sp)
    1ee0:	dc000017 	ldw	r16,0(sp)
    1ee4:	dec00304 	addi	sp,sp,12
    1ee8:	f800283a 	ret

00001eec <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1eec:	defff904 	addi	sp,sp,-28
    1ef0:	dfc00615 	stw	ra,24(sp)
    1ef4:	df000515 	stw	fp,20(sp)
    1ef8:	dc000415 	stw	r16,16(sp)
    1efc:	df000404 	addi	fp,sp,16
    1f00:	e13ffe15 	stw	r4,-8(fp)
    1f04:	e17fff15 	stw	r5,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1f08:	e0bffe17 	ldw	r2,-8(fp)
    1f0c:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1f10:	e0bffc17 	ldw	r2,-16(fp)
    1f14:	14000117 	ldw	r16,4(r2)
    1f18:	0003f4c0 	call	3f4c <xTaskGetCurrentTaskHandle>
    1f1c:	8080081e 	bne	r16,r2,1f40 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1f20:	e0bffc17 	ldw	r2,-16(fp)
    1f24:	10800317 	ldw	r2,12(r2)
    1f28:	10c00044 	addi	r3,r2,1
    1f2c:	e0bffc17 	ldw	r2,-16(fp)
    1f30:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1f34:	00800044 	movi	r2,1
    1f38:	e0bffd15 	stw	r2,-12(fp)
    1f3c:	00000e06 	br	1f78 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1f40:	e13ffc17 	ldw	r4,-16(fp)
    1f44:	000b883a 	mov	r5,zero
    1f48:	e1bfff17 	ldw	r6,-4(fp)
    1f4c:	000f883a 	mov	r7,zero
    1f50:	00023600 	call	2360 <xQueueGenericReceive>
    1f54:	e0bffd15 	stw	r2,-12(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1f58:	e0bffd17 	ldw	r2,-12(fp)
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1f64:	e0bffc17 	ldw	r2,-16(fp)
    1f68:	10800317 	ldw	r2,12(r2)
    1f6c:	10c00044 	addi	r3,r2,1
    1f70:	e0bffc17 	ldw	r2,-16(fp)
    1f74:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1f78:	e0bffd17 	ldw	r2,-12(fp)
	}
    1f7c:	e037883a 	mov	sp,fp
    1f80:	dfc00217 	ldw	ra,8(sp)
    1f84:	df000117 	ldw	fp,4(sp)
    1f88:	dc000017 	ldw	r16,0(sp)
    1f8c:	dec00304 	addi	sp,sp,12
    1f90:	f800283a 	ret

00001f94 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1f94:	defffb04 	addi	sp,sp,-20
    1f98:	dfc00415 	stw	ra,16(sp)
    1f9c:	df000315 	stw	fp,12(sp)
    1fa0:	df000304 	addi	fp,sp,12
    1fa4:	e13ffe15 	stw	r4,-8(fp)
    1fa8:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1fac:	e13ffe17 	ldw	r4,-8(fp)
    1fb0:	000b883a 	mov	r5,zero
    1fb4:	01800084 	movi	r6,2
    1fb8:	0001cb80 	call	1cb8 <xQueueGenericCreate>
    1fbc:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1fc0:	e0bffd17 	ldw	r2,-12(fp)
    1fc4:	1005003a 	cmpeq	r2,r2,zero
    1fc8:	1000031e 	bne	r2,zero,1fd8 <xQueueCreateCountingSemaphore+0x44>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1fcc:	e0fffd17 	ldw	r3,-12(fp)
    1fd0:	e0bfff17 	ldw	r2,-4(fp)
    1fd4:	18800e15 	stw	r2,56(r3)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1fd8:	e0bffd17 	ldw	r2,-12(fp)
	}
    1fdc:	e037883a 	mov	sp,fp
    1fe0:	dfc00117 	ldw	ra,4(sp)
    1fe4:	df000017 	ldw	fp,0(sp)
    1fe8:	dec00204 	addi	sp,sp,8
    1fec:	f800283a 	ret

00001ff0 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1ff0:	defff404 	addi	sp,sp,-48
    1ff4:	dfc00b15 	stw	ra,44(sp)
    1ff8:	df000a15 	stw	fp,40(sp)
    1ffc:	df000a04 	addi	fp,sp,40
    2000:	e13ffb15 	stw	r4,-20(fp)
    2004:	e17ffc15 	stw	r5,-16(fp)
    2008:	e1bffd15 	stw	r6,-12(fp)
    200c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    2010:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2014:	e0bffb17 	ldw	r2,-20(fp)
    2018:	e0bff615 	stw	r2,-40(fp)
    201c:	00000006 	br	2020 <xQueueGenericSend+0x30>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    2020:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    2024:	e0bff617 	ldw	r2,-40(fp)
    2028:	10c00e17 	ldw	r3,56(r2)
    202c:	e0bff617 	ldw	r2,-40(fp)
    2030:	10800f17 	ldw	r2,60(r2)
    2034:	18800336 	bltu	r3,r2,2044 <xQueueGenericSend+0x54>
    2038:	e0bffe17 	ldw	r2,-8(fp)
    203c:	10800098 	cmpnei	r2,r2,2
    2040:	1000181e 	bne	r2,zero,20a4 <xQueueGenericSend+0xb4>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    2044:	e13ff617 	ldw	r4,-40(fp)
    2048:	e17ffc17 	ldw	r5,-16(fp)
    204c:	e1bffe17 	ldw	r6,-8(fp)
    2050:	00027ec0 	call	27ec <prvCopyDataToQueue>
    2054:	e0bff715 	stw	r2,-36(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2058:	e0bff617 	ldw	r2,-40(fp)
    205c:	10800917 	ldw	r2,36(r2)
    2060:	1005003a 	cmpeq	r2,r2,zero
    2064:	1000071e 	bne	r2,zero,2084 <xQueueGenericSend+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    2068:	e0bff617 	ldw	r2,-40(fp)
    206c:	11000904 	addi	r4,r2,36
    2070:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    2074:	10800058 	cmpnei	r2,r2,1
    2078:	1000061e 	bne	r2,zero,2094 <xQueueGenericSend+0xa4>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    207c:	003b683a 	trap	0
    2080:	00000406 	br	2094 <xQueueGenericSend+0xa4>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    2084:	e0bff717 	ldw	r2,-36(fp)
    2088:	1005003a 	cmpeq	r2,r2,zero
    208c:	1000011e 	bne	r2,zero,2094 <xQueueGenericSend+0xa4>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    2090:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    2094:	00042480 	call	4248 <vTaskExitCritical>
				return pdPASS;
    2098:	00800044 	movi	r2,1
    209c:	e0bfff15 	stw	r2,-4(fp)
    20a0:	00003906 	br	2188 <xQueueGenericSend+0x198>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    20a4:	e0bffd17 	ldw	r2,-12(fp)
    20a8:	1004c03a 	cmpne	r2,r2,zero
    20ac:	1000031e 	bne	r2,zero,20bc <xQueueGenericSend+0xcc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    20b0:	00042480 	call	4248 <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    20b4:	e03fff15 	stw	zero,-4(fp)
    20b8:	00003306 	br	2188 <xQueueGenericSend+0x198>
				}
				else if( xEntryTimeSet == pdFALSE )
    20bc:	e0bff817 	ldw	r2,-32(fp)
    20c0:	1004c03a 	cmpne	r2,r2,zero
    20c4:	1000041e 	bne	r2,zero,20d8 <xQueueGenericSend+0xe8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    20c8:	e13ff904 	addi	r4,fp,-28
    20cc:	00038b40 	call	38b4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    20d0:	00800044 	movi	r2,1
    20d4:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    20d8:	00042480 	call	4248 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    20dc:	00030d00 	call	30d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    20e0:	00041f40 	call	41f4 <vTaskEnterCritical>
    20e4:	e0bff617 	ldw	r2,-40(fp)
    20e8:	10801117 	ldw	r2,68(r2)
    20ec:	10bfffd8 	cmpnei	r2,r2,-1
    20f0:	1000021e 	bne	r2,zero,20fc <xQueueGenericSend+0x10c>
    20f4:	e0bff617 	ldw	r2,-40(fp)
    20f8:	10001115 	stw	zero,68(r2)
    20fc:	e0bff617 	ldw	r2,-40(fp)
    2100:	10801217 	ldw	r2,72(r2)
    2104:	10bfffd8 	cmpnei	r2,r2,-1
    2108:	1000021e 	bne	r2,zero,2114 <xQueueGenericSend+0x124>
    210c:	e0bff617 	ldw	r2,-40(fp)
    2110:	10001215 	stw	zero,72(r2)
    2114:	00042480 	call	4248 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2118:	e13ff904 	addi	r4,fp,-28
    211c:	e17ffd04 	addi	r5,fp,-12
    2120:	00038ec0 	call	38ec <xTaskCheckForTimeOut>
    2124:	1004c03a 	cmpne	r2,r2,zero
    2128:	1000131e 	bne	r2,zero,2178 <xQueueGenericSend+0x188>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    212c:	e13ff617 	ldw	r4,-40(fp)
    2130:	0002ba40 	call	2ba4 <prvIsQueueFull>
    2134:	1005003a 	cmpeq	r2,r2,zero
    2138:	10000b1e 	bne	r2,zero,2168 <xQueueGenericSend+0x178>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    213c:	e0bff617 	ldw	r2,-40(fp)
    2140:	11000404 	addi	r4,r2,16
    2144:	e17ffd17 	ldw	r5,-12(fp)
    2148:	00035c80 	call	35c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    214c:	e13ff617 	ldw	r4,-40(fp)
    2150:	0002a1c0 	call	2a1c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2154:	00030f80 	call	30f8 <xTaskResumeAll>
    2158:	1004c03a 	cmpne	r2,r2,zero
    215c:	103fb01e 	bne	r2,zero,2020 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
    2160:	003b683a 	trap	0
    2164:	003fae06 	br	2020 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2168:	e13ff617 	ldw	r4,-40(fp)
    216c:	0002a1c0 	call	2a1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2170:	00030f80 	call	30f8 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    2174:	003faa06 	br	2020 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2178:	e13ff617 	ldw	r4,-40(fp)
    217c:	0002a1c0 	call	2a1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2180:	00030f80 	call	30f8 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2184:	e03fff15 	stw	zero,-4(fp)
    2188:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    218c:	e037883a 	mov	sp,fp
    2190:	dfc00117 	ldw	ra,4(sp)
    2194:	df000017 	ldw	fp,0(sp)
    2198:	dec00204 	addi	sp,sp,8
    219c:	f800283a 	ret

000021a0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    21a0:	defff704 	addi	sp,sp,-36
    21a4:	dfc00815 	stw	ra,32(sp)
    21a8:	df000715 	stw	fp,28(sp)
    21ac:	df000704 	addi	fp,sp,28
    21b0:	e13ffc15 	stw	r4,-16(fp)
    21b4:	e17ffd15 	stw	r5,-12(fp)
    21b8:	e1bffe15 	stw	r6,-8(fp)
    21bc:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    21c0:	e0bffc17 	ldw	r2,-16(fp)
    21c4:	e0bff915 	stw	r2,-28(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    21c8:	e03ffa15 	stw	zero,-24(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    21cc:	e0bff917 	ldw	r2,-28(fp)
    21d0:	10c00e17 	ldw	r3,56(r2)
    21d4:	e0bff917 	ldw	r2,-28(fp)
    21d8:	10800f17 	ldw	r2,60(r2)
    21dc:	18800336 	bltu	r3,r2,21ec <xQueueGenericSendFromISR+0x4c>
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	10800098 	cmpnei	r2,r2,2
    21e8:	1000201e 	bne	r2,zero,226c <xQueueGenericSendFromISR+0xcc>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    21ec:	e13ff917 	ldw	r4,-28(fp)
    21f0:	e17ffd17 	ldw	r5,-12(fp)
    21f4:	e1bfff17 	ldw	r6,-4(fp)
    21f8:	00027ec0 	call	27ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21fc:	e0bff917 	ldw	r2,-28(fp)
    2200:	10801217 	ldw	r2,72(r2)
    2204:	10bfffd8 	cmpnei	r2,r2,-1
    2208:	1000101e 	bne	r2,zero,224c <xQueueGenericSendFromISR+0xac>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    220c:	e0bff917 	ldw	r2,-28(fp)
    2210:	10800917 	ldw	r2,36(r2)
    2214:	1005003a 	cmpeq	r2,r2,zero
    2218:	1000111e 	bne	r2,zero,2260 <xQueueGenericSendFromISR+0xc0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    221c:	e0bff917 	ldw	r2,-28(fp)
    2220:	11000904 	addi	r4,r2,36
    2224:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    2228:	1005003a 	cmpeq	r2,r2,zero
    222c:	10000c1e 	bne	r2,zero,2260 <xQueueGenericSendFromISR+0xc0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2230:	e0bffe17 	ldw	r2,-8(fp)
    2234:	1005003a 	cmpeq	r2,r2,zero
    2238:	1000091e 	bne	r2,zero,2260 <xQueueGenericSendFromISR+0xc0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    223c:	e0fffe17 	ldw	r3,-8(fp)
    2240:	00800044 	movi	r2,1
    2244:	18800015 	stw	r2,0(r3)
    2248:	00000506 	br	2260 <xQueueGenericSendFromISR+0xc0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    224c:	e0bff917 	ldw	r2,-28(fp)
    2250:	10801217 	ldw	r2,72(r2)
    2254:	10c00044 	addi	r3,r2,1
    2258:	e0bff917 	ldw	r2,-28(fp)
    225c:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2260:	00800044 	movi	r2,1
    2264:	e0bffb15 	stw	r2,-20(fp)
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    2268:	00000106 	br	2270 <xQueueGenericSendFromISR+0xd0>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    226c:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2270:	e0bffb17 	ldw	r2,-20(fp)
}
    2274:	e037883a 	mov	sp,fp
    2278:	dfc00117 	ldw	ra,4(sp)
    227c:	df000017 	ldw	fp,0(sp)
    2280:	dec00204 	addi	sp,sp,8
    2284:	f800283a 	ret

00002288 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    2288:	defff904 	addi	sp,sp,-28
    228c:	dfc00615 	stw	ra,24(sp)
    2290:	df000515 	stw	fp,20(sp)
    2294:	df000504 	addi	fp,sp,20
    2298:	e13ffe15 	stw	r4,-8(fp)
    229c:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    22a0:	e0bffe17 	ldw	r2,-8(fp)
    22a4:	e0bffb15 	stw	r2,-20(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    22a8:	e03ffc15 	stw	zero,-16(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    22ac:	e0bffb17 	ldw	r2,-20(fp)
    22b0:	10c00e17 	ldw	r3,56(r2)
    22b4:	e0bffb17 	ldw	r2,-20(fp)
    22b8:	10800f17 	ldw	r2,60(r2)
    22bc:	1880212e 	bgeu	r3,r2,2344 <xQueueGiveFromISR+0xbc>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    22c0:	e0bffb17 	ldw	r2,-20(fp)
    22c4:	10800e17 	ldw	r2,56(r2)
    22c8:	10c00044 	addi	r3,r2,1
    22cc:	e0bffb17 	ldw	r2,-20(fp)
    22d0:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    22d4:	e0bffb17 	ldw	r2,-20(fp)
    22d8:	10801217 	ldw	r2,72(r2)
    22dc:	10bfffd8 	cmpnei	r2,r2,-1
    22e0:	1000101e 	bne	r2,zero,2324 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22e4:	e0bffb17 	ldw	r2,-20(fp)
    22e8:	10800917 	ldw	r2,36(r2)
    22ec:	1005003a 	cmpeq	r2,r2,zero
    22f0:	1000111e 	bne	r2,zero,2338 <xQueueGiveFromISR+0xb0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22f4:	e0bffb17 	ldw	r2,-20(fp)
    22f8:	11000904 	addi	r4,r2,36
    22fc:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    2300:	1005003a 	cmpeq	r2,r2,zero
    2304:	10000c1e 	bne	r2,zero,2338 <xQueueGiveFromISR+0xb0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2308:	e0bfff17 	ldw	r2,-4(fp)
    230c:	1005003a 	cmpeq	r2,r2,zero
    2310:	1000091e 	bne	r2,zero,2338 <xQueueGiveFromISR+0xb0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2314:	e0ffff17 	ldw	r3,-4(fp)
    2318:	00800044 	movi	r2,1
    231c:	18800015 	stw	r2,0(r3)
    2320:	00000506 	br	2338 <xQueueGiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2324:	e0bffb17 	ldw	r2,-20(fp)
    2328:	10801217 	ldw	r2,72(r2)
    232c:	10c00044 	addi	r3,r2,1
    2330:	e0bffb17 	ldw	r2,-20(fp)
    2334:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2338:	00800044 	movi	r2,1
    233c:	e0bffd15 	stw	r2,-12(fp)
    2340:	00000106 	br	2348 <xQueueGiveFromISR+0xc0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2344:	e03ffd15 	stw	zero,-12(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2348:	e0bffd17 	ldw	r2,-12(fp)
}
    234c:	e037883a 	mov	sp,fp
    2350:	dfc00117 	ldw	ra,4(sp)
    2354:	df000017 	ldw	fp,0(sp)
    2358:	dec00204 	addi	sp,sp,8
    235c:	f800283a 	ret

00002360 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    2360:	defff404 	addi	sp,sp,-48
    2364:	dfc00b15 	stw	ra,44(sp)
    2368:	df000a15 	stw	fp,40(sp)
    236c:	df000a04 	addi	fp,sp,40
    2370:	e13ffb15 	stw	r4,-20(fp)
    2374:	e17ffc15 	stw	r5,-16(fp)
    2378:	e1bffd15 	stw	r6,-12(fp)
    237c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    2380:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2384:	e0bffb17 	ldw	r2,-20(fp)
    2388:	e0bff615 	stw	r2,-40(fp)
    238c:	00000006 	br	2390 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2390:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2394:	e0bff617 	ldw	r2,-40(fp)
    2398:	10800e17 	ldw	r2,56(r2)
    239c:	1005003a 	cmpeq	r2,r2,zero
    23a0:	1000321e 	bne	r2,zero,246c <xQueueGenericReceive+0x10c>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    23a4:	e0bff617 	ldw	r2,-40(fp)
    23a8:	10800317 	ldw	r2,12(r2)
    23ac:	e0bff715 	stw	r2,-36(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    23b0:	e13ff617 	ldw	r4,-40(fp)
    23b4:	e17ffc17 	ldw	r5,-16(fp)
    23b8:	00029800 	call	2980 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    23bc:	e0bffe17 	ldw	r2,-8(fp)
    23c0:	1004c03a 	cmpne	r2,r2,zero
    23c4:	1000181e 	bne	r2,zero,2428 <xQueueGenericReceive+0xc8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    23c8:	e0bff617 	ldw	r2,-40(fp)
    23cc:	10800e17 	ldw	r2,56(r2)
    23d0:	10ffffc4 	addi	r3,r2,-1
    23d4:	e0bff617 	ldw	r2,-40(fp)
    23d8:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23dc:	e0bff617 	ldw	r2,-40(fp)
    23e0:	10800017 	ldw	r2,0(r2)
    23e4:	1004c03a 	cmpne	r2,r2,zero
    23e8:	1000041e 	bne	r2,zero,23fc <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    23ec:	00042f40 	call	42f4 <pvTaskIncrementMutexHeldCount>
    23f0:	1007883a 	mov	r3,r2
    23f4:	e0bff617 	ldw	r2,-40(fp)
    23f8:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    23fc:	e0bff617 	ldw	r2,-40(fp)
    2400:	10800417 	ldw	r2,16(r2)
    2404:	1005003a 	cmpeq	r2,r2,zero
    2408:	1000141e 	bne	r2,zero,245c <xQueueGenericReceive+0xfc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    240c:	e0bff617 	ldw	r2,-40(fp)
    2410:	11000404 	addi	r4,r2,16
    2414:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    2418:	10800058 	cmpnei	r2,r2,1
    241c:	10000f1e 	bne	r2,zero,245c <xQueueGenericReceive+0xfc>
						{
							queueYIELD_IF_USING_PREEMPTION();
    2420:	003b683a 	trap	0
    2424:	00000d06 	br	245c <xQueueGenericReceive+0xfc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    2428:	e0fff617 	ldw	r3,-40(fp)
    242c:	e0bff717 	ldw	r2,-36(fp)
    2430:	18800315 	stw	r2,12(r3)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2434:	e0bff617 	ldw	r2,-40(fp)
    2438:	10800917 	ldw	r2,36(r2)
    243c:	1005003a 	cmpeq	r2,r2,zero
    2440:	1000061e 	bne	r2,zero,245c <xQueueGenericReceive+0xfc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2444:	e0bff617 	ldw	r2,-40(fp)
    2448:	11000904 	addi	r4,r2,36
    244c:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    2450:	1005003a 	cmpeq	r2,r2,zero
    2454:	1000011e 	bne	r2,zero,245c <xQueueGenericReceive+0xfc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2458:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    245c:	00042480 	call	4248 <vTaskExitCritical>
				return pdPASS;
    2460:	00800044 	movi	r2,1
    2464:	e0bfff15 	stw	r2,-4(fp)
    2468:	00004206 	br	2574 <xQueueGenericReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    246c:	e0bffd17 	ldw	r2,-12(fp)
    2470:	1004c03a 	cmpne	r2,r2,zero
    2474:	1000031e 	bne	r2,zero,2484 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2478:	00042480 	call	4248 <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    247c:	e03fff15 	stw	zero,-4(fp)
    2480:	00003c06 	br	2574 <xQueueGenericReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
    2484:	e0bff817 	ldw	r2,-32(fp)
    2488:	1004c03a 	cmpne	r2,r2,zero
    248c:	1000041e 	bne	r2,zero,24a0 <xQueueGenericReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    2490:	e13ff904 	addi	r4,fp,-28
    2494:	00038b40 	call	38b4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2498:	00800044 	movi	r2,1
    249c:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    24a0:	00042480 	call	4248 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    24a4:	00030d00 	call	30d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    24a8:	00041f40 	call	41f4 <vTaskEnterCritical>
    24ac:	e0bff617 	ldw	r2,-40(fp)
    24b0:	10801117 	ldw	r2,68(r2)
    24b4:	10bfffd8 	cmpnei	r2,r2,-1
    24b8:	1000021e 	bne	r2,zero,24c4 <xQueueGenericReceive+0x164>
    24bc:	e0bff617 	ldw	r2,-40(fp)
    24c0:	10001115 	stw	zero,68(r2)
    24c4:	e0bff617 	ldw	r2,-40(fp)
    24c8:	10801217 	ldw	r2,72(r2)
    24cc:	10bfffd8 	cmpnei	r2,r2,-1
    24d0:	1000021e 	bne	r2,zero,24dc <xQueueGenericReceive+0x17c>
    24d4:	e0bff617 	ldw	r2,-40(fp)
    24d8:	10001215 	stw	zero,72(r2)
    24dc:	00042480 	call	4248 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    24e0:	e13ff904 	addi	r4,fp,-28
    24e4:	e17ffd04 	addi	r5,fp,-12
    24e8:	00038ec0 	call	38ec <xTaskCheckForTimeOut>
    24ec:	1004c03a 	cmpne	r2,r2,zero
    24f0:	10001c1e 	bne	r2,zero,2564 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    24f4:	e13ff617 	ldw	r4,-40(fp)
    24f8:	0002b0c0 	call	2b0c <prvIsQueueEmpty>
    24fc:	1005003a 	cmpeq	r2,r2,zero
    2500:	1000141e 	bne	r2,zero,2554 <xQueueGenericReceive+0x1f4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2504:	e0bff617 	ldw	r2,-40(fp)
    2508:	10800017 	ldw	r2,0(r2)
    250c:	1004c03a 	cmpne	r2,r2,zero
    2510:	1000051e 	bne	r2,zero,2528 <xQueueGenericReceive+0x1c8>
					{
						taskENTER_CRITICAL();
    2514:	00041f40 	call	41f4 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    2518:	e0bff617 	ldw	r2,-40(fp)
    251c:	11000117 	ldw	r4,4(r2)
    2520:	0003fc80 	call	3fc8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    2524:	00042480 	call	4248 <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2528:	e0bff617 	ldw	r2,-40(fp)
    252c:	11000904 	addi	r4,r2,36
    2530:	e17ffd17 	ldw	r5,-12(fp)
    2534:	00035c80 	call	35c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    2538:	e13ff617 	ldw	r4,-40(fp)
    253c:	0002a1c0 	call	2a1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    2540:	00030f80 	call	30f8 <xTaskResumeAll>
    2544:	1004c03a 	cmpne	r2,r2,zero
    2548:	103f911e 	bne	r2,zero,2390 <xQueueGenericReceive+0x30>
				{
					portYIELD_WITHIN_API();
    254c:	003b683a 	trap	0
    2550:	003f8f06 	br	2390 <xQueueGenericReceive+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2554:	e13ff617 	ldw	r4,-40(fp)
    2558:	0002a1c0 	call	2a1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    255c:	00030f80 	call	30f8 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    2560:	003f8b06 	br	2390 <xQueueGenericReceive+0x30>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2564:	e13ff617 	ldw	r4,-40(fp)
    2568:	0002a1c0 	call	2a1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    256c:	00030f80 	call	30f8 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2570:	e03fff15 	stw	zero,-4(fp)
    2574:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    2578:	e037883a 	mov	sp,fp
    257c:	dfc00117 	ldw	ra,4(sp)
    2580:	df000017 	ldw	fp,0(sp)
    2584:	dec00204 	addi	sp,sp,8
    2588:	f800283a 	ret

0000258c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    258c:	defff804 	addi	sp,sp,-32
    2590:	dfc00715 	stw	ra,28(sp)
    2594:	df000615 	stw	fp,24(sp)
    2598:	df000604 	addi	fp,sp,24
    259c:	e13ffd15 	stw	r4,-12(fp)
    25a0:	e17ffe15 	stw	r5,-8(fp)
    25a4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    25a8:	e0bffd17 	ldw	r2,-12(fp)
    25ac:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    25b0:	e03ffb15 	stw	zero,-20(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    25b4:	e0bffa17 	ldw	r2,-24(fp)
    25b8:	10800e17 	ldw	r2,56(r2)
    25bc:	1005003a 	cmpeq	r2,r2,zero
    25c0:	1000241e 	bne	r2,zero,2654 <xQueueReceiveFromISR+0xc8>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    25c4:	e13ffa17 	ldw	r4,-24(fp)
    25c8:	e17ffe17 	ldw	r5,-8(fp)
    25cc:	00029800 	call	2980 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    25d0:	e0bffa17 	ldw	r2,-24(fp)
    25d4:	10800e17 	ldw	r2,56(r2)
    25d8:	10ffffc4 	addi	r3,r2,-1
    25dc:	e0bffa17 	ldw	r2,-24(fp)
    25e0:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    25e4:	e0bffa17 	ldw	r2,-24(fp)
    25e8:	10801117 	ldw	r2,68(r2)
    25ec:	10bfffd8 	cmpnei	r2,r2,-1
    25f0:	1000101e 	bne	r2,zero,2634 <xQueueReceiveFromISR+0xa8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    25f4:	e0bffa17 	ldw	r2,-24(fp)
    25f8:	10800417 	ldw	r2,16(r2)
    25fc:	1005003a 	cmpeq	r2,r2,zero
    2600:	1000111e 	bne	r2,zero,2648 <xQueueReceiveFromISR+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2604:	e0bffa17 	ldw	r2,-24(fp)
    2608:	11000404 	addi	r4,r2,16
    260c:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    2610:	1005003a 	cmpeq	r2,r2,zero
    2614:	10000c1e 	bne	r2,zero,2648 <xQueueReceiveFromISR+0xbc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    2618:	e0bfff17 	ldw	r2,-4(fp)
    261c:	1005003a 	cmpeq	r2,r2,zero
    2620:	1000091e 	bne	r2,zero,2648 <xQueueReceiveFromISR+0xbc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    2624:	e0ffff17 	ldw	r3,-4(fp)
    2628:	00800044 	movi	r2,1
    262c:	18800015 	stw	r2,0(r3)
    2630:	00000506 	br	2648 <xQueueReceiveFromISR+0xbc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    2634:	e0bffa17 	ldw	r2,-24(fp)
    2638:	10801117 	ldw	r2,68(r2)
    263c:	10c00044 	addi	r3,r2,1
    2640:	e0bffa17 	ldw	r2,-24(fp)
    2644:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    2648:	00800044 	movi	r2,1
    264c:	e0bffc15 	stw	r2,-16(fp)
    2650:	00000106 	br	2658 <xQueueReceiveFromISR+0xcc>
		}
		else
		{
			xReturn = pdFAIL;
    2654:	e03ffc15 	stw	zero,-16(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2658:	e0bffc17 	ldw	r2,-16(fp)
}
    265c:	e037883a 	mov	sp,fp
    2660:	dfc00117 	ldw	ra,4(sp)
    2664:	df000017 	ldw	fp,0(sp)
    2668:	dec00204 	addi	sp,sp,8
    266c:	f800283a 	ret

00002670 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2670:	defff804 	addi	sp,sp,-32
    2674:	dfc00715 	stw	ra,28(sp)
    2678:	df000615 	stw	fp,24(sp)
    267c:	df000604 	addi	fp,sp,24
    2680:	e13ffe15 	stw	r4,-8(fp)
    2684:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2688:	e0bffe17 	ldw	r2,-8(fp)
    268c:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2690:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2694:	e0bffa17 	ldw	r2,-24(fp)
    2698:	10800e17 	ldw	r2,56(r2)
    269c:	1005003a 	cmpeq	r2,r2,zero
    26a0:	10000c1e 	bne	r2,zero,26d4 <xQueuePeekFromISR+0x64>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    26a4:	e0bffa17 	ldw	r2,-24(fp)
    26a8:	10800317 	ldw	r2,12(r2)
    26ac:	e0bffb15 	stw	r2,-20(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    26b0:	e13ffa17 	ldw	r4,-24(fp)
    26b4:	e17fff17 	ldw	r5,-4(fp)
    26b8:	00029800 	call	2980 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    26bc:	e0fffa17 	ldw	r3,-24(fp)
    26c0:	e0bffb17 	ldw	r2,-20(fp)
    26c4:	18800315 	stw	r2,12(r3)

			xReturn = pdPASS;
    26c8:	00800044 	movi	r2,1
    26cc:	e0bffd15 	stw	r2,-12(fp)
    26d0:	00000106 	br	26d8 <xQueuePeekFromISR+0x68>
		}
		else
		{
			xReturn = pdFAIL;
    26d4:	e03ffd15 	stw	zero,-12(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    26d8:	e0bffd17 	ldw	r2,-12(fp)
}
    26dc:	e037883a 	mov	sp,fp
    26e0:	dfc00117 	ldw	ra,4(sp)
    26e4:	df000017 	ldw	fp,0(sp)
    26e8:	dec00204 	addi	sp,sp,8
    26ec:	f800283a 	ret

000026f0 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    26f0:	defffc04 	addi	sp,sp,-16
    26f4:	dfc00315 	stw	ra,12(sp)
    26f8:	df000215 	stw	fp,8(sp)
    26fc:	df000204 	addi	fp,sp,8
    2700:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    2704:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2708:	e0bfff17 	ldw	r2,-4(fp)
    270c:	10800e17 	ldw	r2,56(r2)
    2710:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2714:	00042480 	call	4248 <vTaskExitCritical>

	return uxReturn;
    2718:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    271c:	e037883a 	mov	sp,fp
    2720:	dfc00117 	ldw	ra,4(sp)
    2724:	df000017 	ldw	fp,0(sp)
    2728:	dec00204 	addi	sp,sp,8
    272c:	f800283a 	ret

00002730 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    2730:	defffb04 	addi	sp,sp,-20
    2734:	dfc00415 	stw	ra,16(sp)
    2738:	df000315 	stw	fp,12(sp)
    273c:	df000304 	addi	fp,sp,12
    2740:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    2744:	e0bfff17 	ldw	r2,-4(fp)
    2748:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    274c:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    2750:	e0bffd17 	ldw	r2,-12(fp)
    2754:	10c00f17 	ldw	r3,60(r2)
    2758:	e0bffd17 	ldw	r2,-12(fp)
    275c:	10800e17 	ldw	r2,56(r2)
    2760:	1885c83a 	sub	r2,r3,r2
    2764:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2768:	00042480 	call	4248 <vTaskExitCritical>

	return uxReturn;
    276c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2770:	e037883a 	mov	sp,fp
    2774:	dfc00117 	ldw	ra,4(sp)
    2778:	df000017 	ldw	fp,0(sp)
    277c:	dec00204 	addi	sp,sp,8
    2780:	f800283a 	ret

00002784 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2784:	defffd04 	addi	sp,sp,-12
    2788:	df000215 	stw	fp,8(sp)
    278c:	df000204 	addi	fp,sp,8
    2790:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2794:	e0bfff17 	ldw	r2,-4(fp)
    2798:	10800e17 	ldw	r2,56(r2)
    279c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    27a0:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    27a4:	e037883a 	mov	sp,fp
    27a8:	df000017 	ldw	fp,0(sp)
    27ac:	dec00104 	addi	sp,sp,4
    27b0:	f800283a 	ret

000027b4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    27b4:	defffc04 	addi	sp,sp,-16
    27b8:	dfc00315 	stw	ra,12(sp)
    27bc:	df000215 	stw	fp,8(sp)
    27c0:	df000204 	addi	fp,sp,8
    27c4:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    27d0:	e13ffe17 	ldw	r4,-8(fp)
    27d4:	00012300 	call	1230 <vPortFree>
}
    27d8:	e037883a 	mov	sp,fp
    27dc:	dfc00117 	ldw	ra,4(sp)
    27e0:	df000017 	ldw	fp,0(sp)
    27e4:	dec00204 	addi	sp,sp,8
    27e8:	f800283a 	ret

000027ec <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    27ec:	defffa04 	addi	sp,sp,-24
    27f0:	dfc00515 	stw	ra,20(sp)
    27f4:	df000415 	stw	fp,16(sp)
    27f8:	df000404 	addi	fp,sp,16
    27fc:	e13ffd15 	stw	r4,-12(fp)
    2800:	e17ffe15 	stw	r5,-8(fp)
    2804:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    2808:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    280c:	e0bffd17 	ldw	r2,-12(fp)
    2810:	10801017 	ldw	r2,64(r2)
    2814:	1004c03a 	cmpne	r2,r2,zero
    2818:	10000b1e 	bne	r2,zero,2848 <prvCopyDataToQueue+0x5c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    281c:	e0bffd17 	ldw	r2,-12(fp)
    2820:	10800017 	ldw	r2,0(r2)
    2824:	1004c03a 	cmpne	r2,r2,zero
    2828:	10004a1e 	bne	r2,zero,2954 <prvCopyDataToQueue+0x168>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    282c:	e0bffd17 	ldw	r2,-12(fp)
    2830:	11000117 	ldw	r4,4(r2)
    2834:	00040f80 	call	40f8 <xTaskPriorityDisinherit>
    2838:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    283c:	e0bffd17 	ldw	r2,-12(fp)
    2840:	10000115 	stw	zero,4(r2)
    2844:	00004306 	br	2954 <prvCopyDataToQueue+0x168>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    2848:	e0bfff17 	ldw	r2,-4(fp)
    284c:	1004c03a 	cmpne	r2,r2,zero
    2850:	1000191e 	bne	r2,zero,28b8 <prvCopyDataToQueue+0xcc>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    2854:	e0bffd17 	ldw	r2,-12(fp)
    2858:	10c00217 	ldw	r3,8(r2)
    285c:	e0bffd17 	ldw	r2,-12(fp)
    2860:	11801017 	ldw	r6,64(r2)
    2864:	e0bffe17 	ldw	r2,-8(fp)
    2868:	1809883a 	mov	r4,r3
    286c:	100b883a 	mov	r5,r2
    2870:	00052900 	call	5290 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2874:	e0bffd17 	ldw	r2,-12(fp)
    2878:	10c00217 	ldw	r3,8(r2)
    287c:	e0bffd17 	ldw	r2,-12(fp)
    2880:	10801017 	ldw	r2,64(r2)
    2884:	1887883a 	add	r3,r3,r2
    2888:	e0bffd17 	ldw	r2,-12(fp)
    288c:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2890:	e0bffd17 	ldw	r2,-12(fp)
    2894:	10c00217 	ldw	r3,8(r2)
    2898:	e0bffd17 	ldw	r2,-12(fp)
    289c:	10800117 	ldw	r2,4(r2)
    28a0:	18802c36 	bltu	r3,r2,2954 <prvCopyDataToQueue+0x168>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    28a4:	e0bffd17 	ldw	r2,-12(fp)
    28a8:	10c00017 	ldw	r3,0(r2)
    28ac:	e0bffd17 	ldw	r2,-12(fp)
    28b0:	10c00215 	stw	r3,8(r2)
    28b4:	00002706 	br	2954 <prvCopyDataToQueue+0x168>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    28b8:	e0bffd17 	ldw	r2,-12(fp)
    28bc:	10c00317 	ldw	r3,12(r2)
    28c0:	e0bffd17 	ldw	r2,-12(fp)
    28c4:	11801017 	ldw	r6,64(r2)
    28c8:	e0bffe17 	ldw	r2,-8(fp)
    28cc:	1809883a 	mov	r4,r3
    28d0:	100b883a 	mov	r5,r2
    28d4:	00052900 	call	5290 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    28d8:	e0bffd17 	ldw	r2,-12(fp)
    28dc:	10c00317 	ldw	r3,12(r2)
    28e0:	e0bffd17 	ldw	r2,-12(fp)
    28e4:	10801017 	ldw	r2,64(r2)
    28e8:	1887c83a 	sub	r3,r3,r2
    28ec:	e0bffd17 	ldw	r2,-12(fp)
    28f0:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    28f4:	e0bffd17 	ldw	r2,-12(fp)
    28f8:	10c00317 	ldw	r3,12(r2)
    28fc:	e0bffd17 	ldw	r2,-12(fp)
    2900:	10800017 	ldw	r2,0(r2)
    2904:	1880072e 	bgeu	r3,r2,2924 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    2908:	e0bffd17 	ldw	r2,-12(fp)
    290c:	10c00117 	ldw	r3,4(r2)
    2910:	e0bffd17 	ldw	r2,-12(fp)
    2914:	10801017 	ldw	r2,64(r2)
    2918:	1887c83a 	sub	r3,r3,r2
    291c:	e0bffd17 	ldw	r2,-12(fp)
    2920:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	10800098 	cmpnei	r2,r2,2
    292c:	1000091e 	bne	r2,zero,2954 <prvCopyDataToQueue+0x168>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2930:	e0bffd17 	ldw	r2,-12(fp)
    2934:	10800e17 	ldw	r2,56(r2)
    2938:	1005003a 	cmpeq	r2,r2,zero
    293c:	1000051e 	bne	r2,zero,2954 <prvCopyDataToQueue+0x168>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    2940:	e0bffd17 	ldw	r2,-12(fp)
    2944:	10800e17 	ldw	r2,56(r2)
    2948:	10ffffc4 	addi	r3,r2,-1
    294c:	e0bffd17 	ldw	r2,-12(fp)
    2950:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    2954:	e0bffd17 	ldw	r2,-12(fp)
    2958:	10800e17 	ldw	r2,56(r2)
    295c:	10c00044 	addi	r3,r2,1
    2960:	e0bffd17 	ldw	r2,-12(fp)
    2964:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2968:	e0bffc17 	ldw	r2,-16(fp)
}
    296c:	e037883a 	mov	sp,fp
    2970:	dfc00117 	ldw	ra,4(sp)
    2974:	df000017 	ldw	fp,0(sp)
    2978:	dec00204 	addi	sp,sp,8
    297c:	f800283a 	ret

00002980 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2980:	defffc04 	addi	sp,sp,-16
    2984:	dfc00315 	stw	ra,12(sp)
    2988:	df000215 	stw	fp,8(sp)
    298c:	df000204 	addi	fp,sp,8
    2990:	e13ffe15 	stw	r4,-8(fp)
    2994:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2998:	e0bffe17 	ldw	r2,-8(fp)
    299c:	10801017 	ldw	r2,64(r2)
    29a0:	1005003a 	cmpeq	r2,r2,zero
    29a4:	1000181e 	bne	r2,zero,2a08 <prvCopyDataFromQueue+0x88>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    29a8:	e0bffe17 	ldw	r2,-8(fp)
    29ac:	10c00317 	ldw	r3,12(r2)
    29b0:	e0bffe17 	ldw	r2,-8(fp)
    29b4:	10801017 	ldw	r2,64(r2)
    29b8:	1887883a 	add	r3,r3,r2
    29bc:	e0bffe17 	ldw	r2,-8(fp)
    29c0:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    29c4:	e0bffe17 	ldw	r2,-8(fp)
    29c8:	10c00317 	ldw	r3,12(r2)
    29cc:	e0bffe17 	ldw	r2,-8(fp)
    29d0:	10800117 	ldw	r2,4(r2)
    29d4:	18800436 	bltu	r3,r2,29e8 <prvCopyDataFromQueue+0x68>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    29d8:	e0bffe17 	ldw	r2,-8(fp)
    29dc:	10c00017 	ldw	r3,0(r2)
    29e0:	e0bffe17 	ldw	r2,-8(fp)
    29e4:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    29e8:	e0bffe17 	ldw	r2,-8(fp)
    29ec:	10c00317 	ldw	r3,12(r2)
    29f0:	e0bffe17 	ldw	r2,-8(fp)
    29f4:	11801017 	ldw	r6,64(r2)
    29f8:	e0bfff17 	ldw	r2,-4(fp)
    29fc:	1009883a 	mov	r4,r2
    2a00:	180b883a 	mov	r5,r3
    2a04:	00052900 	call	5290 <memcpy>
	}
}
    2a08:	e037883a 	mov	sp,fp
    2a0c:	dfc00117 	ldw	ra,4(sp)
    2a10:	df000017 	ldw	fp,0(sp)
    2a14:	dec00204 	addi	sp,sp,8
    2a18:	f800283a 	ret

00002a1c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    2a1c:	defffd04 	addi	sp,sp,-12
    2a20:	dfc00215 	stw	ra,8(sp)
    2a24:	df000115 	stw	fp,4(sp)
    2a28:	df000104 	addi	fp,sp,4
    2a2c:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    2a30:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2a34:	00000f06 	br	2a74 <prvUnlockQueue+0x58>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2a38:	e0bfff17 	ldw	r2,-4(fp)
    2a3c:	10800917 	ldw	r2,36(r2)
    2a40:	1005003a 	cmpeq	r2,r2,zero
    2a44:	10000f1e 	bne	r2,zero,2a84 <prvUnlockQueue+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2a48:	e0bfff17 	ldw	r2,-4(fp)
    2a4c:	11000904 	addi	r4,r2,36
    2a50:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    2a54:	1005003a 	cmpeq	r2,r2,zero
    2a58:	1000011e 	bne	r2,zero,2a60 <prvUnlockQueue+0x44>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    2a5c:	00039b00 	call	39b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10801217 	ldw	r2,72(r2)
    2a68:	10ffffc4 	addi	r3,r2,-1
    2a6c:	e0bfff17 	ldw	r2,-4(fp)
    2a70:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2a74:	e0bfff17 	ldw	r2,-4(fp)
    2a78:	10801217 	ldw	r2,72(r2)
    2a7c:	10800048 	cmpgei	r2,r2,1
    2a80:	103fed1e 	bne	r2,zero,2a38 <prvUnlockQueue+0x1c>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2a84:	e0ffff17 	ldw	r3,-4(fp)
    2a88:	00bfffc4 	movi	r2,-1
    2a8c:	18801215 	stw	r2,72(r3)
	}
	taskEXIT_CRITICAL();
    2a90:	00042480 	call	4248 <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2a94:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2a98:	00000f06 	br	2ad8 <prvUnlockQueue+0xbc>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2a9c:	e0bfff17 	ldw	r2,-4(fp)
    2aa0:	10800417 	ldw	r2,16(r2)
    2aa4:	1005003a 	cmpeq	r2,r2,zero
    2aa8:	10000f1e 	bne	r2,zero,2ae8 <prvUnlockQueue+0xcc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2aac:	e0bfff17 	ldw	r2,-4(fp)
    2ab0:	11000404 	addi	r4,r2,16
    2ab4:	00036fc0 	call	36fc <xTaskRemoveFromEventList>
    2ab8:	1005003a 	cmpeq	r2,r2,zero
    2abc:	1000011e 	bne	r2,zero,2ac4 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    2ac0:	00039b00 	call	39b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2ac4:	e0bfff17 	ldw	r2,-4(fp)
    2ac8:	10801117 	ldw	r2,68(r2)
    2acc:	10ffffc4 	addi	r3,r2,-1
    2ad0:	e0bfff17 	ldw	r2,-4(fp)
    2ad4:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2ad8:	e0bfff17 	ldw	r2,-4(fp)
    2adc:	10801117 	ldw	r2,68(r2)
    2ae0:	10800048 	cmpgei	r2,r2,1
    2ae4:	103fed1e 	bne	r2,zero,2a9c <prvUnlockQueue+0x80>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2ae8:	e0ffff17 	ldw	r3,-4(fp)
    2aec:	00bfffc4 	movi	r2,-1
    2af0:	18801115 	stw	r2,68(r3)
	}
	taskEXIT_CRITICAL();
    2af4:	00042480 	call	4248 <vTaskExitCritical>
}
    2af8:	e037883a 	mov	sp,fp
    2afc:	dfc00117 	ldw	ra,4(sp)
    2b00:	df000017 	ldw	fp,0(sp)
    2b04:	dec00204 	addi	sp,sp,8
    2b08:	f800283a 	ret

00002b0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    2b0c:	defffc04 	addi	sp,sp,-16
    2b10:	dfc00315 	stw	ra,12(sp)
    2b14:	df000215 	stw	fp,8(sp)
    2b18:	df000204 	addi	fp,sp,8
    2b1c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2b20:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    2b24:	e0bfff17 	ldw	r2,-4(fp)
    2b28:	10800e17 	ldw	r2,56(r2)
    2b2c:	1004c03a 	cmpne	r2,r2,zero
    2b30:	1000031e 	bne	r2,zero,2b40 <prvIsQueueEmpty+0x34>
		{
			xReturn = pdTRUE;
    2b34:	00800044 	movi	r2,1
    2b38:	e0bffe15 	stw	r2,-8(fp)
    2b3c:	00000106 	br	2b44 <prvIsQueueEmpty+0x38>
		}
		else
		{
			xReturn = pdFALSE;
    2b40:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2b44:	00042480 	call	4248 <vTaskExitCritical>

	return xReturn;
    2b48:	e0bffe17 	ldw	r2,-8(fp)
}
    2b4c:	e037883a 	mov	sp,fp
    2b50:	dfc00117 	ldw	ra,4(sp)
    2b54:	df000017 	ldw	fp,0(sp)
    2b58:	dec00204 	addi	sp,sp,8
    2b5c:	f800283a 	ret

00002b60 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2b60:	defffd04 	addi	sp,sp,-12
    2b64:	df000215 	stw	fp,8(sp)
    2b68:	df000204 	addi	fp,sp,8
    2b6c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2b70:	e0bfff17 	ldw	r2,-4(fp)
    2b74:	10800e17 	ldw	r2,56(r2)
    2b78:	1004c03a 	cmpne	r2,r2,zero
    2b7c:	1000031e 	bne	r2,zero,2b8c <xQueueIsQueueEmptyFromISR+0x2c>
	{
		xReturn = pdTRUE;
    2b80:	00800044 	movi	r2,1
    2b84:	e0bffe15 	stw	r2,-8(fp)
    2b88:	00000106 	br	2b90 <xQueueIsQueueEmptyFromISR+0x30>
	}
	else
	{
		xReturn = pdFALSE;
    2b8c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2b90:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2b94:	e037883a 	mov	sp,fp
    2b98:	df000017 	ldw	fp,0(sp)
    2b9c:	dec00104 	addi	sp,sp,4
    2ba0:	f800283a 	ret

00002ba4 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2ba4:	defffc04 	addi	sp,sp,-16
    2ba8:	dfc00315 	stw	ra,12(sp)
    2bac:	df000215 	stw	fp,8(sp)
    2bb0:	df000204 	addi	fp,sp,8
    2bb4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2bb8:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2bbc:	e0bfff17 	ldw	r2,-4(fp)
    2bc0:	10c00e17 	ldw	r3,56(r2)
    2bc4:	e0bfff17 	ldw	r2,-4(fp)
    2bc8:	10800f17 	ldw	r2,60(r2)
    2bcc:	1880031e 	bne	r3,r2,2bdc <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2bd0:	00800044 	movi	r2,1
    2bd4:	e0bffe15 	stw	r2,-8(fp)
    2bd8:	00000106 	br	2be0 <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2bdc:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2be0:	00042480 	call	4248 <vTaskExitCritical>

	return xReturn;
    2be4:	e0bffe17 	ldw	r2,-8(fp)
}
    2be8:	e037883a 	mov	sp,fp
    2bec:	dfc00117 	ldw	ra,4(sp)
    2bf0:	df000017 	ldw	fp,0(sp)
    2bf4:	dec00204 	addi	sp,sp,8
    2bf8:	f800283a 	ret

00002bfc <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2bfc:	defffd04 	addi	sp,sp,-12
    2c00:	df000215 	stw	fp,8(sp)
    2c04:	df000204 	addi	fp,sp,8
    2c08:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2c0c:	e0bfff17 	ldw	r2,-4(fp)
    2c10:	10c00e17 	ldw	r3,56(r2)
    2c14:	e0bfff17 	ldw	r2,-4(fp)
    2c18:	10800f17 	ldw	r2,60(r2)
    2c1c:	1880031e 	bne	r3,r2,2c2c <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2c20:	00800044 	movi	r2,1
    2c24:	e0bffe15 	stw	r2,-8(fp)
    2c28:	00000106 	br	2c30 <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2c2c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2c30:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2c34:	e037883a 	mov	sp,fp
    2c38:	df000017 	ldw	fp,0(sp)
    2c3c:	dec00104 	addi	sp,sp,4
    2c40:	f800283a 	ret

00002c44 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2c44:	defffb04 	addi	sp,sp,-20
    2c48:	dfc00415 	stw	ra,16(sp)
    2c4c:	df000315 	stw	fp,12(sp)
    2c50:	df000304 	addi	fp,sp,12
    2c54:	e13ffe15 	stw	r4,-8(fp)
    2c58:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2c5c:	e0bffe17 	ldw	r2,-8(fp)
    2c60:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2c64:	00041f40 	call	41f4 <vTaskEnterCritical>
    2c68:	e0bffd17 	ldw	r2,-12(fp)
    2c6c:	10801117 	ldw	r2,68(r2)
    2c70:	10bfffd8 	cmpnei	r2,r2,-1
    2c74:	1000021e 	bne	r2,zero,2c80 <vQueueWaitForMessageRestricted+0x3c>
    2c78:	e0bffd17 	ldw	r2,-12(fp)
    2c7c:	10001115 	stw	zero,68(r2)
    2c80:	e0bffd17 	ldw	r2,-12(fp)
    2c84:	10801217 	ldw	r2,72(r2)
    2c88:	10bfffd8 	cmpnei	r2,r2,-1
    2c8c:	1000021e 	bne	r2,zero,2c98 <vQueueWaitForMessageRestricted+0x54>
    2c90:	e0bffd17 	ldw	r2,-12(fp)
    2c94:	10001215 	stw	zero,72(r2)
    2c98:	00042480 	call	4248 <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2c9c:	e0bffd17 	ldw	r2,-12(fp)
    2ca0:	10800e17 	ldw	r2,56(r2)
    2ca4:	1004c03a 	cmpne	r2,r2,zero
    2ca8:	1000041e 	bne	r2,zero,2cbc <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2cac:	e0bffd17 	ldw	r2,-12(fp)
    2cb0:	11000904 	addi	r4,r2,36
    2cb4:	e17fff17 	ldw	r5,-4(fp)
    2cb8:	000369c0 	call	369c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2cbc:	e13ffd17 	ldw	r4,-12(fp)
    2cc0:	0002a1c0 	call	2a1c <prvUnlockQueue>
	}
    2cc4:	e037883a 	mov	sp,fp
    2cc8:	dfc00117 	ldw	ra,4(sp)
    2ccc:	df000017 	ldw	fp,0(sp)
    2cd0:	dec00204 	addi	sp,sp,8
    2cd4:	f800283a 	ret

00002cd8 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2cd8:	defff604 	addi	sp,sp,-40
    2cdc:	dfc00915 	stw	ra,36(sp)
    2ce0:	df000815 	stw	fp,32(sp)
    2ce4:	df000804 	addi	fp,sp,32
    2ce8:	e13ffc15 	stw	r4,-16(fp)
    2cec:	e17ffd15 	stw	r5,-12(fp)
    2cf0:	e1ffff15 	stw	r7,-4(fp)
    2cf4:	e1bffe0d 	sth	r6,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2cf8:	e13ffe0b 	ldhu	r4,-8(fp)
    2cfc:	e1400417 	ldw	r5,16(fp)
    2d00:	0003cf00 	call	3cf0 <prvAllocateTCBAndStack>
    2d04:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2d08:	e0bffa17 	ldw	r2,-24(fp)
    2d0c:	1005003a 	cmpeq	r2,r2,zero
    2d10:	1000501e 	bne	r2,zero,2e54 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2d14:	e0bffa17 	ldw	r2,-24(fp)
    2d18:	10c00c17 	ldw	r3,48(r2)
    2d1c:	e0bffe0b 	ldhu	r2,-8(fp)
    2d20:	1085883a 	add	r2,r2,r2
    2d24:	1085883a 	add	r2,r2,r2
    2d28:	1885883a 	add	r2,r3,r2
    2d2c:	10bfff04 	addi	r2,r2,-4
    2d30:	e0bff915 	stw	r2,-28(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2d34:	e0bff917 	ldw	r2,-28(fp)
    2d38:	1007883a 	mov	r3,r2
    2d3c:	00bfff04 	movi	r2,-4
    2d40:	1884703a 	and	r2,r3,r2
    2d44:	e0bff915 	stw	r2,-28(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2d48:	e0bffe0b 	ldhu	r2,-8(fp)
    2d4c:	d8800015 	stw	r2,0(sp)
    2d50:	e13ffa17 	ldw	r4,-24(fp)
    2d54:	e17ffd17 	ldw	r5,-12(fp)
    2d58:	e1800217 	ldw	r6,8(fp)
    2d5c:	e1c00517 	ldw	r7,20(fp)
    2d60:	00039f00 	call	39f0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2d64:	e13ff917 	ldw	r4,-28(fp)
    2d68:	e17ffc17 	ldw	r5,-16(fp)
    2d6c:	e1bfff17 	ldw	r6,-4(fp)
    2d70:	00017d40 	call	17d4 <pxPortInitialiseStack>
    2d74:	1007883a 	mov	r3,r2
    2d78:	e0bffa17 	ldw	r2,-24(fp)
    2d7c:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2d80:	e0800317 	ldw	r2,12(fp)
    2d84:	1005003a 	cmpeq	r2,r2,zero
    2d88:	1000031e 	bne	r2,zero,2d98 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2d8c:	e0c00317 	ldw	r3,12(fp)
    2d90:	e0bffa17 	ldw	r2,-24(fp)
    2d94:	18800015 	stw	r2,0(r3)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2d98:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2d9c:	d0a02417 	ldw	r2,-32624(gp)
    2da0:	10800044 	addi	r2,r2,1
    2da4:	d0a02415 	stw	r2,-32624(gp)
			if( pxCurrentTCB == NULL )
    2da8:	d0a02217 	ldw	r2,-32632(gp)
    2dac:	1004c03a 	cmpne	r2,r2,zero
    2db0:	1000071e 	bne	r2,zero,2dd0 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2db4:	e0bffa17 	ldw	r2,-24(fp)
    2db8:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2dbc:	d0a02417 	ldw	r2,-32624(gp)
    2dc0:	10800058 	cmpnei	r2,r2,1
    2dc4:	10000b1e 	bne	r2,zero,2df4 <xTaskGenericCreate+0x11c>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2dc8:	0003b2c0 	call	3b2c <prvInitialiseTaskLists>
    2dcc:	00000906 	br	2df4 <xTaskGenericCreate+0x11c>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2dd0:	d0a02717 	ldw	r2,-32612(gp)
    2dd4:	1004c03a 	cmpne	r2,r2,zero
    2dd8:	1000061e 	bne	r2,zero,2df4 <xTaskGenericCreate+0x11c>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2ddc:	d0a02217 	ldw	r2,-32632(gp)
    2de0:	10c00b17 	ldw	r3,44(r2)
    2de4:	e0800217 	ldw	r2,8(fp)
    2de8:	10c00236 	bltu	r2,r3,2df4 <xTaskGenericCreate+0x11c>
					{
						pxCurrentTCB = pxNewTCB;
    2dec:	e0bffa17 	ldw	r2,-24(fp)
    2df0:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2df4:	d0a02b17 	ldw	r2,-32596(gp)
    2df8:	10800044 	addi	r2,r2,1
    2dfc:	d0a02b15 	stw	r2,-32596(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2e00:	e0bffa17 	ldw	r2,-24(fp)
    2e04:	10c00b17 	ldw	r3,44(r2)
    2e08:	d0a02617 	ldw	r2,-32616(gp)
    2e0c:	10c0032e 	bgeu	r2,r3,2e1c <xTaskGenericCreate+0x144>
    2e10:	e0bffa17 	ldw	r2,-24(fp)
    2e14:	10800b17 	ldw	r2,44(r2)
    2e18:	d0a02615 	stw	r2,-32616(gp)
    2e1c:	e0bffa17 	ldw	r2,-24(fp)
    2e20:	10800b17 	ldw	r2,44(r2)
    2e24:	10800524 	muli	r2,r2,20
    2e28:	1007883a 	mov	r3,r2
    2e2c:	00820234 	movhi	r2,2056
    2e30:	10bd8204 	addi	r2,r2,-2552
    2e34:	1889883a 	add	r4,r3,r2
    2e38:	e0bffa17 	ldw	r2,-24(fp)
    2e3c:	11400104 	addi	r5,r2,4
    2e40:	000157c0 	call	157c <vListInsertEnd>

			xReturn = pdPASS;
    2e44:	00800044 	movi	r2,1
    2e48:	e0bffb15 	stw	r2,-20(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2e4c:	00042480 	call	4248 <vTaskExitCritical>
    2e50:	00000206 	br	2e5c <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2e54:	00bfffc4 	movi	r2,-1
    2e58:	e0bffb15 	stw	r2,-20(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2e5c:	e0bffb17 	ldw	r2,-20(fp)
    2e60:	10800058 	cmpnei	r2,r2,1
    2e64:	1000081e 	bne	r2,zero,2e88 <xTaskGenericCreate+0x1b0>
	{
		if( xSchedulerRunning != pdFALSE )
    2e68:	d0a02717 	ldw	r2,-32612(gp)
    2e6c:	1005003a 	cmpeq	r2,r2,zero
    2e70:	1000051e 	bne	r2,zero,2e88 <xTaskGenericCreate+0x1b0>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2e74:	d0a02217 	ldw	r2,-32632(gp)
    2e78:	10c00b17 	ldw	r3,44(r2)
    2e7c:	e0800217 	ldw	r2,8(fp)
    2e80:	1880012e 	bgeu	r3,r2,2e88 <xTaskGenericCreate+0x1b0>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2e84:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2e88:	e0bffb17 	ldw	r2,-20(fp)
}
    2e8c:	e037883a 	mov	sp,fp
    2e90:	dfc00117 	ldw	ra,4(sp)
    2e94:	df000017 	ldw	fp,0(sp)
    2e98:	dec00204 	addi	sp,sp,8
    2e9c:	f800283a 	ret

00002ea0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2ea0:	defffb04 	addi	sp,sp,-20
    2ea4:	dfc00415 	stw	ra,16(sp)
    2ea8:	df000315 	stw	fp,12(sp)
    2eac:	df000304 	addi	fp,sp,12
    2eb0:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2eb4:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2eb8:	e0bffe17 	ldw	r2,-8(fp)
    2ebc:	1004c03a 	cmpne	r2,r2,zero
    2ec0:	1000031e 	bne	r2,zero,2ed0 <vTaskDelete+0x30>
    2ec4:	d0a02217 	ldw	r2,-32632(gp)
    2ec8:	e0bfff15 	stw	r2,-4(fp)
    2ecc:	00000206 	br	2ed8 <vTaskDelete+0x38>
    2ed0:	e0bffe17 	ldw	r2,-8(fp)
    2ed4:	e0bfff15 	stw	r2,-4(fp)
    2ed8:	e0bfff17 	ldw	r2,-4(fp)
    2edc:	e0bffd15 	stw	r2,-12(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2ee0:	e0bffd17 	ldw	r2,-12(fp)
    2ee4:	11000104 	addi	r4,r2,4
    2ee8:	00016d80 	call	16d8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2eec:	e0bffd17 	ldw	r2,-12(fp)
    2ef0:	10800a17 	ldw	r2,40(r2)
    2ef4:	1005003a 	cmpeq	r2,r2,zero
    2ef8:	1000031e 	bne	r2,zero,2f08 <vTaskDelete+0x68>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2efc:	e0bffd17 	ldw	r2,-12(fp)
    2f00:	11000604 	addi	r4,r2,24
    2f04:	00016d80 	call	16d8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2f08:	e0bffd17 	ldw	r2,-12(fp)
    2f0c:	11400104 	addi	r5,r2,4
    2f10:	01020234 	movhi	r4,2056
    2f14:	213dcd04 	addi	r4,r4,-2252
    2f18:	000157c0 	call	157c <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2f1c:	d0a02317 	ldw	r2,-32628(gp)
    2f20:	10800044 	addi	r2,r2,1
    2f24:	d0a02315 	stw	r2,-32628(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2f28:	d0a02b17 	ldw	r2,-32596(gp)
    2f2c:	10800044 	addi	r2,r2,1
    2f30:	d0a02b15 	stw	r2,-32596(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2f34:	00042480 	call	4248 <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2f38:	d0a02717 	ldw	r2,-32612(gp)
    2f3c:	1005003a 	cmpeq	r2,r2,zero
    2f40:	1000081e 	bne	r2,zero,2f64 <vTaskDelete+0xc4>
		{
			if( pxTCB == pxCurrentTCB )
    2f44:	d0e02217 	ldw	r3,-32632(gp)
    2f48:	e0bffd17 	ldw	r2,-12(fp)
    2f4c:	10c0021e 	bne	r2,r3,2f58 <vTaskDelete+0xb8>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2f50:	003b683a 	trap	0
    2f54:	00000306 	br	2f64 <vTaskDelete+0xc4>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2f58:	00041f40 	call	41f4 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2f5c:	0003edc0 	call	3edc <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2f60:	00042480 	call	4248 <vTaskExitCritical>
			}
		}
	}
    2f64:	e037883a 	mov	sp,fp
    2f68:	dfc00117 	ldw	ra,4(sp)
    2f6c:	df000017 	ldw	fp,0(sp)
    2f70:	dec00204 	addi	sp,sp,8
    2f74:	f800283a 	ret

00002f78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2f78:	defffb04 	addi	sp,sp,-20
    2f7c:	dfc00415 	stw	ra,16(sp)
    2f80:	df000315 	stw	fp,12(sp)
    2f84:	df000304 	addi	fp,sp,12
    2f88:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2f8c:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2f90:	e0bfff17 	ldw	r2,-4(fp)
    2f94:	1005003a 	cmpeq	r2,r2,zero
    2f98:	10000c1e 	bne	r2,zero,2fcc <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2f9c:	00030d00 	call	30d0 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2fa0:	d0e02517 	ldw	r3,-32620(gp)
    2fa4:	e0bfff17 	ldw	r2,-4(fp)
    2fa8:	1885883a 	add	r2,r3,r2
    2fac:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2fb0:	d0a02217 	ldw	r2,-32632(gp)
    2fb4:	11000104 	addi	r4,r2,4
    2fb8:	00016d80 	call	16d8 <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2fbc:	e13ffe17 	ldw	r4,-8(fp)
    2fc0:	0003c780 	call	3c78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2fc4:	00030f80 	call	30f8 <xTaskResumeAll>
    2fc8:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2fcc:	e0bffd17 	ldw	r2,-12(fp)
    2fd0:	1004c03a 	cmpne	r2,r2,zero
    2fd4:	1000011e 	bne	r2,zero,2fdc <vTaskDelay+0x64>
		{
			portYIELD_WITHIN_API();
    2fd8:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2fdc:	e037883a 	mov	sp,fp
    2fe0:	dfc00117 	ldw	ra,4(sp)
    2fe4:	df000017 	ldw	fp,0(sp)
    2fe8:	dec00204 	addi	sp,sp,8
    2fec:	f800283a 	ret

00002ff0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2ff0:	defff804 	addi	sp,sp,-32
    2ff4:	dfc00715 	stw	ra,28(sp)
    2ff8:	df000615 	stw	fp,24(sp)
    2ffc:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    3000:	d8000015 	stw	zero,0(sp)
    3004:	d8000115 	stw	zero,4(sp)
    3008:	d8000215 	stw	zero,8(sp)
    300c:	d8000315 	stw	zero,12(sp)
    3010:	01000034 	movhi	r4,0
    3014:	210e7504 	addi	r4,r4,14804
    3018:	01420034 	movhi	r5,2048
    301c:	29401704 	addi	r5,r5,92
    3020:	01840004 	movi	r6,4096
    3024:	000f883a 	mov	r7,zero
    3028:	0002cd80 	call	2cd8 <xTaskGenericCreate>
    302c:	e0bfff15 	stw	r2,-4(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    3030:	e0bfff17 	ldw	r2,-4(fp)
    3034:	10800058 	cmpnei	r2,r2,1
    3038:	1000021e 	bne	r2,zero,3044 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    303c:	000496c0 	call	496c <xTimerCreateTimerTask>
    3040:	e0bfff15 	stw	r2,-4(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    3044:	e0bfff17 	ldw	r2,-4(fp)
    3048:	10800058 	cmpnei	r2,r2,1
    304c:	10000a1e 	bne	r2,zero,3078 <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3050:	0005303a 	rdctl	r2,status
    3054:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3058:	e0fffe17 	ldw	r3,-8(fp)
    305c:	00bfff84 	movi	r2,-2
    3060:	1884703a 	and	r2,r3,r2
    3064:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    3068:	00800044 	movi	r2,1
    306c:	d0a02715 	stw	r2,-32612(gp)
		xTickCount = ( TickType_t ) 0U;
    3070:	d0202515 	stw	zero,-32620(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    3074:	00018bc0 	call	18bc <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    3078:	e037883a 	mov	sp,fp
    307c:	dfc00117 	ldw	ra,4(sp)
    3080:	df000017 	ldw	fp,0(sp)
    3084:	dec00204 	addi	sp,sp,8
    3088:	f800283a 	ret

0000308c <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    308c:	defffd04 	addi	sp,sp,-12
    3090:	dfc00215 	stw	ra,8(sp)
    3094:	df000115 	stw	fp,4(sp)
    3098:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    309c:	0005303a 	rdctl	r2,status
    30a0:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    30a4:	e0ffff17 	ldw	r3,-4(fp)
    30a8:	00bfff84 	movi	r2,-2
    30ac:	1884703a 	and	r2,r3,r2
    30b0:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    30b4:	d0202715 	stw	zero,-32612(gp)
	vPortEndScheduler();
    30b8:	00018f40 	call	18f4 <vPortEndScheduler>
}
    30bc:	e037883a 	mov	sp,fp
    30c0:	dfc00117 	ldw	ra,4(sp)
    30c4:	df000017 	ldw	fp,0(sp)
    30c8:	dec00204 	addi	sp,sp,8
    30cc:	f800283a 	ret

000030d0 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    30d0:	deffff04 	addi	sp,sp,-4
    30d4:	df000015 	stw	fp,0(sp)
    30d8:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    30dc:	d0a02c17 	ldw	r2,-32592(gp)
    30e0:	10800044 	addi	r2,r2,1
    30e4:	d0a02c15 	stw	r2,-32592(gp)
}
    30e8:	e037883a 	mov	sp,fp
    30ec:	df000017 	ldw	fp,0(sp)
    30f0:	dec00104 	addi	sp,sp,4
    30f4:	f800283a 	ret

000030f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    30f8:	defffc04 	addi	sp,sp,-16
    30fc:	dfc00315 	stw	ra,12(sp)
    3100:	df000215 	stw	fp,8(sp)
    3104:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3108:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    310c:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    3110:	d0a02c17 	ldw	r2,-32592(gp)
    3114:	10bfffc4 	addi	r2,r2,-1
    3118:	d0a02c15 	stw	r2,-32592(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    311c:	d0a02c17 	ldw	r2,-32592(gp)
    3120:	1004c03a 	cmpne	r2,r2,zero
    3124:	1000411e 	bne	r2,zero,322c <xTaskResumeAll+0x134>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    3128:	d0a02417 	ldw	r2,-32624(gp)
    312c:	1005003a 	cmpeq	r2,r2,zero
    3130:	10003e1e 	bne	r2,zero,322c <xTaskResumeAll+0x134>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3134:	00002306 	br	31c4 <xTaskResumeAll+0xcc>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    3138:	00820234 	movhi	r2,2056
    313c:	10bdc804 	addi	r2,r2,-2272
    3140:	10800317 	ldw	r2,12(r2)
    3144:	10800317 	ldw	r2,12(r2)
    3148:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    314c:	e0bfff17 	ldw	r2,-4(fp)
    3150:	11000604 	addi	r4,r2,24
    3154:	00016d80 	call	16d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3158:	e0bfff17 	ldw	r2,-4(fp)
    315c:	11000104 	addi	r4,r2,4
    3160:	00016d80 	call	16d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3164:	e0bfff17 	ldw	r2,-4(fp)
    3168:	10c00b17 	ldw	r3,44(r2)
    316c:	d0a02617 	ldw	r2,-32616(gp)
    3170:	10c0032e 	bgeu	r2,r3,3180 <xTaskResumeAll+0x88>
    3174:	e0bfff17 	ldw	r2,-4(fp)
    3178:	10800b17 	ldw	r2,44(r2)
    317c:	d0a02615 	stw	r2,-32616(gp)
    3180:	e0bfff17 	ldw	r2,-4(fp)
    3184:	10800b17 	ldw	r2,44(r2)
    3188:	10800524 	muli	r2,r2,20
    318c:	1007883a 	mov	r3,r2
    3190:	00820234 	movhi	r2,2056
    3194:	10bd8204 	addi	r2,r2,-2552
    3198:	1889883a 	add	r4,r3,r2
    319c:	e0bfff17 	ldw	r2,-4(fp)
    31a0:	11400104 	addi	r5,r2,4
    31a4:	000157c0 	call	157c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    31a8:	e0bfff17 	ldw	r2,-4(fp)
    31ac:	10c00b17 	ldw	r3,44(r2)
    31b0:	d0a02217 	ldw	r2,-32632(gp)
    31b4:	10800b17 	ldw	r2,44(r2)
    31b8:	18800236 	bltu	r3,r2,31c4 <xTaskResumeAll+0xcc>
					{
						xYieldPending = pdTRUE;
    31bc:	00800044 	movi	r2,1
    31c0:	d0a02915 	stw	r2,-32604(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    31c4:	00820234 	movhi	r2,2056
    31c8:	10bdc804 	addi	r2,r2,-2272
    31cc:	10800017 	ldw	r2,0(r2)
    31d0:	1004c03a 	cmpne	r2,r2,zero
    31d4:	103fd81e 	bne	r2,zero,3138 <xTaskResumeAll+0x40>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    31d8:	d0a02817 	ldw	r2,-32608(gp)
    31dc:	1005003a 	cmpeq	r2,r2,zero
    31e0:	10000c1e 	bne	r2,zero,3214 <xTaskResumeAll+0x11c>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    31e4:	00000806 	br	3208 <xTaskResumeAll+0x110>
					{
						if( xTaskIncrementTick() != pdFALSE )
    31e8:	00032bc0 	call	32bc <xTaskIncrementTick>
    31ec:	1005003a 	cmpeq	r2,r2,zero
    31f0:	1000021e 	bne	r2,zero,31fc <xTaskResumeAll+0x104>
						{
							xYieldPending = pdTRUE;
    31f4:	00800044 	movi	r2,1
    31f8:	d0a02915 	stw	r2,-32604(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    31fc:	d0a02817 	ldw	r2,-32608(gp)
    3200:	10bfffc4 	addi	r2,r2,-1
    3204:	d0a02815 	stw	r2,-32608(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3208:	d0a02817 	ldw	r2,-32608(gp)
    320c:	1004c03a 	cmpne	r2,r2,zero
    3210:	103ff51e 	bne	r2,zero,31e8 <xTaskResumeAll+0xf0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3214:	d0a02917 	ldw	r2,-32604(gp)
    3218:	10800058 	cmpnei	r2,r2,1
    321c:	1000031e 	bne	r2,zero,322c <xTaskResumeAll+0x134>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    3220:	00800044 	movi	r2,1
    3224:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    3228:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    322c:	00042480 	call	4248 <vTaskExitCritical>

	return xAlreadyYielded;
    3230:	e0bffe17 	ldw	r2,-8(fp)
}
    3234:	e037883a 	mov	sp,fp
    3238:	dfc00117 	ldw	ra,4(sp)
    323c:	df000017 	ldw	fp,0(sp)
    3240:	dec00204 	addi	sp,sp,8
    3244:	f800283a 	ret

00003248 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    3248:	defffe04 	addi	sp,sp,-8
    324c:	df000115 	stw	fp,4(sp)
    3250:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    3254:	d0a02517 	ldw	r2,-32620(gp)
    3258:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    325c:	e0bfff17 	ldw	r2,-4(fp)
}
    3260:	e037883a 	mov	sp,fp
    3264:	df000017 	ldw	fp,0(sp)
    3268:	dec00104 	addi	sp,sp,4
    326c:	f800283a 	ret

00003270 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3270:	defffd04 	addi	sp,sp,-12
    3274:	df000215 	stw	fp,8(sp)
    3278:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    327c:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3280:	d0a02517 	ldw	r2,-32620(gp)
    3284:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    3288:	e0bfff17 	ldw	r2,-4(fp)
}
    328c:	e037883a 	mov	sp,fp
    3290:	df000017 	ldw	fp,0(sp)
    3294:	dec00104 	addi	sp,sp,4
    3298:	f800283a 	ret

0000329c <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    329c:	deffff04 	addi	sp,sp,-4
    32a0:	df000015 	stw	fp,0(sp)
    32a4:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    32a8:	d0a02417 	ldw	r2,-32624(gp)
}
    32ac:	e037883a 	mov	sp,fp
    32b0:	df000017 	ldw	fp,0(sp)
    32b4:	dec00104 	addi	sp,sp,4
    32b8:	f800283a 	ret

000032bc <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    32bc:	defff804 	addi	sp,sp,-32
    32c0:	dfc00715 	stw	ra,28(sp)
    32c4:	df000615 	stw	fp,24(sp)
    32c8:	df000604 	addi	fp,sp,24
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    32cc:	e03ffc15 	stw	zero,-16(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    32d0:	d0a02c17 	ldw	r2,-32592(gp)
    32d4:	1004c03a 	cmpne	r2,r2,zero
    32d8:	1000611e 	bne	r2,zero,3460 <xTaskIncrementTick+0x1a4>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    32dc:	d0a02517 	ldw	r2,-32620(gp)
    32e0:	10800044 	addi	r2,r2,1
    32e4:	d0a02515 	stw	r2,-32620(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    32e8:	d0a02517 	ldw	r2,-32620(gp)
    32ec:	e0bffb15 	stw	r2,-20(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    32f0:	e0bffb17 	ldw	r2,-20(fp)
    32f4:	1004c03a 	cmpne	r2,r2,zero
    32f8:	10000a1e 	bne	r2,zero,3324 <xTaskIncrementTick+0x68>
			{
				taskSWITCH_DELAYED_LISTS();
    32fc:	d0a02d17 	ldw	r2,-32588(gp)
    3300:	e0bffa15 	stw	r2,-24(fp)
    3304:	d0a02e17 	ldw	r2,-32584(gp)
    3308:	d0a02d15 	stw	r2,-32588(gp)
    330c:	e0bffa17 	ldw	r2,-24(fp)
    3310:	d0a02e15 	stw	r2,-32584(gp)
    3314:	d0a02a17 	ldw	r2,-32600(gp)
    3318:	10800044 	addi	r2,r2,1
    331c:	d0a02a15 	stw	r2,-32600(gp)
    3320:	0003edc0 	call	3edc <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3324:	d0e00317 	ldw	r3,-32756(gp)
    3328:	e0bffb17 	ldw	r2,-20(fp)
    332c:	10c03f36 	bltu	r2,r3,342c <xTaskIncrementTick+0x170>
    3330:	00000006 	br	3334 <xTaskIncrementTick+0x78>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3334:	d0a02d17 	ldw	r2,-32588(gp)
    3338:	10800017 	ldw	r2,0(r2)
    333c:	1004c03a 	cmpne	r2,r2,zero
    3340:	1000031e 	bne	r2,zero,3350 <xTaskIncrementTick+0x94>
    3344:	00800044 	movi	r2,1
    3348:	e0bfff05 	stb	r2,-4(fp)
    334c:	00000106 	br	3354 <xTaskIncrementTick+0x98>
    3350:	e03fff05 	stb	zero,-4(fp)
    3354:	e0bfff03 	ldbu	r2,-4(fp)
    3358:	1005003a 	cmpeq	r2,r2,zero
    335c:	1000031e 	bne	r2,zero,336c <xTaskIncrementTick+0xb0>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    3360:	00bfffc4 	movi	r2,-1
    3364:	d0a00315 	stw	r2,-32756(gp)
						break;
    3368:	00003006 	br	342c <xTaskIncrementTick+0x170>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    336c:	d0a02d17 	ldw	r2,-32588(gp)
    3370:	10800317 	ldw	r2,12(r2)
    3374:	10800317 	ldw	r2,12(r2)
    3378:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    337c:	e0bffe17 	ldw	r2,-8(fp)
    3380:	10800117 	ldw	r2,4(r2)
    3384:	e0bffd15 	stw	r2,-12(fp)

						if( xConstTickCount < xItemValue )
    3388:	e0fffb17 	ldw	r3,-20(fp)
    338c:	e0bffd17 	ldw	r2,-12(fp)
    3390:	1880032e 	bgeu	r3,r2,33a0 <xTaskIncrementTick+0xe4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3394:	e0bffd17 	ldw	r2,-12(fp)
    3398:	d0a00315 	stw	r2,-32756(gp)
							break;
    339c:	00002306 	br	342c <xTaskIncrementTick+0x170>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    33a0:	e0bffe17 	ldw	r2,-8(fp)
    33a4:	11000104 	addi	r4,r2,4
    33a8:	00016d80 	call	16d8 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    33ac:	e0bffe17 	ldw	r2,-8(fp)
    33b0:	10800a17 	ldw	r2,40(r2)
    33b4:	1005003a 	cmpeq	r2,r2,zero
    33b8:	1000031e 	bne	r2,zero,33c8 <xTaskIncrementTick+0x10c>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    33bc:	e0bffe17 	ldw	r2,-8(fp)
    33c0:	11000604 	addi	r4,r2,24
    33c4:	00016d80 	call	16d8 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    33c8:	e0bffe17 	ldw	r2,-8(fp)
    33cc:	10c00b17 	ldw	r3,44(r2)
    33d0:	d0a02617 	ldw	r2,-32616(gp)
    33d4:	10c0032e 	bgeu	r2,r3,33e4 <xTaskIncrementTick+0x128>
    33d8:	e0bffe17 	ldw	r2,-8(fp)
    33dc:	10800b17 	ldw	r2,44(r2)
    33e0:	d0a02615 	stw	r2,-32616(gp)
    33e4:	e0bffe17 	ldw	r2,-8(fp)
    33e8:	10800b17 	ldw	r2,44(r2)
    33ec:	10800524 	muli	r2,r2,20
    33f0:	1007883a 	mov	r3,r2
    33f4:	00820234 	movhi	r2,2056
    33f8:	10bd8204 	addi	r2,r2,-2552
    33fc:	1889883a 	add	r4,r3,r2
    3400:	e0bffe17 	ldw	r2,-8(fp)
    3404:	11400104 	addi	r5,r2,4
    3408:	000157c0 	call	157c <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    340c:	e0bffe17 	ldw	r2,-8(fp)
    3410:	10c00b17 	ldw	r3,44(r2)
    3414:	d0a02217 	ldw	r2,-32632(gp)
    3418:	10800b17 	ldw	r2,44(r2)
    341c:	18bfc536 	bltu	r3,r2,3334 <xTaskIncrementTick+0x78>
							{
								xSwitchRequired = pdTRUE;
    3420:	00800044 	movi	r2,1
    3424:	e0bffc15 	stw	r2,-16(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    3428:	003fc206 	br	3334 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    342c:	d0a02217 	ldw	r2,-32632(gp)
    3430:	10800b17 	ldw	r2,44(r2)
    3434:	10800524 	muli	r2,r2,20
    3438:	1007883a 	mov	r3,r2
    343c:	00820234 	movhi	r2,2056
    3440:	10bd8204 	addi	r2,r2,-2552
    3444:	1885883a 	add	r2,r3,r2
    3448:	10800017 	ldw	r2,0(r2)
    344c:	108000b0 	cmpltui	r2,r2,2
    3450:	1000061e 	bne	r2,zero,346c <xTaskIncrementTick+0x1b0>
			{
				xSwitchRequired = pdTRUE;
    3454:	00800044 	movi	r2,1
    3458:	e0bffc15 	stw	r2,-16(fp)
    345c:	00000306 	br	346c <xTaskIncrementTick+0x1b0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    3460:	d0a02817 	ldw	r2,-32608(gp)
    3464:	10800044 	addi	r2,r2,1
    3468:	d0a02815 	stw	r2,-32608(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    346c:	d0a02917 	ldw	r2,-32604(gp)
    3470:	1005003a 	cmpeq	r2,r2,zero
    3474:	1000021e 	bne	r2,zero,3480 <xTaskIncrementTick+0x1c4>
		{
			xSwitchRequired = pdTRUE;
    3478:	00800044 	movi	r2,1
    347c:	e0bffc15 	stw	r2,-16(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    3480:	e0bffc17 	ldw	r2,-16(fp)
}
    3484:	e037883a 	mov	sp,fp
    3488:	dfc00117 	ldw	ra,4(sp)
    348c:	df000017 	ldw	fp,0(sp)
    3490:	dec00204 	addi	sp,sp,8
    3494:	f800283a 	ret

00003498 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3498:	defffd04 	addi	sp,sp,-12
    349c:	dfc00215 	stw	ra,8(sp)
    34a0:	df000115 	stw	fp,4(sp)
    34a4:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    34a8:	d0a02c17 	ldw	r2,-32592(gp)
    34ac:	1005003a 	cmpeq	r2,r2,zero
    34b0:	1000031e 	bne	r2,zero,34c0 <vTaskSwitchContext+0x28>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    34b4:	00800044 	movi	r2,1
    34b8:	d0a02915 	stw	r2,-32604(gp)
    34bc:	00003d06 	br	35b4 <vTaskSwitchContext+0x11c>
	}
	else
	{
		xYieldPending = pdFALSE;
    34c0:	d0202915 	stw	zero,-32604(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    34c4:	d0a02217 	ldw	r2,-32632(gp)
    34c8:	10c00017 	ldw	r3,0(r2)
    34cc:	d0a02217 	ldw	r2,-32632(gp)
    34d0:	10800c17 	ldw	r2,48(r2)
    34d4:	10c00436 	bltu	r2,r3,34e8 <vTaskSwitchContext+0x50>
    34d8:	d1202217 	ldw	r4,-32632(gp)
    34dc:	d0a02217 	ldw	r2,-32632(gp)
    34e0:	11400d04 	addi	r5,r2,52
    34e4:	00017700 	call	1770 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    34e8:	d0a02217 	ldw	r2,-32632(gp)
    34ec:	11000c17 	ldw	r4,48(r2)
    34f0:	01420034 	movhi	r5,2048
    34f4:	29401904 	addi	r5,r5,100
    34f8:	01800504 	movi	r6,20
    34fc:	000521c0 	call	521c <memcmp>
    3500:	1005003a 	cmpeq	r2,r2,zero
    3504:	1000081e 	bne	r2,zero,3528 <vTaskSwitchContext+0x90>
    3508:	d1202217 	ldw	r4,-32632(gp)
    350c:	d0a02217 	ldw	r2,-32632(gp)
    3510:	11400d04 	addi	r5,r2,52
    3514:	00017700 	call	1770 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3518:	00000306 	br	3528 <vTaskSwitchContext+0x90>
    351c:	d0a02617 	ldw	r2,-32616(gp)
    3520:	10bfffc4 	addi	r2,r2,-1
    3524:	d0a02615 	stw	r2,-32616(gp)
    3528:	d0a02617 	ldw	r2,-32616(gp)
    352c:	10800524 	muli	r2,r2,20
    3530:	1007883a 	mov	r3,r2
    3534:	00820234 	movhi	r2,2056
    3538:	10bd8204 	addi	r2,r2,-2552
    353c:	1885883a 	add	r2,r3,r2
    3540:	10800017 	ldw	r2,0(r2)
    3544:	1005003a 	cmpeq	r2,r2,zero
    3548:	103ff41e 	bne	r2,zero,351c <vTaskSwitchContext+0x84>
    354c:	d0a02617 	ldw	r2,-32616(gp)
    3550:	10800524 	muli	r2,r2,20
    3554:	1007883a 	mov	r3,r2
    3558:	00820234 	movhi	r2,2056
    355c:	10bd8204 	addi	r2,r2,-2552
    3560:	1885883a 	add	r2,r3,r2
    3564:	e0bfff15 	stw	r2,-4(fp)
    3568:	e0bfff17 	ldw	r2,-4(fp)
    356c:	10800117 	ldw	r2,4(r2)
    3570:	10c00117 	ldw	r3,4(r2)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	10c00115 	stw	r3,4(r2)
    357c:	e0bfff17 	ldw	r2,-4(fp)
    3580:	10c00117 	ldw	r3,4(r2)
    3584:	e0bfff17 	ldw	r2,-4(fp)
    3588:	10800204 	addi	r2,r2,8
    358c:	1880051e 	bne	r3,r2,35a4 <vTaskSwitchContext+0x10c>
    3590:	e0bfff17 	ldw	r2,-4(fp)
    3594:	10800117 	ldw	r2,4(r2)
    3598:	10c00117 	ldw	r3,4(r2)
    359c:	e0bfff17 	ldw	r2,-4(fp)
    35a0:	10c00115 	stw	r3,4(r2)
    35a4:	e0bfff17 	ldw	r2,-4(fp)
    35a8:	10800117 	ldw	r2,4(r2)
    35ac:	10800317 	ldw	r2,12(r2)
    35b0:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    35b4:	e037883a 	mov	sp,fp
    35b8:	dfc00117 	ldw	ra,4(sp)
    35bc:	df000017 	ldw	fp,0(sp)
    35c0:	dec00204 	addi	sp,sp,8
    35c4:	f800283a 	ret

000035c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    35c8:	defffb04 	addi	sp,sp,-20
    35cc:	dfc00415 	stw	ra,16(sp)
    35d0:	df000315 	stw	fp,12(sp)
    35d4:	df000304 	addi	fp,sp,12
    35d8:	e13ffe15 	stw	r4,-8(fp)
    35dc:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    35e0:	d0a02217 	ldw	r2,-32632(gp)
    35e4:	11400604 	addi	r5,r2,24
    35e8:	e13ffe17 	ldw	r4,-8(fp)
    35ec:	00016040 	call	1604 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    35f0:	d0a02217 	ldw	r2,-32632(gp)
    35f4:	11000104 	addi	r4,r2,4
    35f8:	00016d80 	call	16d8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    35fc:	d0e02517 	ldw	r3,-32620(gp)
    3600:	e0bfff17 	ldw	r2,-4(fp)
    3604:	1885883a 	add	r2,r3,r2
    3608:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    360c:	e13ffd17 	ldw	r4,-12(fp)
    3610:	0003c780 	call	3c78 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    3614:	e037883a 	mov	sp,fp
    3618:	dfc00117 	ldw	ra,4(sp)
    361c:	df000017 	ldw	fp,0(sp)
    3620:	dec00204 	addi	sp,sp,8
    3624:	f800283a 	ret

00003628 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    3628:	defffa04 	addi	sp,sp,-24
    362c:	dfc00515 	stw	ra,20(sp)
    3630:	df000415 	stw	fp,16(sp)
    3634:	df000404 	addi	fp,sp,16
    3638:	e13ffd15 	stw	r4,-12(fp)
    363c:	e17ffe15 	stw	r5,-8(fp)
    3640:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    3644:	d0e02217 	ldw	r3,-32632(gp)
    3648:	e0bffe17 	ldw	r2,-8(fp)
    364c:	10a00034 	orhi	r2,r2,32768
    3650:	18800615 	stw	r2,24(r3)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3654:	d0a02217 	ldw	r2,-32632(gp)
    3658:	11400604 	addi	r5,r2,24
    365c:	e13ffd17 	ldw	r4,-12(fp)
    3660:	000157c0 	call	157c <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3664:	d0a02217 	ldw	r2,-32632(gp)
    3668:	11000104 	addi	r4,r2,4
    366c:	00016d80 	call	16d8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3670:	d0e02517 	ldw	r3,-32620(gp)
    3674:	e0bfff17 	ldw	r2,-4(fp)
    3678:	1885883a 	add	r2,r3,r2
    367c:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3680:	e13ffc17 	ldw	r4,-16(fp)
    3684:	0003c780 	call	3c78 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    3688:	e037883a 	mov	sp,fp
    368c:	dfc00117 	ldw	ra,4(sp)
    3690:	df000017 	ldw	fp,0(sp)
    3694:	dec00204 	addi	sp,sp,8
    3698:	f800283a 	ret

0000369c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    369c:	defffb04 	addi	sp,sp,-20
    36a0:	dfc00415 	stw	ra,16(sp)
    36a4:	df000315 	stw	fp,12(sp)
    36a8:	df000304 	addi	fp,sp,12
    36ac:	e13ffe15 	stw	r4,-8(fp)
    36b0:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    36b4:	d0a02217 	ldw	r2,-32632(gp)
    36b8:	11400604 	addi	r5,r2,24
    36bc:	e13ffe17 	ldw	r4,-8(fp)
    36c0:	000157c0 	call	157c <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    36c4:	d0a02217 	ldw	r2,-32632(gp)
    36c8:	11000104 	addi	r4,r2,4
    36cc:	00016d80 	call	16d8 <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    36d0:	d0e02517 	ldw	r3,-32620(gp)
    36d4:	e0bfff17 	ldw	r2,-4(fp)
    36d8:	1885883a 	add	r2,r3,r2
    36dc:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    36e0:	e13ffd17 	ldw	r4,-12(fp)
    36e4:	0003c780 	call	3c78 <prvAddCurrentTaskToDelayedList>
	}
    36e8:	e037883a 	mov	sp,fp
    36ec:	dfc00117 	ldw	ra,4(sp)
    36f0:	df000017 	ldw	fp,0(sp)
    36f4:	dec00204 	addi	sp,sp,8
    36f8:	f800283a 	ret

000036fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    36fc:	defffb04 	addi	sp,sp,-20
    3700:	dfc00415 	stw	ra,16(sp)
    3704:	df000315 	stw	fp,12(sp)
    3708:	df000304 	addi	fp,sp,12
    370c:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    3710:	e0bfff17 	ldw	r2,-4(fp)
    3714:	10800317 	ldw	r2,12(r2)
    3718:	10800317 	ldw	r2,12(r2)
    371c:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    3720:	e0bffe17 	ldw	r2,-8(fp)
    3724:	11000604 	addi	r4,r2,24
    3728:	00016d80 	call	16d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    372c:	d0a02c17 	ldw	r2,-32592(gp)
    3730:	1004c03a 	cmpne	r2,r2,zero
    3734:	1000151e 	bne	r2,zero,378c <xTaskRemoveFromEventList+0x90>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3738:	e0bffe17 	ldw	r2,-8(fp)
    373c:	11000104 	addi	r4,r2,4
    3740:	00016d80 	call	16d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    3744:	e0bffe17 	ldw	r2,-8(fp)
    3748:	10c00b17 	ldw	r3,44(r2)
    374c:	d0a02617 	ldw	r2,-32616(gp)
    3750:	10c0032e 	bgeu	r2,r3,3760 <xTaskRemoveFromEventList+0x64>
    3754:	e0bffe17 	ldw	r2,-8(fp)
    3758:	10800b17 	ldw	r2,44(r2)
    375c:	d0a02615 	stw	r2,-32616(gp)
    3760:	e0bffe17 	ldw	r2,-8(fp)
    3764:	10800b17 	ldw	r2,44(r2)
    3768:	10800524 	muli	r2,r2,20
    376c:	1007883a 	mov	r3,r2
    3770:	00820234 	movhi	r2,2056
    3774:	10bd8204 	addi	r2,r2,-2552
    3778:	1889883a 	add	r4,r3,r2
    377c:	e0bffe17 	ldw	r2,-8(fp)
    3780:	11400104 	addi	r5,r2,4
    3784:	000157c0 	call	157c <vListInsertEnd>
    3788:	00000506 	br	37a0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    378c:	e0bffe17 	ldw	r2,-8(fp)
    3790:	11400604 	addi	r5,r2,24
    3794:	01020234 	movhi	r4,2056
    3798:	213dc804 	addi	r4,r4,-2272
    379c:	000157c0 	call	157c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    37a0:	e0bffe17 	ldw	r2,-8(fp)
    37a4:	10c00b17 	ldw	r3,44(r2)
    37a8:	d0a02217 	ldw	r2,-32632(gp)
    37ac:	10800b17 	ldw	r2,44(r2)
    37b0:	10c0052e 	bgeu	r2,r3,37c8 <xTaskRemoveFromEventList+0xcc>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    37b4:	00800044 	movi	r2,1
    37b8:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    37bc:	00800044 	movi	r2,1
    37c0:	d0a02915 	stw	r2,-32604(gp)
    37c4:	00000106 	br	37cc <xTaskRemoveFromEventList+0xd0>
	}
	else
	{
		xReturn = pdFALSE;
    37c8:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    37cc:	e0bffd17 	ldw	r2,-12(fp)
}
    37d0:	e037883a 	mov	sp,fp
    37d4:	dfc00117 	ldw	ra,4(sp)
    37d8:	df000017 	ldw	fp,0(sp)
    37dc:	dec00204 	addi	sp,sp,8
    37e0:	f800283a 	ret

000037e4 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    37e4:	defffa04 	addi	sp,sp,-24
    37e8:	dfc00515 	stw	ra,20(sp)
    37ec:	df000415 	stw	fp,16(sp)
    37f0:	df000404 	addi	fp,sp,16
    37f4:	e13ffe15 	stw	r4,-8(fp)
    37f8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    37fc:	e0bfff17 	ldw	r2,-4(fp)
    3800:	10e00034 	orhi	r3,r2,32768
    3804:	e0bffe17 	ldw	r2,-8(fp)
    3808:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    380c:	e0bffe17 	ldw	r2,-8(fp)
    3810:	10800317 	ldw	r2,12(r2)
    3814:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    3818:	e13ffe17 	ldw	r4,-8(fp)
    381c:	00016d80 	call	16d8 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3820:	e0bffd17 	ldw	r2,-12(fp)
    3824:	11000104 	addi	r4,r2,4
    3828:	00016d80 	call	16d8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    382c:	e0bffd17 	ldw	r2,-12(fp)
    3830:	10c00b17 	ldw	r3,44(r2)
    3834:	d0a02617 	ldw	r2,-32616(gp)
    3838:	10c0032e 	bgeu	r2,r3,3848 <xTaskRemoveFromUnorderedEventList+0x64>
    383c:	e0bffd17 	ldw	r2,-12(fp)
    3840:	10800b17 	ldw	r2,44(r2)
    3844:	d0a02615 	stw	r2,-32616(gp)
    3848:	e0bffd17 	ldw	r2,-12(fp)
    384c:	10800b17 	ldw	r2,44(r2)
    3850:	10800524 	muli	r2,r2,20
    3854:	1007883a 	mov	r3,r2
    3858:	00820234 	movhi	r2,2056
    385c:	10bd8204 	addi	r2,r2,-2552
    3860:	1889883a 	add	r4,r3,r2
    3864:	e0bffd17 	ldw	r2,-12(fp)
    3868:	11400104 	addi	r5,r2,4
    386c:	000157c0 	call	157c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3870:	e0bffd17 	ldw	r2,-12(fp)
    3874:	10c00b17 	ldw	r3,44(r2)
    3878:	d0a02217 	ldw	r2,-32632(gp)
    387c:	10800b17 	ldw	r2,44(r2)
    3880:	10c0052e 	bgeu	r2,r3,3898 <xTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    3884:	00800044 	movi	r2,1
    3888:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    388c:	00800044 	movi	r2,1
    3890:	d0a02915 	stw	r2,-32604(gp)
    3894:	00000106 	br	389c <xTaskRemoveFromUnorderedEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
    3898:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    389c:	e0bffc17 	ldw	r2,-16(fp)
}
    38a0:	e037883a 	mov	sp,fp
    38a4:	dfc00117 	ldw	ra,4(sp)
    38a8:	df000017 	ldw	fp,0(sp)
    38ac:	dec00204 	addi	sp,sp,8
    38b0:	f800283a 	ret

000038b4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    38b4:	defffe04 	addi	sp,sp,-8
    38b8:	df000115 	stw	fp,4(sp)
    38bc:	df000104 	addi	fp,sp,4
    38c0:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    38c4:	d0e02a17 	ldw	r3,-32600(gp)
    38c8:	e0bfff17 	ldw	r2,-4(fp)
    38cc:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    38d0:	d0e02517 	ldw	r3,-32620(gp)
    38d4:	e0bfff17 	ldw	r2,-4(fp)
    38d8:	10c00115 	stw	r3,4(r2)
}
    38dc:	e037883a 	mov	sp,fp
    38e0:	df000017 	ldw	fp,0(sp)
    38e4:	dec00104 	addi	sp,sp,4
    38e8:	f800283a 	ret

000038ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    38ec:	defffa04 	addi	sp,sp,-24
    38f0:	dfc00515 	stw	ra,20(sp)
    38f4:	df000415 	stw	fp,16(sp)
    38f8:	df000404 	addi	fp,sp,16
    38fc:	e13ffe15 	stw	r4,-8(fp)
    3900:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    3904:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    3908:	d0a02517 	ldw	r2,-32620(gp)
    390c:	e0bffc15 	stw	r2,-16(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3910:	e0bffe17 	ldw	r2,-8(fp)
    3914:	10c00017 	ldw	r3,0(r2)
    3918:	d0a02a17 	ldw	r2,-32600(gp)
    391c:	18800726 	beq	r3,r2,393c <xTaskCheckForTimeOut+0x50>
    3920:	e0bffe17 	ldw	r2,-8(fp)
    3924:	10c00117 	ldw	r3,4(r2)
    3928:	e0bffc17 	ldw	r2,-16(fp)
    392c:	10c00336 	bltu	r2,r3,393c <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    3930:	00800044 	movi	r2,1
    3934:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3938:	00001606 	br	3994 <xTaskCheckForTimeOut+0xa8>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    393c:	e0bffe17 	ldw	r2,-8(fp)
    3940:	10c00117 	ldw	r3,4(r2)
    3944:	e0bffc17 	ldw	r2,-16(fp)
    3948:	10c7c83a 	sub	r3,r2,r3
    394c:	e0bfff17 	ldw	r2,-4(fp)
    3950:	10800017 	ldw	r2,0(r2)
    3954:	18800d2e 	bgeu	r3,r2,398c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3958:	e0bfff17 	ldw	r2,-4(fp)
    395c:	11000017 	ldw	r4,0(r2)
    3960:	e0bffe17 	ldw	r2,-8(fp)
    3964:	10c00117 	ldw	r3,4(r2)
    3968:	e0bffc17 	ldw	r2,-16(fp)
    396c:	10c5c83a 	sub	r2,r2,r3
    3970:	2087c83a 	sub	r3,r4,r2
    3974:	e0bfff17 	ldw	r2,-4(fp)
    3978:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    397c:	e13ffe17 	ldw	r4,-8(fp)
    3980:	00038b40 	call	38b4 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3984:	e03ffd15 	stw	zero,-12(fp)
    3988:	00000206 	br	3994 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    398c:	00800044 	movi	r2,1
    3990:	e0bffd15 	stw	r2,-12(fp)
		}
	}
	taskEXIT_CRITICAL();
    3994:	00042480 	call	4248 <vTaskExitCritical>

	return xReturn;
    3998:	e0bffd17 	ldw	r2,-12(fp)
}
    399c:	e037883a 	mov	sp,fp
    39a0:	dfc00117 	ldw	ra,4(sp)
    39a4:	df000017 	ldw	fp,0(sp)
    39a8:	dec00204 	addi	sp,sp,8
    39ac:	f800283a 	ret

000039b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    39b0:	deffff04 	addi	sp,sp,-4
    39b4:	df000015 	stw	fp,0(sp)
    39b8:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    39bc:	00800044 	movi	r2,1
    39c0:	d0a02915 	stw	r2,-32604(gp)
}
    39c4:	e037883a 	mov	sp,fp
    39c8:	df000017 	ldw	fp,0(sp)
    39cc:	dec00104 	addi	sp,sp,4
    39d0:	f800283a 	ret

000039d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    39d4:	defffd04 	addi	sp,sp,-12
    39d8:	dfc00215 	stw	ra,8(sp)
    39dc:	df000115 	stw	fp,4(sp)
    39e0:	df000104 	addi	fp,sp,4
    39e4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    39e8:	0003bd40 	call	3bd4 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    39ec:	003ffe06 	br	39e8 <prvIdleTask+0x14>

000039f0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    39f0:	defff804 	addi	sp,sp,-32
    39f4:	dfc00715 	stw	ra,28(sp)
    39f8:	df000615 	stw	fp,24(sp)
    39fc:	df000604 	addi	fp,sp,24
    3a00:	e13ffb15 	stw	r4,-20(fp)
    3a04:	e17ffc15 	stw	r5,-16(fp)
    3a08:	e1bffd15 	stw	r6,-12(fp)
    3a0c:	e1fffe15 	stw	r7,-8(fp)
    3a10:	e0800217 	ldw	r2,8(fp)
    3a14:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3a18:	e03ffa15 	stw	zero,-24(fp)
    3a1c:	00001506 	br	3a74 <prvInitialiseTCBVariables+0x84>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    3a20:	e13ffa17 	ldw	r4,-24(fp)
    3a24:	e0fffa17 	ldw	r3,-24(fp)
    3a28:	e0bffc17 	ldw	r2,-16(fp)
    3a2c:	1885883a 	add	r2,r3,r2
    3a30:	10c00003 	ldbu	r3,0(r2)
    3a34:	e0bffb17 	ldw	r2,-20(fp)
    3a38:	2085883a 	add	r2,r4,r2
    3a3c:	10800d04 	addi	r2,r2,52
    3a40:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3a44:	e0fffa17 	ldw	r3,-24(fp)
    3a48:	e0bffc17 	ldw	r2,-16(fp)
    3a4c:	1885883a 	add	r2,r3,r2
    3a50:	10800003 	ldbu	r2,0(r2)
    3a54:	10803fcc 	andi	r2,r2,255
    3a58:	1080201c 	xori	r2,r2,128
    3a5c:	10bfe004 	addi	r2,r2,-128
    3a60:	1005003a 	cmpeq	r2,r2,zero
    3a64:	1000061e 	bne	r2,zero,3a80 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3a68:	e0bffa17 	ldw	r2,-24(fp)
    3a6c:	10800044 	addi	r2,r2,1
    3a70:	e0bffa15 	stw	r2,-24(fp)
    3a74:	e0bffa17 	ldw	r2,-24(fp)
    3a78:	10800230 	cmpltui	r2,r2,8
    3a7c:	103fe81e 	bne	r2,zero,3a20 <prvInitialiseTCBVariables+0x30>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3a80:	e0bffb17 	ldw	r2,-20(fp)
    3a84:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    3a88:	e0bffd17 	ldw	r2,-12(fp)
    3a8c:	10800330 	cmpltui	r2,r2,12
    3a90:	1000021e 	bne	r2,zero,3a9c <prvInitialiseTCBVariables+0xac>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3a94:	008002c4 	movi	r2,11
    3a98:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3a9c:	e0fffb17 	ldw	r3,-20(fp)
    3aa0:	e0bffd17 	ldw	r2,-12(fp)
    3aa4:	18800b15 	stw	r2,44(r3)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    3aa8:	e0fffb17 	ldw	r3,-20(fp)
    3aac:	e0bffd17 	ldw	r2,-12(fp)
    3ab0:	18801015 	stw	r2,64(r3)
		pxTCB->uxMutexesHeld = 0;
    3ab4:	e0bffb17 	ldw	r2,-20(fp)
    3ab8:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3abc:	e0bffb17 	ldw	r2,-20(fp)
    3ac0:	11000104 	addi	r4,r2,4
    3ac4:	00015540 	call	1554 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3ac8:	e0bffb17 	ldw	r2,-20(fp)
    3acc:	11000604 	addi	r4,r2,24
    3ad0:	00015540 	call	1554 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    3ad4:	e0fffb17 	ldw	r3,-20(fp)
    3ad8:	e0bffb17 	ldw	r2,-20(fp)
    3adc:	18800415 	stw	r2,16(r3)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ae0:	00c00304 	movi	r3,12
    3ae4:	e0bffd17 	ldw	r2,-12(fp)
    3ae8:	1887c83a 	sub	r3,r3,r2
    3aec:	e0bffb17 	ldw	r2,-20(fp)
    3af0:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    3af4:	e0fffb17 	ldw	r3,-20(fp)
    3af8:	e0bffb17 	ldw	r2,-20(fp)
    3afc:	18800915 	stw	r2,36(r3)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    3b00:	e0bffb17 	ldw	r2,-20(fp)
    3b04:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    3b08:	e0bffb17 	ldw	r2,-20(fp)
    3b0c:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    3b10:	e0bffb17 	ldw	r2,-20(fp)
    3b14:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    3b18:	e037883a 	mov	sp,fp
    3b1c:	dfc00117 	ldw	ra,4(sp)
    3b20:	df000017 	ldw	fp,0(sp)
    3b24:	dec00204 	addi	sp,sp,8
    3b28:	f800283a 	ret

00003b2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    3b2c:	defffd04 	addi	sp,sp,-12
    3b30:	dfc00215 	stw	ra,8(sp)
    3b34:	df000115 	stw	fp,4(sp)
    3b38:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3b3c:	e03fff15 	stw	zero,-4(fp)
    3b40:	00000a06 	br	3b6c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3b44:	e0bfff17 	ldw	r2,-4(fp)
    3b48:	10800524 	muli	r2,r2,20
    3b4c:	1007883a 	mov	r3,r2
    3b50:	00820234 	movhi	r2,2056
    3b54:	10bd8204 	addi	r2,r2,-2552
    3b58:	1889883a 	add	r4,r3,r2
    3b5c:	00014e40 	call	14e4 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3b60:	e0bfff17 	ldw	r2,-4(fp)
    3b64:	10800044 	addi	r2,r2,1
    3b68:	e0bfff15 	stw	r2,-4(fp)
    3b6c:	e0bfff17 	ldw	r2,-4(fp)
    3b70:	10800330 	cmpltui	r2,r2,12
    3b74:	103ff31e 	bne	r2,zero,3b44 <prvInitialiseTaskLists+0x18>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3b78:	01020234 	movhi	r4,2056
    3b7c:	213dbe04 	addi	r4,r4,-2312
    3b80:	00014e40 	call	14e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3b84:	01020234 	movhi	r4,2056
    3b88:	213dc304 	addi	r4,r4,-2292
    3b8c:	00014e40 	call	14e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3b90:	01020234 	movhi	r4,2056
    3b94:	213dc804 	addi	r4,r4,-2272
    3b98:	00014e40 	call	14e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3b9c:	01020234 	movhi	r4,2056
    3ba0:	213dcd04 	addi	r4,r4,-2252
    3ba4:	00014e40 	call	14e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3ba8:	00820234 	movhi	r2,2056
    3bac:	10bdbe04 	addi	r2,r2,-2312
    3bb0:	d0a02d15 	stw	r2,-32588(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3bb4:	00820234 	movhi	r2,2056
    3bb8:	10bdc304 	addi	r2,r2,-2292
    3bbc:	d0a02e15 	stw	r2,-32584(gp)
}
    3bc0:	e037883a 	mov	sp,fp
    3bc4:	dfc00117 	ldw	ra,4(sp)
    3bc8:	df000017 	ldw	fp,0(sp)
    3bcc:	dec00204 	addi	sp,sp,8
    3bd0:	f800283a 	ret

00003bd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3bd4:	defffc04 	addi	sp,sp,-16
    3bd8:	dfc00315 	stw	ra,12(sp)
    3bdc:	df000215 	stw	fp,8(sp)
    3be0:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3be4:	00001c06 	br	3c58 <prvCheckTasksWaitingTermination+0x84>
		{
			vTaskSuspendAll();
    3be8:	00030d00 	call	30d0 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3bec:	00820234 	movhi	r2,2056
    3bf0:	10bdcd04 	addi	r2,r2,-2252
    3bf4:	10800017 	ldw	r2,0(r2)
    3bf8:	1005003a 	cmpeq	r2,r2,zero
    3bfc:	e0bfff15 	stw	r2,-4(fp)
			}
			( void ) xTaskResumeAll();
    3c00:	00030f80 	call	30f8 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3c04:	e0bfff17 	ldw	r2,-4(fp)
    3c08:	1004c03a 	cmpne	r2,r2,zero
    3c0c:	1000121e 	bne	r2,zero,3c58 <prvCheckTasksWaitingTermination+0x84>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3c10:	00041f40 	call	41f4 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3c14:	00820234 	movhi	r2,2056
    3c18:	10bdcd04 	addi	r2,r2,-2252
    3c1c:	10800317 	ldw	r2,12(r2)
    3c20:	10800317 	ldw	r2,12(r2)
    3c24:	e0bffe15 	stw	r2,-8(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3c28:	e0bffe17 	ldw	r2,-8(fp)
    3c2c:	11000104 	addi	r4,r2,4
    3c30:	00016d80 	call	16d8 <uxListRemove>
					--uxCurrentNumberOfTasks;
    3c34:	d0a02417 	ldw	r2,-32624(gp)
    3c38:	10bfffc4 	addi	r2,r2,-1
    3c3c:	d0a02415 	stw	r2,-32624(gp)
					--uxTasksDeleted;
    3c40:	d0a02317 	ldw	r2,-32628(gp)
    3c44:	10bfffc4 	addi	r2,r2,-1
    3c48:	d0a02315 	stw	r2,-32628(gp)
				}
				taskEXIT_CRITICAL();
    3c4c:	00042480 	call	4248 <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3c50:	e13ffe17 	ldw	r4,-8(fp)
    3c54:	0003ea00 	call	3ea0 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3c58:	d0a02317 	ldw	r2,-32628(gp)
    3c5c:	1004c03a 	cmpne	r2,r2,zero
    3c60:	103fe11e 	bne	r2,zero,3be8 <prvCheckTasksWaitingTermination+0x14>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3c64:	e037883a 	mov	sp,fp
    3c68:	dfc00117 	ldw	ra,4(sp)
    3c6c:	df000017 	ldw	fp,0(sp)
    3c70:	dec00204 	addi	sp,sp,8
    3c74:	f800283a 	ret

00003c78 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3c78:	defffd04 	addi	sp,sp,-12
    3c7c:	dfc00215 	stw	ra,8(sp)
    3c80:	df000115 	stw	fp,4(sp)
    3c84:	df000104 	addi	fp,sp,4
    3c88:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3c8c:	d0e02217 	ldw	r3,-32632(gp)
    3c90:	e0bfff17 	ldw	r2,-4(fp)
    3c94:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xTickCount )
    3c98:	d0e02517 	ldw	r3,-32620(gp)
    3c9c:	e0bfff17 	ldw	r2,-4(fp)
    3ca0:	10c0052e 	bgeu	r2,r3,3cb8 <prvAddCurrentTaskToDelayedList+0x40>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3ca4:	d1202e17 	ldw	r4,-32584(gp)
    3ca8:	d0a02217 	ldw	r2,-32632(gp)
    3cac:	11400104 	addi	r5,r2,4
    3cb0:	00016040 	call	1604 <vListInsert>
    3cb4:	00000906 	br	3cdc <prvAddCurrentTaskToDelayedList+0x64>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3cb8:	d1202d17 	ldw	r4,-32588(gp)
    3cbc:	d0a02217 	ldw	r2,-32632(gp)
    3cc0:	11400104 	addi	r5,r2,4
    3cc4:	00016040 	call	1604 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3cc8:	d0e00317 	ldw	r3,-32756(gp)
    3ccc:	e0bfff17 	ldw	r2,-4(fp)
    3cd0:	10c0022e 	bgeu	r2,r3,3cdc <prvAddCurrentTaskToDelayedList+0x64>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3cd4:	e0bfff17 	ldw	r2,-4(fp)
    3cd8:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3cdc:	e037883a 	mov	sp,fp
    3ce0:	dfc00117 	ldw	ra,4(sp)
    3ce4:	df000017 	ldw	fp,0(sp)
    3ce8:	dec00204 	addi	sp,sp,8
    3cec:	f800283a 	ret

00003cf0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3cf0:	defff904 	addi	sp,sp,-28
    3cf4:	dfc00615 	stw	ra,24(sp)
    3cf8:	df000515 	stw	fp,20(sp)
    3cfc:	df000504 	addi	fp,sp,20
    3d00:	e17ffe15 	stw	r5,-8(fp)
    3d04:	e13ffd0d 	sth	r4,-12(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3d08:	e0bffe17 	ldw	r2,-8(fp)
    3d0c:	1004c03a 	cmpne	r2,r2,zero
    3d10:	1000071e 	bne	r2,zero,3d30 <prvAllocateTCBAndStack+0x40>
    3d14:	e0bffd0b 	ldhu	r2,-12(fp)
    3d18:	1085883a 	add	r2,r2,r2
    3d1c:	1085883a 	add	r2,r2,r2
    3d20:	1009883a 	mov	r4,r2
    3d24:	000109c0 	call	109c <pvPortMalloc>
    3d28:	e0bfff15 	stw	r2,-4(fp)
    3d2c:	00000206 	br	3d38 <prvAllocateTCBAndStack+0x48>
    3d30:	e0bffe17 	ldw	r2,-8(fp)
    3d34:	e0bfff15 	stw	r2,-4(fp)
    3d38:	e0bfff17 	ldw	r2,-4(fp)
    3d3c:	e0bffb15 	stw	r2,-20(fp)

		if( pxStack != NULL )
    3d40:	e0bffb17 	ldw	r2,-20(fp)
    3d44:	1005003a 	cmpeq	r2,r2,zero
    3d48:	10000d1e 	bne	r2,zero,3d80 <prvAllocateTCBAndStack+0x90>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3d4c:	01001404 	movi	r4,80
    3d50:	000109c0 	call	109c <pvPortMalloc>
    3d54:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3d58:	e0bffc17 	ldw	r2,-16(fp)
    3d5c:	1005003a 	cmpeq	r2,r2,zero
    3d60:	1000041e 	bne	r2,zero,3d74 <prvAllocateTCBAndStack+0x84>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3d64:	e0fffc17 	ldw	r3,-16(fp)
    3d68:	e0bffb17 	ldw	r2,-20(fp)
    3d6c:	18800c15 	stw	r2,48(r3)
    3d70:	00000406 	br	3d84 <prvAllocateTCBAndStack+0x94>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3d74:	e13ffb17 	ldw	r4,-20(fp)
    3d78:	00012300 	call	1230 <vPortFree>
    3d7c:	00000106 	br	3d84 <prvAllocateTCBAndStack+0x94>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3d80:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3d84:	e0bffc17 	ldw	r2,-16(fp)
    3d88:	1005003a 	cmpeq	r2,r2,zero
    3d8c:	1000081e 	bne	r2,zero,3db0 <prvAllocateTCBAndStack+0xc0>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3d90:	e0bffc17 	ldw	r2,-16(fp)
    3d94:	11000c17 	ldw	r4,48(r2)
    3d98:	e0bffd0b 	ldhu	r2,-12(fp)
    3d9c:	1085883a 	add	r2,r2,r2
    3da0:	1085883a 	add	r2,r2,r2
    3da4:	100d883a 	mov	r6,r2
    3da8:	01402944 	movi	r5,165
    3dac:	00053300 	call	5330 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3db0:	e0bffc17 	ldw	r2,-16(fp)
}
    3db4:	e037883a 	mov	sp,fp
    3db8:	dfc00117 	ldw	ra,4(sp)
    3dbc:	df000017 	ldw	fp,0(sp)
    3dc0:	dec00204 	addi	sp,sp,8
    3dc4:	f800283a 	ret

00003dc8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3dc8:	defffd04 	addi	sp,sp,-12
    3dcc:	df000215 	stw	fp,8(sp)
    3dd0:	df000204 	addi	fp,sp,8
    3dd4:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3dd8:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3ddc:	00000606 	br	3df8 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3de0:	e0bfff17 	ldw	r2,-4(fp)
    3de4:	10800044 	addi	r2,r2,1
    3de8:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3dec:	e0bffe17 	ldw	r2,-8(fp)
    3df0:	10800044 	addi	r2,r2,1
    3df4:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3df8:	e0bfff17 	ldw	r2,-4(fp)
    3dfc:	10800003 	ldbu	r2,0(r2)
    3e00:	10803fcc 	andi	r2,r2,255
    3e04:	10802960 	cmpeqi	r2,r2,165
    3e08:	103ff51e 	bne	r2,zero,3de0 <prvTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3e0c:	e0bffe17 	ldw	r2,-8(fp)
    3e10:	1004d0ba 	srli	r2,r2,2
    3e14:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3e18:	e0bffe17 	ldw	r2,-8(fp)
    3e1c:	10bfffcc 	andi	r2,r2,65535
	}
    3e20:	e037883a 	mov	sp,fp
    3e24:	df000017 	ldw	fp,0(sp)
    3e28:	dec00104 	addi	sp,sp,4
    3e2c:	f800283a 	ret

00003e30 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3e30:	defff904 	addi	sp,sp,-28
    3e34:	dfc00615 	stw	ra,24(sp)
    3e38:	df000515 	stw	fp,20(sp)
    3e3c:	df000504 	addi	fp,sp,20
    3e40:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3e44:	e0bffe17 	ldw	r2,-8(fp)
    3e48:	1004c03a 	cmpne	r2,r2,zero
    3e4c:	1000031e 	bne	r2,zero,3e5c <uxTaskGetStackHighWaterMark+0x2c>
    3e50:	d0a02217 	ldw	r2,-32632(gp)
    3e54:	e0bfff15 	stw	r2,-4(fp)
    3e58:	00000206 	br	3e64 <uxTaskGetStackHighWaterMark+0x34>
    3e5c:	e0bffe17 	ldw	r2,-8(fp)
    3e60:	e0bfff15 	stw	r2,-4(fp)
    3e64:	e0bfff17 	ldw	r2,-4(fp)
    3e68:	e0bffd15 	stw	r2,-12(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3e6c:	e0bffd17 	ldw	r2,-12(fp)
    3e70:	10800c17 	ldw	r2,48(r2)
    3e74:	e0bffc15 	stw	r2,-16(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3e78:	e13ffc17 	ldw	r4,-16(fp)
    3e7c:	0003dc80 	call	3dc8 <prvTaskCheckFreeStackSpace>
    3e80:	10bfffcc 	andi	r2,r2,65535
    3e84:	e0bffb15 	stw	r2,-20(fp)

		return uxReturn;
    3e88:	e0bffb17 	ldw	r2,-20(fp)
	}
    3e8c:	e037883a 	mov	sp,fp
    3e90:	dfc00117 	ldw	ra,4(sp)
    3e94:	df000017 	ldw	fp,0(sp)
    3e98:	dec00204 	addi	sp,sp,8
    3e9c:	f800283a 	ret

00003ea0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3ea0:	defffd04 	addi	sp,sp,-12
    3ea4:	dfc00215 	stw	ra,8(sp)
    3ea8:	df000115 	stw	fp,4(sp)
    3eac:	df000104 	addi	fp,sp,4
    3eb0:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3eb4:	e0bfff17 	ldw	r2,-4(fp)
    3eb8:	11000c17 	ldw	r4,48(r2)
    3ebc:	00012300 	call	1230 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3ec0:	e13fff17 	ldw	r4,-4(fp)
    3ec4:	00012300 	call	1230 <vPortFree>
	}
    3ec8:	e037883a 	mov	sp,fp
    3ecc:	dfc00117 	ldw	ra,4(sp)
    3ed0:	df000017 	ldw	fp,0(sp)
    3ed4:	dec00204 	addi	sp,sp,8
    3ed8:	f800283a 	ret

00003edc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3edc:	defffd04 	addi	sp,sp,-12
    3ee0:	df000215 	stw	fp,8(sp)
    3ee4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3ee8:	d0a02d17 	ldw	r2,-32588(gp)
    3eec:	10800017 	ldw	r2,0(r2)
    3ef0:	1004c03a 	cmpne	r2,r2,zero
    3ef4:	1000031e 	bne	r2,zero,3f04 <prvResetNextTaskUnblockTime+0x28>
    3ef8:	00800044 	movi	r2,1
    3efc:	e0bfff05 	stb	r2,-4(fp)
    3f00:	00000106 	br	3f08 <prvResetNextTaskUnblockTime+0x2c>
    3f04:	e03fff05 	stb	zero,-4(fp)
    3f08:	e0bfff03 	ldbu	r2,-4(fp)
    3f0c:	1005003a 	cmpeq	r2,r2,zero
    3f10:	1000031e 	bne	r2,zero,3f20 <prvResetNextTaskUnblockTime+0x44>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3f14:	00bfffc4 	movi	r2,-1
    3f18:	d0a00315 	stw	r2,-32756(gp)
    3f1c:	00000706 	br	3f3c <prvResetNextTaskUnblockTime+0x60>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3f20:	d0a02d17 	ldw	r2,-32588(gp)
    3f24:	10800317 	ldw	r2,12(r2)
    3f28:	10800317 	ldw	r2,12(r2)
    3f2c:	e0bffe15 	stw	r2,-8(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10800117 	ldw	r2,4(r2)
    3f38:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3f3c:	e037883a 	mov	sp,fp
    3f40:	df000017 	ldw	fp,0(sp)
    3f44:	dec00104 	addi	sp,sp,4
    3f48:	f800283a 	ret

00003f4c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3f4c:	defffe04 	addi	sp,sp,-8
    3f50:	df000115 	stw	fp,4(sp)
    3f54:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3f58:	d0a02217 	ldw	r2,-32632(gp)
    3f5c:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3f60:	e0bfff17 	ldw	r2,-4(fp)
	}
    3f64:	e037883a 	mov	sp,fp
    3f68:	df000017 	ldw	fp,0(sp)
    3f6c:	dec00104 	addi	sp,sp,4
    3f70:	f800283a 	ret

00003f74 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3f74:	defffe04 	addi	sp,sp,-8
    3f78:	df000115 	stw	fp,4(sp)
    3f7c:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3f80:	d0a02717 	ldw	r2,-32612(gp)
    3f84:	1004c03a 	cmpne	r2,r2,zero
    3f88:	1000031e 	bne	r2,zero,3f98 <xTaskGetSchedulerState+0x24>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3f8c:	00800044 	movi	r2,1
    3f90:	e0bfff15 	stw	r2,-4(fp)
    3f94:	00000706 	br	3fb4 <xTaskGetSchedulerState+0x40>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3f98:	d0a02c17 	ldw	r2,-32592(gp)
    3f9c:	1004c03a 	cmpne	r2,r2,zero
    3fa0:	1000031e 	bne	r2,zero,3fb0 <xTaskGetSchedulerState+0x3c>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3fa4:	00800084 	movi	r2,2
    3fa8:	e0bfff15 	stw	r2,-4(fp)
    3fac:	00000106 	br	3fb4 <xTaskGetSchedulerState+0x40>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3fb0:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3fb4:	e0bfff17 	ldw	r2,-4(fp)
	}
    3fb8:	e037883a 	mov	sp,fp
    3fbc:	df000017 	ldw	fp,0(sp)
    3fc0:	dec00104 	addi	sp,sp,4
    3fc4:	f800283a 	ret

00003fc8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3fc8:	defffb04 	addi	sp,sp,-20
    3fcc:	dfc00415 	stw	ra,16(sp)
    3fd0:	df000315 	stw	fp,12(sp)
    3fd4:	df000304 	addi	fp,sp,12
    3fd8:	e13ffe15 	stw	r4,-8(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fdc:	e0bffe17 	ldw	r2,-8(fp)
    3fe0:	e0bffd15 	stw	r2,-12(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3fe4:	e0bffe17 	ldw	r2,-8(fp)
    3fe8:	1005003a 	cmpeq	r2,r2,zero
    3fec:	10003d1e 	bne	r2,zero,40e4 <vTaskPriorityInherit+0x11c>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ff0:	e0bffd17 	ldw	r2,-12(fp)
    3ff4:	10c00b17 	ldw	r3,44(r2)
    3ff8:	d0a02217 	ldw	r2,-32632(gp)
    3ffc:	10800b17 	ldw	r2,44(r2)
    4000:	1880382e 	bgeu	r3,r2,40e4 <vTaskPriorityInherit+0x11c>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    4004:	e0bffd17 	ldw	r2,-12(fp)
    4008:	10800617 	ldw	r2,24(r2)
    400c:	1004803a 	cmplt	r2,r2,zero
    4010:	1000061e 	bne	r2,zero,402c <vTaskPriorityInherit+0x64>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4014:	d0a02217 	ldw	r2,-32632(gp)
    4018:	10c00b17 	ldw	r3,44(r2)
    401c:	00800304 	movi	r2,12
    4020:	10c7c83a 	sub	r3,r2,r3
    4024:	e0bffd17 	ldw	r2,-12(fp)
    4028:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    402c:	e0bffd17 	ldw	r2,-12(fp)
    4030:	11000517 	ldw	r4,20(r2)
    4034:	e0bffd17 	ldw	r2,-12(fp)
    4038:	10800b17 	ldw	r2,44(r2)
    403c:	10800524 	muli	r2,r2,20
    4040:	1007883a 	mov	r3,r2
    4044:	00820234 	movhi	r2,2056
    4048:	10bd8204 	addi	r2,r2,-2552
    404c:	1885883a 	add	r2,r3,r2
    4050:	2080031e 	bne	r4,r2,4060 <vTaskPriorityInherit+0x98>
    4054:	00800044 	movi	r2,1
    4058:	e0bfff05 	stb	r2,-4(fp)
    405c:	00000106 	br	4064 <vTaskPriorityInherit+0x9c>
    4060:	e03fff05 	stb	zero,-4(fp)
    4064:	e0bfff03 	ldbu	r2,-4(fp)
    4068:	1005003a 	cmpeq	r2,r2,zero
    406c:	1000191e 	bne	r2,zero,40d4 <vTaskPriorityInherit+0x10c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4070:	e0bffd17 	ldw	r2,-12(fp)
    4074:	11000104 	addi	r4,r2,4
    4078:	00016d80 	call	16d8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    407c:	d0a02217 	ldw	r2,-32632(gp)
    4080:	10c00b17 	ldw	r3,44(r2)
    4084:	e0bffd17 	ldw	r2,-12(fp)
    4088:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    408c:	e0bffd17 	ldw	r2,-12(fp)
    4090:	10c00b17 	ldw	r3,44(r2)
    4094:	d0a02617 	ldw	r2,-32616(gp)
    4098:	10c0032e 	bgeu	r2,r3,40a8 <vTaskPriorityInherit+0xe0>
    409c:	e0bffd17 	ldw	r2,-12(fp)
    40a0:	10800b17 	ldw	r2,44(r2)
    40a4:	d0a02615 	stw	r2,-32616(gp)
    40a8:	e0bffd17 	ldw	r2,-12(fp)
    40ac:	10800b17 	ldw	r2,44(r2)
    40b0:	10800524 	muli	r2,r2,20
    40b4:	1007883a 	mov	r3,r2
    40b8:	00820234 	movhi	r2,2056
    40bc:	10bd8204 	addi	r2,r2,-2552
    40c0:	1889883a 	add	r4,r3,r2
    40c4:	e0bffd17 	ldw	r2,-12(fp)
    40c8:	11400104 	addi	r5,r2,4
    40cc:	000157c0 	call	157c <vListInsertEnd>
    40d0:	00000406 	br	40e4 <vTaskPriorityInherit+0x11c>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    40d4:	d0a02217 	ldw	r2,-32632(gp)
    40d8:	10c00b17 	ldw	r3,44(r2)
    40dc:	e0bffd17 	ldw	r2,-12(fp)
    40e0:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e4:	e037883a 	mov	sp,fp
    40e8:	dfc00117 	ldw	ra,4(sp)
    40ec:	df000017 	ldw	fp,0(sp)
    40f0:	dec00204 	addi	sp,sp,8
    40f4:	f800283a 	ret

000040f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    40f8:	defffb04 	addi	sp,sp,-20
    40fc:	dfc00415 	stw	ra,16(sp)
    4100:	df000315 	stw	fp,12(sp)
    4104:	df000304 	addi	fp,sp,12
    4108:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    410c:	e0bfff17 	ldw	r2,-4(fp)
    4110:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    4114:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    4118:	e0bfff17 	ldw	r2,-4(fp)
    411c:	1005003a 	cmpeq	r2,r2,zero
    4120:	10002e1e 	bne	r2,zero,41dc <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    4124:	e0bffe17 	ldw	r2,-8(fp)
    4128:	10801117 	ldw	r2,68(r2)
    412c:	10ffffc4 	addi	r3,r2,-1
    4130:	e0bffe17 	ldw	r2,-8(fp)
    4134:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    4138:	e0bffe17 	ldw	r2,-8(fp)
    413c:	10c00b17 	ldw	r3,44(r2)
    4140:	e0bffe17 	ldw	r2,-8(fp)
    4144:	10801017 	ldw	r2,64(r2)
    4148:	18802426 	beq	r3,r2,41dc <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    414c:	e0bffe17 	ldw	r2,-8(fp)
    4150:	10801117 	ldw	r2,68(r2)
    4154:	1004c03a 	cmpne	r2,r2,zero
    4158:	1000201e 	bne	r2,zero,41dc <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    415c:	e0bffe17 	ldw	r2,-8(fp)
    4160:	11000104 	addi	r4,r2,4
    4164:	00016d80 	call	16d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4168:	e0bffe17 	ldw	r2,-8(fp)
    416c:	10c01017 	ldw	r3,64(r2)
    4170:	e0bffe17 	ldw	r2,-8(fp)
    4174:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4178:	e0bffe17 	ldw	r2,-8(fp)
    417c:	10c00b17 	ldw	r3,44(r2)
    4180:	00800304 	movi	r2,12
    4184:	10c7c83a 	sub	r3,r2,r3
    4188:	e0bffe17 	ldw	r2,-8(fp)
    418c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4190:	e0bffe17 	ldw	r2,-8(fp)
    4194:	10c00b17 	ldw	r3,44(r2)
    4198:	d0a02617 	ldw	r2,-32616(gp)
    419c:	10c0032e 	bgeu	r2,r3,41ac <xTaskPriorityDisinherit+0xb4>
    41a0:	e0bffe17 	ldw	r2,-8(fp)
    41a4:	10800b17 	ldw	r2,44(r2)
    41a8:	d0a02615 	stw	r2,-32616(gp)
    41ac:	e0bffe17 	ldw	r2,-8(fp)
    41b0:	10800b17 	ldw	r2,44(r2)
    41b4:	10800524 	muli	r2,r2,20
    41b8:	1007883a 	mov	r3,r2
    41bc:	00820234 	movhi	r2,2056
    41c0:	10bd8204 	addi	r2,r2,-2552
    41c4:	1889883a 	add	r4,r3,r2
    41c8:	e0bffe17 	ldw	r2,-8(fp)
    41cc:	11400104 	addi	r5,r2,4
    41d0:	000157c0 	call	157c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    41d4:	00800044 	movi	r2,1
    41d8:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    41dc:	e0bffd17 	ldw	r2,-12(fp)
	}
    41e0:	e037883a 	mov	sp,fp
    41e4:	dfc00117 	ldw	ra,4(sp)
    41e8:	df000017 	ldw	fp,0(sp)
    41ec:	dec00204 	addi	sp,sp,8
    41f0:	f800283a 	ret

000041f4 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    41f4:	defffe04 	addi	sp,sp,-8
    41f8:	df000115 	stw	fp,4(sp)
    41fc:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4200:	0005303a 	rdctl	r2,status
    4204:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4208:	e0ffff17 	ldw	r3,-4(fp)
    420c:	00bfff84 	movi	r2,-2
    4210:	1884703a 	and	r2,r3,r2
    4214:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    4218:	d0a02717 	ldw	r2,-32612(gp)
    421c:	1005003a 	cmpeq	r2,r2,zero
    4220:	1000051e 	bne	r2,zero,4238 <vTaskEnterCritical+0x44>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    4224:	d0e02217 	ldw	r3,-32632(gp)
    4228:	18800f17 	ldw	r2,60(r3)
    422c:	10800044 	addi	r2,r2,1
    4230:	18800f15 	stw	r2,60(r3)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    4234:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4238:	e037883a 	mov	sp,fp
    423c:	df000017 	ldw	fp,0(sp)
    4240:	dec00104 	addi	sp,sp,4
    4244:	f800283a 	ret

00004248 <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    4248:	defffe04 	addi	sp,sp,-8
    424c:	df000115 	stw	fp,4(sp)
    4250:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4254:	d0a02717 	ldw	r2,-32612(gp)
    4258:	1005003a 	cmpeq	r2,r2,zero
    425c:	1000101e 	bne	r2,zero,42a0 <vTaskExitCritical+0x58>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4260:	d0a02217 	ldw	r2,-32632(gp)
    4264:	10800f17 	ldw	r2,60(r2)
    4268:	1005003a 	cmpeq	r2,r2,zero
    426c:	10000c1e 	bne	r2,zero,42a0 <vTaskExitCritical+0x58>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    4270:	d0e02217 	ldw	r3,-32632(gp)
    4274:	18800f17 	ldw	r2,60(r3)
    4278:	10bfffc4 	addi	r2,r2,-1
    427c:	18800f15 	stw	r2,60(r3)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    4280:	d0a02217 	ldw	r2,-32632(gp)
    4284:	10800f17 	ldw	r2,60(r2)
    4288:	1004c03a 	cmpne	r2,r2,zero
    428c:	1000041e 	bne	r2,zero,42a0 <vTaskExitCritical+0x58>
    4290:	00800044 	movi	r2,1
    4294:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4298:	e0bfff17 	ldw	r2,-4(fp)
    429c:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    42a0:	e037883a 	mov	sp,fp
    42a4:	df000017 	ldw	fp,0(sp)
    42a8:	dec00104 	addi	sp,sp,4
    42ac:	f800283a 	ret

000042b0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    42b0:	defffe04 	addi	sp,sp,-8
    42b4:	df000115 	stw	fp,4(sp)
    42b8:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    42bc:	d0a02217 	ldw	r2,-32632(gp)
    42c0:	10800617 	ldw	r2,24(r2)
    42c4:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    42c8:	d1202217 	ldw	r4,-32632(gp)
    42cc:	d0a02217 	ldw	r2,-32632(gp)
    42d0:	10c00b17 	ldw	r3,44(r2)
    42d4:	00800304 	movi	r2,12
    42d8:	10c5c83a 	sub	r2,r2,r3
    42dc:	20800615 	stw	r2,24(r4)

	return uxReturn;
    42e0:	e0bfff17 	ldw	r2,-4(fp)
}
    42e4:	e037883a 	mov	sp,fp
    42e8:	df000017 	ldw	fp,0(sp)
    42ec:	dec00104 	addi	sp,sp,4
    42f0:	f800283a 	ret

000042f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    42f4:	deffff04 	addi	sp,sp,-4
    42f8:	df000015 	stw	fp,0(sp)
    42fc:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    4300:	d0a02217 	ldw	r2,-32632(gp)
    4304:	1005003a 	cmpeq	r2,r2,zero
    4308:	1000041e 	bne	r2,zero,431c <pvTaskIncrementMutexHeldCount+0x28>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    430c:	d0a02217 	ldw	r2,-32632(gp)
    4310:	10c01117 	ldw	r3,68(r2)
    4314:	18c00044 	addi	r3,r3,1
    4318:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    431c:	d0a02217 	ldw	r2,-32632(gp)
	}
    4320:	e037883a 	mov	sp,fp
    4324:	df000017 	ldw	fp,0(sp)
    4328:	dec00104 	addi	sp,sp,4
    432c:	f800283a 	ret

00004330 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    4330:	defffa04 	addi	sp,sp,-24
    4334:	dfc00515 	stw	ra,20(sp)
    4338:	df000415 	stw	fp,16(sp)
    433c:	df000404 	addi	fp,sp,16
    4340:	e13ffe15 	stw	r4,-8(fp)
    4344:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    4348:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    434c:	d0a02217 	ldw	r2,-32632(gp)
    4350:	10801217 	ldw	r2,72(r2)
    4354:	1004c03a 	cmpne	r2,r2,zero
    4358:	1000101e 	bne	r2,zero,439c <ulTaskNotifyTake+0x6c>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    435c:	d0e02217 	ldw	r3,-32632(gp)
    4360:	00800044 	movi	r2,1
    4364:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4368:	e0bfff17 	ldw	r2,-4(fp)
    436c:	1005003a 	cmpeq	r2,r2,zero
    4370:	10000a1e 	bne	r2,zero,439c <ulTaskNotifyTake+0x6c>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4374:	d0a02217 	ldw	r2,-32632(gp)
    4378:	11000104 	addi	r4,r2,4
    437c:	00016d80 	call	16d8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4380:	d0e02517 	ldw	r3,-32620(gp)
    4384:	e0bfff17 	ldw	r2,-4(fp)
    4388:	1885883a 	add	r2,r3,r2
    438c:	e0bffd15 	stw	r2,-12(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4390:	e13ffd17 	ldw	r4,-12(fp)
    4394:	0003c780 	call	3c78 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    4398:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    439c:	00042480 	call	4248 <vTaskExitCritical>

		taskENTER_CRITICAL();
    43a0:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    43a4:	d0a02217 	ldw	r2,-32632(gp)
    43a8:	10801217 	ldw	r2,72(r2)
    43ac:	e0bffc15 	stw	r2,-16(fp)

			if( ulReturn != 0UL )
    43b0:	e0bffc17 	ldw	r2,-16(fp)
    43b4:	1005003a 	cmpeq	r2,r2,zero
    43b8:	10000a1e 	bne	r2,zero,43e4 <ulTaskNotifyTake+0xb4>
			{
				if( xClearCountOnExit != pdFALSE )
    43bc:	e0bffe17 	ldw	r2,-8(fp)
    43c0:	1005003a 	cmpeq	r2,r2,zero
    43c4:	1000031e 	bne	r2,zero,43d4 <ulTaskNotifyTake+0xa4>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    43c8:	d0a02217 	ldw	r2,-32632(gp)
    43cc:	10001215 	stw	zero,72(r2)
    43d0:	00000406 	br	43e4 <ulTaskNotifyTake+0xb4>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    43d4:	d0a02217 	ldw	r2,-32632(gp)
    43d8:	10c01217 	ldw	r3,72(r2)
    43dc:	18ffffc4 	addi	r3,r3,-1
    43e0:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    43e4:	d0a02217 	ldw	r2,-32632(gp)
    43e8:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    43ec:	00042480 	call	4248 <vTaskExitCritical>

		return ulReturn;
    43f0:	e0bffc17 	ldw	r2,-16(fp)
	}
    43f4:	e037883a 	mov	sp,fp
    43f8:	dfc00117 	ldw	ra,4(sp)
    43fc:	df000017 	ldw	fp,0(sp)
    4400:	dec00204 	addi	sp,sp,8
    4404:	f800283a 	ret

00004408 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    4408:	defff804 	addi	sp,sp,-32
    440c:	dfc00715 	stw	ra,28(sp)
    4410:	df000615 	stw	fp,24(sp)
    4414:	df000604 	addi	fp,sp,24
    4418:	e13ffc15 	stw	r4,-16(fp)
    441c:	e17ffd15 	stw	r5,-12(fp)
    4420:	e1bffe15 	stw	r6,-8(fp)
    4424:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    4428:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    442c:	d0a02217 	ldw	r2,-32632(gp)
    4430:	10801317 	ldw	r2,76(r2)
    4434:	108000a0 	cmpeqi	r2,r2,2
    4438:	1000161e 	bne	r2,zero,4494 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    443c:	d0e02217 	ldw	r3,-32632(gp)
    4440:	19001217 	ldw	r4,72(r3)
    4444:	e0bffc17 	ldw	r2,-16(fp)
    4448:	0084303a 	nor	r2,zero,r2
    444c:	2084703a 	and	r2,r4,r2
    4450:	18801215 	stw	r2,72(r3)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4454:	d0e02217 	ldw	r3,-32632(gp)
    4458:	00800044 	movi	r2,1
    445c:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4460:	e0bfff17 	ldw	r2,-4(fp)
    4464:	1005003a 	cmpeq	r2,r2,zero
    4468:	10000a1e 	bne	r2,zero,4494 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    446c:	d0a02217 	ldw	r2,-32632(gp)
    4470:	11000104 	addi	r4,r2,4
    4474:	00016d80 	call	16d8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4478:	d0e02517 	ldw	r3,-32620(gp)
    447c:	e0bfff17 	ldw	r2,-4(fp)
    4480:	1885883a 	add	r2,r3,r2
    4484:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4488:	e13ffb17 	ldw	r4,-20(fp)
    448c:	0003c780 	call	3c78 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    4490:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4494:	00042480 	call	4248 <vTaskExitCritical>

		taskENTER_CRITICAL();
    4498:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    449c:	e0bffe17 	ldw	r2,-8(fp)
    44a0:	1005003a 	cmpeq	r2,r2,zero
    44a4:	1000041e 	bne	r2,zero,44b8 <xTaskNotifyWait+0xb0>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    44a8:	d0a02217 	ldw	r2,-32632(gp)
    44ac:	10c01217 	ldw	r3,72(r2)
    44b0:	e0bffe17 	ldw	r2,-8(fp)
    44b4:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    44b8:	d0a02217 	ldw	r2,-32632(gp)
    44bc:	10801317 	ldw	r2,76(r2)
    44c0:	10800058 	cmpnei	r2,r2,1
    44c4:	1000021e 	bne	r2,zero,44d0 <xTaskNotifyWait+0xc8>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    44c8:	e03ffa15 	stw	zero,-24(fp)
    44cc:	00000806 	br	44f0 <xTaskNotifyWait+0xe8>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    44d0:	d0e02217 	ldw	r3,-32632(gp)
    44d4:	19001217 	ldw	r4,72(r3)
    44d8:	e0bffd17 	ldw	r2,-12(fp)
    44dc:	0084303a 	nor	r2,zero,r2
    44e0:	2084703a 	and	r2,r4,r2
    44e4:	18801215 	stw	r2,72(r3)
				xReturn = pdTRUE;
    44e8:	00800044 	movi	r2,1
    44ec:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    44f0:	d0a02217 	ldw	r2,-32632(gp)
    44f4:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    44f8:	00042480 	call	4248 <vTaskExitCritical>

		return xReturn;
    44fc:	e0bffa17 	ldw	r2,-24(fp)
	}
    4500:	e037883a 	mov	sp,fp
    4504:	dfc00117 	ldw	ra,4(sp)
    4508:	df000017 	ldw	fp,0(sp)
    450c:	dec00204 	addi	sp,sp,8
    4510:	f800283a 	ret

00004514 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    4514:	defff704 	addi	sp,sp,-36
    4518:	dfc00815 	stw	ra,32(sp)
    451c:	df000715 	stw	fp,28(sp)
    4520:	df000704 	addi	fp,sp,28
    4524:	e13ffc15 	stw	r4,-16(fp)
    4528:	e17ffd15 	stw	r5,-12(fp)
    452c:	e1bffe15 	stw	r6,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4530:	00800044 	movi	r2,1
    4534:	e0bff915 	stw	r2,-28(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    4538:	e0bffc17 	ldw	r2,-16(fp)
    453c:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    4540:	00041f40 	call	41f4 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4544:	e0bffb17 	ldw	r2,-20(fp)
    4548:	10801317 	ldw	r2,76(r2)
    454c:	e0bffa15 	stw	r2,-24(fp)

			pxTCB->eNotifyState = eNotified;
    4550:	e0fffb17 	ldw	r3,-20(fp)
    4554:	00800084 	movi	r2,2
    4558:	18801315 	stw	r2,76(r3)

			switch( eAction )
    455c:	e0bffe17 	ldw	r2,-8(fp)
    4560:	e0bfff15 	stw	r2,-4(fp)
    4564:	e0ffff17 	ldw	r3,-4(fp)
    4568:	188000a0 	cmpeqi	r2,r3,2
    456c:	1000151e 	bne	r2,zero,45c4 <xTaskNotify+0xb0>
    4570:	e0ffff17 	ldw	r3,-4(fp)
    4574:	188000e8 	cmpgeui	r2,r3,3
    4578:	1000041e 	bne	r2,zero,458c <xTaskNotify+0x78>
    457c:	e0ffff17 	ldw	r3,-4(fp)
    4580:	18800060 	cmpeqi	r2,r3,1
    4584:	1000081e 	bne	r2,zero,45a8 <xTaskNotify+0x94>
    4588:	00002006 	br	460c <xTaskNotify+0xf8>
    458c:	e0ffff17 	ldw	r3,-4(fp)
    4590:	188000e0 	cmpeqi	r2,r3,3
    4594:	1000111e 	bne	r2,zero,45dc <xTaskNotify+0xc8>
    4598:	e0ffff17 	ldw	r3,-4(fp)
    459c:	18800120 	cmpeqi	r2,r3,4
    45a0:	1000121e 	bne	r2,zero,45ec <xTaskNotify+0xd8>
    45a4:	00001906 	br	460c <xTaskNotify+0xf8>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45a8:	e0bffb17 	ldw	r2,-20(fp)
    45ac:	10c01217 	ldw	r3,72(r2)
    45b0:	e0bffd17 	ldw	r2,-12(fp)
    45b4:	1886b03a 	or	r3,r3,r2
    45b8:	e0bffb17 	ldw	r2,-20(fp)
    45bc:	10c01215 	stw	r3,72(r2)
					break;
    45c0:	00001206 	br	460c <xTaskNotify+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45c4:	e0bffb17 	ldw	r2,-20(fp)
    45c8:	10801217 	ldw	r2,72(r2)
    45cc:	10c00044 	addi	r3,r2,1
    45d0:	e0bffb17 	ldw	r2,-20(fp)
    45d4:	10c01215 	stw	r3,72(r2)
					break;
    45d8:	00000c06 	br	460c <xTaskNotify+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45dc:	e0fffb17 	ldw	r3,-20(fp)
    45e0:	e0bffd17 	ldw	r2,-12(fp)
    45e4:	18801215 	stw	r2,72(r3)
					break;
    45e8:	00000806 	br	460c <xTaskNotify+0xf8>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    45ec:	e0bffa17 	ldw	r2,-24(fp)
    45f0:	108000a0 	cmpeqi	r2,r2,2
    45f4:	1000041e 	bne	r2,zero,4608 <xTaskNotify+0xf4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    45f8:	e0fffb17 	ldw	r3,-20(fp)
    45fc:	e0bffd17 	ldw	r2,-12(fp)
    4600:	18801215 	stw	r2,72(r3)
    4604:	00000106 	br	460c <xTaskNotify+0xf8>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4608:	e03ff915 	stw	zero,-28(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    460c:	e0bffa17 	ldw	r2,-24(fp)
    4610:	10800058 	cmpnei	r2,r2,1
    4614:	10001a1e 	bne	r2,zero,4680 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4618:	e0bffb17 	ldw	r2,-20(fp)
    461c:	11000104 	addi	r4,r2,4
    4620:	00016d80 	call	16d8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    4624:	e0bffb17 	ldw	r2,-20(fp)
    4628:	10c00b17 	ldw	r3,44(r2)
    462c:	d0a02617 	ldw	r2,-32616(gp)
    4630:	10c0032e 	bgeu	r2,r3,4640 <xTaskNotify+0x12c>
    4634:	e0bffb17 	ldw	r2,-20(fp)
    4638:	10800b17 	ldw	r2,44(r2)
    463c:	d0a02615 	stw	r2,-32616(gp)
    4640:	e0bffb17 	ldw	r2,-20(fp)
    4644:	10800b17 	ldw	r2,44(r2)
    4648:	10800524 	muli	r2,r2,20
    464c:	1007883a 	mov	r3,r2
    4650:	00820234 	movhi	r2,2056
    4654:	10bd8204 	addi	r2,r2,-2552
    4658:	1889883a 	add	r4,r3,r2
    465c:	e0bffb17 	ldw	r2,-20(fp)
    4660:	11400104 	addi	r5,r2,4
    4664:	000157c0 	call	157c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4668:	e0bffb17 	ldw	r2,-20(fp)
    466c:	10c00b17 	ldw	r3,44(r2)
    4670:	d0a02217 	ldw	r2,-32632(gp)
    4674:	10800b17 	ldw	r2,44(r2)
    4678:	10c0012e 	bgeu	r2,r3,4680 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    467c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4680:	00042480 	call	4248 <vTaskExitCritical>

		return xReturn;
    4684:	e0bff917 	ldw	r2,-28(fp)
	}
    4688:	e037883a 	mov	sp,fp
    468c:	dfc00117 	ldw	ra,4(sp)
    4690:	df000017 	ldw	fp,0(sp)
    4694:	dec00204 	addi	sp,sp,8
    4698:	f800283a 	ret

0000469c <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    469c:	defff504 	addi	sp,sp,-44
    46a0:	dfc00a15 	stw	ra,40(sp)
    46a4:	df000915 	stw	fp,36(sp)
    46a8:	df000904 	addi	fp,sp,36
    46ac:	e13ffb15 	stw	r4,-20(fp)
    46b0:	e17ffc15 	stw	r5,-16(fp)
    46b4:	e1bffd15 	stw	r6,-12(fp)
    46b8:	e1fffe15 	stw	r7,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    46bc:	00800044 	movi	r2,1
    46c0:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    46c4:	e0bffb17 	ldw	r2,-20(fp)
    46c8:	e0bffa15 	stw	r2,-24(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    46cc:	e03ff715 	stw	zero,-36(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    46d0:	e0bffa17 	ldw	r2,-24(fp)
    46d4:	10801317 	ldw	r2,76(r2)
    46d8:	e0bff915 	stw	r2,-28(fp)

			pxTCB->eNotifyState = eNotified;
    46dc:	e0fffa17 	ldw	r3,-24(fp)
    46e0:	00800084 	movi	r2,2
    46e4:	18801315 	stw	r2,76(r3)

			switch( eAction )
    46e8:	e0bffd17 	ldw	r2,-12(fp)
    46ec:	e0bfff15 	stw	r2,-4(fp)
    46f0:	e0ffff17 	ldw	r3,-4(fp)
    46f4:	188000a0 	cmpeqi	r2,r3,2
    46f8:	1000151e 	bne	r2,zero,4750 <xTaskNotifyFromISR+0xb4>
    46fc:	e0ffff17 	ldw	r3,-4(fp)
    4700:	188000e8 	cmpgeui	r2,r3,3
    4704:	1000041e 	bne	r2,zero,4718 <xTaskNotifyFromISR+0x7c>
    4708:	e0ffff17 	ldw	r3,-4(fp)
    470c:	18800060 	cmpeqi	r2,r3,1
    4710:	1000081e 	bne	r2,zero,4734 <xTaskNotifyFromISR+0x98>
    4714:	00002006 	br	4798 <xTaskNotifyFromISR+0xfc>
    4718:	e0ffff17 	ldw	r3,-4(fp)
    471c:	188000e0 	cmpeqi	r2,r3,3
    4720:	1000111e 	bne	r2,zero,4768 <xTaskNotifyFromISR+0xcc>
    4724:	e0ffff17 	ldw	r3,-4(fp)
    4728:	18800120 	cmpeqi	r2,r3,4
    472c:	1000121e 	bne	r2,zero,4778 <xTaskNotifyFromISR+0xdc>
    4730:	00001906 	br	4798 <xTaskNotifyFromISR+0xfc>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4734:	e0bffa17 	ldw	r2,-24(fp)
    4738:	10c01217 	ldw	r3,72(r2)
    473c:	e0bffc17 	ldw	r2,-16(fp)
    4740:	1886b03a 	or	r3,r3,r2
    4744:	e0bffa17 	ldw	r2,-24(fp)
    4748:	10c01215 	stw	r3,72(r2)
					break;
    474c:	00001206 	br	4798 <xTaskNotifyFromISR+0xfc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    4750:	e0bffa17 	ldw	r2,-24(fp)
    4754:	10801217 	ldw	r2,72(r2)
    4758:	10c00044 	addi	r3,r2,1
    475c:	e0bffa17 	ldw	r2,-24(fp)
    4760:	10c01215 	stw	r3,72(r2)
					break;
    4764:	00000c06 	br	4798 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4768:	e0fffa17 	ldw	r3,-24(fp)
    476c:	e0bffc17 	ldw	r2,-16(fp)
    4770:	18801215 	stw	r2,72(r3)
					break;
    4774:	00000806 	br	4798 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4778:	e0bff917 	ldw	r2,-28(fp)
    477c:	108000a0 	cmpeqi	r2,r2,2
    4780:	1000041e 	bne	r2,zero,4794 <xTaskNotifyFromISR+0xf8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4784:	e0fffa17 	ldw	r3,-24(fp)
    4788:	e0bffc17 	ldw	r2,-16(fp)
    478c:	18801215 	stw	r2,72(r3)
    4790:	00000106 	br	4798 <xTaskNotifyFromISR+0xfc>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4794:	e03ff815 	stw	zero,-32(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4798:	e0bff917 	ldw	r2,-28(fp)
    479c:	10800058 	cmpnei	r2,r2,1
    47a0:	1000281e 	bne	r2,zero,4844 <xTaskNotifyFromISR+0x1a8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    47a4:	d0a02c17 	ldw	r2,-32592(gp)
    47a8:	1004c03a 	cmpne	r2,r2,zero
    47ac:	1000151e 	bne	r2,zero,4804 <xTaskNotifyFromISR+0x168>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    47b0:	e0bffa17 	ldw	r2,-24(fp)
    47b4:	11000104 	addi	r4,r2,4
    47b8:	00016d80 	call	16d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    47bc:	e0bffa17 	ldw	r2,-24(fp)
    47c0:	10c00b17 	ldw	r3,44(r2)
    47c4:	d0a02617 	ldw	r2,-32616(gp)
    47c8:	10c0032e 	bgeu	r2,r3,47d8 <xTaskNotifyFromISR+0x13c>
    47cc:	e0bffa17 	ldw	r2,-24(fp)
    47d0:	10800b17 	ldw	r2,44(r2)
    47d4:	d0a02615 	stw	r2,-32616(gp)
    47d8:	e0bffa17 	ldw	r2,-24(fp)
    47dc:	10800b17 	ldw	r2,44(r2)
    47e0:	10800524 	muli	r2,r2,20
    47e4:	1007883a 	mov	r3,r2
    47e8:	00820234 	movhi	r2,2056
    47ec:	10bd8204 	addi	r2,r2,-2552
    47f0:	1889883a 	add	r4,r3,r2
    47f4:	e0bffa17 	ldw	r2,-24(fp)
    47f8:	11400104 	addi	r5,r2,4
    47fc:	000157c0 	call	157c <vListInsertEnd>
    4800:	00000506 	br	4818 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4804:	e0bffa17 	ldw	r2,-24(fp)
    4808:	11400604 	addi	r5,r2,24
    480c:	01020234 	movhi	r4,2056
    4810:	213dc804 	addi	r4,r4,-2272
    4814:	000157c0 	call	157c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4818:	e0bffa17 	ldw	r2,-24(fp)
    481c:	10c00b17 	ldw	r3,44(r2)
    4820:	d0a02217 	ldw	r2,-32632(gp)
    4824:	10800b17 	ldw	r2,44(r2)
    4828:	10c0062e 	bgeu	r2,r3,4844 <xTaskNotifyFromISR+0x1a8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    482c:	e0bffe17 	ldw	r2,-8(fp)
    4830:	1005003a 	cmpeq	r2,r2,zero
    4834:	1000031e 	bne	r2,zero,4844 <xTaskNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    4838:	e0fffe17 	ldw	r3,-8(fp)
    483c:	00800044 	movi	r2,1
    4840:	18800015 	stw	r2,0(r3)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    4844:	e0bff817 	ldw	r2,-32(fp)
	}
    4848:	e037883a 	mov	sp,fp
    484c:	dfc00117 	ldw	ra,4(sp)
    4850:	df000017 	ldw	fp,0(sp)
    4854:	dec00204 	addi	sp,sp,8
    4858:	f800283a 	ret

0000485c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    485c:	defff904 	addi	sp,sp,-28
    4860:	dfc00615 	stw	ra,24(sp)
    4864:	df000515 	stw	fp,20(sp)
    4868:	df000504 	addi	fp,sp,20
    486c:	e13ffe15 	stw	r4,-8(fp)
    4870:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4874:	e0bffe17 	ldw	r2,-8(fp)
    4878:	e0bffd15 	stw	r2,-12(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    487c:	e03ffb15 	stw	zero,-20(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4880:	e0bffd17 	ldw	r2,-12(fp)
    4884:	10801317 	ldw	r2,76(r2)
    4888:	e0bffc15 	stw	r2,-16(fp)
			pxTCB->eNotifyState = eNotified;
    488c:	e0fffd17 	ldw	r3,-12(fp)
    4890:	00800084 	movi	r2,2
    4894:	18801315 	stw	r2,76(r3)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    4898:	e0bffd17 	ldw	r2,-12(fp)
    489c:	10801217 	ldw	r2,72(r2)
    48a0:	10c00044 	addi	r3,r2,1
    48a4:	e0bffd17 	ldw	r2,-12(fp)
    48a8:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    48ac:	e0bffc17 	ldw	r2,-16(fp)
    48b0:	10800058 	cmpnei	r2,r2,1
    48b4:	1000281e 	bne	r2,zero,4958 <vTaskNotifyGiveFromISR+0xfc>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    48b8:	d0a02c17 	ldw	r2,-32592(gp)
    48bc:	1004c03a 	cmpne	r2,r2,zero
    48c0:	1000151e 	bne	r2,zero,4918 <vTaskNotifyGiveFromISR+0xbc>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    48c4:	e0bffd17 	ldw	r2,-12(fp)
    48c8:	11000104 	addi	r4,r2,4
    48cc:	00016d80 	call	16d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    48d0:	e0bffd17 	ldw	r2,-12(fp)
    48d4:	10c00b17 	ldw	r3,44(r2)
    48d8:	d0a02617 	ldw	r2,-32616(gp)
    48dc:	10c0032e 	bgeu	r2,r3,48ec <vTaskNotifyGiveFromISR+0x90>
    48e0:	e0bffd17 	ldw	r2,-12(fp)
    48e4:	10800b17 	ldw	r2,44(r2)
    48e8:	d0a02615 	stw	r2,-32616(gp)
    48ec:	e0bffd17 	ldw	r2,-12(fp)
    48f0:	10800b17 	ldw	r2,44(r2)
    48f4:	10800524 	muli	r2,r2,20
    48f8:	1007883a 	mov	r3,r2
    48fc:	00820234 	movhi	r2,2056
    4900:	10bd8204 	addi	r2,r2,-2552
    4904:	1889883a 	add	r4,r3,r2
    4908:	e0bffd17 	ldw	r2,-12(fp)
    490c:	11400104 	addi	r5,r2,4
    4910:	000157c0 	call	157c <vListInsertEnd>
    4914:	00000506 	br	492c <vTaskNotifyGiveFromISR+0xd0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4918:	e0bffd17 	ldw	r2,-12(fp)
    491c:	11400604 	addi	r5,r2,24
    4920:	01020234 	movhi	r4,2056
    4924:	213dc804 	addi	r4,r4,-2272
    4928:	000157c0 	call	157c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    492c:	e0bffd17 	ldw	r2,-12(fp)
    4930:	10c00b17 	ldw	r3,44(r2)
    4934:	d0a02217 	ldw	r2,-32632(gp)
    4938:	10800b17 	ldw	r2,44(r2)
    493c:	10c0062e 	bgeu	r2,r3,4958 <vTaskNotifyGiveFromISR+0xfc>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    4940:	e0bfff17 	ldw	r2,-4(fp)
    4944:	1005003a 	cmpeq	r2,r2,zero
    4948:	1000031e 	bne	r2,zero,4958 <vTaskNotifyGiveFromISR+0xfc>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    494c:	e0ffff17 	ldw	r3,-4(fp)
    4950:	00800044 	movi	r2,1
    4954:	18800015 	stw	r2,0(r3)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    4958:	e037883a 	mov	sp,fp
    495c:	dfc00117 	ldw	ra,4(sp)
    4960:	df000017 	ldw	fp,0(sp)
    4964:	dec00204 	addi	sp,sp,8
    4968:	f800283a 	ret

0000496c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    496c:	defff904 	addi	sp,sp,-28
    4970:	dfc00615 	stw	ra,24(sp)
    4974:	df000515 	stw	fp,20(sp)
    4978:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    497c:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    4980:	00051240 	call	5124 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4984:	d0a02f17 	ldw	r2,-32580(gp)
    4988:	1005003a 	cmpeq	r2,r2,zero
    498c:	10000d1e 	bne	r2,zero,49c4 <xTimerCreateTimerTask+0x58>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4990:	008000c4 	movi	r2,3
    4994:	d8800015 	stw	r2,0(sp)
    4998:	d8000115 	stw	zero,4(sp)
    499c:	d8000215 	stw	zero,8(sp)
    49a0:	d8000315 	stw	zero,12(sp)
    49a4:	01000034 	movhi	r4,0
    49a8:	21130c04 	addi	r4,r4,19504
    49ac:	01420034 	movhi	r5,2048
    49b0:	29401e04 	addi	r5,r5,120
    49b4:	01820004 	movi	r6,2048
    49b8:	000f883a 	mov	r7,zero
    49bc:	0002cd80 	call	2cd8 <xTaskGenericCreate>
    49c0:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    49c4:	e0bfff17 	ldw	r2,-4(fp)
}
    49c8:	e037883a 	mov	sp,fp
    49cc:	dfc00117 	ldw	ra,4(sp)
    49d0:	df000017 	ldw	fp,0(sp)
    49d4:	dec00204 	addi	sp,sp,8
    49d8:	f800283a 	ret

000049dc <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    49dc:	defff904 	addi	sp,sp,-28
    49e0:	dfc00615 	stw	ra,24(sp)
    49e4:	df000515 	stw	fp,20(sp)
    49e8:	df000504 	addi	fp,sp,20
    49ec:	e13ffc15 	stw	r4,-16(fp)
    49f0:	e17ffd15 	stw	r5,-12(fp)
    49f4:	e1bffe15 	stw	r6,-8(fp)
    49f8:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    49fc:	e0bffd17 	ldw	r2,-12(fp)
    4a00:	1004c03a 	cmpne	r2,r2,zero
    4a04:	1000021e 	bne	r2,zero,4a10 <xTimerCreate+0x34>
	{
		pxNewTimer = NULL;
    4a08:	e03ffb15 	stw	zero,-20(fp)
    4a0c:	00001906 	br	4a74 <xTimerCreate+0x98>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    4a10:	01000a04 	movi	r4,40
    4a14:	000109c0 	call	109c <pvPortMalloc>
    4a18:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    4a1c:	e0bffb17 	ldw	r2,-20(fp)
    4a20:	1005003a 	cmpeq	r2,r2,zero
    4a24:	1000131e 	bne	r2,zero,4a74 <xTimerCreate+0x98>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    4a28:	00051240 	call	5124 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    4a2c:	e0fffb17 	ldw	r3,-20(fp)
    4a30:	e0bffc17 	ldw	r2,-16(fp)
    4a34:	18800015 	stw	r2,0(r3)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    4a38:	e0fffb17 	ldw	r3,-20(fp)
    4a3c:	e0bffd17 	ldw	r2,-12(fp)
    4a40:	18800615 	stw	r2,24(r3)
			pxNewTimer->uxAutoReload = uxAutoReload;
    4a44:	e0fffb17 	ldw	r3,-20(fp)
    4a48:	e0bffe17 	ldw	r2,-8(fp)
    4a4c:	18800715 	stw	r2,28(r3)
			pxNewTimer->pvTimerID = pvTimerID;
    4a50:	e0fffb17 	ldw	r3,-20(fp)
    4a54:	e0bfff17 	ldw	r2,-4(fp)
    4a58:	18800815 	stw	r2,32(r3)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    4a5c:	e0fffb17 	ldw	r3,-20(fp)
    4a60:	e0800217 	ldw	r2,8(fp)
    4a64:	18800915 	stw	r2,36(r3)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    4a68:	e0bffb17 	ldw	r2,-20(fp)
    4a6c:	11000104 	addi	r4,r2,4
    4a70:	00015540 	call	1554 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4a74:	e0bffb17 	ldw	r2,-20(fp)
}
    4a78:	e037883a 	mov	sp,fp
    4a7c:	dfc00117 	ldw	ra,4(sp)
    4a80:	df000017 	ldw	fp,0(sp)
    4a84:	dec00204 	addi	sp,sp,8
    4a88:	f800283a 	ret

00004a8c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4a8c:	defff604 	addi	sp,sp,-40
    4a90:	dfc00915 	stw	ra,36(sp)
    4a94:	df000815 	stw	fp,32(sp)
    4a98:	df000804 	addi	fp,sp,32
    4a9c:	e13ffc15 	stw	r4,-16(fp)
    4aa0:	e17ffd15 	stw	r5,-12(fp)
    4aa4:	e1bffe15 	stw	r6,-8(fp)
    4aa8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4aac:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4ab0:	d0a02f17 	ldw	r2,-32580(gp)
    4ab4:	1005003a 	cmpeq	r2,r2,zero
    4ab8:	1000201e 	bne	r2,zero,4b3c <xTimerGenericCommand+0xb0>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    4abc:	e0bffd17 	ldw	r2,-12(fp)
    4ac0:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4ac4:	e0bffe17 	ldw	r2,-8(fp)
    4ac8:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    4acc:	e0bffc17 	ldw	r2,-16(fp)
    4ad0:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4ad4:	e0bffd17 	ldw	r2,-12(fp)
    4ad8:	10800188 	cmpgei	r2,r2,6
    4adc:	1000111e 	bne	r2,zero,4b24 <xTimerGenericCommand+0x98>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4ae0:	0003f740 	call	3f74 <xTaskGetSchedulerState>
    4ae4:	10800098 	cmpnei	r2,r2,2
    4ae8:	1000071e 	bne	r2,zero,4b08 <xTimerGenericCommand+0x7c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    4aec:	d1202f17 	ldw	r4,-32580(gp)
    4af0:	e17ff904 	addi	r5,fp,-28
    4af4:	e1800217 	ldw	r6,8(fp)
    4af8:	000f883a 	mov	r7,zero
    4afc:	0001ff00 	call	1ff0 <xQueueGenericSend>
    4b00:	e0bff815 	stw	r2,-32(fp)
    4b04:	00000d06 	br	4b3c <xTimerGenericCommand+0xb0>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4b08:	d1202f17 	ldw	r4,-32580(gp)
    4b0c:	e17ff904 	addi	r5,fp,-28
    4b10:	000d883a 	mov	r6,zero
    4b14:	000f883a 	mov	r7,zero
    4b18:	0001ff00 	call	1ff0 <xQueueGenericSend>
    4b1c:	e0bff815 	stw	r2,-32(fp)
    4b20:	00000606 	br	4b3c <xTimerGenericCommand+0xb0>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    4b24:	d1202f17 	ldw	r4,-32580(gp)
    4b28:	e17ff904 	addi	r5,fp,-28
    4b2c:	e1bfff17 	ldw	r6,-4(fp)
    4b30:	000f883a 	mov	r7,zero
    4b34:	00021a00 	call	21a0 <xQueueGenericSendFromISR>
    4b38:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    4b3c:	e0bff817 	ldw	r2,-32(fp)
}
    4b40:	e037883a 	mov	sp,fp
    4b44:	dfc00117 	ldw	ra,4(sp)
    4b48:	df000017 	ldw	fp,0(sp)
    4b4c:	dec00204 	addi	sp,sp,8
    4b50:	f800283a 	ret

00004b54 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    4b54:	defffd04 	addi	sp,sp,-12
    4b58:	df000215 	stw	fp,8(sp)
    4b5c:	df000204 	addi	fp,sp,8
    4b60:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4b64:	e0bfff17 	ldw	r2,-4(fp)
    4b68:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4b6c:	e0bffe17 	ldw	r2,-8(fp)
    4b70:	10800017 	ldw	r2,0(r2)
}
    4b74:	e037883a 	mov	sp,fp
    4b78:	df000017 	ldw	fp,0(sp)
    4b7c:	dec00104 	addi	sp,sp,4
    4b80:	f800283a 	ret

00004b84 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4b84:	defff904 	addi	sp,sp,-28
    4b88:	dfc00615 	stw	ra,24(sp)
    4b8c:	df000515 	stw	fp,20(sp)
    4b90:	df000504 	addi	fp,sp,20
    4b94:	e13ffe15 	stw	r4,-8(fp)
    4b98:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4b9c:	d0a03117 	ldw	r2,-32572(gp)
    4ba0:	10800317 	ldw	r2,12(r2)
    4ba4:	10800317 	ldw	r2,12(r2)
    4ba8:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4bac:	e0bffc17 	ldw	r2,-16(fp)
    4bb0:	11000104 	addi	r4,r2,4
    4bb4:	00016d80 	call	16d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4bb8:	e0bffc17 	ldw	r2,-16(fp)
    4bbc:	10800717 	ldw	r2,28(r2)
    4bc0:	10800058 	cmpnei	r2,r2,1
    4bc4:	1000111e 	bne	r2,zero,4c0c <prvProcessExpiredTimer+0x88>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4bc8:	e0bffc17 	ldw	r2,-16(fp)
    4bcc:	10c00617 	ldw	r3,24(r2)
    4bd0:	e0bffe17 	ldw	r2,-8(fp)
    4bd4:	188b883a 	add	r5,r3,r2
    4bd8:	e13ffc17 	ldw	r4,-16(fp)
    4bdc:	e1bfff17 	ldw	r6,-4(fp)
    4be0:	e1fffe17 	ldw	r7,-8(fp)
    4be4:	0004dc80 	call	4dc8 <prvInsertTimerInActiveList>
    4be8:	10800058 	cmpnei	r2,r2,1
    4bec:	1000071e 	bne	r2,zero,4c0c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4bf0:	d8000015 	stw	zero,0(sp)
    4bf4:	e13ffc17 	ldw	r4,-16(fp)
    4bf8:	000b883a 	mov	r5,zero
    4bfc:	e1bffe17 	ldw	r6,-8(fp)
    4c00:	000f883a 	mov	r7,zero
    4c04:	0004a8c0 	call	4a8c <xTimerGenericCommand>
    4c08:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4c0c:	e0bffc17 	ldw	r2,-16(fp)
    4c10:	10800917 	ldw	r2,36(r2)
    4c14:	e13ffc17 	ldw	r4,-16(fp)
    4c18:	103ee83a 	callr	r2
}
    4c1c:	e037883a 	mov	sp,fp
    4c20:	dfc00117 	ldw	ra,4(sp)
    4c24:	df000017 	ldw	fp,0(sp)
    4c28:	dec00204 	addi	sp,sp,8
    4c2c:	f800283a 	ret

00004c30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4c30:	defffb04 	addi	sp,sp,-20
    4c34:	dfc00415 	stw	ra,16(sp)
    4c38:	df000315 	stw	fp,12(sp)
    4c3c:	df000304 	addi	fp,sp,12
    4c40:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4c44:	e13ffe04 	addi	r4,fp,-8
    4c48:	0004d040 	call	4d04 <prvGetNextExpireTime>
    4c4c:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4c50:	e17ffe17 	ldw	r5,-8(fp)
    4c54:	e13ffd17 	ldw	r4,-12(fp)
    4c58:	0004c640 	call	4c64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4c5c:	0004e940 	call	4e94 <prvProcessReceivedCommands>
	}
    4c60:	003ff806 	br	4c44 <prvTimerTask+0x14>

00004c64 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4c64:	defffa04 	addi	sp,sp,-24
    4c68:	dfc00515 	stw	ra,20(sp)
    4c6c:	df000415 	stw	fp,16(sp)
    4c70:	df000404 	addi	fp,sp,16
    4c74:	e13ffe15 	stw	r4,-8(fp)
    4c78:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4c7c:	00030d00 	call	30d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4c80:	e13ffd04 	addi	r4,fp,-12
    4c84:	0004d640 	call	4d64 <prvSampleTimeNow>
    4c88:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4c8c:	e0bffd17 	ldw	r2,-12(fp)
    4c90:	1004c03a 	cmpne	r2,r2,zero
    4c94:	1000151e 	bne	r2,zero,4cec <prvProcessTimerOrBlockTask+0x88>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4c98:	e0bfff17 	ldw	r2,-4(fp)
    4c9c:	1004c03a 	cmpne	r2,r2,zero
    4ca0:	1000081e 	bne	r2,zero,4cc4 <prvProcessTimerOrBlockTask+0x60>
    4ca4:	e0fffe17 	ldw	r3,-8(fp)
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	10c00536 	bltu	r2,r3,4cc4 <prvProcessTimerOrBlockTask+0x60>
			{
				( void ) xTaskResumeAll();
    4cb0:	00030f80 	call	30f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4cb4:	e13ffe17 	ldw	r4,-8(fp)
    4cb8:	e17ffc17 	ldw	r5,-16(fp)
    4cbc:	0004b840 	call	4b84 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4cc0:	00000b06 	br	4cf0 <prvProcessTimerOrBlockTask+0x8c>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4cc4:	d1202f17 	ldw	r4,-32580(gp)
    4cc8:	e0fffe17 	ldw	r3,-8(fp)
    4ccc:	e0bffc17 	ldw	r2,-16(fp)
    4cd0:	188bc83a 	sub	r5,r3,r2
    4cd4:	0002c440 	call	2c44 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4cd8:	00030f80 	call	30f8 <xTaskResumeAll>
    4cdc:	1004c03a 	cmpne	r2,r2,zero
    4ce0:	1000031e 	bne	r2,zero,4cf0 <prvProcessTimerOrBlockTask+0x8c>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4ce4:	003b683a 	trap	0
    4ce8:	00000106 	br	4cf0 <prvProcessTimerOrBlockTask+0x8c>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4cec:	00030f80 	call	30f8 <xTaskResumeAll>
		}
	}
}
    4cf0:	e037883a 	mov	sp,fp
    4cf4:	dfc00117 	ldw	ra,4(sp)
    4cf8:	df000017 	ldw	fp,0(sp)
    4cfc:	dec00204 	addi	sp,sp,8
    4d00:	f800283a 	ret

00004d04 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4d04:	defffd04 	addi	sp,sp,-12
    4d08:	df000215 	stw	fp,8(sp)
    4d0c:	df000204 	addi	fp,sp,8
    4d10:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4d14:	d0a03117 	ldw	r2,-32572(gp)
    4d18:	10800017 	ldw	r2,0(r2)
    4d1c:	1007003a 	cmpeq	r3,r2,zero
    4d20:	e0bfff17 	ldw	r2,-4(fp)
    4d24:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4d28:	e0bfff17 	ldw	r2,-4(fp)
    4d2c:	10800017 	ldw	r2,0(r2)
    4d30:	1004c03a 	cmpne	r2,r2,zero
    4d34:	1000051e 	bne	r2,zero,4d4c <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4d38:	d0a03117 	ldw	r2,-32572(gp)
    4d3c:	10800317 	ldw	r2,12(r2)
    4d40:	10800017 	ldw	r2,0(r2)
    4d44:	e0bffe15 	stw	r2,-8(fp)
    4d48:	00000106 	br	4d50 <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4d4c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4d50:	e0bffe17 	ldw	r2,-8(fp)
}
    4d54:	e037883a 	mov	sp,fp
    4d58:	df000017 	ldw	fp,0(sp)
    4d5c:	dec00104 	addi	sp,sp,4
    4d60:	f800283a 	ret

00004d64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4d64:	defffc04 	addi	sp,sp,-16
    4d68:	dfc00315 	stw	ra,12(sp)
    4d6c:	df000215 	stw	fp,8(sp)
    4d70:	df000204 	addi	fp,sp,8
    4d74:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4d78:	00032480 	call	3248 <xTaskGetTickCount>
    4d7c:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4d80:	d0e03017 	ldw	r3,-32576(gp)
    4d84:	e0bffe17 	ldw	r2,-8(fp)
    4d88:	10c0052e 	bgeu	r2,r3,4da0 <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4d8c:	00050200 	call	5020 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4d90:	e0ffff17 	ldw	r3,-4(fp)
    4d94:	00800044 	movi	r2,1
    4d98:	18800015 	stw	r2,0(r3)
    4d9c:	00000206 	br	4da8 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4da0:	e0bfff17 	ldw	r2,-4(fp)
    4da4:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4da8:	e0bffe17 	ldw	r2,-8(fp)
    4dac:	d0a03015 	stw	r2,-32576(gp)

	return xTimeNow;
    4db0:	e0bffe17 	ldw	r2,-8(fp)
}
    4db4:	e037883a 	mov	sp,fp
    4db8:	dfc00117 	ldw	ra,4(sp)
    4dbc:	df000017 	ldw	fp,0(sp)
    4dc0:	dec00204 	addi	sp,sp,8
    4dc4:	f800283a 	ret

00004dc8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4dc8:	defff904 	addi	sp,sp,-28
    4dcc:	dfc00615 	stw	ra,24(sp)
    4dd0:	df000515 	stw	fp,20(sp)
    4dd4:	df000504 	addi	fp,sp,20
    4dd8:	e13ffc15 	stw	r4,-16(fp)
    4ddc:	e17ffd15 	stw	r5,-12(fp)
    4de0:	e1bffe15 	stw	r6,-8(fp)
    4de4:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4de8:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4dec:	e0fffc17 	ldw	r3,-16(fp)
    4df0:	e0bffd17 	ldw	r2,-12(fp)
    4df4:	18800115 	stw	r2,4(r3)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4df8:	e0fffc17 	ldw	r3,-16(fp)
    4dfc:	e0bffc17 	ldw	r2,-16(fp)
    4e00:	18800415 	stw	r2,16(r3)

	if( xNextExpiryTime <= xTimeNow )
    4e04:	e0fffd17 	ldw	r3,-12(fp)
    4e08:	e0bffe17 	ldw	r2,-8(fp)
    4e0c:	10c00e36 	bltu	r2,r3,4e48 <prvInsertTimerInActiveList+0x80>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4e10:	e0fffe17 	ldw	r3,-8(fp)
    4e14:	e0bfff17 	ldw	r2,-4(fp)
    4e18:	1887c83a 	sub	r3,r3,r2
    4e1c:	e0bffc17 	ldw	r2,-16(fp)
    4e20:	10800617 	ldw	r2,24(r2)
    4e24:	18800336 	bltu	r3,r2,4e34 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4e28:	00800044 	movi	r2,1
    4e2c:	e0bffb15 	stw	r2,-20(fp)
    4e30:	00001206 	br	4e7c <prvInsertTimerInActiveList+0xb4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4e34:	d1203217 	ldw	r4,-32568(gp)
    4e38:	e0bffc17 	ldw	r2,-16(fp)
    4e3c:	11400104 	addi	r5,r2,4
    4e40:	00016040 	call	1604 <vListInsert>
    4e44:	00000d06 	br	4e7c <prvInsertTimerInActiveList+0xb4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4e48:	e0fffe17 	ldw	r3,-8(fp)
    4e4c:	e0bfff17 	ldw	r2,-4(fp)
    4e50:	1880062e 	bgeu	r3,r2,4e6c <prvInsertTimerInActiveList+0xa4>
    4e54:	e0fffd17 	ldw	r3,-12(fp)
    4e58:	e0bfff17 	ldw	r2,-4(fp)
    4e5c:	18800336 	bltu	r3,r2,4e6c <prvInsertTimerInActiveList+0xa4>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4e60:	00800044 	movi	r2,1
    4e64:	e0bffb15 	stw	r2,-20(fp)
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4e68:	00000406 	br	4e7c <prvInsertTimerInActiveList+0xb4>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4e6c:	d1203117 	ldw	r4,-32572(gp)
    4e70:	e0bffc17 	ldw	r2,-16(fp)
    4e74:	11400104 	addi	r5,r2,4
    4e78:	00016040 	call	1604 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4e7c:	e0bffb17 	ldw	r2,-20(fp)
}
    4e80:	e037883a 	mov	sp,fp
    4e84:	dfc00117 	ldw	ra,4(sp)
    4e88:	df000017 	ldw	fp,0(sp)
    4e8c:	dec00204 	addi	sp,sp,8
    4e90:	f800283a 	ret

00004e94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4e94:	defff504 	addi	sp,sp,-44
    4e98:	dfc00a15 	stw	ra,40(sp)
    4e9c:	df000915 	stw	fp,36(sp)
    4ea0:	df000904 	addi	fp,sp,36
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ea4:	00005206 	br	4ff0 <prvProcessReceivedCommands+0x15c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4ea8:	e0bffb17 	ldw	r2,-20(fp)
    4eac:	1004803a 	cmplt	r2,r2,zero
    4eb0:	10004f1e 	bne	r2,zero,4ff0 <prvProcessReceivedCommands+0x15c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4eb4:	e0bffd17 	ldw	r2,-12(fp)
    4eb8:	e0bffa15 	stw	r2,-24(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4ebc:	e0bffa17 	ldw	r2,-24(fp)
    4ec0:	10800517 	ldw	r2,20(r2)
    4ec4:	1005003a 	cmpeq	r2,r2,zero
    4ec8:	1000031e 	bne	r2,zero,4ed8 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4ecc:	e0bffa17 	ldw	r2,-24(fp)
    4ed0:	11000104 	addi	r4,r2,4
    4ed4:	00016d80 	call	16d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4ed8:	e13ffe04 	addi	r4,fp,-8
    4edc:	0004d640 	call	4d64 <prvSampleTimeNow>
    4ee0:	e0bff815 	stw	r2,-32(fp)

			switch( xMessage.xMessageID )
    4ee4:	e0bffb17 	ldw	r2,-20(fp)
    4ee8:	e0bfff15 	stw	r2,-4(fp)
    4eec:	e0ffff17 	ldw	r3,-4(fp)
    4ef0:	188002a8 	cmpgeui	r2,r3,10
    4ef4:	10003e1e 	bne	r2,zero,4ff0 <prvProcessReceivedCommands+0x15c>
    4ef8:	e13fff17 	ldw	r4,-4(fp)
    4efc:	e13fff17 	ldw	r4,-4(fp)
    4f00:	2105883a 	add	r2,r4,r4
    4f04:	1087883a 	add	r3,r2,r2
    4f08:	00800034 	movhi	r2,0
    4f0c:	1093c704 	addi	r2,r2,20252
    4f10:	1885883a 	add	r2,r3,r2
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	1000683a 	jmp	r2
    4f1c:	00004f44 	movi	zero,317
    4f20:	00004f44 	movi	zero,317
    4f24:	00004f44 	movi	zero,317
    4f28:	00004ff0 	cmpltui	zero,zero,319
    4f2c:	00004fb8 	rdprs	zero,zero,318
    4f30:	00004fe8 	cmpgeui	zero,zero,319
    4f34:	00004f44 	movi	zero,317
    4f38:	00004f44 	movi	zero,317
    4f3c:	00004ff0 	cmpltui	zero,zero,319
    4f40:	00004fb8 	rdprs	zero,zero,318
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4f44:	e0fffc17 	ldw	r3,-16(fp)
    4f48:	e0bffa17 	ldw	r2,-24(fp)
    4f4c:	10800617 	ldw	r2,24(r2)
    4f50:	188b883a 	add	r5,r3,r2
    4f54:	e1fffc17 	ldw	r7,-16(fp)
    4f58:	e13ffa17 	ldw	r4,-24(fp)
    4f5c:	e1bff817 	ldw	r6,-32(fp)
    4f60:	0004dc80 	call	4dc8 <prvInsertTimerInActiveList>
    4f64:	10800058 	cmpnei	r2,r2,1
    4f68:	1000211e 	bne	r2,zero,4ff0 <prvProcessReceivedCommands+0x15c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f6c:	e0bffa17 	ldw	r2,-24(fp)
    4f70:	10800917 	ldw	r2,36(r2)
    4f74:	e13ffa17 	ldw	r4,-24(fp)
    4f78:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f7c:	e0bffa17 	ldw	r2,-24(fp)
    4f80:	10800717 	ldw	r2,28(r2)
    4f84:	10800058 	cmpnei	r2,r2,1
    4f88:	1000191e 	bne	r2,zero,4ff0 <prvProcessReceivedCommands+0x15c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	e0bffa17 	ldw	r2,-24(fp)
    4f94:	10800617 	ldw	r2,24(r2)
    4f98:	188d883a 	add	r6,r3,r2
    4f9c:	d8000015 	stw	zero,0(sp)
    4fa0:	e13ffa17 	ldw	r4,-24(fp)
    4fa4:	000b883a 	mov	r5,zero
    4fa8:	000f883a 	mov	r7,zero
    4fac:	0004a8c0 	call	4a8c <xTimerGenericCommand>
    4fb0:	e0bff915 	stw	r2,-28(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4fb4:	00000e06 	br	4ff0 <prvProcessReceivedCommands+0x15c>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4fb8:	e0fffc17 	ldw	r3,-16(fp)
    4fbc:	e0bffa17 	ldw	r2,-24(fp)
    4fc0:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4fc4:	e0bffa17 	ldw	r2,-24(fp)
    4fc8:	10c00617 	ldw	r3,24(r2)
    4fcc:	e0bff817 	ldw	r2,-32(fp)
    4fd0:	188b883a 	add	r5,r3,r2
    4fd4:	e13ffa17 	ldw	r4,-24(fp)
    4fd8:	e1bff817 	ldw	r6,-32(fp)
    4fdc:	e1fff817 	ldw	r7,-32(fp)
    4fe0:	0004dc80 	call	4dc8 <prvInsertTimerInActiveList>
					break;
    4fe4:	00000206 	br	4ff0 <prvProcessReceivedCommands+0x15c>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4fe8:	e13ffa17 	ldw	r4,-24(fp)
    4fec:	00012300 	call	1230 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ff0:	d1202f17 	ldw	r4,-32580(gp)
    4ff4:	e17ffb04 	addi	r5,fp,-20
    4ff8:	000d883a 	mov	r6,zero
    4ffc:	000f883a 	mov	r7,zero
    5000:	00023600 	call	2360 <xQueueGenericReceive>
    5004:	1004c03a 	cmpne	r2,r2,zero
    5008:	103fa71e 	bne	r2,zero,4ea8 <prvProcessReceivedCommands+0x14>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    500c:	e037883a 	mov	sp,fp
    5010:	dfc00117 	ldw	ra,4(sp)
    5014:	df000017 	ldw	fp,0(sp)
    5018:	dec00204 	addi	sp,sp,8
    501c:	f800283a 	ret

00005020 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    5020:	defff804 	addi	sp,sp,-32
    5024:	dfc00715 	stw	ra,28(sp)
    5028:	df000615 	stw	fp,24(sp)
    502c:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    5030:	00002d06 	br	50e8 <prvSwitchTimerLists+0xc8>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    5034:	d0a03117 	ldw	r2,-32572(gp)
    5038:	10800317 	ldw	r2,12(r2)
    503c:	10800017 	ldw	r2,0(r2)
    5040:	e0bfff15 	stw	r2,-4(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    5044:	d0a03117 	ldw	r2,-32572(gp)
    5048:	10800317 	ldw	r2,12(r2)
    504c:	10800317 	ldw	r2,12(r2)
    5050:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    5054:	e0bffc17 	ldw	r2,-16(fp)
    5058:	11000104 	addi	r4,r2,4
    505c:	00016d80 	call	16d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    5060:	e0bffc17 	ldw	r2,-16(fp)
    5064:	10800917 	ldw	r2,36(r2)
    5068:	e13ffc17 	ldw	r4,-16(fp)
    506c:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    5070:	e0bffc17 	ldw	r2,-16(fp)
    5074:	10800717 	ldw	r2,28(r2)
    5078:	10800058 	cmpnei	r2,r2,1
    507c:	10001a1e 	bne	r2,zero,50e8 <prvSwitchTimerLists+0xc8>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    5080:	e0bffc17 	ldw	r2,-16(fp)
    5084:	10c00617 	ldw	r3,24(r2)
    5088:	e0bfff17 	ldw	r2,-4(fp)
    508c:	1885883a 	add	r2,r3,r2
    5090:	e0bffe15 	stw	r2,-8(fp)
			if( xReloadTime > xNextExpireTime )
    5094:	e0fffe17 	ldw	r3,-8(fp)
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	10c00b2e 	bgeu	r2,r3,50cc <prvSwitchTimerLists+0xac>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    50a0:	e0fffc17 	ldw	r3,-16(fp)
    50a4:	e0bffe17 	ldw	r2,-8(fp)
    50a8:	18800115 	stw	r2,4(r3)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    50ac:	e0fffc17 	ldw	r3,-16(fp)
    50b0:	e0bffc17 	ldw	r2,-16(fp)
    50b4:	18800415 	stw	r2,16(r3)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    50b8:	d1203117 	ldw	r4,-32572(gp)
    50bc:	e0bffc17 	ldw	r2,-16(fp)
    50c0:	11400104 	addi	r5,r2,4
    50c4:	00016040 	call	1604 <vListInsert>
    50c8:	00000706 	br	50e8 <prvSwitchTimerLists+0xc8>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    50cc:	d8000015 	stw	zero,0(sp)
    50d0:	e13ffc17 	ldw	r4,-16(fp)
    50d4:	000b883a 	mov	r5,zero
    50d8:	e1bfff17 	ldw	r6,-4(fp)
    50dc:	000f883a 	mov	r7,zero
    50e0:	0004a8c0 	call	4a8c <xTimerGenericCommand>
    50e4:	e0bffb15 	stw	r2,-20(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    50e8:	d0a03117 	ldw	r2,-32572(gp)
    50ec:	10800017 	ldw	r2,0(r2)
    50f0:	1004c03a 	cmpne	r2,r2,zero
    50f4:	103fcf1e 	bne	r2,zero,5034 <prvSwitchTimerLists+0x14>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    50f8:	d0a03117 	ldw	r2,-32572(gp)
    50fc:	e0bffd15 	stw	r2,-12(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    5100:	d0a03217 	ldw	r2,-32568(gp)
    5104:	d0a03115 	stw	r2,-32572(gp)
	pxOverflowTimerList = pxTemp;
    5108:	e0bffd17 	ldw	r2,-12(fp)
    510c:	d0a03215 	stw	r2,-32568(gp)
}
    5110:	e037883a 	mov	sp,fp
    5114:	dfc00117 	ldw	ra,4(sp)
    5118:	df000017 	ldw	fp,0(sp)
    511c:	dec00204 	addi	sp,sp,8
    5120:	f800283a 	ret

00005124 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5124:	defffe04 	addi	sp,sp,-8
    5128:	dfc00115 	stw	ra,4(sp)
    512c:	df000015 	stw	fp,0(sp)
    5130:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5134:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    5138:	d0a02f17 	ldw	r2,-32580(gp)
    513c:	1004c03a 	cmpne	r2,r2,zero
    5140:	1000111e 	bne	r2,zero,5188 <prvCheckForValidListAndQueue+0x64>
		{
			vListInitialise( &xActiveTimerList1 );
    5144:	01020234 	movhi	r4,2056
    5148:	213dd204 	addi	r4,r4,-2232
    514c:	00014e40 	call	14e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5150:	01020234 	movhi	r4,2056
    5154:	213dd704 	addi	r4,r4,-2212
    5158:	00014e40 	call	14e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    515c:	00820234 	movhi	r2,2056
    5160:	10bdd204 	addi	r2,r2,-2232
    5164:	d0a03115 	stw	r2,-32572(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5168:	00820234 	movhi	r2,2056
    516c:	10bdd704 	addi	r2,r2,-2212
    5170:	d0a03215 	stw	r2,-32568(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5174:	01000284 	movi	r4,10
    5178:	01400304 	movi	r5,12
    517c:	000d883a 	mov	r6,zero
    5180:	0001cb80 	call	1cb8 <xQueueGenericCreate>
    5184:	d0a02f15 	stw	r2,-32580(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5188:	00042480 	call	4248 <vTaskExitCritical>
}
    518c:	e037883a 	mov	sp,fp
    5190:	dfc00117 	ldw	ra,4(sp)
    5194:	df000017 	ldw	fp,0(sp)
    5198:	dec00204 	addi	sp,sp,8
    519c:	f800283a 	ret

000051a0 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    51a0:	defffb04 	addi	sp,sp,-20
    51a4:	dfc00415 	stw	ra,16(sp)
    51a8:	df000315 	stw	fp,12(sp)
    51ac:	df000304 	addi	fp,sp,12
    51b0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    51b4:	e0bfff17 	ldw	r2,-4(fp)
    51b8:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    51bc:	00041f40 	call	41f4 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    51c0:	e0bffd17 	ldw	r2,-12(fp)
    51c4:	10800517 	ldw	r2,20(r2)
    51c8:	1004c03a 	cmpne	r2,r2,zero
    51cc:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    51d0:	00042480 	call	4248 <vTaskExitCritical>

	return xTimerIsInActiveList;
    51d4:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    51d8:	e037883a 	mov	sp,fp
    51dc:	dfc00117 	ldw	ra,4(sp)
    51e0:	df000017 	ldw	fp,0(sp)
    51e4:	dec00204 	addi	sp,sp,8
    51e8:	f800283a 	ret

000051ec <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    51ec:	defffd04 	addi	sp,sp,-12
    51f0:	df000215 	stw	fp,8(sp)
    51f4:	df000204 	addi	fp,sp,8
    51f8:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    51fc:	e0bfff17 	ldw	r2,-4(fp)
    5200:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    5204:	e0bffe17 	ldw	r2,-8(fp)
    5208:	10800817 	ldw	r2,32(r2)
}
    520c:	e037883a 	mov	sp,fp
    5210:	df000017 	ldw	fp,0(sp)
    5214:	dec00104 	addi	sp,sp,4
    5218:	f800283a 	ret

0000521c <memcmp>:
    521c:	00c000c4 	movi	r3,3
    5220:	1980032e 	bgeu	r3,r6,5230 <memcmp+0x14>
    5224:	2144b03a 	or	r2,r4,r5
    5228:	10c4703a 	and	r2,r2,r3
    522c:	10000f26 	beq	r2,zero,526c <memcmp+0x50>
    5230:	31ffffc4 	addi	r7,r6,-1
    5234:	3000061e 	bne	r6,zero,5250 <memcmp+0x34>
    5238:	00000a06 	br	5264 <memcmp+0x48>
    523c:	39ffffc4 	addi	r7,r7,-1
    5240:	00bfffc4 	movi	r2,-1
    5244:	21000044 	addi	r4,r4,1
    5248:	29400044 	addi	r5,r5,1
    524c:	38800526 	beq	r7,r2,5264 <memcmp+0x48>
    5250:	20c00003 	ldbu	r3,0(r4)
    5254:	28800003 	ldbu	r2,0(r5)
    5258:	18bff826 	beq	r3,r2,523c <memcmp+0x20>
    525c:	1885c83a 	sub	r2,r3,r2
    5260:	f800283a 	ret
    5264:	0005883a 	mov	r2,zero
    5268:	f800283a 	ret
    526c:	180f883a 	mov	r7,r3
    5270:	20c00017 	ldw	r3,0(r4)
    5274:	28800017 	ldw	r2,0(r5)
    5278:	18bfed1e 	bne	r3,r2,5230 <memcmp+0x14>
    527c:	31bfff04 	addi	r6,r6,-4
    5280:	21000104 	addi	r4,r4,4
    5284:	29400104 	addi	r5,r5,4
    5288:	39bff936 	bltu	r7,r6,5270 <memcmp+0x54>
    528c:	003fe806 	br	5230 <memcmp+0x14>

00005290 <memcpy>:
    5290:	01c003c4 	movi	r7,15
    5294:	2007883a 	mov	r3,r4
    5298:	3980032e 	bgeu	r7,r6,52a8 <memcpy+0x18>
    529c:	2904b03a 	or	r2,r5,r4
    52a0:	108000cc 	andi	r2,r2,3
    52a4:	10000926 	beq	r2,zero,52cc <memcpy+0x3c>
    52a8:	30000626 	beq	r6,zero,52c4 <memcpy+0x34>
    52ac:	30cd883a 	add	r6,r6,r3
    52b0:	28800003 	ldbu	r2,0(r5)
    52b4:	29400044 	addi	r5,r5,1
    52b8:	18800005 	stb	r2,0(r3)
    52bc:	18c00044 	addi	r3,r3,1
    52c0:	30fffb1e 	bne	r6,r3,52b0 <memcpy+0x20>
    52c4:	2005883a 	mov	r2,r4
    52c8:	f800283a 	ret
    52cc:	3811883a 	mov	r8,r7
    52d0:	200f883a 	mov	r7,r4
    52d4:	28c00017 	ldw	r3,0(r5)
    52d8:	31bffc04 	addi	r6,r6,-16
    52dc:	38c00015 	stw	r3,0(r7)
    52e0:	28800117 	ldw	r2,4(r5)
    52e4:	38800115 	stw	r2,4(r7)
    52e8:	28c00217 	ldw	r3,8(r5)
    52ec:	38c00215 	stw	r3,8(r7)
    52f0:	28800317 	ldw	r2,12(r5)
    52f4:	29400404 	addi	r5,r5,16
    52f8:	38800315 	stw	r2,12(r7)
    52fc:	39c00404 	addi	r7,r7,16
    5300:	41bff436 	bltu	r8,r6,52d4 <memcpy+0x44>
    5304:	008000c4 	movi	r2,3
    5308:	1180072e 	bgeu	r2,r6,5328 <memcpy+0x98>
    530c:	1007883a 	mov	r3,r2
    5310:	28800017 	ldw	r2,0(r5)
    5314:	31bfff04 	addi	r6,r6,-4
    5318:	29400104 	addi	r5,r5,4
    531c:	38800015 	stw	r2,0(r7)
    5320:	39c00104 	addi	r7,r7,4
    5324:	19bffa36 	bltu	r3,r6,5310 <memcpy+0x80>
    5328:	3807883a 	mov	r3,r7
    532c:	003fde06 	br	52a8 <memcpy+0x18>

00005330 <memset>:
    5330:	008000c4 	movi	r2,3
    5334:	29403fcc 	andi	r5,r5,255
    5338:	2007883a 	mov	r3,r4
    533c:	1180022e 	bgeu	r2,r6,5348 <memset+0x18>
    5340:	2084703a 	and	r2,r4,r2
    5344:	10000826 	beq	r2,zero,5368 <memset+0x38>
    5348:	30000526 	beq	r6,zero,5360 <memset+0x30>
    534c:	2805883a 	mov	r2,r5
    5350:	30cd883a 	add	r6,r6,r3
    5354:	18800005 	stb	r2,0(r3)
    5358:	18c00044 	addi	r3,r3,1
    535c:	19bffd1e 	bne	r3,r6,5354 <memset+0x24>
    5360:	2005883a 	mov	r2,r4
    5364:	f800283a 	ret
    5368:	2804923a 	slli	r2,r5,8
    536c:	020003c4 	movi	r8,15
    5370:	200f883a 	mov	r7,r4
    5374:	2884b03a 	or	r2,r5,r2
    5378:	1006943a 	slli	r3,r2,16
    537c:	10c6b03a 	or	r3,r2,r3
    5380:	41800a2e 	bgeu	r8,r6,53ac <memset+0x7c>
    5384:	4005883a 	mov	r2,r8
    5388:	31bffc04 	addi	r6,r6,-16
    538c:	38c00015 	stw	r3,0(r7)
    5390:	38c00115 	stw	r3,4(r7)
    5394:	38c00215 	stw	r3,8(r7)
    5398:	38c00315 	stw	r3,12(r7)
    539c:	39c00404 	addi	r7,r7,16
    53a0:	11bff936 	bltu	r2,r6,5388 <memset+0x58>
    53a4:	008000c4 	movi	r2,3
    53a8:	1180052e 	bgeu	r2,r6,53c0 <memset+0x90>
    53ac:	31bfff04 	addi	r6,r6,-4
    53b0:	008000c4 	movi	r2,3
    53b4:	38c00015 	stw	r3,0(r7)
    53b8:	39c00104 	addi	r7,r7,4
    53bc:	11bffb36 	bltu	r2,r6,53ac <memset+0x7c>
    53c0:	3807883a 	mov	r3,r7
    53c4:	003fe006 	br	5348 <memset+0x18>

000053c8 <printf>:
    53c8:	defffb04 	addi	sp,sp,-20
    53cc:	dfc00115 	stw	ra,4(sp)
    53d0:	d9400215 	stw	r5,8(sp)
    53d4:	d9800315 	stw	r6,12(sp)
    53d8:	d9c00415 	stw	r7,16(sp)
    53dc:	00820034 	movhi	r2,2048
    53e0:	10892d04 	addi	r2,r2,9396
    53e4:	10c00017 	ldw	r3,0(r2)
    53e8:	200b883a 	mov	r5,r4
    53ec:	d8800204 	addi	r2,sp,8
    53f0:	19000217 	ldw	r4,8(r3)
    53f4:	100d883a 	mov	r6,r2
    53f8:	d8800015 	stw	r2,0(sp)
    53fc:	00073440 	call	7344 <__vfprintf_internal>
    5400:	dfc00117 	ldw	ra,4(sp)
    5404:	dec00504 	addi	sp,sp,20
    5408:	f800283a 	ret

0000540c <_printf_r>:
    540c:	defffc04 	addi	sp,sp,-16
    5410:	dfc00115 	stw	ra,4(sp)
    5414:	d9800215 	stw	r6,8(sp)
    5418:	d9c00315 	stw	r7,12(sp)
    541c:	280d883a 	mov	r6,r5
    5420:	21400217 	ldw	r5,8(r4)
    5424:	d8c00204 	addi	r3,sp,8
    5428:	180f883a 	mov	r7,r3
    542c:	d8c00015 	stw	r3,0(sp)
    5430:	00054980 	call	5498 <___vfprintf_internal_r>
    5434:	dfc00117 	ldw	ra,4(sp)
    5438:	dec00404 	addi	sp,sp,16
    543c:	f800283a 	ret

00005440 <__sprint_r>:
    5440:	30800217 	ldw	r2,8(r6)
    5444:	defffe04 	addi	sp,sp,-8
    5448:	dc000015 	stw	r16,0(sp)
    544c:	dfc00115 	stw	ra,4(sp)
    5450:	3021883a 	mov	r16,r6
    5454:	0007883a 	mov	r3,zero
    5458:	1000061e 	bne	r2,zero,5474 <__sprint_r+0x34>
    545c:	1805883a 	mov	r2,r3
    5460:	30000115 	stw	zero,4(r6)
    5464:	dfc00117 	ldw	ra,4(sp)
    5468:	dc000017 	ldw	r16,0(sp)
    546c:	dec00204 	addi	sp,sp,8
    5470:	f800283a 	ret
    5474:	00095a00 	call	95a0 <__sfvwrite_r>
    5478:	1007883a 	mov	r3,r2
    547c:	1805883a 	mov	r2,r3
    5480:	80000115 	stw	zero,4(r16)
    5484:	80000215 	stw	zero,8(r16)
    5488:	dfc00117 	ldw	ra,4(sp)
    548c:	dc000017 	ldw	r16,0(sp)
    5490:	dec00204 	addi	sp,sp,8
    5494:	f800283a 	ret

00005498 <___vfprintf_internal_r>:
    5498:	defea304 	addi	sp,sp,-1396
    549c:	dd815915 	stw	r22,1380(sp)
    54a0:	dc015315 	stw	r16,1356(sp)
    54a4:	d9c15215 	stw	r7,1352(sp)
    54a8:	dfc15c15 	stw	ra,1392(sp)
    54ac:	df015b15 	stw	fp,1388(sp)
    54b0:	ddc15a15 	stw	r23,1384(sp)
    54b4:	dd415815 	stw	r21,1376(sp)
    54b8:	dd015715 	stw	r20,1372(sp)
    54bc:	dcc15615 	stw	r19,1368(sp)
    54c0:	dc815515 	stw	r18,1364(sp)
    54c4:	dc415415 	stw	r17,1360(sp)
    54c8:	282d883a 	mov	r22,r5
    54cc:	3021883a 	mov	r16,r6
    54d0:	d9015015 	stw	r4,1344(sp)
    54d4:	0009bc40 	call	9bc4 <_localeconv_r>
    54d8:	10800017 	ldw	r2,0(r2)
    54dc:	d9c15217 	ldw	r7,1352(sp)
    54e0:	d8814a15 	stw	r2,1320(sp)
    54e4:	d8815017 	ldw	r2,1344(sp)
    54e8:	10000226 	beq	r2,zero,54f4 <___vfprintf_internal_r+0x5c>
    54ec:	10800e17 	ldw	r2,56(r2)
    54f0:	10020d26 	beq	r2,zero,5d28 <___vfprintf_internal_r+0x890>
    54f4:	b080030b 	ldhu	r2,12(r22)
    54f8:	1080020c 	andi	r2,r2,8
    54fc:	10020e26 	beq	r2,zero,5d38 <___vfprintf_internal_r+0x8a0>
    5500:	b0800417 	ldw	r2,16(r22)
    5504:	10020c26 	beq	r2,zero,5d38 <___vfprintf_internal_r+0x8a0>
    5508:	b200030b 	ldhu	r8,12(r22)
    550c:	00800284 	movi	r2,10
    5510:	40c0068c 	andi	r3,r8,26
    5514:	18802f1e 	bne	r3,r2,55d4 <___vfprintf_internal_r+0x13c>
    5518:	b080038f 	ldh	r2,14(r22)
    551c:	10002d16 	blt	r2,zero,55d4 <___vfprintf_internal_r+0x13c>
    5520:	b240038b 	ldhu	r9,14(r22)
    5524:	b2800717 	ldw	r10,28(r22)
    5528:	b2c00917 	ldw	r11,36(r22)
    552c:	d9015017 	ldw	r4,1344(sp)
    5530:	dc402a04 	addi	r17,sp,168
    5534:	d8804104 	addi	r2,sp,260
    5538:	00c10004 	movi	r3,1024
    553c:	423fff4c 	andi	r8,r8,65533
    5540:	800d883a 	mov	r6,r16
    5544:	880b883a 	mov	r5,r17
    5548:	da002d0d 	sth	r8,180(sp)
    554c:	da402d8d 	sth	r9,182(sp)
    5550:	da803115 	stw	r10,196(sp)
    5554:	dac03315 	stw	r11,204(sp)
    5558:	d8802e15 	stw	r2,184(sp)
    555c:	d8c02f15 	stw	r3,188(sp)
    5560:	d8802a15 	stw	r2,168(sp)
    5564:	d8c02c15 	stw	r3,176(sp)
    5568:	d8003015 	stw	zero,192(sp)
    556c:	00054980 	call	5498 <___vfprintf_internal_r>
    5570:	d8814c15 	stw	r2,1328(sp)
    5574:	10000416 	blt	r2,zero,5588 <___vfprintf_internal_r+0xf0>
    5578:	d9015017 	ldw	r4,1344(sp)
    557c:	880b883a 	mov	r5,r17
    5580:	0008c700 	call	8c70 <_fflush_r>
    5584:	1002321e 	bne	r2,zero,5e50 <___vfprintf_internal_r+0x9b8>
    5588:	d8802d0b 	ldhu	r2,180(sp)
    558c:	1080100c 	andi	r2,r2,64
    5590:	10000326 	beq	r2,zero,55a0 <___vfprintf_internal_r+0x108>
    5594:	b080030b 	ldhu	r2,12(r22)
    5598:	10801014 	ori	r2,r2,64
    559c:	b080030d 	sth	r2,12(r22)
    55a0:	d8814c17 	ldw	r2,1328(sp)
    55a4:	dfc15c17 	ldw	ra,1392(sp)
    55a8:	df015b17 	ldw	fp,1388(sp)
    55ac:	ddc15a17 	ldw	r23,1384(sp)
    55b0:	dd815917 	ldw	r22,1380(sp)
    55b4:	dd415817 	ldw	r21,1376(sp)
    55b8:	dd015717 	ldw	r20,1372(sp)
    55bc:	dcc15617 	ldw	r19,1368(sp)
    55c0:	dc815517 	ldw	r18,1364(sp)
    55c4:	dc415417 	ldw	r17,1360(sp)
    55c8:	dc015317 	ldw	r16,1356(sp)
    55cc:	dec15d04 	addi	sp,sp,1396
    55d0:	f800283a 	ret
    55d4:	0005883a 	mov	r2,zero
    55d8:	0007883a 	mov	r3,zero
    55dc:	dd401a04 	addi	r21,sp,104
    55e0:	d8814315 	stw	r2,1292(sp)
    55e4:	802f883a 	mov	r23,r16
    55e8:	d8c14415 	stw	r3,1296(sp)
    55ec:	d8014c15 	stw	zero,1328(sp)
    55f0:	d8014915 	stw	zero,1316(sp)
    55f4:	d8014515 	stw	zero,1300(sp)
    55f8:	d8014815 	stw	zero,1312(sp)
    55fc:	dd400d15 	stw	r21,52(sp)
    5600:	d8000f15 	stw	zero,60(sp)
    5604:	d8000e15 	stw	zero,56(sp)
    5608:	b8800007 	ldb	r2,0(r23)
    560c:	10001926 	beq	r2,zero,5674 <___vfprintf_internal_r+0x1dc>
    5610:	00c00944 	movi	r3,37
    5614:	10c01726 	beq	r2,r3,5674 <___vfprintf_internal_r+0x1dc>
    5618:	b821883a 	mov	r16,r23
    561c:	00000106 	br	5624 <___vfprintf_internal_r+0x18c>
    5620:	10c00326 	beq	r2,r3,5630 <___vfprintf_internal_r+0x198>
    5624:	84000044 	addi	r16,r16,1
    5628:	80800007 	ldb	r2,0(r16)
    562c:	103ffc1e 	bne	r2,zero,5620 <___vfprintf_internal_r+0x188>
    5630:	85e7c83a 	sub	r19,r16,r23
    5634:	98000e26 	beq	r19,zero,5670 <___vfprintf_internal_r+0x1d8>
    5638:	dc800f17 	ldw	r18,60(sp)
    563c:	dc400e17 	ldw	r17,56(sp)
    5640:	008001c4 	movi	r2,7
    5644:	94e5883a 	add	r18,r18,r19
    5648:	8c400044 	addi	r17,r17,1
    564c:	adc00015 	stw	r23,0(r21)
    5650:	dc800f15 	stw	r18,60(sp)
    5654:	acc00115 	stw	r19,4(r21)
    5658:	dc400e15 	stw	r17,56(sp)
    565c:	14428b16 	blt	r2,r17,608c <___vfprintf_internal_r+0xbf4>
    5660:	ad400204 	addi	r21,r21,8
    5664:	d9014c17 	ldw	r4,1328(sp)
    5668:	24c9883a 	add	r4,r4,r19
    566c:	d9014c15 	stw	r4,1328(sp)
    5670:	802f883a 	mov	r23,r16
    5674:	b8800007 	ldb	r2,0(r23)
    5678:	10013c26 	beq	r2,zero,5b6c <___vfprintf_internal_r+0x6d4>
    567c:	bdc00044 	addi	r23,r23,1
    5680:	d8000405 	stb	zero,16(sp)
    5684:	b8c00007 	ldb	r3,0(r23)
    5688:	04ffffc4 	movi	r19,-1
    568c:	d8014d15 	stw	zero,1332(sp)
    5690:	d8014b15 	stw	zero,1324(sp)
    5694:	d8c14e15 	stw	r3,1336(sp)
    5698:	bdc00044 	addi	r23,r23,1
    569c:	d9414e17 	ldw	r5,1336(sp)
    56a0:	00801604 	movi	r2,88
    56a4:	28fff804 	addi	r3,r5,-32
    56a8:	10c06036 	bltu	r2,r3,582c <___vfprintf_internal_r+0x394>
    56ac:	18c5883a 	add	r2,r3,r3
    56b0:	1085883a 	add	r2,r2,r2
    56b4:	00c00034 	movhi	r3,0
    56b8:	18d5b204 	addi	r3,r3,22216
    56bc:	10c5883a 	add	r2,r2,r3
    56c0:	11000017 	ldw	r4,0(r2)
    56c4:	2000683a 	jmp	r4
    56c8:	0000663c 	xorhi	zero,zero,408
    56cc:	0000582c 	andhi	zero,zero,352
    56d0:	0000582c 	andhi	zero,zero,352
    56d4:	00006628 	cmpgeui	zero,zero,408
    56d8:	0000582c 	andhi	zero,zero,352
    56dc:	0000582c 	andhi	zero,zero,352
    56e0:	0000582c 	andhi	zero,zero,352
    56e4:	0000582c 	andhi	zero,zero,352
    56e8:	0000582c 	andhi	zero,zero,352
    56ec:	0000582c 	andhi	zero,zero,352
    56f0:	00006408 	cmpgei	zero,zero,400
    56f4:	00006618 	cmpnei	zero,zero,408
    56f8:	0000582c 	andhi	zero,zero,352
    56fc:	00006420 	cmpeqi	zero,zero,400
    5700:	000066b4 	movhi	zero,410
    5704:	0000582c 	andhi	zero,zero,352
    5708:	000066a0 	cmpeqi	zero,zero,410
    570c:	00006668 	cmpgeui	zero,zero,409
    5710:	00006668 	cmpgeui	zero,zero,409
    5714:	00006668 	cmpgeui	zero,zero,409
    5718:	00006668 	cmpgeui	zero,zero,409
    571c:	00006668 	cmpgeui	zero,zero,409
    5720:	00006668 	cmpgeui	zero,zero,409
    5724:	00006668 	cmpgeui	zero,zero,409
    5728:	00006668 	cmpgeui	zero,zero,409
    572c:	00006668 	cmpgeui	zero,zero,409
    5730:	0000582c 	andhi	zero,zero,352
    5734:	0000582c 	andhi	zero,zero,352
    5738:	0000582c 	andhi	zero,zero,352
    573c:	0000582c 	andhi	zero,zero,352
    5740:	0000582c 	andhi	zero,zero,352
    5744:	0000582c 	andhi	zero,zero,352
    5748:	0000582c 	andhi	zero,zero,352
    574c:	0000582c 	andhi	zero,zero,352
    5750:	0000582c 	andhi	zero,zero,352
    5754:	0000582c 	andhi	zero,zero,352
    5758:	00005e84 	movi	zero,378
    575c:	000064f0 	cmpltui	zero,zero,403
    5760:	0000582c 	andhi	zero,zero,352
    5764:	000064f0 	cmpltui	zero,zero,403
    5768:	0000582c 	andhi	zero,zero,352
    576c:	0000582c 	andhi	zero,zero,352
    5770:	0000582c 	andhi	zero,zero,352
    5774:	0000582c 	andhi	zero,zero,352
    5778:	00006654 	movui	zero,409
    577c:	0000582c 	andhi	zero,zero,352
    5780:	0000582c 	andhi	zero,zero,352
    5784:	00005f38 	rdprs	zero,zero,380
    5788:	0000582c 	andhi	zero,zero,352
    578c:	0000582c 	andhi	zero,zero,352
    5790:	0000582c 	andhi	zero,zero,352
    5794:	0000582c 	andhi	zero,zero,352
    5798:	0000582c 	andhi	zero,zero,352
    579c:	00005f84 	movi	zero,382
    57a0:	0000582c 	andhi	zero,zero,352
    57a4:	0000582c 	andhi	zero,zero,352
    57a8:	000065a4 	muli	zero,zero,406
    57ac:	0000582c 	andhi	zero,zero,352
    57b0:	0000582c 	andhi	zero,zero,352
    57b4:	0000582c 	andhi	zero,zero,352
    57b8:	0000582c 	andhi	zero,zero,352
    57bc:	0000582c 	andhi	zero,zero,352
    57c0:	0000582c 	andhi	zero,zero,352
    57c4:	0000582c 	andhi	zero,zero,352
    57c8:	0000582c 	andhi	zero,zero,352
    57cc:	0000582c 	andhi	zero,zero,352
    57d0:	0000582c 	andhi	zero,zero,352
    57d4:	00006578 	rdprs	zero,zero,405
    57d8:	00005e90 	cmplti	zero,zero,378
    57dc:	000064f0 	cmpltui	zero,zero,403
    57e0:	000064f0 	cmpltui	zero,zero,403
    57e4:	000064f0 	cmpltui	zero,zero,403
    57e8:	000064dc 	xori	zero,zero,403
    57ec:	00005e90 	cmplti	zero,zero,378
    57f0:	0000582c 	andhi	zero,zero,352
    57f4:	0000582c 	andhi	zero,zero,352
    57f8:	00006464 	muli	zero,zero,401
    57fc:	0000582c 	andhi	zero,zero,352
    5800:	00006434 	movhi	zero,400
    5804:	00005f44 	movi	zero,381
    5808:	00006494 	movui	zero,402
    580c:	00006480 	call	648 <prvCheckDelayedList+0x24>
    5810:	0000582c 	andhi	zero,zero,352
    5814:	00006710 	cmplti	zero,zero,412
    5818:	0000582c 	andhi	zero,zero,352
    581c:	00005f90 	cmplti	zero,zero,382
    5820:	0000582c 	andhi	zero,zero,352
    5824:	0000582c 	andhi	zero,zero,352
    5828:	00006608 	cmpgei	zero,zero,408
    582c:	d9014e17 	ldw	r4,1336(sp)
    5830:	2000ce26 	beq	r4,zero,5b6c <___vfprintf_internal_r+0x6d4>
    5834:	01400044 	movi	r5,1
    5838:	d9801004 	addi	r6,sp,64
    583c:	d9c14115 	stw	r7,1284(sp)
    5840:	d9414615 	stw	r5,1304(sp)
    5844:	d9814215 	stw	r6,1288(sp)
    5848:	280f883a 	mov	r7,r5
    584c:	d9001005 	stb	r4,64(sp)
    5850:	d8000405 	stb	zero,16(sp)
    5854:	d8014715 	stw	zero,1308(sp)
    5858:	d8c14d17 	ldw	r3,1332(sp)
    585c:	1880008c 	andi	r2,r3,2
    5860:	1005003a 	cmpeq	r2,r2,zero
    5864:	d8815115 	stw	r2,1348(sp)
    5868:	1000031e 	bne	r2,zero,5878 <___vfprintf_internal_r+0x3e0>
    586c:	d9014617 	ldw	r4,1304(sp)
    5870:	21000084 	addi	r4,r4,2
    5874:	d9014615 	stw	r4,1304(sp)
    5878:	d9414d17 	ldw	r5,1332(sp)
    587c:	2940210c 	andi	r5,r5,132
    5880:	d9414f15 	stw	r5,1340(sp)
    5884:	28002d1e 	bne	r5,zero,593c <___vfprintf_internal_r+0x4a4>
    5888:	d9814b17 	ldw	r6,1324(sp)
    588c:	d8814617 	ldw	r2,1304(sp)
    5890:	30a1c83a 	sub	r16,r6,r2
    5894:	0400290e 	bge	zero,r16,593c <___vfprintf_internal_r+0x4a4>
    5898:	00800404 	movi	r2,16
    589c:	1404580e 	bge	r2,r16,6a00 <___vfprintf_internal_r+0x1568>
    58a0:	dc800f17 	ldw	r18,60(sp)
    58a4:	dc400e17 	ldw	r17,56(sp)
    58a8:	1027883a 	mov	r19,r2
    58ac:	07020034 	movhi	fp,2048
    58b0:	e7003c04 	addi	fp,fp,240
    58b4:	050001c4 	movi	r20,7
    58b8:	00000306 	br	58c8 <___vfprintf_internal_r+0x430>
    58bc:	843ffc04 	addi	r16,r16,-16
    58c0:	ad400204 	addi	r21,r21,8
    58c4:	9c00130e 	bge	r19,r16,5914 <___vfprintf_internal_r+0x47c>
    58c8:	94800404 	addi	r18,r18,16
    58cc:	8c400044 	addi	r17,r17,1
    58d0:	af000015 	stw	fp,0(r21)
    58d4:	acc00115 	stw	r19,4(r21)
    58d8:	dc800f15 	stw	r18,60(sp)
    58dc:	dc400e15 	stw	r17,56(sp)
    58e0:	a47ff60e 	bge	r20,r17,58bc <___vfprintf_internal_r+0x424>
    58e4:	d9015017 	ldw	r4,1344(sp)
    58e8:	b00b883a 	mov	r5,r22
    58ec:	d9800d04 	addi	r6,sp,52
    58f0:	d9c15215 	stw	r7,1352(sp)
    58f4:	00054400 	call	5440 <__sprint_r>
    58f8:	d9c15217 	ldw	r7,1352(sp)
    58fc:	10009e1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    5900:	843ffc04 	addi	r16,r16,-16
    5904:	dc800f17 	ldw	r18,60(sp)
    5908:	dc400e17 	ldw	r17,56(sp)
    590c:	dd401a04 	addi	r21,sp,104
    5910:	9c3fed16 	blt	r19,r16,58c8 <___vfprintf_internal_r+0x430>
    5914:	9425883a 	add	r18,r18,r16
    5918:	8c400044 	addi	r17,r17,1
    591c:	008001c4 	movi	r2,7
    5920:	af000015 	stw	fp,0(r21)
    5924:	ac000115 	stw	r16,4(r21)
    5928:	dc800f15 	stw	r18,60(sp)
    592c:	dc400e15 	stw	r17,56(sp)
    5930:	1441f516 	blt	r2,r17,6108 <___vfprintf_internal_r+0xc70>
    5934:	ad400204 	addi	r21,r21,8
    5938:	00000206 	br	5944 <___vfprintf_internal_r+0x4ac>
    593c:	dc800f17 	ldw	r18,60(sp)
    5940:	dc400e17 	ldw	r17,56(sp)
    5944:	d8800407 	ldb	r2,16(sp)
    5948:	10000b26 	beq	r2,zero,5978 <___vfprintf_internal_r+0x4e0>
    594c:	00800044 	movi	r2,1
    5950:	94800044 	addi	r18,r18,1
    5954:	8c400044 	addi	r17,r17,1
    5958:	a8800115 	stw	r2,4(r21)
    595c:	d8c00404 	addi	r3,sp,16
    5960:	008001c4 	movi	r2,7
    5964:	a8c00015 	stw	r3,0(r21)
    5968:	dc800f15 	stw	r18,60(sp)
    596c:	dc400e15 	stw	r17,56(sp)
    5970:	1441da16 	blt	r2,r17,60dc <___vfprintf_internal_r+0xc44>
    5974:	ad400204 	addi	r21,r21,8
    5978:	d9015117 	ldw	r4,1348(sp)
    597c:	20000b1e 	bne	r4,zero,59ac <___vfprintf_internal_r+0x514>
    5980:	d8800504 	addi	r2,sp,20
    5984:	94800084 	addi	r18,r18,2
    5988:	8c400044 	addi	r17,r17,1
    598c:	a8800015 	stw	r2,0(r21)
    5990:	00c00084 	movi	r3,2
    5994:	008001c4 	movi	r2,7
    5998:	a8c00115 	stw	r3,4(r21)
    599c:	dc800f15 	stw	r18,60(sp)
    59a0:	dc400e15 	stw	r17,56(sp)
    59a4:	1441c216 	blt	r2,r17,60b0 <___vfprintf_internal_r+0xc18>
    59a8:	ad400204 	addi	r21,r21,8
    59ac:	d9414f17 	ldw	r5,1340(sp)
    59b0:	00802004 	movi	r2,128
    59b4:	2880b126 	beq	r5,r2,5c7c <___vfprintf_internal_r+0x7e4>
    59b8:	d8c14717 	ldw	r3,1308(sp)
    59bc:	19e1c83a 	sub	r16,r3,r7
    59c0:	0400260e 	bge	zero,r16,5a5c <___vfprintf_internal_r+0x5c4>
    59c4:	00800404 	movi	r2,16
    59c8:	1403c90e 	bge	r2,r16,68f0 <___vfprintf_internal_r+0x1458>
    59cc:	1027883a 	mov	r19,r2
    59d0:	07020034 	movhi	fp,2048
    59d4:	e7003804 	addi	fp,fp,224
    59d8:	050001c4 	movi	r20,7
    59dc:	00000306 	br	59ec <___vfprintf_internal_r+0x554>
    59e0:	843ffc04 	addi	r16,r16,-16
    59e4:	ad400204 	addi	r21,r21,8
    59e8:	9c00130e 	bge	r19,r16,5a38 <___vfprintf_internal_r+0x5a0>
    59ec:	94800404 	addi	r18,r18,16
    59f0:	8c400044 	addi	r17,r17,1
    59f4:	af000015 	stw	fp,0(r21)
    59f8:	acc00115 	stw	r19,4(r21)
    59fc:	dc800f15 	stw	r18,60(sp)
    5a00:	dc400e15 	stw	r17,56(sp)
    5a04:	a47ff60e 	bge	r20,r17,59e0 <___vfprintf_internal_r+0x548>
    5a08:	d9015017 	ldw	r4,1344(sp)
    5a0c:	b00b883a 	mov	r5,r22
    5a10:	d9800d04 	addi	r6,sp,52
    5a14:	d9c15215 	stw	r7,1352(sp)
    5a18:	00054400 	call	5440 <__sprint_r>
    5a1c:	d9c15217 	ldw	r7,1352(sp)
    5a20:	1000551e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    5a24:	843ffc04 	addi	r16,r16,-16
    5a28:	dc800f17 	ldw	r18,60(sp)
    5a2c:	dc400e17 	ldw	r17,56(sp)
    5a30:	dd401a04 	addi	r21,sp,104
    5a34:	9c3fed16 	blt	r19,r16,59ec <___vfprintf_internal_r+0x554>
    5a38:	9425883a 	add	r18,r18,r16
    5a3c:	8c400044 	addi	r17,r17,1
    5a40:	008001c4 	movi	r2,7
    5a44:	af000015 	stw	fp,0(r21)
    5a48:	ac000115 	stw	r16,4(r21)
    5a4c:	dc800f15 	stw	r18,60(sp)
    5a50:	dc400e15 	stw	r17,56(sp)
    5a54:	14418216 	blt	r2,r17,6060 <___vfprintf_internal_r+0xbc8>
    5a58:	ad400204 	addi	r21,r21,8
    5a5c:	d9014d17 	ldw	r4,1332(sp)
    5a60:	2080400c 	andi	r2,r4,256
    5a64:	10004a1e 	bne	r2,zero,5b90 <___vfprintf_internal_r+0x6f8>
    5a68:	d9414217 	ldw	r5,1288(sp)
    5a6c:	91e5883a 	add	r18,r18,r7
    5a70:	8c400044 	addi	r17,r17,1
    5a74:	008001c4 	movi	r2,7
    5a78:	a9400015 	stw	r5,0(r21)
    5a7c:	a9c00115 	stw	r7,4(r21)
    5a80:	dc800f15 	stw	r18,60(sp)
    5a84:	dc400e15 	stw	r17,56(sp)
    5a88:	14416716 	blt	r2,r17,6028 <___vfprintf_internal_r+0xb90>
    5a8c:	a8c00204 	addi	r3,r21,8
    5a90:	d9814d17 	ldw	r6,1332(sp)
    5a94:	3080010c 	andi	r2,r6,4
    5a98:	10002826 	beq	r2,zero,5b3c <___vfprintf_internal_r+0x6a4>
    5a9c:	d8814b17 	ldw	r2,1324(sp)
    5aa0:	d9014617 	ldw	r4,1304(sp)
    5aa4:	1121c83a 	sub	r16,r2,r4
    5aa8:	0400240e 	bge	zero,r16,5b3c <___vfprintf_internal_r+0x6a4>
    5aac:	00800404 	movi	r2,16
    5ab0:	14044f0e 	bge	r2,r16,6bf0 <___vfprintf_internal_r+0x1758>
    5ab4:	dc400e17 	ldw	r17,56(sp)
    5ab8:	1027883a 	mov	r19,r2
    5abc:	07020034 	movhi	fp,2048
    5ac0:	e7003c04 	addi	fp,fp,240
    5ac4:	050001c4 	movi	r20,7
    5ac8:	00000306 	br	5ad8 <___vfprintf_internal_r+0x640>
    5acc:	843ffc04 	addi	r16,r16,-16
    5ad0:	18c00204 	addi	r3,r3,8
    5ad4:	9c00110e 	bge	r19,r16,5b1c <___vfprintf_internal_r+0x684>
    5ad8:	94800404 	addi	r18,r18,16
    5adc:	8c400044 	addi	r17,r17,1
    5ae0:	1f000015 	stw	fp,0(r3)
    5ae4:	1cc00115 	stw	r19,4(r3)
    5ae8:	dc800f15 	stw	r18,60(sp)
    5aec:	dc400e15 	stw	r17,56(sp)
    5af0:	a47ff60e 	bge	r20,r17,5acc <___vfprintf_internal_r+0x634>
    5af4:	d9015017 	ldw	r4,1344(sp)
    5af8:	b00b883a 	mov	r5,r22
    5afc:	d9800d04 	addi	r6,sp,52
    5b00:	00054400 	call	5440 <__sprint_r>
    5b04:	10001c1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    5b08:	843ffc04 	addi	r16,r16,-16
    5b0c:	dc800f17 	ldw	r18,60(sp)
    5b10:	dc400e17 	ldw	r17,56(sp)
    5b14:	d8c01a04 	addi	r3,sp,104
    5b18:	9c3fef16 	blt	r19,r16,5ad8 <___vfprintf_internal_r+0x640>
    5b1c:	9425883a 	add	r18,r18,r16
    5b20:	8c400044 	addi	r17,r17,1
    5b24:	008001c4 	movi	r2,7
    5b28:	1f000015 	stw	fp,0(r3)
    5b2c:	1c000115 	stw	r16,4(r3)
    5b30:	dc800f15 	stw	r18,60(sp)
    5b34:	dc400e15 	stw	r17,56(sp)
    5b38:	1440cb16 	blt	r2,r17,5e68 <___vfprintf_internal_r+0x9d0>
    5b3c:	d8814b17 	ldw	r2,1324(sp)
    5b40:	d9414617 	ldw	r5,1304(sp)
    5b44:	1140010e 	bge	r2,r5,5b4c <___vfprintf_internal_r+0x6b4>
    5b48:	2805883a 	mov	r2,r5
    5b4c:	d9814c17 	ldw	r6,1328(sp)
    5b50:	308d883a 	add	r6,r6,r2
    5b54:	d9814c15 	stw	r6,1328(sp)
    5b58:	90013b1e 	bne	r18,zero,6048 <___vfprintf_internal_r+0xbb0>
    5b5c:	d9c14117 	ldw	r7,1284(sp)
    5b60:	dd401a04 	addi	r21,sp,104
    5b64:	d8000e15 	stw	zero,56(sp)
    5b68:	003ea706 	br	5608 <___vfprintf_internal_r+0x170>
    5b6c:	d8800f17 	ldw	r2,60(sp)
    5b70:	10053f1e 	bne	r2,zero,7070 <___vfprintf_internal_r+0x1bd8>
    5b74:	d8000e15 	stw	zero,56(sp)
    5b78:	b080030b 	ldhu	r2,12(r22)
    5b7c:	1080100c 	andi	r2,r2,64
    5b80:	103e8726 	beq	r2,zero,55a0 <___vfprintf_internal_r+0x108>
    5b84:	00bfffc4 	movi	r2,-1
    5b88:	d8814c15 	stw	r2,1328(sp)
    5b8c:	003e8406 	br	55a0 <___vfprintf_internal_r+0x108>
    5b90:	d9814e17 	ldw	r6,1336(sp)
    5b94:	00801944 	movi	r2,101
    5b98:	11806e16 	blt	r2,r6,5d54 <___vfprintf_internal_r+0x8bc>
    5b9c:	d9414817 	ldw	r5,1312(sp)
    5ba0:	00c00044 	movi	r3,1
    5ba4:	1943430e 	bge	r3,r5,68b4 <___vfprintf_internal_r+0x141c>
    5ba8:	d8814217 	ldw	r2,1288(sp)
    5bac:	94800044 	addi	r18,r18,1
    5bb0:	8c400044 	addi	r17,r17,1
    5bb4:	a8800015 	stw	r2,0(r21)
    5bb8:	008001c4 	movi	r2,7
    5bbc:	a8c00115 	stw	r3,4(r21)
    5bc0:	dc800f15 	stw	r18,60(sp)
    5bc4:	dc400e15 	stw	r17,56(sp)
    5bc8:	1441ca16 	blt	r2,r17,62f4 <___vfprintf_internal_r+0xe5c>
    5bcc:	a8c00204 	addi	r3,r21,8
    5bd0:	d9014a17 	ldw	r4,1320(sp)
    5bd4:	00800044 	movi	r2,1
    5bd8:	94800044 	addi	r18,r18,1
    5bdc:	8c400044 	addi	r17,r17,1
    5be0:	18800115 	stw	r2,4(r3)
    5be4:	008001c4 	movi	r2,7
    5be8:	19000015 	stw	r4,0(r3)
    5bec:	dc800f15 	stw	r18,60(sp)
    5bf0:	dc400e15 	stw	r17,56(sp)
    5bf4:	1441b616 	blt	r2,r17,62d0 <___vfprintf_internal_r+0xe38>
    5bf8:	1cc00204 	addi	r19,r3,8
    5bfc:	d9014317 	ldw	r4,1292(sp)
    5c00:	d9414417 	ldw	r5,1296(sp)
    5c04:	000d883a 	mov	r6,zero
    5c08:	000f883a 	mov	r7,zero
    5c0c:	000dc240 	call	dc24 <__nedf2>
    5c10:	10017426 	beq	r2,zero,61e4 <___vfprintf_internal_r+0xd4c>
    5c14:	d9414817 	ldw	r5,1312(sp)
    5c18:	d9814217 	ldw	r6,1288(sp)
    5c1c:	8c400044 	addi	r17,r17,1
    5c20:	2c85883a 	add	r2,r5,r18
    5c24:	14bfffc4 	addi	r18,r2,-1
    5c28:	28bfffc4 	addi	r2,r5,-1
    5c2c:	30c00044 	addi	r3,r6,1
    5c30:	98800115 	stw	r2,4(r19)
    5c34:	008001c4 	movi	r2,7
    5c38:	98c00015 	stw	r3,0(r19)
    5c3c:	dc800f15 	stw	r18,60(sp)
    5c40:	dc400e15 	stw	r17,56(sp)
    5c44:	14418e16 	blt	r2,r17,6280 <___vfprintf_internal_r+0xde8>
    5c48:	9cc00204 	addi	r19,r19,8
    5c4c:	d9414917 	ldw	r5,1316(sp)
    5c50:	d8800904 	addi	r2,sp,36
    5c54:	8c400044 	addi	r17,r17,1
    5c58:	9165883a 	add	r18,r18,r5
    5c5c:	98800015 	stw	r2,0(r19)
    5c60:	008001c4 	movi	r2,7
    5c64:	99400115 	stw	r5,4(r19)
    5c68:	dc800f15 	stw	r18,60(sp)
    5c6c:	dc400e15 	stw	r17,56(sp)
    5c70:	1440ed16 	blt	r2,r17,6028 <___vfprintf_internal_r+0xb90>
    5c74:	98c00204 	addi	r3,r19,8
    5c78:	003f8506 	br	5a90 <___vfprintf_internal_r+0x5f8>
    5c7c:	d9814b17 	ldw	r6,1324(sp)
    5c80:	d8814617 	ldw	r2,1304(sp)
    5c84:	30a1c83a 	sub	r16,r6,r2
    5c88:	043f4b0e 	bge	zero,r16,59b8 <___vfprintf_internal_r+0x520>
    5c8c:	00800404 	movi	r2,16
    5c90:	1404340e 	bge	r2,r16,6d64 <___vfprintf_internal_r+0x18cc>
    5c94:	1027883a 	mov	r19,r2
    5c98:	07020034 	movhi	fp,2048
    5c9c:	e7003804 	addi	fp,fp,224
    5ca0:	050001c4 	movi	r20,7
    5ca4:	00000306 	br	5cb4 <___vfprintf_internal_r+0x81c>
    5ca8:	843ffc04 	addi	r16,r16,-16
    5cac:	ad400204 	addi	r21,r21,8
    5cb0:	9c00130e 	bge	r19,r16,5d00 <___vfprintf_internal_r+0x868>
    5cb4:	94800404 	addi	r18,r18,16
    5cb8:	8c400044 	addi	r17,r17,1
    5cbc:	af000015 	stw	fp,0(r21)
    5cc0:	acc00115 	stw	r19,4(r21)
    5cc4:	dc800f15 	stw	r18,60(sp)
    5cc8:	dc400e15 	stw	r17,56(sp)
    5ccc:	a47ff60e 	bge	r20,r17,5ca8 <___vfprintf_internal_r+0x810>
    5cd0:	d9015017 	ldw	r4,1344(sp)
    5cd4:	b00b883a 	mov	r5,r22
    5cd8:	d9800d04 	addi	r6,sp,52
    5cdc:	d9c15215 	stw	r7,1352(sp)
    5ce0:	00054400 	call	5440 <__sprint_r>
    5ce4:	d9c15217 	ldw	r7,1352(sp)
    5ce8:	103fa31e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    5cec:	843ffc04 	addi	r16,r16,-16
    5cf0:	dc800f17 	ldw	r18,60(sp)
    5cf4:	dc400e17 	ldw	r17,56(sp)
    5cf8:	dd401a04 	addi	r21,sp,104
    5cfc:	9c3fed16 	blt	r19,r16,5cb4 <___vfprintf_internal_r+0x81c>
    5d00:	9425883a 	add	r18,r18,r16
    5d04:	8c400044 	addi	r17,r17,1
    5d08:	008001c4 	movi	r2,7
    5d0c:	af000015 	stw	fp,0(r21)
    5d10:	ac000115 	stw	r16,4(r21)
    5d14:	dc800f15 	stw	r18,60(sp)
    5d18:	dc400e15 	stw	r17,56(sp)
    5d1c:	14416116 	blt	r2,r17,62a4 <___vfprintf_internal_r+0xe0c>
    5d20:	ad400204 	addi	r21,r21,8
    5d24:	003f2406 	br	59b8 <___vfprintf_internal_r+0x520>
    5d28:	d9015017 	ldw	r4,1344(sp)
    5d2c:	0008f080 	call	8f08 <__sinit>
    5d30:	d9c15217 	ldw	r7,1352(sp)
    5d34:	003def06 	br	54f4 <___vfprintf_internal_r+0x5c>
    5d38:	d9015017 	ldw	r4,1344(sp)
    5d3c:	b00b883a 	mov	r5,r22
    5d40:	d9c15215 	stw	r7,1352(sp)
    5d44:	00073680 	call	7368 <__swsetup_r>
    5d48:	d9c15217 	ldw	r7,1352(sp)
    5d4c:	103dee26 	beq	r2,zero,5508 <___vfprintf_internal_r+0x70>
    5d50:	003f8c06 	br	5b84 <___vfprintf_internal_r+0x6ec>
    5d54:	d9014317 	ldw	r4,1292(sp)
    5d58:	d9414417 	ldw	r5,1296(sp)
    5d5c:	000d883a 	mov	r6,zero
    5d60:	000f883a 	mov	r7,zero
    5d64:	000db9c0 	call	db9c <__eqdf2>
    5d68:	1000f21e 	bne	r2,zero,6134 <___vfprintf_internal_r+0xc9c>
    5d6c:	00820034 	movhi	r2,2048
    5d70:	10803704 	addi	r2,r2,220
    5d74:	94800044 	addi	r18,r18,1
    5d78:	8c400044 	addi	r17,r17,1
    5d7c:	a8800015 	stw	r2,0(r21)
    5d80:	00c00044 	movi	r3,1
    5d84:	008001c4 	movi	r2,7
    5d88:	a8c00115 	stw	r3,4(r21)
    5d8c:	dc800f15 	stw	r18,60(sp)
    5d90:	dc400e15 	stw	r17,56(sp)
    5d94:	1442fa16 	blt	r2,r17,6980 <___vfprintf_internal_r+0x14e8>
    5d98:	a8c00204 	addi	r3,r21,8
    5d9c:	d8800617 	ldw	r2,24(sp)
    5da0:	d9014817 	ldw	r4,1312(sp)
    5da4:	11015c0e 	bge	r2,r4,6318 <___vfprintf_internal_r+0xe80>
    5da8:	dc400e17 	ldw	r17,56(sp)
    5dac:	d9814a17 	ldw	r6,1320(sp)
    5db0:	00800044 	movi	r2,1
    5db4:	94800044 	addi	r18,r18,1
    5db8:	8c400044 	addi	r17,r17,1
    5dbc:	18800115 	stw	r2,4(r3)
    5dc0:	008001c4 	movi	r2,7
    5dc4:	19800015 	stw	r6,0(r3)
    5dc8:	dc800f15 	stw	r18,60(sp)
    5dcc:	dc400e15 	stw	r17,56(sp)
    5dd0:	14431016 	blt	r2,r17,6a14 <___vfprintf_internal_r+0x157c>
    5dd4:	18c00204 	addi	r3,r3,8
    5dd8:	d8814817 	ldw	r2,1312(sp)
    5ddc:	143fffc4 	addi	r16,r2,-1
    5de0:	043f2b0e 	bge	zero,r16,5a90 <___vfprintf_internal_r+0x5f8>
    5de4:	00800404 	movi	r2,16
    5de8:	1402a20e 	bge	r2,r16,6874 <___vfprintf_internal_r+0x13dc>
    5dec:	dc400e17 	ldw	r17,56(sp)
    5df0:	1027883a 	mov	r19,r2
    5df4:	07020034 	movhi	fp,2048
    5df8:	e7003804 	addi	fp,fp,224
    5dfc:	050001c4 	movi	r20,7
    5e00:	00000306 	br	5e10 <___vfprintf_internal_r+0x978>
    5e04:	18c00204 	addi	r3,r3,8
    5e08:	843ffc04 	addi	r16,r16,-16
    5e0c:	9c029c0e 	bge	r19,r16,6880 <___vfprintf_internal_r+0x13e8>
    5e10:	94800404 	addi	r18,r18,16
    5e14:	8c400044 	addi	r17,r17,1
    5e18:	1f000015 	stw	fp,0(r3)
    5e1c:	1cc00115 	stw	r19,4(r3)
    5e20:	dc800f15 	stw	r18,60(sp)
    5e24:	dc400e15 	stw	r17,56(sp)
    5e28:	a47ff60e 	bge	r20,r17,5e04 <___vfprintf_internal_r+0x96c>
    5e2c:	d9015017 	ldw	r4,1344(sp)
    5e30:	b00b883a 	mov	r5,r22
    5e34:	d9800d04 	addi	r6,sp,52
    5e38:	00054400 	call	5440 <__sprint_r>
    5e3c:	103f4e1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    5e40:	dc800f17 	ldw	r18,60(sp)
    5e44:	dc400e17 	ldw	r17,56(sp)
    5e48:	d8c01a04 	addi	r3,sp,104
    5e4c:	003fee06 	br	5e08 <___vfprintf_internal_r+0x970>
    5e50:	d8802d0b 	ldhu	r2,180(sp)
    5e54:	00ffffc4 	movi	r3,-1
    5e58:	d8c14c15 	stw	r3,1328(sp)
    5e5c:	1080100c 	andi	r2,r2,64
    5e60:	103dcc1e 	bne	r2,zero,5594 <___vfprintf_internal_r+0xfc>
    5e64:	003dce06 	br	55a0 <___vfprintf_internal_r+0x108>
    5e68:	d9015017 	ldw	r4,1344(sp)
    5e6c:	b00b883a 	mov	r5,r22
    5e70:	d9800d04 	addi	r6,sp,52
    5e74:	00054400 	call	5440 <__sprint_r>
    5e78:	103f3f1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    5e7c:	dc800f17 	ldw	r18,60(sp)
    5e80:	003f2e06 	br	5b3c <___vfprintf_internal_r+0x6a4>
    5e84:	d9414d17 	ldw	r5,1332(sp)
    5e88:	29400414 	ori	r5,r5,16
    5e8c:	d9414d15 	stw	r5,1332(sp)
    5e90:	d9814d17 	ldw	r6,1332(sp)
    5e94:	3080080c 	andi	r2,r6,32
    5e98:	10014f1e 	bne	r2,zero,63d8 <___vfprintf_internal_r+0xf40>
    5e9c:	d8c14d17 	ldw	r3,1332(sp)
    5ea0:	1880040c 	andi	r2,r3,16
    5ea4:	1002ea1e 	bne	r2,zero,6a50 <___vfprintf_internal_r+0x15b8>
    5ea8:	d9014d17 	ldw	r4,1332(sp)
    5eac:	2080100c 	andi	r2,r4,64
    5eb0:	1002e726 	beq	r2,zero,6a50 <___vfprintf_internal_r+0x15b8>
    5eb4:	3880000f 	ldh	r2,0(r7)
    5eb8:	39c00104 	addi	r7,r7,4
    5ebc:	d9c14115 	stw	r7,1284(sp)
    5ec0:	1023d7fa 	srai	r17,r2,31
    5ec4:	1021883a 	mov	r16,r2
    5ec8:	88037216 	blt	r17,zero,6c94 <___vfprintf_internal_r+0x17fc>
    5ecc:	01000044 	movi	r4,1
    5ed0:	98000416 	blt	r19,zero,5ee4 <___vfprintf_internal_r+0xa4c>
    5ed4:	d8c14d17 	ldw	r3,1332(sp)
    5ed8:	00bfdfc4 	movi	r2,-129
    5edc:	1886703a 	and	r3,r3,r2
    5ee0:	d8c14d15 	stw	r3,1332(sp)
    5ee4:	8444b03a 	or	r2,r16,r17
    5ee8:	1002261e 	bne	r2,zero,6784 <___vfprintf_internal_r+0x12ec>
    5eec:	9802251e 	bne	r19,zero,6784 <___vfprintf_internal_r+0x12ec>
    5ef0:	20803fcc 	andi	r2,r4,255
    5ef4:	10029b26 	beq	r2,zero,6964 <___vfprintf_internal_r+0x14cc>
    5ef8:	d8c01a04 	addi	r3,sp,104
    5efc:	dd001004 	addi	r20,sp,64
    5f00:	d8c14215 	stw	r3,1288(sp)
    5f04:	d8c14217 	ldw	r3,1288(sp)
    5f08:	dcc14615 	stw	r19,1304(sp)
    5f0c:	a0c5c83a 	sub	r2,r20,r3
    5f10:	11c00a04 	addi	r7,r2,40
    5f14:	99c0010e 	bge	r19,r7,5f1c <___vfprintf_internal_r+0xa84>
    5f18:	d9c14615 	stw	r7,1304(sp)
    5f1c:	dcc14715 	stw	r19,1308(sp)
    5f20:	d8800407 	ldb	r2,16(sp)
    5f24:	103e4c26 	beq	r2,zero,5858 <___vfprintf_internal_r+0x3c0>
    5f28:	d8814617 	ldw	r2,1304(sp)
    5f2c:	10800044 	addi	r2,r2,1
    5f30:	d8814615 	stw	r2,1304(sp)
    5f34:	003e4806 	br	5858 <___vfprintf_internal_r+0x3c0>
    5f38:	d9814d17 	ldw	r6,1332(sp)
    5f3c:	31800414 	ori	r6,r6,16
    5f40:	d9814d15 	stw	r6,1332(sp)
    5f44:	d8c14d17 	ldw	r3,1332(sp)
    5f48:	1880080c 	andi	r2,r3,32
    5f4c:	1001271e 	bne	r2,zero,63ec <___vfprintf_internal_r+0xf54>
    5f50:	d9414d17 	ldw	r5,1332(sp)
    5f54:	2880040c 	andi	r2,r5,16
    5f58:	1002b61e 	bne	r2,zero,6a34 <___vfprintf_internal_r+0x159c>
    5f5c:	d9814d17 	ldw	r6,1332(sp)
    5f60:	3080100c 	andi	r2,r6,64
    5f64:	1002b326 	beq	r2,zero,6a34 <___vfprintf_internal_r+0x159c>
    5f68:	3c00000b 	ldhu	r16,0(r7)
    5f6c:	0009883a 	mov	r4,zero
    5f70:	39c00104 	addi	r7,r7,4
    5f74:	0023883a 	mov	r17,zero
    5f78:	d9c14115 	stw	r7,1284(sp)
    5f7c:	d8000405 	stb	zero,16(sp)
    5f80:	003fd306 	br	5ed0 <___vfprintf_internal_r+0xa38>
    5f84:	d9014d17 	ldw	r4,1332(sp)
    5f88:	21000414 	ori	r4,r4,16
    5f8c:	d9014d15 	stw	r4,1332(sp)
    5f90:	d9414d17 	ldw	r5,1332(sp)
    5f94:	2880080c 	andi	r2,r5,32
    5f98:	1001081e 	bne	r2,zero,63bc <___vfprintf_internal_r+0xf24>
    5f9c:	d8c14d17 	ldw	r3,1332(sp)
    5fa0:	1880040c 	andi	r2,r3,16
    5fa4:	1002b01e 	bne	r2,zero,6a68 <___vfprintf_internal_r+0x15d0>
    5fa8:	d9014d17 	ldw	r4,1332(sp)
    5fac:	2080100c 	andi	r2,r4,64
    5fb0:	1002ad26 	beq	r2,zero,6a68 <___vfprintf_internal_r+0x15d0>
    5fb4:	3c00000b 	ldhu	r16,0(r7)
    5fb8:	01000044 	movi	r4,1
    5fbc:	39c00104 	addi	r7,r7,4
    5fc0:	0023883a 	mov	r17,zero
    5fc4:	d9c14115 	stw	r7,1284(sp)
    5fc8:	d8000405 	stb	zero,16(sp)
    5fcc:	003fc006 	br	5ed0 <___vfprintf_internal_r+0xa38>
    5fd0:	d9015017 	ldw	r4,1344(sp)
    5fd4:	b00b883a 	mov	r5,r22
    5fd8:	d9800d04 	addi	r6,sp,52
    5fdc:	00054400 	call	5440 <__sprint_r>
    5fe0:	103ee51e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    5fe4:	dc800f17 	ldw	r18,60(sp)
    5fe8:	d8c01a04 	addi	r3,sp,104
    5fec:	d9814d17 	ldw	r6,1332(sp)
    5ff0:	3080004c 	andi	r2,r6,1
    5ff4:	1005003a 	cmpeq	r2,r2,zero
    5ff8:	103ea51e 	bne	r2,zero,5a90 <___vfprintf_internal_r+0x5f8>
    5ffc:	00800044 	movi	r2,1
    6000:	dc400e17 	ldw	r17,56(sp)
    6004:	18800115 	stw	r2,4(r3)
    6008:	d8814a17 	ldw	r2,1320(sp)
    600c:	94800044 	addi	r18,r18,1
    6010:	8c400044 	addi	r17,r17,1
    6014:	18800015 	stw	r2,0(r3)
    6018:	008001c4 	movi	r2,7
    601c:	dc800f15 	stw	r18,60(sp)
    6020:	dc400e15 	stw	r17,56(sp)
    6024:	14421e0e 	bge	r2,r17,68a0 <___vfprintf_internal_r+0x1408>
    6028:	d9015017 	ldw	r4,1344(sp)
    602c:	b00b883a 	mov	r5,r22
    6030:	d9800d04 	addi	r6,sp,52
    6034:	00054400 	call	5440 <__sprint_r>
    6038:	103ecf1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    603c:	dc800f17 	ldw	r18,60(sp)
    6040:	d8c01a04 	addi	r3,sp,104
    6044:	003e9206 	br	5a90 <___vfprintf_internal_r+0x5f8>
    6048:	d9015017 	ldw	r4,1344(sp)
    604c:	b00b883a 	mov	r5,r22
    6050:	d9800d04 	addi	r6,sp,52
    6054:	00054400 	call	5440 <__sprint_r>
    6058:	103ec026 	beq	r2,zero,5b5c <___vfprintf_internal_r+0x6c4>
    605c:	003ec606 	br	5b78 <___vfprintf_internal_r+0x6e0>
    6060:	d9015017 	ldw	r4,1344(sp)
    6064:	b00b883a 	mov	r5,r22
    6068:	d9800d04 	addi	r6,sp,52
    606c:	d9c15215 	stw	r7,1352(sp)
    6070:	00054400 	call	5440 <__sprint_r>
    6074:	d9c15217 	ldw	r7,1352(sp)
    6078:	103ebf1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    607c:	dc800f17 	ldw	r18,60(sp)
    6080:	dc400e17 	ldw	r17,56(sp)
    6084:	dd401a04 	addi	r21,sp,104
    6088:	003e7406 	br	5a5c <___vfprintf_internal_r+0x5c4>
    608c:	d9015017 	ldw	r4,1344(sp)
    6090:	b00b883a 	mov	r5,r22
    6094:	d9800d04 	addi	r6,sp,52
    6098:	d9c15215 	stw	r7,1352(sp)
    609c:	00054400 	call	5440 <__sprint_r>
    60a0:	d9c15217 	ldw	r7,1352(sp)
    60a4:	103eb41e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    60a8:	dd401a04 	addi	r21,sp,104
    60ac:	003d6d06 	br	5664 <___vfprintf_internal_r+0x1cc>
    60b0:	d9015017 	ldw	r4,1344(sp)
    60b4:	b00b883a 	mov	r5,r22
    60b8:	d9800d04 	addi	r6,sp,52
    60bc:	d9c15215 	stw	r7,1352(sp)
    60c0:	00054400 	call	5440 <__sprint_r>
    60c4:	d9c15217 	ldw	r7,1352(sp)
    60c8:	103eab1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    60cc:	dc800f17 	ldw	r18,60(sp)
    60d0:	dc400e17 	ldw	r17,56(sp)
    60d4:	dd401a04 	addi	r21,sp,104
    60d8:	003e3406 	br	59ac <___vfprintf_internal_r+0x514>
    60dc:	d9015017 	ldw	r4,1344(sp)
    60e0:	b00b883a 	mov	r5,r22
    60e4:	d9800d04 	addi	r6,sp,52
    60e8:	d9c15215 	stw	r7,1352(sp)
    60ec:	00054400 	call	5440 <__sprint_r>
    60f0:	d9c15217 	ldw	r7,1352(sp)
    60f4:	103ea01e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    60f8:	dc800f17 	ldw	r18,60(sp)
    60fc:	dc400e17 	ldw	r17,56(sp)
    6100:	dd401a04 	addi	r21,sp,104
    6104:	003e1c06 	br	5978 <___vfprintf_internal_r+0x4e0>
    6108:	d9015017 	ldw	r4,1344(sp)
    610c:	b00b883a 	mov	r5,r22
    6110:	d9800d04 	addi	r6,sp,52
    6114:	d9c15215 	stw	r7,1352(sp)
    6118:	00054400 	call	5440 <__sprint_r>
    611c:	d9c15217 	ldw	r7,1352(sp)
    6120:	103e951e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6124:	dc800f17 	ldw	r18,60(sp)
    6128:	dc400e17 	ldw	r17,56(sp)
    612c:	dd401a04 	addi	r21,sp,104
    6130:	003e0406 	br	5944 <___vfprintf_internal_r+0x4ac>
    6134:	d9000617 	ldw	r4,24(sp)
    6138:	0102520e 	bge	zero,r4,6a84 <___vfprintf_internal_r+0x15ec>
    613c:	d9814817 	ldw	r6,1312(sp)
    6140:	21807a16 	blt	r4,r6,632c <___vfprintf_internal_r+0xe94>
    6144:	d8814217 	ldw	r2,1288(sp)
    6148:	91a5883a 	add	r18,r18,r6
    614c:	8c400044 	addi	r17,r17,1
    6150:	a8800015 	stw	r2,0(r21)
    6154:	008001c4 	movi	r2,7
    6158:	a9800115 	stw	r6,4(r21)
    615c:	dc800f15 	stw	r18,60(sp)
    6160:	dc400e15 	stw	r17,56(sp)
    6164:	1442f616 	blt	r2,r17,6d40 <___vfprintf_internal_r+0x18a8>
    6168:	a8c00204 	addi	r3,r21,8
    616c:	d9414817 	ldw	r5,1312(sp)
    6170:	2161c83a 	sub	r16,r4,r5
    6174:	043f9d0e 	bge	zero,r16,5fec <___vfprintf_internal_r+0xb54>
    6178:	00800404 	movi	r2,16
    617c:	1402130e 	bge	r2,r16,69cc <___vfprintf_internal_r+0x1534>
    6180:	dc400e17 	ldw	r17,56(sp)
    6184:	1027883a 	mov	r19,r2
    6188:	07020034 	movhi	fp,2048
    618c:	e7003804 	addi	fp,fp,224
    6190:	050001c4 	movi	r20,7
    6194:	00000306 	br	61a4 <___vfprintf_internal_r+0xd0c>
    6198:	18c00204 	addi	r3,r3,8
    619c:	843ffc04 	addi	r16,r16,-16
    61a0:	9c020d0e 	bge	r19,r16,69d8 <___vfprintf_internal_r+0x1540>
    61a4:	94800404 	addi	r18,r18,16
    61a8:	8c400044 	addi	r17,r17,1
    61ac:	1f000015 	stw	fp,0(r3)
    61b0:	1cc00115 	stw	r19,4(r3)
    61b4:	dc800f15 	stw	r18,60(sp)
    61b8:	dc400e15 	stw	r17,56(sp)
    61bc:	a47ff60e 	bge	r20,r17,6198 <___vfprintf_internal_r+0xd00>
    61c0:	d9015017 	ldw	r4,1344(sp)
    61c4:	b00b883a 	mov	r5,r22
    61c8:	d9800d04 	addi	r6,sp,52
    61cc:	00054400 	call	5440 <__sprint_r>
    61d0:	103e691e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    61d4:	dc800f17 	ldw	r18,60(sp)
    61d8:	dc400e17 	ldw	r17,56(sp)
    61dc:	d8c01a04 	addi	r3,sp,104
    61e0:	003fee06 	br	619c <___vfprintf_internal_r+0xd04>
    61e4:	d8814817 	ldw	r2,1312(sp)
    61e8:	143fffc4 	addi	r16,r2,-1
    61ec:	043e970e 	bge	zero,r16,5c4c <___vfprintf_internal_r+0x7b4>
    61f0:	00800404 	movi	r2,16
    61f4:	1400180e 	bge	r2,r16,6258 <___vfprintf_internal_r+0xdc0>
    61f8:	1029883a 	mov	r20,r2
    61fc:	07020034 	movhi	fp,2048
    6200:	e7003804 	addi	fp,fp,224
    6204:	054001c4 	movi	r21,7
    6208:	00000306 	br	6218 <___vfprintf_internal_r+0xd80>
    620c:	9cc00204 	addi	r19,r19,8
    6210:	843ffc04 	addi	r16,r16,-16
    6214:	a400120e 	bge	r20,r16,6260 <___vfprintf_internal_r+0xdc8>
    6218:	94800404 	addi	r18,r18,16
    621c:	8c400044 	addi	r17,r17,1
    6220:	9f000015 	stw	fp,0(r19)
    6224:	9d000115 	stw	r20,4(r19)
    6228:	dc800f15 	stw	r18,60(sp)
    622c:	dc400e15 	stw	r17,56(sp)
    6230:	ac7ff60e 	bge	r21,r17,620c <___vfprintf_internal_r+0xd74>
    6234:	d9015017 	ldw	r4,1344(sp)
    6238:	b00b883a 	mov	r5,r22
    623c:	d9800d04 	addi	r6,sp,52
    6240:	00054400 	call	5440 <__sprint_r>
    6244:	103e4c1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6248:	dc800f17 	ldw	r18,60(sp)
    624c:	dc400e17 	ldw	r17,56(sp)
    6250:	dcc01a04 	addi	r19,sp,104
    6254:	003fee06 	br	6210 <___vfprintf_internal_r+0xd78>
    6258:	07020034 	movhi	fp,2048
    625c:	e7003804 	addi	fp,fp,224
    6260:	9425883a 	add	r18,r18,r16
    6264:	8c400044 	addi	r17,r17,1
    6268:	008001c4 	movi	r2,7
    626c:	9f000015 	stw	fp,0(r19)
    6270:	9c000115 	stw	r16,4(r19)
    6274:	dc800f15 	stw	r18,60(sp)
    6278:	dc400e15 	stw	r17,56(sp)
    627c:	147e720e 	bge	r2,r17,5c48 <___vfprintf_internal_r+0x7b0>
    6280:	d9015017 	ldw	r4,1344(sp)
    6284:	b00b883a 	mov	r5,r22
    6288:	d9800d04 	addi	r6,sp,52
    628c:	00054400 	call	5440 <__sprint_r>
    6290:	103e391e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6294:	dc800f17 	ldw	r18,60(sp)
    6298:	dc400e17 	ldw	r17,56(sp)
    629c:	dcc01a04 	addi	r19,sp,104
    62a0:	003e6a06 	br	5c4c <___vfprintf_internal_r+0x7b4>
    62a4:	d9015017 	ldw	r4,1344(sp)
    62a8:	b00b883a 	mov	r5,r22
    62ac:	d9800d04 	addi	r6,sp,52
    62b0:	d9c15215 	stw	r7,1352(sp)
    62b4:	00054400 	call	5440 <__sprint_r>
    62b8:	d9c15217 	ldw	r7,1352(sp)
    62bc:	103e2e1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    62c0:	dc800f17 	ldw	r18,60(sp)
    62c4:	dc400e17 	ldw	r17,56(sp)
    62c8:	dd401a04 	addi	r21,sp,104
    62cc:	003dba06 	br	59b8 <___vfprintf_internal_r+0x520>
    62d0:	d9015017 	ldw	r4,1344(sp)
    62d4:	b00b883a 	mov	r5,r22
    62d8:	d9800d04 	addi	r6,sp,52
    62dc:	00054400 	call	5440 <__sprint_r>
    62e0:	103e251e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    62e4:	dc800f17 	ldw	r18,60(sp)
    62e8:	dc400e17 	ldw	r17,56(sp)
    62ec:	dcc01a04 	addi	r19,sp,104
    62f0:	003e4206 	br	5bfc <___vfprintf_internal_r+0x764>
    62f4:	d9015017 	ldw	r4,1344(sp)
    62f8:	b00b883a 	mov	r5,r22
    62fc:	d9800d04 	addi	r6,sp,52
    6300:	00054400 	call	5440 <__sprint_r>
    6304:	103e1c1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6308:	dc800f17 	ldw	r18,60(sp)
    630c:	dc400e17 	ldw	r17,56(sp)
    6310:	d8c01a04 	addi	r3,sp,104
    6314:	003e2e06 	br	5bd0 <___vfprintf_internal_r+0x738>
    6318:	d9414d17 	ldw	r5,1332(sp)
    631c:	2880004c 	andi	r2,r5,1
    6320:	1005003a 	cmpeq	r2,r2,zero
    6324:	103dda1e 	bne	r2,zero,5a90 <___vfprintf_internal_r+0x5f8>
    6328:	003e9f06 	br	5da8 <___vfprintf_internal_r+0x910>
    632c:	d8c14217 	ldw	r3,1288(sp)
    6330:	9125883a 	add	r18,r18,r4
    6334:	8c400044 	addi	r17,r17,1
    6338:	008001c4 	movi	r2,7
    633c:	a8c00015 	stw	r3,0(r21)
    6340:	a9000115 	stw	r4,4(r21)
    6344:	dc800f15 	stw	r18,60(sp)
    6348:	dc400e15 	stw	r17,56(sp)
    634c:	14426616 	blt	r2,r17,6ce8 <___vfprintf_internal_r+0x1850>
    6350:	a8c00204 	addi	r3,r21,8
    6354:	d9414a17 	ldw	r5,1320(sp)
    6358:	00800044 	movi	r2,1
    635c:	94800044 	addi	r18,r18,1
    6360:	8c400044 	addi	r17,r17,1
    6364:	18800115 	stw	r2,4(r3)
    6368:	008001c4 	movi	r2,7
    636c:	19400015 	stw	r5,0(r3)
    6370:	dc800f15 	stw	r18,60(sp)
    6374:	dc400e15 	stw	r17,56(sp)
    6378:	2021883a 	mov	r16,r4
    637c:	14425016 	blt	r2,r17,6cc0 <___vfprintf_internal_r+0x1828>
    6380:	19400204 	addi	r5,r3,8
    6384:	d9814817 	ldw	r6,1312(sp)
    6388:	8c400044 	addi	r17,r17,1
    638c:	dc400e15 	stw	r17,56(sp)
    6390:	3107c83a 	sub	r3,r6,r4
    6394:	d9014217 	ldw	r4,1288(sp)
    6398:	90e5883a 	add	r18,r18,r3
    639c:	28c00115 	stw	r3,4(r5)
    63a0:	8105883a 	add	r2,r16,r4
    63a4:	28800015 	stw	r2,0(r5)
    63a8:	008001c4 	movi	r2,7
    63ac:	dc800f15 	stw	r18,60(sp)
    63b0:	147f1d16 	blt	r2,r17,6028 <___vfprintf_internal_r+0xb90>
    63b4:	28c00204 	addi	r3,r5,8
    63b8:	003db506 	br	5a90 <___vfprintf_internal_r+0x5f8>
    63bc:	3c000017 	ldw	r16,0(r7)
    63c0:	3c400117 	ldw	r17,4(r7)
    63c4:	39800204 	addi	r6,r7,8
    63c8:	01000044 	movi	r4,1
    63cc:	d9814115 	stw	r6,1284(sp)
    63d0:	d8000405 	stb	zero,16(sp)
    63d4:	003ebe06 	br	5ed0 <___vfprintf_internal_r+0xa38>
    63d8:	3c000017 	ldw	r16,0(r7)
    63dc:	3c400117 	ldw	r17,4(r7)
    63e0:	38800204 	addi	r2,r7,8
    63e4:	d8814115 	stw	r2,1284(sp)
    63e8:	003eb706 	br	5ec8 <___vfprintf_internal_r+0xa30>
    63ec:	3c000017 	ldw	r16,0(r7)
    63f0:	3c400117 	ldw	r17,4(r7)
    63f4:	39000204 	addi	r4,r7,8
    63f8:	d9014115 	stw	r4,1284(sp)
    63fc:	0009883a 	mov	r4,zero
    6400:	d8000405 	stb	zero,16(sp)
    6404:	003eb206 	br	5ed0 <___vfprintf_internal_r+0xa38>
    6408:	38c00017 	ldw	r3,0(r7)
    640c:	39c00104 	addi	r7,r7,4
    6410:	d8c14b15 	stw	r3,1324(sp)
    6414:	1800d10e 	bge	r3,zero,675c <___vfprintf_internal_r+0x12c4>
    6418:	00c7c83a 	sub	r3,zero,r3
    641c:	d8c14b15 	stw	r3,1324(sp)
    6420:	d9014d17 	ldw	r4,1332(sp)
    6424:	b8c00007 	ldb	r3,0(r23)
    6428:	21000114 	ori	r4,r4,4
    642c:	d9014d15 	stw	r4,1332(sp)
    6430:	003c9806 	br	5694 <___vfprintf_internal_r+0x1fc>
    6434:	d9814d17 	ldw	r6,1332(sp)
    6438:	3080080c 	andi	r2,r6,32
    643c:	1001f026 	beq	r2,zero,6c00 <___vfprintf_internal_r+0x1768>
    6440:	d9014c17 	ldw	r4,1328(sp)
    6444:	38800017 	ldw	r2,0(r7)
    6448:	39c00104 	addi	r7,r7,4
    644c:	d9c14115 	stw	r7,1284(sp)
    6450:	2007d7fa 	srai	r3,r4,31
    6454:	d9c14117 	ldw	r7,1284(sp)
    6458:	11000015 	stw	r4,0(r2)
    645c:	10c00115 	stw	r3,4(r2)
    6460:	003c6906 	br	5608 <___vfprintf_internal_r+0x170>
    6464:	b8c00007 	ldb	r3,0(r23)
    6468:	00801b04 	movi	r2,108
    646c:	18824f26 	beq	r3,r2,6dac <___vfprintf_internal_r+0x1914>
    6470:	d9414d17 	ldw	r5,1332(sp)
    6474:	29400414 	ori	r5,r5,16
    6478:	d9414d15 	stw	r5,1332(sp)
    647c:	003c8506 	br	5694 <___vfprintf_internal_r+0x1fc>
    6480:	d9814d17 	ldw	r6,1332(sp)
    6484:	b8c00007 	ldb	r3,0(r23)
    6488:	31800814 	ori	r6,r6,32
    648c:	d9814d15 	stw	r6,1332(sp)
    6490:	003c8006 	br	5694 <___vfprintf_internal_r+0x1fc>
    6494:	d8814d17 	ldw	r2,1332(sp)
    6498:	3c000017 	ldw	r16,0(r7)
    649c:	00c01e04 	movi	r3,120
    64a0:	10800094 	ori	r2,r2,2
    64a4:	d8814d15 	stw	r2,1332(sp)
    64a8:	39c00104 	addi	r7,r7,4
    64ac:	01420034 	movhi	r5,2048
    64b0:	29402004 	addi	r5,r5,128
    64b4:	00800c04 	movi	r2,48
    64b8:	0023883a 	mov	r17,zero
    64bc:	01000084 	movi	r4,2
    64c0:	d9c14115 	stw	r7,1284(sp)
    64c4:	d8c14e15 	stw	r3,1336(sp)
    64c8:	d9414515 	stw	r5,1300(sp)
    64cc:	d8800505 	stb	r2,20(sp)
    64d0:	d8c00545 	stb	r3,21(sp)
    64d4:	d8000405 	stb	zero,16(sp)
    64d8:	003e7d06 	br	5ed0 <___vfprintf_internal_r+0xa38>
    64dc:	d8814d17 	ldw	r2,1332(sp)
    64e0:	b8c00007 	ldb	r3,0(r23)
    64e4:	10801014 	ori	r2,r2,64
    64e8:	d8814d15 	stw	r2,1332(sp)
    64ec:	003c6906 	br	5694 <___vfprintf_internal_r+0x1fc>
    64f0:	d9414d17 	ldw	r5,1332(sp)
    64f4:	2880020c 	andi	r2,r5,8
    64f8:	1001df26 	beq	r2,zero,6c78 <___vfprintf_internal_r+0x17e0>
    64fc:	39800017 	ldw	r6,0(r7)
    6500:	38800204 	addi	r2,r7,8
    6504:	d8814115 	stw	r2,1284(sp)
    6508:	d9814315 	stw	r6,1292(sp)
    650c:	39c00117 	ldw	r7,4(r7)
    6510:	d9c14415 	stw	r7,1296(sp)
    6514:	d9014317 	ldw	r4,1292(sp)
    6518:	d9414417 	ldw	r5,1296(sp)
    651c:	000bd000 	call	bd00 <__isinfd>
    6520:	10021726 	beq	r2,zero,6d80 <___vfprintf_internal_r+0x18e8>
    6524:	d9014317 	ldw	r4,1292(sp)
    6528:	d9414417 	ldw	r5,1296(sp)
    652c:	000d883a 	mov	r6,zero
    6530:	000f883a 	mov	r7,zero
    6534:	000ddbc0 	call	ddbc <__ltdf2>
    6538:	1002ca16 	blt	r2,zero,7064 <___vfprintf_internal_r+0x1bcc>
    653c:	d9414e17 	ldw	r5,1336(sp)
    6540:	008011c4 	movi	r2,71
    6544:	11420a16 	blt	r2,r5,6d70 <___vfprintf_internal_r+0x18d8>
    6548:	01820034 	movhi	r6,2048
    654c:	31802504 	addi	r6,r6,148
    6550:	d9814215 	stw	r6,1288(sp)
    6554:	d9014d17 	ldw	r4,1332(sp)
    6558:	00c000c4 	movi	r3,3
    655c:	00bfdfc4 	movi	r2,-129
    6560:	2088703a 	and	r4,r4,r2
    6564:	180f883a 	mov	r7,r3
    6568:	d8c14615 	stw	r3,1304(sp)
    656c:	d9014d15 	stw	r4,1332(sp)
    6570:	d8014715 	stw	zero,1308(sp)
    6574:	003e6a06 	br	5f20 <___vfprintf_internal_r+0xa88>
    6578:	38800017 	ldw	r2,0(r7)
    657c:	00c00044 	movi	r3,1
    6580:	39c00104 	addi	r7,r7,4
    6584:	d9c14115 	stw	r7,1284(sp)
    6588:	d9001004 	addi	r4,sp,64
    658c:	180f883a 	mov	r7,r3
    6590:	d8c14615 	stw	r3,1304(sp)
    6594:	d9014215 	stw	r4,1288(sp)
    6598:	d8801005 	stb	r2,64(sp)
    659c:	d8000405 	stb	zero,16(sp)
    65a0:	003cac06 	br	5854 <___vfprintf_internal_r+0x3bc>
    65a4:	01420034 	movhi	r5,2048
    65a8:	29402b04 	addi	r5,r5,172
    65ac:	d9414515 	stw	r5,1300(sp)
    65b0:	d9814d17 	ldw	r6,1332(sp)
    65b4:	3080080c 	andi	r2,r6,32
    65b8:	1000f926 	beq	r2,zero,69a0 <___vfprintf_internal_r+0x1508>
    65bc:	3c000017 	ldw	r16,0(r7)
    65c0:	3c400117 	ldw	r17,4(r7)
    65c4:	38800204 	addi	r2,r7,8
    65c8:	d8814115 	stw	r2,1284(sp)
    65cc:	d9414d17 	ldw	r5,1332(sp)
    65d0:	2880004c 	andi	r2,r5,1
    65d4:	1005003a 	cmpeq	r2,r2,zero
    65d8:	1000b31e 	bne	r2,zero,68a8 <___vfprintf_internal_r+0x1410>
    65dc:	8444b03a 	or	r2,r16,r17
    65e0:	1000b126 	beq	r2,zero,68a8 <___vfprintf_internal_r+0x1410>
    65e4:	d9814e17 	ldw	r6,1336(sp)
    65e8:	29400094 	ori	r5,r5,2
    65ec:	00800c04 	movi	r2,48
    65f0:	01000084 	movi	r4,2
    65f4:	d9414d15 	stw	r5,1332(sp)
    65f8:	d8800505 	stb	r2,20(sp)
    65fc:	d9800545 	stb	r6,21(sp)
    6600:	d8000405 	stb	zero,16(sp)
    6604:	003e3206 	br	5ed0 <___vfprintf_internal_r+0xa38>
    6608:	01820034 	movhi	r6,2048
    660c:	31802004 	addi	r6,r6,128
    6610:	d9814515 	stw	r6,1300(sp)
    6614:	003fe606 	br	65b0 <___vfprintf_internal_r+0x1118>
    6618:	00800ac4 	movi	r2,43
    661c:	d8800405 	stb	r2,16(sp)
    6620:	b8c00007 	ldb	r3,0(r23)
    6624:	003c1b06 	br	5694 <___vfprintf_internal_r+0x1fc>
    6628:	d8814d17 	ldw	r2,1332(sp)
    662c:	b8c00007 	ldb	r3,0(r23)
    6630:	10800054 	ori	r2,r2,1
    6634:	d8814d15 	stw	r2,1332(sp)
    6638:	003c1606 	br	5694 <___vfprintf_internal_r+0x1fc>
    663c:	d8800407 	ldb	r2,16(sp)
    6640:	1000461e 	bne	r2,zero,675c <___vfprintf_internal_r+0x12c4>
    6644:	00800804 	movi	r2,32
    6648:	d8800405 	stb	r2,16(sp)
    664c:	b8c00007 	ldb	r3,0(r23)
    6650:	003c1006 	br	5694 <___vfprintf_internal_r+0x1fc>
    6654:	d9814d17 	ldw	r6,1332(sp)
    6658:	b8c00007 	ldb	r3,0(r23)
    665c:	31800214 	ori	r6,r6,8
    6660:	d9814d15 	stw	r6,1332(sp)
    6664:	003c0b06 	br	5694 <___vfprintf_internal_r+0x1fc>
    6668:	0007883a 	mov	r3,zero
    666c:	01000244 	movi	r4,9
    6670:	188002a4 	muli	r2,r3,10
    6674:	b8c00007 	ldb	r3,0(r23)
    6678:	d9814e17 	ldw	r6,1336(sp)
    667c:	bdc00044 	addi	r23,r23,1
    6680:	d8c14e15 	stw	r3,1336(sp)
    6684:	d9414e17 	ldw	r5,1336(sp)
    6688:	3085883a 	add	r2,r6,r2
    668c:	10fff404 	addi	r3,r2,-48
    6690:	28bff404 	addi	r2,r5,-48
    6694:	20bff62e 	bgeu	r4,r2,6670 <___vfprintf_internal_r+0x11d8>
    6698:	d8c14b15 	stw	r3,1324(sp)
    669c:	003bff06 	br	569c <___vfprintf_internal_r+0x204>
    66a0:	d9414d17 	ldw	r5,1332(sp)
    66a4:	b8c00007 	ldb	r3,0(r23)
    66a8:	29402014 	ori	r5,r5,128
    66ac:	d9414d15 	stw	r5,1332(sp)
    66b0:	003bf806 	br	5694 <___vfprintf_internal_r+0x1fc>
    66b4:	b8c00007 	ldb	r3,0(r23)
    66b8:	00800a84 	movi	r2,42
    66bc:	bdc00044 	addi	r23,r23,1
    66c0:	18831526 	beq	r3,r2,7318 <___vfprintf_internal_r+0x1e80>
    66c4:	d8c14e15 	stw	r3,1336(sp)
    66c8:	18bff404 	addi	r2,r3,-48
    66cc:	00c00244 	movi	r3,9
    66d0:	18827836 	bltu	r3,r2,70b4 <___vfprintf_internal_r+0x1c1c>
    66d4:	000d883a 	mov	r6,zero
    66d8:	308002a4 	muli	r2,r6,10
    66dc:	b9800007 	ldb	r6,0(r23)
    66e0:	d9414e17 	ldw	r5,1336(sp)
    66e4:	bdc00044 	addi	r23,r23,1
    66e8:	d9814e15 	stw	r6,1336(sp)
    66ec:	d9014e17 	ldw	r4,1336(sp)
    66f0:	1145883a 	add	r2,r2,r5
    66f4:	11bff404 	addi	r6,r2,-48
    66f8:	20bff404 	addi	r2,r4,-48
    66fc:	18bff62e 	bgeu	r3,r2,66d8 <___vfprintf_internal_r+0x1240>
    6700:	3027883a 	mov	r19,r6
    6704:	303be50e 	bge	r6,zero,569c <___vfprintf_internal_r+0x204>
    6708:	04ffffc4 	movi	r19,-1
    670c:	003be306 	br	569c <___vfprintf_internal_r+0x204>
    6710:	d8000405 	stb	zero,16(sp)
    6714:	39800017 	ldw	r6,0(r7)
    6718:	39c00104 	addi	r7,r7,4
    671c:	d9c14115 	stw	r7,1284(sp)
    6720:	d9814215 	stw	r6,1288(sp)
    6724:	3001c926 	beq	r6,zero,6e4c <___vfprintf_internal_r+0x19b4>
    6728:	98000e16 	blt	r19,zero,6764 <___vfprintf_internal_r+0x12cc>
    672c:	d9014217 	ldw	r4,1288(sp)
    6730:	000b883a 	mov	r5,zero
    6734:	980d883a 	mov	r6,r19
    6738:	000a5540 	call	a554 <memchr>
    673c:	10025926 	beq	r2,zero,70a4 <___vfprintf_internal_r+0x1c0c>
    6740:	d8c14217 	ldw	r3,1288(sp)
    6744:	10cfc83a 	sub	r7,r2,r3
    6748:	99c19e16 	blt	r19,r7,6dc4 <___vfprintf_internal_r+0x192c>
    674c:	d9c14615 	stw	r7,1304(sp)
    6750:	38000916 	blt	r7,zero,6778 <___vfprintf_internal_r+0x12e0>
    6754:	d8014715 	stw	zero,1308(sp)
    6758:	003df106 	br	5f20 <___vfprintf_internal_r+0xa88>
    675c:	b8c00007 	ldb	r3,0(r23)
    6760:	003bcc06 	br	5694 <___vfprintf_internal_r+0x1fc>
    6764:	d9014217 	ldw	r4,1288(sp)
    6768:	000bfe80 	call	bfe8 <strlen>
    676c:	d8814615 	stw	r2,1304(sp)
    6770:	100f883a 	mov	r7,r2
    6774:	103ff70e 	bge	r2,zero,6754 <___vfprintf_internal_r+0x12bc>
    6778:	d8014615 	stw	zero,1304(sp)
    677c:	d8014715 	stw	zero,1308(sp)
    6780:	003de706 	br	5f20 <___vfprintf_internal_r+0xa88>
    6784:	20c03fcc 	andi	r3,r4,255
    6788:	00800044 	movi	r2,1
    678c:	18802d26 	beq	r3,r2,6844 <___vfprintf_internal_r+0x13ac>
    6790:	18800e36 	bltu	r3,r2,67cc <___vfprintf_internal_r+0x1334>
    6794:	00800084 	movi	r2,2
    6798:	1880fa26 	beq	r3,r2,6b84 <___vfprintf_internal_r+0x16ec>
    679c:	01020034 	movhi	r4,2048
    67a0:	21003004 	addi	r4,r4,192
    67a4:	000bfe80 	call	bfe8 <strlen>
    67a8:	100f883a 	mov	r7,r2
    67ac:	dcc14615 	stw	r19,1304(sp)
    67b0:	9880010e 	bge	r19,r2,67b8 <___vfprintf_internal_r+0x1320>
    67b4:	d8814615 	stw	r2,1304(sp)
    67b8:	00820034 	movhi	r2,2048
    67bc:	10803004 	addi	r2,r2,192
    67c0:	dcc14715 	stw	r19,1308(sp)
    67c4:	d8814215 	stw	r2,1288(sp)
    67c8:	003dd506 	br	5f20 <___vfprintf_internal_r+0xa88>
    67cc:	d9401a04 	addi	r5,sp,104
    67d0:	dd001004 	addi	r20,sp,64
    67d4:	d9414215 	stw	r5,1288(sp)
    67d8:	880a977a 	slli	r5,r17,29
    67dc:	d9814217 	ldw	r6,1288(sp)
    67e0:	8004d0fa 	srli	r2,r16,3
    67e4:	8806d0fa 	srli	r3,r17,3
    67e8:	810001cc 	andi	r4,r16,7
    67ec:	2884b03a 	or	r2,r5,r2
    67f0:	31bfffc4 	addi	r6,r6,-1
    67f4:	21000c04 	addi	r4,r4,48
    67f8:	d9814215 	stw	r6,1288(sp)
    67fc:	10cab03a 	or	r5,r2,r3
    6800:	31000005 	stb	r4,0(r6)
    6804:	1021883a 	mov	r16,r2
    6808:	1823883a 	mov	r17,r3
    680c:	283ff21e 	bne	r5,zero,67d8 <___vfprintf_internal_r+0x1340>
    6810:	d8c14d17 	ldw	r3,1332(sp)
    6814:	1880004c 	andi	r2,r3,1
    6818:	1005003a 	cmpeq	r2,r2,zero
    681c:	103db91e 	bne	r2,zero,5f04 <___vfprintf_internal_r+0xa6c>
    6820:	20803fcc 	andi	r2,r4,255
    6824:	1080201c 	xori	r2,r2,128
    6828:	10bfe004 	addi	r2,r2,-128
    682c:	00c00c04 	movi	r3,48
    6830:	10fdb426 	beq	r2,r3,5f04 <___vfprintf_internal_r+0xa6c>
    6834:	31bfffc4 	addi	r6,r6,-1
    6838:	d9814215 	stw	r6,1288(sp)
    683c:	30c00005 	stb	r3,0(r6)
    6840:	003db006 	br	5f04 <___vfprintf_internal_r+0xa6c>
    6844:	88800068 	cmpgeui	r2,r17,1
    6848:	10002c1e 	bne	r2,zero,68fc <___vfprintf_internal_r+0x1464>
    684c:	8800021e 	bne	r17,zero,6858 <___vfprintf_internal_r+0x13c0>
    6850:	00800244 	movi	r2,9
    6854:	14002936 	bltu	r2,r16,68fc <___vfprintf_internal_r+0x1464>
    6858:	d90019c4 	addi	r4,sp,103
    685c:	dd001004 	addi	r20,sp,64
    6860:	d9014215 	stw	r4,1288(sp)
    6864:	d9014217 	ldw	r4,1288(sp)
    6868:	80800c04 	addi	r2,r16,48
    686c:	20800005 	stb	r2,0(r4)
    6870:	003da406 	br	5f04 <___vfprintf_internal_r+0xa6c>
    6874:	dc400e17 	ldw	r17,56(sp)
    6878:	07020034 	movhi	fp,2048
    687c:	e7003804 	addi	fp,fp,224
    6880:	9425883a 	add	r18,r18,r16
    6884:	8c400044 	addi	r17,r17,1
    6888:	008001c4 	movi	r2,7
    688c:	1f000015 	stw	fp,0(r3)
    6890:	1c000115 	stw	r16,4(r3)
    6894:	dc800f15 	stw	r18,60(sp)
    6898:	dc400e15 	stw	r17,56(sp)
    689c:	147de216 	blt	r2,r17,6028 <___vfprintf_internal_r+0xb90>
    68a0:	18c00204 	addi	r3,r3,8
    68a4:	003c7a06 	br	5a90 <___vfprintf_internal_r+0x5f8>
    68a8:	01000084 	movi	r4,2
    68ac:	d8000405 	stb	zero,16(sp)
    68b0:	003d8706 	br	5ed0 <___vfprintf_internal_r+0xa38>
    68b4:	d9814d17 	ldw	r6,1332(sp)
    68b8:	30c4703a 	and	r2,r6,r3
    68bc:	1005003a 	cmpeq	r2,r2,zero
    68c0:	103cb926 	beq	r2,zero,5ba8 <___vfprintf_internal_r+0x710>
    68c4:	d9014217 	ldw	r4,1288(sp)
    68c8:	94800044 	addi	r18,r18,1
    68cc:	8c400044 	addi	r17,r17,1
    68d0:	008001c4 	movi	r2,7
    68d4:	a9000015 	stw	r4,0(r21)
    68d8:	a8c00115 	stw	r3,4(r21)
    68dc:	dc800f15 	stw	r18,60(sp)
    68e0:	dc400e15 	stw	r17,56(sp)
    68e4:	147e6616 	blt	r2,r17,6280 <___vfprintf_internal_r+0xde8>
    68e8:	acc00204 	addi	r19,r21,8
    68ec:	003cd706 	br	5c4c <___vfprintf_internal_r+0x7b4>
    68f0:	07020034 	movhi	fp,2048
    68f4:	e7003804 	addi	fp,fp,224
    68f8:	003c4f06 	br	5a38 <___vfprintf_internal_r+0x5a0>
    68fc:	dd001004 	addi	r20,sp,64
    6900:	dc801a04 	addi	r18,sp,104
    6904:	8009883a 	mov	r4,r16
    6908:	880b883a 	mov	r5,r17
    690c:	01800284 	movi	r6,10
    6910:	000f883a 	mov	r7,zero
    6914:	000cacc0 	call	cacc <__umoddi3>
    6918:	12000c04 	addi	r8,r2,48
    691c:	94bfffc4 	addi	r18,r18,-1
    6920:	8009883a 	mov	r4,r16
    6924:	880b883a 	mov	r5,r17
    6928:	01800284 	movi	r6,10
    692c:	000f883a 	mov	r7,zero
    6930:	92000005 	stb	r8,0(r18)
    6934:	000c4f00 	call	c4f0 <__udivdi3>
    6938:	1009883a 	mov	r4,r2
    693c:	1021883a 	mov	r16,r2
    6940:	18800068 	cmpgeui	r2,r3,1
    6944:	1823883a 	mov	r17,r3
    6948:	103fee1e 	bne	r2,zero,6904 <___vfprintf_internal_r+0x146c>
    694c:	1800021e 	bne	r3,zero,6958 <___vfprintf_internal_r+0x14c0>
    6950:	00800244 	movi	r2,9
    6954:	113feb36 	bltu	r2,r4,6904 <___vfprintf_internal_r+0x146c>
    6958:	94bfffc4 	addi	r18,r18,-1
    695c:	dc814215 	stw	r18,1288(sp)
    6960:	003fc006 	br	6864 <___vfprintf_internal_r+0x13cc>
    6964:	d9014d17 	ldw	r4,1332(sp)
    6968:	2080004c 	andi	r2,r4,1
    696c:	10009a1e 	bne	r2,zero,6bd8 <___vfprintf_internal_r+0x1740>
    6970:	d9401a04 	addi	r5,sp,104
    6974:	dd001004 	addi	r20,sp,64
    6978:	d9414215 	stw	r5,1288(sp)
    697c:	003d6106 	br	5f04 <___vfprintf_internal_r+0xa6c>
    6980:	d9015017 	ldw	r4,1344(sp)
    6984:	b00b883a 	mov	r5,r22
    6988:	d9800d04 	addi	r6,sp,52
    698c:	00054400 	call	5440 <__sprint_r>
    6990:	103c791e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6994:	dc800f17 	ldw	r18,60(sp)
    6998:	d8c01a04 	addi	r3,sp,104
    699c:	003cff06 	br	5d9c <___vfprintf_internal_r+0x904>
    69a0:	d8c14d17 	ldw	r3,1332(sp)
    69a4:	1880040c 	andi	r2,r3,16
    69a8:	1000711e 	bne	r2,zero,6b70 <___vfprintf_internal_r+0x16d8>
    69ac:	d9014d17 	ldw	r4,1332(sp)
    69b0:	2080100c 	andi	r2,r4,64
    69b4:	10006e26 	beq	r2,zero,6b70 <___vfprintf_internal_r+0x16d8>
    69b8:	3c00000b 	ldhu	r16,0(r7)
    69bc:	0023883a 	mov	r17,zero
    69c0:	39c00104 	addi	r7,r7,4
    69c4:	d9c14115 	stw	r7,1284(sp)
    69c8:	003f0006 	br	65cc <___vfprintf_internal_r+0x1134>
    69cc:	dc400e17 	ldw	r17,56(sp)
    69d0:	07020034 	movhi	fp,2048
    69d4:	e7003804 	addi	fp,fp,224
    69d8:	9425883a 	add	r18,r18,r16
    69dc:	8c400044 	addi	r17,r17,1
    69e0:	008001c4 	movi	r2,7
    69e4:	1f000015 	stw	fp,0(r3)
    69e8:	1c000115 	stw	r16,4(r3)
    69ec:	dc800f15 	stw	r18,60(sp)
    69f0:	dc400e15 	stw	r17,56(sp)
    69f4:	147d7616 	blt	r2,r17,5fd0 <___vfprintf_internal_r+0xb38>
    69f8:	18c00204 	addi	r3,r3,8
    69fc:	003d7b06 	br	5fec <___vfprintf_internal_r+0xb54>
    6a00:	dc800f17 	ldw	r18,60(sp)
    6a04:	dc400e17 	ldw	r17,56(sp)
    6a08:	07020034 	movhi	fp,2048
    6a0c:	e7003c04 	addi	fp,fp,240
    6a10:	003bc006 	br	5914 <___vfprintf_internal_r+0x47c>
    6a14:	d9015017 	ldw	r4,1344(sp)
    6a18:	b00b883a 	mov	r5,r22
    6a1c:	d9800d04 	addi	r6,sp,52
    6a20:	00054400 	call	5440 <__sprint_r>
    6a24:	103c541e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6a28:	dc800f17 	ldw	r18,60(sp)
    6a2c:	d8c01a04 	addi	r3,sp,104
    6a30:	003ce906 	br	5dd8 <___vfprintf_internal_r+0x940>
    6a34:	3c000017 	ldw	r16,0(r7)
    6a38:	0009883a 	mov	r4,zero
    6a3c:	39c00104 	addi	r7,r7,4
    6a40:	0023883a 	mov	r17,zero
    6a44:	d9c14115 	stw	r7,1284(sp)
    6a48:	d8000405 	stb	zero,16(sp)
    6a4c:	003d2006 	br	5ed0 <___vfprintf_internal_r+0xa38>
    6a50:	38800017 	ldw	r2,0(r7)
    6a54:	39c00104 	addi	r7,r7,4
    6a58:	d9c14115 	stw	r7,1284(sp)
    6a5c:	1023d7fa 	srai	r17,r2,31
    6a60:	1021883a 	mov	r16,r2
    6a64:	003d1806 	br	5ec8 <___vfprintf_internal_r+0xa30>
    6a68:	3c000017 	ldw	r16,0(r7)
    6a6c:	01000044 	movi	r4,1
    6a70:	39c00104 	addi	r7,r7,4
    6a74:	0023883a 	mov	r17,zero
    6a78:	d9c14115 	stw	r7,1284(sp)
    6a7c:	d8000405 	stb	zero,16(sp)
    6a80:	003d1306 	br	5ed0 <___vfprintf_internal_r+0xa38>
    6a84:	00820034 	movhi	r2,2048
    6a88:	10803704 	addi	r2,r2,220
    6a8c:	94800044 	addi	r18,r18,1
    6a90:	8c400044 	addi	r17,r17,1
    6a94:	a8800015 	stw	r2,0(r21)
    6a98:	00c00044 	movi	r3,1
    6a9c:	008001c4 	movi	r2,7
    6aa0:	a8c00115 	stw	r3,4(r21)
    6aa4:	dc800f15 	stw	r18,60(sp)
    6aa8:	dc400e15 	stw	r17,56(sp)
    6aac:	1440ca16 	blt	r2,r17,6dd8 <___vfprintf_internal_r+0x1940>
    6ab0:	a8c00204 	addi	r3,r21,8
    6ab4:	2000061e 	bne	r4,zero,6ad0 <___vfprintf_internal_r+0x1638>
    6ab8:	d9414817 	ldw	r5,1312(sp)
    6abc:	2800041e 	bne	r5,zero,6ad0 <___vfprintf_internal_r+0x1638>
    6ac0:	d9814d17 	ldw	r6,1332(sp)
    6ac4:	3080004c 	andi	r2,r6,1
    6ac8:	1005003a 	cmpeq	r2,r2,zero
    6acc:	103bf01e 	bne	r2,zero,5a90 <___vfprintf_internal_r+0x5f8>
    6ad0:	00800044 	movi	r2,1
    6ad4:	dc400e17 	ldw	r17,56(sp)
    6ad8:	18800115 	stw	r2,4(r3)
    6adc:	d8814a17 	ldw	r2,1320(sp)
    6ae0:	94800044 	addi	r18,r18,1
    6ae4:	8c400044 	addi	r17,r17,1
    6ae8:	18800015 	stw	r2,0(r3)
    6aec:	008001c4 	movi	r2,7
    6af0:	dc800f15 	stw	r18,60(sp)
    6af4:	dc400e15 	stw	r17,56(sp)
    6af8:	1440ca16 	blt	r2,r17,6e24 <___vfprintf_internal_r+0x198c>
    6afc:	18c00204 	addi	r3,r3,8
    6b00:	0121c83a 	sub	r16,zero,r4
    6b04:	0400500e 	bge	zero,r16,6c48 <___vfprintf_internal_r+0x17b0>
    6b08:	00800404 	movi	r2,16
    6b0c:	1400800e 	bge	r2,r16,6d10 <___vfprintf_internal_r+0x1878>
    6b10:	1027883a 	mov	r19,r2
    6b14:	07020034 	movhi	fp,2048
    6b18:	e7003804 	addi	fp,fp,224
    6b1c:	050001c4 	movi	r20,7
    6b20:	00000306 	br	6b30 <___vfprintf_internal_r+0x1698>
    6b24:	18c00204 	addi	r3,r3,8
    6b28:	843ffc04 	addi	r16,r16,-16
    6b2c:	9c007a0e 	bge	r19,r16,6d18 <___vfprintf_internal_r+0x1880>
    6b30:	94800404 	addi	r18,r18,16
    6b34:	8c400044 	addi	r17,r17,1
    6b38:	1f000015 	stw	fp,0(r3)
    6b3c:	1cc00115 	stw	r19,4(r3)
    6b40:	dc800f15 	stw	r18,60(sp)
    6b44:	dc400e15 	stw	r17,56(sp)
    6b48:	a47ff60e 	bge	r20,r17,6b24 <___vfprintf_internal_r+0x168c>
    6b4c:	d9015017 	ldw	r4,1344(sp)
    6b50:	b00b883a 	mov	r5,r22
    6b54:	d9800d04 	addi	r6,sp,52
    6b58:	00054400 	call	5440 <__sprint_r>
    6b5c:	103c061e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6b60:	dc800f17 	ldw	r18,60(sp)
    6b64:	dc400e17 	ldw	r17,56(sp)
    6b68:	d8c01a04 	addi	r3,sp,104
    6b6c:	003fee06 	br	6b28 <___vfprintf_internal_r+0x1690>
    6b70:	3c000017 	ldw	r16,0(r7)
    6b74:	0023883a 	mov	r17,zero
    6b78:	39c00104 	addi	r7,r7,4
    6b7c:	d9c14115 	stw	r7,1284(sp)
    6b80:	003e9206 	br	65cc <___vfprintf_internal_r+0x1134>
    6b84:	d9401a04 	addi	r5,sp,104
    6b88:	dd001004 	addi	r20,sp,64
    6b8c:	d9414215 	stw	r5,1288(sp)
    6b90:	d9814517 	ldw	r6,1300(sp)
    6b94:	880a973a 	slli	r5,r17,28
    6b98:	8004d13a 	srli	r2,r16,4
    6b9c:	810003cc 	andi	r4,r16,15
    6ba0:	3109883a 	add	r4,r6,r4
    6ba4:	2884b03a 	or	r2,r5,r2
    6ba8:	21400003 	ldbu	r5,0(r4)
    6bac:	d9014217 	ldw	r4,1288(sp)
    6bb0:	8806d13a 	srli	r3,r17,4
    6bb4:	1021883a 	mov	r16,r2
    6bb8:	213fffc4 	addi	r4,r4,-1
    6bbc:	d9014215 	stw	r4,1288(sp)
    6bc0:	d9814217 	ldw	r6,1288(sp)
    6bc4:	10c8b03a 	or	r4,r2,r3
    6bc8:	1823883a 	mov	r17,r3
    6bcc:	31400005 	stb	r5,0(r6)
    6bd0:	203fef1e 	bne	r4,zero,6b90 <___vfprintf_internal_r+0x16f8>
    6bd4:	003ccb06 	br	5f04 <___vfprintf_internal_r+0xa6c>
    6bd8:	00800c04 	movi	r2,48
    6bdc:	d98019c4 	addi	r6,sp,103
    6be0:	dd001004 	addi	r20,sp,64
    6be4:	d88019c5 	stb	r2,103(sp)
    6be8:	d9814215 	stw	r6,1288(sp)
    6bec:	003cc506 	br	5f04 <___vfprintf_internal_r+0xa6c>
    6bf0:	dc400e17 	ldw	r17,56(sp)
    6bf4:	07020034 	movhi	fp,2048
    6bf8:	e7003c04 	addi	fp,fp,240
    6bfc:	003bc706 	br	5b1c <___vfprintf_internal_r+0x684>
    6c00:	d9414d17 	ldw	r5,1332(sp)
    6c04:	2880040c 	andi	r2,r5,16
    6c08:	10007c26 	beq	r2,zero,6dfc <___vfprintf_internal_r+0x1964>
    6c0c:	38800017 	ldw	r2,0(r7)
    6c10:	39c00104 	addi	r7,r7,4
    6c14:	d9c14115 	stw	r7,1284(sp)
    6c18:	d9814c17 	ldw	r6,1328(sp)
    6c1c:	d9c14117 	ldw	r7,1284(sp)
    6c20:	11800015 	stw	r6,0(r2)
    6c24:	003a7806 	br	5608 <___vfprintf_internal_r+0x170>
    6c28:	d9015017 	ldw	r4,1344(sp)
    6c2c:	b00b883a 	mov	r5,r22
    6c30:	d9800d04 	addi	r6,sp,52
    6c34:	00054400 	call	5440 <__sprint_r>
    6c38:	103bcf1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6c3c:	dc800f17 	ldw	r18,60(sp)
    6c40:	dc400e17 	ldw	r17,56(sp)
    6c44:	d8c01a04 	addi	r3,sp,104
    6c48:	d9014817 	ldw	r4,1312(sp)
    6c4c:	d9414217 	ldw	r5,1288(sp)
    6c50:	8c400044 	addi	r17,r17,1
    6c54:	9125883a 	add	r18,r18,r4
    6c58:	008001c4 	movi	r2,7
    6c5c:	19400015 	stw	r5,0(r3)
    6c60:	19000115 	stw	r4,4(r3)
    6c64:	dc800f15 	stw	r18,60(sp)
    6c68:	dc400e15 	stw	r17,56(sp)
    6c6c:	147cee16 	blt	r2,r17,6028 <___vfprintf_internal_r+0xb90>
    6c70:	18c00204 	addi	r3,r3,8
    6c74:	003b8606 	br	5a90 <___vfprintf_internal_r+0x5f8>
    6c78:	38c00017 	ldw	r3,0(r7)
    6c7c:	39000204 	addi	r4,r7,8
    6c80:	d9014115 	stw	r4,1284(sp)
    6c84:	d8c14315 	stw	r3,1292(sp)
    6c88:	39c00117 	ldw	r7,4(r7)
    6c8c:	d9c14415 	stw	r7,1296(sp)
    6c90:	003e2006 	br	6514 <___vfprintf_internal_r+0x107c>
    6c94:	0005883a 	mov	r2,zero
    6c98:	1409c83a 	sub	r4,r2,r16
    6c9c:	1105803a 	cmpltu	r2,r2,r4
    6ca0:	044bc83a 	sub	r5,zero,r17
    6ca4:	2885c83a 	sub	r2,r5,r2
    6ca8:	2021883a 	mov	r16,r4
    6cac:	1023883a 	mov	r17,r2
    6cb0:	01000044 	movi	r4,1
    6cb4:	00800b44 	movi	r2,45
    6cb8:	d8800405 	stb	r2,16(sp)
    6cbc:	003c8406 	br	5ed0 <___vfprintf_internal_r+0xa38>
    6cc0:	d9015017 	ldw	r4,1344(sp)
    6cc4:	b00b883a 	mov	r5,r22
    6cc8:	d9800d04 	addi	r6,sp,52
    6ccc:	00054400 	call	5440 <__sprint_r>
    6cd0:	103ba91e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6cd4:	dc800f17 	ldw	r18,60(sp)
    6cd8:	dc400e17 	ldw	r17,56(sp)
    6cdc:	d9000617 	ldw	r4,24(sp)
    6ce0:	d9401a04 	addi	r5,sp,104
    6ce4:	003da706 	br	6384 <___vfprintf_internal_r+0xeec>
    6ce8:	d9015017 	ldw	r4,1344(sp)
    6cec:	b00b883a 	mov	r5,r22
    6cf0:	d9800d04 	addi	r6,sp,52
    6cf4:	00054400 	call	5440 <__sprint_r>
    6cf8:	103b9f1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6cfc:	dc800f17 	ldw	r18,60(sp)
    6d00:	dc400e17 	ldw	r17,56(sp)
    6d04:	d9000617 	ldw	r4,24(sp)
    6d08:	d8c01a04 	addi	r3,sp,104
    6d0c:	003d9106 	br	6354 <___vfprintf_internal_r+0xebc>
    6d10:	07020034 	movhi	fp,2048
    6d14:	e7003804 	addi	fp,fp,224
    6d18:	9425883a 	add	r18,r18,r16
    6d1c:	8c400044 	addi	r17,r17,1
    6d20:	008001c4 	movi	r2,7
    6d24:	1f000015 	stw	fp,0(r3)
    6d28:	1c000115 	stw	r16,4(r3)
    6d2c:	dc800f15 	stw	r18,60(sp)
    6d30:	dc400e15 	stw	r17,56(sp)
    6d34:	147fbc16 	blt	r2,r17,6c28 <___vfprintf_internal_r+0x1790>
    6d38:	18c00204 	addi	r3,r3,8
    6d3c:	003fc206 	br	6c48 <___vfprintf_internal_r+0x17b0>
    6d40:	d9015017 	ldw	r4,1344(sp)
    6d44:	b00b883a 	mov	r5,r22
    6d48:	d9800d04 	addi	r6,sp,52
    6d4c:	00054400 	call	5440 <__sprint_r>
    6d50:	103b891e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6d54:	dc800f17 	ldw	r18,60(sp)
    6d58:	d9000617 	ldw	r4,24(sp)
    6d5c:	d8c01a04 	addi	r3,sp,104
    6d60:	003d0206 	br	616c <___vfprintf_internal_r+0xcd4>
    6d64:	07020034 	movhi	fp,2048
    6d68:	e7003804 	addi	fp,fp,224
    6d6c:	003be406 	br	5d00 <___vfprintf_internal_r+0x868>
    6d70:	00820034 	movhi	r2,2048
    6d74:	10802604 	addi	r2,r2,152
    6d78:	d8814215 	stw	r2,1288(sp)
    6d7c:	003df506 	br	6554 <___vfprintf_internal_r+0x10bc>
    6d80:	d9014317 	ldw	r4,1292(sp)
    6d84:	d9414417 	ldw	r5,1296(sp)
    6d88:	000bd400 	call	bd40 <__isnand>
    6d8c:	10003926 	beq	r2,zero,6e74 <___vfprintf_internal_r+0x19dc>
    6d90:	d9414e17 	ldw	r5,1336(sp)
    6d94:	008011c4 	movi	r2,71
    6d98:	1140ce16 	blt	r2,r5,70d4 <___vfprintf_internal_r+0x1c3c>
    6d9c:	01820034 	movhi	r6,2048
    6da0:	31802704 	addi	r6,r6,156
    6da4:	d9814215 	stw	r6,1288(sp)
    6da8:	003dea06 	br	6554 <___vfprintf_internal_r+0x10bc>
    6dac:	d9014d17 	ldw	r4,1332(sp)
    6db0:	bdc00044 	addi	r23,r23,1
    6db4:	b8c00007 	ldb	r3,0(r23)
    6db8:	21000814 	ori	r4,r4,32
    6dbc:	d9014d15 	stw	r4,1332(sp)
    6dc0:	003a3406 	br	5694 <___vfprintf_internal_r+0x1fc>
    6dc4:	dcc14615 	stw	r19,1304(sp)
    6dc8:	98011016 	blt	r19,zero,720c <___vfprintf_internal_r+0x1d74>
    6dcc:	980f883a 	mov	r7,r19
    6dd0:	d8014715 	stw	zero,1308(sp)
    6dd4:	003c5206 	br	5f20 <___vfprintf_internal_r+0xa88>
    6dd8:	d9015017 	ldw	r4,1344(sp)
    6ddc:	b00b883a 	mov	r5,r22
    6de0:	d9800d04 	addi	r6,sp,52
    6de4:	00054400 	call	5440 <__sprint_r>
    6de8:	103b631e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6dec:	dc800f17 	ldw	r18,60(sp)
    6df0:	d9000617 	ldw	r4,24(sp)
    6df4:	d8c01a04 	addi	r3,sp,104
    6df8:	003f2e06 	br	6ab4 <___vfprintf_internal_r+0x161c>
    6dfc:	d8c14d17 	ldw	r3,1332(sp)
    6e00:	1880100c 	andi	r2,r3,64
    6e04:	1000a026 	beq	r2,zero,7088 <___vfprintf_internal_r+0x1bf0>
    6e08:	38800017 	ldw	r2,0(r7)
    6e0c:	39c00104 	addi	r7,r7,4
    6e10:	d9c14115 	stw	r7,1284(sp)
    6e14:	d9014c17 	ldw	r4,1328(sp)
    6e18:	d9c14117 	ldw	r7,1284(sp)
    6e1c:	1100000d 	sth	r4,0(r2)
    6e20:	0039f906 	br	5608 <___vfprintf_internal_r+0x170>
    6e24:	d9015017 	ldw	r4,1344(sp)
    6e28:	b00b883a 	mov	r5,r22
    6e2c:	d9800d04 	addi	r6,sp,52
    6e30:	00054400 	call	5440 <__sprint_r>
    6e34:	103b501e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    6e38:	dc800f17 	ldw	r18,60(sp)
    6e3c:	dc400e17 	ldw	r17,56(sp)
    6e40:	d9000617 	ldw	r4,24(sp)
    6e44:	d8c01a04 	addi	r3,sp,104
    6e48:	003f2d06 	br	6b00 <___vfprintf_internal_r+0x1668>
    6e4c:	00800184 	movi	r2,6
    6e50:	14c09a36 	bltu	r2,r19,70bc <___vfprintf_internal_r+0x1c24>
    6e54:	dcc14615 	stw	r19,1304(sp)
    6e58:	9800010e 	bge	r19,zero,6e60 <___vfprintf_internal_r+0x19c8>
    6e5c:	d8014615 	stw	zero,1304(sp)
    6e60:	00820034 	movhi	r2,2048
    6e64:	10802904 	addi	r2,r2,164
    6e68:	980f883a 	mov	r7,r19
    6e6c:	d8814215 	stw	r2,1288(sp)
    6e70:	003a7806 	br	5854 <___vfprintf_internal_r+0x3bc>
    6e74:	00bfffc4 	movi	r2,-1
    6e78:	9880e226 	beq	r19,r2,7204 <___vfprintf_internal_r+0x1d6c>
    6e7c:	d9414e17 	ldw	r5,1336(sp)
    6e80:	008019c4 	movi	r2,103
    6e84:	2880dc26 	beq	r5,r2,71f8 <___vfprintf_internal_r+0x1d60>
    6e88:	008011c4 	movi	r2,71
    6e8c:	2880da26 	beq	r5,r2,71f8 <___vfprintf_internal_r+0x1d60>
    6e90:	d9414d17 	ldw	r5,1332(sp)
    6e94:	d9014417 	ldw	r4,1296(sp)
    6e98:	d9814317 	ldw	r6,1292(sp)
    6e9c:	29404014 	ori	r5,r5,256
    6ea0:	d9414d15 	stw	r5,1332(sp)
    6ea4:	2000cc16 	blt	r4,zero,71d8 <___vfprintf_internal_r+0x1d40>
    6ea8:	3021883a 	mov	r16,r6
    6eac:	2023883a 	mov	r17,r4
    6eb0:	0039883a 	mov	fp,zero
    6eb4:	d9414e17 	ldw	r5,1336(sp)
    6eb8:	00801984 	movi	r2,102
    6ebc:	2880b726 	beq	r5,r2,719c <___vfprintf_internal_r+0x1d04>
    6ec0:	00801184 	movi	r2,70
    6ec4:	2880b526 	beq	r5,r2,719c <___vfprintf_internal_r+0x1d04>
    6ec8:	00801944 	movi	r2,101
    6ecc:	2880c826 	beq	r5,r2,71f0 <___vfprintf_internal_r+0x1d58>
    6ed0:	00801144 	movi	r2,69
    6ed4:	2880c626 	beq	r5,r2,71f0 <___vfprintf_internal_r+0x1d58>
    6ed8:	9829883a 	mov	r20,r19
    6edc:	d9015017 	ldw	r4,1344(sp)
    6ee0:	d8800604 	addi	r2,sp,24
    6ee4:	880d883a 	mov	r6,r17
    6ee8:	d8800115 	stw	r2,4(sp)
    6eec:	d8c00704 	addi	r3,sp,28
    6ef0:	d8800804 	addi	r2,sp,32
    6ef4:	800b883a 	mov	r5,r16
    6ef8:	01c00084 	movi	r7,2
    6efc:	d8c00215 	stw	r3,8(sp)
    6f00:	d8800315 	stw	r2,12(sp)
    6f04:	dd000015 	stw	r20,0(sp)
    6f08:	00076bc0 	call	76bc <_dtoa_r>
    6f0c:	d9814e17 	ldw	r6,1336(sp)
    6f10:	d8814215 	stw	r2,1288(sp)
    6f14:	008019c4 	movi	r2,103
    6f18:	30809526 	beq	r6,r2,7170 <___vfprintf_internal_r+0x1cd8>
    6f1c:	d8c14e17 	ldw	r3,1336(sp)
    6f20:	008011c4 	movi	r2,71
    6f24:	18809226 	beq	r3,r2,7170 <___vfprintf_internal_r+0x1cd8>
    6f28:	d9414217 	ldw	r5,1288(sp)
    6f2c:	d9814e17 	ldw	r6,1336(sp)
    6f30:	00801984 	movi	r2,102
    6f34:	2d25883a 	add	r18,r5,r20
    6f38:	30808626 	beq	r6,r2,7154 <___vfprintf_internal_r+0x1cbc>
    6f3c:	00801184 	movi	r2,70
    6f40:	30808426 	beq	r6,r2,7154 <___vfprintf_internal_r+0x1cbc>
    6f44:	000d883a 	mov	r6,zero
    6f48:	000f883a 	mov	r7,zero
    6f4c:	880b883a 	mov	r5,r17
    6f50:	8009883a 	mov	r4,r16
    6f54:	000db9c0 	call	db9c <__eqdf2>
    6f58:	1000751e 	bne	r2,zero,7130 <___vfprintf_internal_r+0x1c98>
    6f5c:	9005883a 	mov	r2,r18
    6f60:	dc800815 	stw	r18,32(sp)
    6f64:	d9014217 	ldw	r4,1288(sp)
    6f68:	d9414e17 	ldw	r5,1336(sp)
    6f6c:	00c019c4 	movi	r3,103
    6f70:	1125c83a 	sub	r18,r2,r4
    6f74:	28c06826 	beq	r5,r3,7118 <___vfprintf_internal_r+0x1c80>
    6f78:	008011c4 	movi	r2,71
    6f7c:	28806626 	beq	r5,r2,7118 <___vfprintf_internal_r+0x1c80>
    6f80:	d9000617 	ldw	r4,24(sp)
    6f84:	d8c14e17 	ldw	r3,1336(sp)
    6f88:	00801944 	movi	r2,101
    6f8c:	10c05516 	blt	r2,r3,70e4 <___vfprintf_internal_r+0x1c4c>
    6f90:	213fffc4 	addi	r4,r4,-1
    6f94:	d9000615 	stw	r4,24(sp)
    6f98:	d8c00905 	stb	r3,36(sp)
    6f9c:	2021883a 	mov	r16,r4
    6fa0:	2000c116 	blt	r4,zero,72a8 <___vfprintf_internal_r+0x1e10>
    6fa4:	00800ac4 	movi	r2,43
    6fa8:	d8800945 	stb	r2,37(sp)
    6fac:	00800244 	movi	r2,9
    6fb0:	1400af0e 	bge	r2,r16,7270 <___vfprintf_internal_r+0x1dd8>
    6fb4:	1027883a 	mov	r19,r2
    6fb8:	dc400cc4 	addi	r17,sp,51
    6fbc:	8009883a 	mov	r4,r16
    6fc0:	01400284 	movi	r5,10
    6fc4:	000e2840 	call	e284 <__modsi3>
    6fc8:	10800c04 	addi	r2,r2,48
    6fcc:	8c7fffc4 	addi	r17,r17,-1
    6fd0:	8009883a 	mov	r4,r16
    6fd4:	01400284 	movi	r5,10
    6fd8:	88800005 	stb	r2,0(r17)
    6fdc:	000e2240 	call	e224 <__divsi3>
    6fe0:	1021883a 	mov	r16,r2
    6fe4:	98bff516 	blt	r19,r2,6fbc <___vfprintf_internal_r+0x1b24>
    6fe8:	10c00c04 	addi	r3,r2,48
    6fec:	d8800b04 	addi	r2,sp,44
    6ff0:	108001c4 	addi	r2,r2,7
    6ff4:	897fffc4 	addi	r5,r17,-1
    6ff8:	88ffffc5 	stb	r3,-1(r17)
    6ffc:	2880a72e 	bgeu	r5,r2,729c <___vfprintf_internal_r+0x1e04>
    7000:	1009883a 	mov	r4,r2
    7004:	d9800904 	addi	r6,sp,36
    7008:	d8c00984 	addi	r3,sp,38
    700c:	28800003 	ldbu	r2,0(r5)
    7010:	29400044 	addi	r5,r5,1
    7014:	18800005 	stb	r2,0(r3)
    7018:	18c00044 	addi	r3,r3,1
    701c:	293ffb36 	bltu	r5,r4,700c <___vfprintf_internal_r+0x1b74>
    7020:	1987c83a 	sub	r3,r3,r6
    7024:	00800044 	movi	r2,1
    7028:	d8c14915 	stw	r3,1316(sp)
    702c:	90cf883a 	add	r7,r18,r3
    7030:	1480960e 	bge	r2,r18,728c <___vfprintf_internal_r+0x1df4>
    7034:	39c00044 	addi	r7,r7,1
    7038:	d9c14615 	stw	r7,1304(sp)
    703c:	38003416 	blt	r7,zero,7110 <___vfprintf_internal_r+0x1c78>
    7040:	e0803fcc 	andi	r2,fp,255
    7044:	1080201c 	xori	r2,r2,128
    7048:	10bfe004 	addi	r2,r2,-128
    704c:	10004e26 	beq	r2,zero,7188 <___vfprintf_internal_r+0x1cf0>
    7050:	00800b44 	movi	r2,45
    7054:	dc814815 	stw	r18,1312(sp)
    7058:	d8014715 	stw	zero,1308(sp)
    705c:	d8800405 	stb	r2,16(sp)
    7060:	003bb106 	br	5f28 <___vfprintf_internal_r+0xa90>
    7064:	00800b44 	movi	r2,45
    7068:	d8800405 	stb	r2,16(sp)
    706c:	003d3306 	br	653c <___vfprintf_internal_r+0x10a4>
    7070:	d9015017 	ldw	r4,1344(sp)
    7074:	b00b883a 	mov	r5,r22
    7078:	d9800d04 	addi	r6,sp,52
    707c:	00054400 	call	5440 <__sprint_r>
    7080:	103abd1e 	bne	r2,zero,5b78 <___vfprintf_internal_r+0x6e0>
    7084:	003abb06 	br	5b74 <___vfprintf_internal_r+0x6dc>
    7088:	38800017 	ldw	r2,0(r7)
    708c:	39c00104 	addi	r7,r7,4
    7090:	d9c14115 	stw	r7,1284(sp)
    7094:	d9414c17 	ldw	r5,1328(sp)
    7098:	d9c14117 	ldw	r7,1284(sp)
    709c:	11400015 	stw	r5,0(r2)
    70a0:	00395906 	br	5608 <___vfprintf_internal_r+0x170>
    70a4:	980f883a 	mov	r7,r19
    70a8:	dcc14615 	stw	r19,1304(sp)
    70ac:	d8014715 	stw	zero,1308(sp)
    70b0:	003b9b06 	br	5f20 <___vfprintf_internal_r+0xa88>
    70b4:	0027883a 	mov	r19,zero
    70b8:	00397806 	br	569c <___vfprintf_internal_r+0x204>
    70bc:	00c20034 	movhi	r3,2048
    70c0:	18c02904 	addi	r3,r3,164
    70c4:	100f883a 	mov	r7,r2
    70c8:	d8814615 	stw	r2,1304(sp)
    70cc:	d8c14215 	stw	r3,1288(sp)
    70d0:	0039e006 	br	5854 <___vfprintf_internal_r+0x3bc>
    70d4:	00820034 	movhi	r2,2048
    70d8:	10802804 	addi	r2,r2,160
    70dc:	d8814215 	stw	r2,1288(sp)
    70e0:	003d1c06 	br	6554 <___vfprintf_internal_r+0x10bc>
    70e4:	d9414e17 	ldw	r5,1336(sp)
    70e8:	00801984 	movi	r2,102
    70ec:	28804926 	beq	r5,r2,7214 <___vfprintf_internal_r+0x1d7c>
    70f0:	200f883a 	mov	r7,r4
    70f4:	24805716 	blt	r4,r18,7254 <___vfprintf_internal_r+0x1dbc>
    70f8:	d9414d17 	ldw	r5,1332(sp)
    70fc:	2880004c 	andi	r2,r5,1
    7100:	10000126 	beq	r2,zero,7108 <___vfprintf_internal_r+0x1c70>
    7104:	21c00044 	addi	r7,r4,1
    7108:	d9c14615 	stw	r7,1304(sp)
    710c:	383fcc0e 	bge	r7,zero,7040 <___vfprintf_internal_r+0x1ba8>
    7110:	d8014615 	stw	zero,1304(sp)
    7114:	003fca06 	br	7040 <___vfprintf_internal_r+0x1ba8>
    7118:	d9000617 	ldw	r4,24(sp)
    711c:	00bfff04 	movi	r2,-4
    7120:	1100480e 	bge	r2,r4,7244 <___vfprintf_internal_r+0x1dac>
    7124:	99004716 	blt	r19,r4,7244 <___vfprintf_internal_r+0x1dac>
    7128:	d8c14e15 	stw	r3,1336(sp)
    712c:	003ff006 	br	70f0 <___vfprintf_internal_r+0x1c58>
    7130:	d8800817 	ldw	r2,32(sp)
    7134:	14bf8b2e 	bgeu	r2,r18,6f64 <___vfprintf_internal_r+0x1acc>
    7138:	9007883a 	mov	r3,r18
    713c:	01000c04 	movi	r4,48
    7140:	11000005 	stb	r4,0(r2)
    7144:	10800044 	addi	r2,r2,1
    7148:	d8800815 	stw	r2,32(sp)
    714c:	18bffc1e 	bne	r3,r2,7140 <___vfprintf_internal_r+0x1ca8>
    7150:	003f8406 	br	6f64 <___vfprintf_internal_r+0x1acc>
    7154:	d8814217 	ldw	r2,1288(sp)
    7158:	10c00007 	ldb	r3,0(r2)
    715c:	00800c04 	movi	r2,48
    7160:	18805b26 	beq	r3,r2,72d0 <___vfprintf_internal_r+0x1e38>
    7164:	d9000617 	ldw	r4,24(sp)
    7168:	9125883a 	add	r18,r18,r4
    716c:	003f7506 	br	6f44 <___vfprintf_internal_r+0x1aac>
    7170:	d9014d17 	ldw	r4,1332(sp)
    7174:	2080004c 	andi	r2,r4,1
    7178:	1005003a 	cmpeq	r2,r2,zero
    717c:	103f6a26 	beq	r2,zero,6f28 <___vfprintf_internal_r+0x1a90>
    7180:	d8800817 	ldw	r2,32(sp)
    7184:	003f7706 	br	6f64 <___vfprintf_internal_r+0x1acc>
    7188:	d9c14615 	stw	r7,1304(sp)
    718c:	38004d16 	blt	r7,zero,72c4 <___vfprintf_internal_r+0x1e2c>
    7190:	dc814815 	stw	r18,1312(sp)
    7194:	d8014715 	stw	zero,1308(sp)
    7198:	003b6106 	br	5f20 <___vfprintf_internal_r+0xa88>
    719c:	d9015017 	ldw	r4,1344(sp)
    71a0:	d8800604 	addi	r2,sp,24
    71a4:	d8800115 	stw	r2,4(sp)
    71a8:	d8c00704 	addi	r3,sp,28
    71ac:	d8800804 	addi	r2,sp,32
    71b0:	800b883a 	mov	r5,r16
    71b4:	880d883a 	mov	r6,r17
    71b8:	01c000c4 	movi	r7,3
    71bc:	d8c00215 	stw	r3,8(sp)
    71c0:	d8800315 	stw	r2,12(sp)
    71c4:	dcc00015 	stw	r19,0(sp)
    71c8:	9829883a 	mov	r20,r19
    71cc:	00076bc0 	call	76bc <_dtoa_r>
    71d0:	d8814215 	stw	r2,1288(sp)
    71d4:	003f5106 	br	6f1c <___vfprintf_internal_r+0x1a84>
    71d8:	d8c14317 	ldw	r3,1292(sp)
    71dc:	d9014417 	ldw	r4,1296(sp)
    71e0:	07000b44 	movi	fp,45
    71e4:	1821883a 	mov	r16,r3
    71e8:	2460003c 	xorhi	r17,r4,32768
    71ec:	003f3106 	br	6eb4 <___vfprintf_internal_r+0x1a1c>
    71f0:	9d000044 	addi	r20,r19,1
    71f4:	003f3906 	br	6edc <___vfprintf_internal_r+0x1a44>
    71f8:	983f251e 	bne	r19,zero,6e90 <___vfprintf_internal_r+0x19f8>
    71fc:	04c00044 	movi	r19,1
    7200:	003f2306 	br	6e90 <___vfprintf_internal_r+0x19f8>
    7204:	04c00184 	movi	r19,6
    7208:	003f2106 	br	6e90 <___vfprintf_internal_r+0x19f8>
    720c:	d8014615 	stw	zero,1304(sp)
    7210:	003eee06 	br	6dcc <___vfprintf_internal_r+0x1934>
    7214:	200f883a 	mov	r7,r4
    7218:	0100370e 	bge	zero,r4,72f8 <___vfprintf_internal_r+0x1e60>
    721c:	9800031e 	bne	r19,zero,722c <___vfprintf_internal_r+0x1d94>
    7220:	d9814d17 	ldw	r6,1332(sp)
    7224:	3080004c 	andi	r2,r6,1
    7228:	103fb726 	beq	r2,zero,7108 <___vfprintf_internal_r+0x1c70>
    722c:	20800044 	addi	r2,r4,1
    7230:	98a7883a 	add	r19,r19,r2
    7234:	dcc14615 	stw	r19,1304(sp)
    7238:	980f883a 	mov	r7,r19
    723c:	983f800e 	bge	r19,zero,7040 <___vfprintf_internal_r+0x1ba8>
    7240:	003fb306 	br	7110 <___vfprintf_internal_r+0x1c78>
    7244:	d9814e17 	ldw	r6,1336(sp)
    7248:	31bfff84 	addi	r6,r6,-2
    724c:	d9814e15 	stw	r6,1336(sp)
    7250:	003f4c06 	br	6f84 <___vfprintf_internal_r+0x1aec>
    7254:	0100180e 	bge	zero,r4,72b8 <___vfprintf_internal_r+0x1e20>
    7258:	00800044 	movi	r2,1
    725c:	1485883a 	add	r2,r2,r18
    7260:	d8814615 	stw	r2,1304(sp)
    7264:	100f883a 	mov	r7,r2
    7268:	103f750e 	bge	r2,zero,7040 <___vfprintf_internal_r+0x1ba8>
    726c:	003fa806 	br	7110 <___vfprintf_internal_r+0x1c78>
    7270:	80c00c04 	addi	r3,r16,48
    7274:	00800c04 	movi	r2,48
    7278:	d8c009c5 	stb	r3,39(sp)
    727c:	d9800904 	addi	r6,sp,36
    7280:	d8c00a04 	addi	r3,sp,40
    7284:	d8800985 	stb	r2,38(sp)
    7288:	003f6506 	br	7020 <___vfprintf_internal_r+0x1b88>
    728c:	d9014d17 	ldw	r4,1332(sp)
    7290:	2084703a 	and	r2,r4,r2
    7294:	103f9c26 	beq	r2,zero,7108 <___vfprintf_internal_r+0x1c70>
    7298:	003f6606 	br	7034 <___vfprintf_internal_r+0x1b9c>
    729c:	d9800904 	addi	r6,sp,36
    72a0:	d8c00984 	addi	r3,sp,38
    72a4:	003f5e06 	br	7020 <___vfprintf_internal_r+0x1b88>
    72a8:	00800b44 	movi	r2,45
    72ac:	0121c83a 	sub	r16,zero,r4
    72b0:	d8800945 	stb	r2,37(sp)
    72b4:	003f3d06 	br	6fac <___vfprintf_internal_r+0x1b14>
    72b8:	00800084 	movi	r2,2
    72bc:	1105c83a 	sub	r2,r2,r4
    72c0:	003fe606 	br	725c <___vfprintf_internal_r+0x1dc4>
    72c4:	d8014615 	stw	zero,1304(sp)
    72c8:	dc814815 	stw	r18,1312(sp)
    72cc:	003fb106 	br	7194 <___vfprintf_internal_r+0x1cfc>
    72d0:	000d883a 	mov	r6,zero
    72d4:	000f883a 	mov	r7,zero
    72d8:	8009883a 	mov	r4,r16
    72dc:	880b883a 	mov	r5,r17
    72e0:	000dc240 	call	dc24 <__nedf2>
    72e4:	103f9f26 	beq	r2,zero,7164 <___vfprintf_internal_r+0x1ccc>
    72e8:	00800044 	movi	r2,1
    72ec:	1509c83a 	sub	r4,r2,r20
    72f0:	d9000615 	stw	r4,24(sp)
    72f4:	003f9b06 	br	7164 <___vfprintf_internal_r+0x1ccc>
    72f8:	98000d1e 	bne	r19,zero,7330 <___vfprintf_internal_r+0x1e98>
    72fc:	d8c14d17 	ldw	r3,1332(sp)
    7300:	1880004c 	andi	r2,r3,1
    7304:	10000a1e 	bne	r2,zero,7330 <___vfprintf_internal_r+0x1e98>
    7308:	01000044 	movi	r4,1
    730c:	200f883a 	mov	r7,r4
    7310:	d9014615 	stw	r4,1304(sp)
    7314:	003f4a06 	br	7040 <___vfprintf_internal_r+0x1ba8>
    7318:	3cc00017 	ldw	r19,0(r7)
    731c:	39c00104 	addi	r7,r7,4
    7320:	983d0e0e 	bge	r19,zero,675c <___vfprintf_internal_r+0x12c4>
    7324:	b8c00007 	ldb	r3,0(r23)
    7328:	04ffffc4 	movi	r19,-1
    732c:	0038d906 	br	5694 <___vfprintf_internal_r+0x1fc>
    7330:	9cc00084 	addi	r19,r19,2
    7334:	dcc14615 	stw	r19,1304(sp)
    7338:	980f883a 	mov	r7,r19
    733c:	983f400e 	bge	r19,zero,7040 <___vfprintf_internal_r+0x1ba8>
    7340:	003f7306 	br	7110 <___vfprintf_internal_r+0x1c78>

00007344 <__vfprintf_internal>:
    7344:	00820034 	movhi	r2,2048
    7348:	10892d04 	addi	r2,r2,9396
    734c:	2013883a 	mov	r9,r4
    7350:	11000017 	ldw	r4,0(r2)
    7354:	2805883a 	mov	r2,r5
    7358:	300f883a 	mov	r7,r6
    735c:	480b883a 	mov	r5,r9
    7360:	100d883a 	mov	r6,r2
    7364:	00054981 	jmpi	5498 <___vfprintf_internal_r>

00007368 <__swsetup_r>:
    7368:	00820034 	movhi	r2,2048
    736c:	10892d04 	addi	r2,r2,9396
    7370:	10c00017 	ldw	r3,0(r2)
    7374:	defffd04 	addi	sp,sp,-12
    7378:	dc400115 	stw	r17,4(sp)
    737c:	dc000015 	stw	r16,0(sp)
    7380:	dfc00215 	stw	ra,8(sp)
    7384:	2023883a 	mov	r17,r4
    7388:	2821883a 	mov	r16,r5
    738c:	18000226 	beq	r3,zero,7398 <__swsetup_r+0x30>
    7390:	18800e17 	ldw	r2,56(r3)
    7394:	10001f26 	beq	r2,zero,7414 <__swsetup_r+0xac>
    7398:	8100030b 	ldhu	r4,12(r16)
    739c:	2080020c 	andi	r2,r4,8
    73a0:	10002826 	beq	r2,zero,7444 <__swsetup_r+0xdc>
    73a4:	81400417 	ldw	r5,16(r16)
    73a8:	28001d26 	beq	r5,zero,7420 <__swsetup_r+0xb8>
    73ac:	2080004c 	andi	r2,r4,1
    73b0:	1005003a 	cmpeq	r2,r2,zero
    73b4:	10000b26 	beq	r2,zero,73e4 <__swsetup_r+0x7c>
    73b8:	2080008c 	andi	r2,r4,2
    73bc:	10001226 	beq	r2,zero,7408 <__swsetup_r+0xa0>
    73c0:	0005883a 	mov	r2,zero
    73c4:	80800215 	stw	r2,8(r16)
    73c8:	28000b26 	beq	r5,zero,73f8 <__swsetup_r+0x90>
    73cc:	0005883a 	mov	r2,zero
    73d0:	dfc00217 	ldw	ra,8(sp)
    73d4:	dc400117 	ldw	r17,4(sp)
    73d8:	dc000017 	ldw	r16,0(sp)
    73dc:	dec00304 	addi	sp,sp,12
    73e0:	f800283a 	ret
    73e4:	80800517 	ldw	r2,20(r16)
    73e8:	80000215 	stw	zero,8(r16)
    73ec:	0085c83a 	sub	r2,zero,r2
    73f0:	80800615 	stw	r2,24(r16)
    73f4:	283ff51e 	bne	r5,zero,73cc <__swsetup_r+0x64>
    73f8:	2080200c 	andi	r2,r4,128
    73fc:	103ff326 	beq	r2,zero,73cc <__swsetup_r+0x64>
    7400:	00bfffc4 	movi	r2,-1
    7404:	003ff206 	br	73d0 <__swsetup_r+0x68>
    7408:	80800517 	ldw	r2,20(r16)
    740c:	80800215 	stw	r2,8(r16)
    7410:	003fed06 	br	73c8 <__swsetup_r+0x60>
    7414:	1809883a 	mov	r4,r3
    7418:	0008f080 	call	8f08 <__sinit>
    741c:	003fde06 	br	7398 <__swsetup_r+0x30>
    7420:	20c0a00c 	andi	r3,r4,640
    7424:	00808004 	movi	r2,512
    7428:	18bfe026 	beq	r3,r2,73ac <__swsetup_r+0x44>
    742c:	8809883a 	mov	r4,r17
    7430:	800b883a 	mov	r5,r16
    7434:	0009c800 	call	9c80 <__smakebuf_r>
    7438:	8100030b 	ldhu	r4,12(r16)
    743c:	81400417 	ldw	r5,16(r16)
    7440:	003fda06 	br	73ac <__swsetup_r+0x44>
    7444:	2080040c 	andi	r2,r4,16
    7448:	103fed26 	beq	r2,zero,7400 <__swsetup_r+0x98>
    744c:	2080010c 	andi	r2,r4,4
    7450:	10001226 	beq	r2,zero,749c <__swsetup_r+0x134>
    7454:	81400c17 	ldw	r5,48(r16)
    7458:	28000526 	beq	r5,zero,7470 <__swsetup_r+0x108>
    745c:	80801004 	addi	r2,r16,64
    7460:	28800226 	beq	r5,r2,746c <__swsetup_r+0x104>
    7464:	8809883a 	mov	r4,r17
    7468:	000928c0 	call	928c <_free_r>
    746c:	80000c15 	stw	zero,48(r16)
    7470:	8080030b 	ldhu	r2,12(r16)
    7474:	81400417 	ldw	r5,16(r16)
    7478:	80000115 	stw	zero,4(r16)
    747c:	10bff6cc 	andi	r2,r2,65499
    7480:	8080030d 	sth	r2,12(r16)
    7484:	81400015 	stw	r5,0(r16)
    7488:	8080030b 	ldhu	r2,12(r16)
    748c:	10800214 	ori	r2,r2,8
    7490:	113fffcc 	andi	r4,r2,65535
    7494:	8080030d 	sth	r2,12(r16)
    7498:	003fc306 	br	73a8 <__swsetup_r+0x40>
    749c:	81400417 	ldw	r5,16(r16)
    74a0:	003ff906 	br	7488 <__swsetup_r+0x120>

000074a4 <quorem>:
    74a4:	28c00417 	ldw	r3,16(r5)
    74a8:	20800417 	ldw	r2,16(r4)
    74ac:	defff604 	addi	sp,sp,-40
    74b0:	ddc00715 	stw	r23,28(sp)
    74b4:	dd400515 	stw	r21,20(sp)
    74b8:	dfc00915 	stw	ra,36(sp)
    74bc:	df000815 	stw	fp,32(sp)
    74c0:	dd800615 	stw	r22,24(sp)
    74c4:	dd000415 	stw	r20,16(sp)
    74c8:	dcc00315 	stw	r19,12(sp)
    74cc:	dc800215 	stw	r18,8(sp)
    74d0:	dc400115 	stw	r17,4(sp)
    74d4:	dc000015 	stw	r16,0(sp)
    74d8:	202f883a 	mov	r23,r4
    74dc:	282b883a 	mov	r21,r5
    74e0:	10c07416 	blt	r2,r3,76b4 <quorem+0x210>
    74e4:	1c7fffc4 	addi	r17,r3,-1
    74e8:	8c45883a 	add	r2,r17,r17
    74ec:	1085883a 	add	r2,r2,r2
    74f0:	2c000504 	addi	r16,r5,20
    74f4:	24c00504 	addi	r19,r4,20
    74f8:	14ed883a 	add	r22,r2,r19
    74fc:	80a5883a 	add	r18,r16,r2
    7500:	b7000017 	ldw	fp,0(r22)
    7504:	91400017 	ldw	r5,0(r18)
    7508:	e009883a 	mov	r4,fp
    750c:	29400044 	addi	r5,r5,1
    7510:	000e2e40 	call	e2e4 <__udivsi3>
    7514:	1029883a 	mov	r20,r2
    7518:	10003c1e 	bne	r2,zero,760c <quorem+0x168>
    751c:	a80b883a 	mov	r5,r21
    7520:	b809883a 	mov	r4,r23
    7524:	000a8740 	call	a874 <__mcmp>
    7528:	10002b16 	blt	r2,zero,75d8 <quorem+0x134>
    752c:	a5000044 	addi	r20,r20,1
    7530:	980f883a 	mov	r7,r19
    7534:	0011883a 	mov	r8,zero
    7538:	0009883a 	mov	r4,zero
    753c:	81400017 	ldw	r5,0(r16)
    7540:	38c00017 	ldw	r3,0(r7)
    7544:	84000104 	addi	r16,r16,4
    7548:	28bfffcc 	andi	r2,r5,65535
    754c:	2085883a 	add	r2,r4,r2
    7550:	11bfffcc 	andi	r6,r2,65535
    7554:	193fffcc 	andi	r4,r3,65535
    7558:	1004d43a 	srli	r2,r2,16
    755c:	280ad43a 	srli	r5,r5,16
    7560:	2189c83a 	sub	r4,r4,r6
    7564:	2209883a 	add	r4,r4,r8
    7568:	1806d43a 	srli	r3,r3,16
    756c:	288b883a 	add	r5,r5,r2
    7570:	200dd43a 	srai	r6,r4,16
    7574:	28bfffcc 	andi	r2,r5,65535
    7578:	1887c83a 	sub	r3,r3,r2
    757c:	1987883a 	add	r3,r3,r6
    7580:	3900000d 	sth	r4,0(r7)
    7584:	38c0008d 	sth	r3,2(r7)
    7588:	2808d43a 	srli	r4,r5,16
    758c:	39c00104 	addi	r7,r7,4
    7590:	1811d43a 	srai	r8,r3,16
    7594:	943fe92e 	bgeu	r18,r16,753c <quorem+0x98>
    7598:	8c45883a 	add	r2,r17,r17
    759c:	1085883a 	add	r2,r2,r2
    75a0:	9885883a 	add	r2,r19,r2
    75a4:	10c00017 	ldw	r3,0(r2)
    75a8:	18000b1e 	bne	r3,zero,75d8 <quorem+0x134>
    75ac:	113fff04 	addi	r4,r2,-4
    75b0:	9900082e 	bgeu	r19,r4,75d4 <quorem+0x130>
    75b4:	10bfff17 	ldw	r2,-4(r2)
    75b8:	10000326 	beq	r2,zero,75c8 <quorem+0x124>
    75bc:	00000506 	br	75d4 <quorem+0x130>
    75c0:	20800017 	ldw	r2,0(r4)
    75c4:	1000031e 	bne	r2,zero,75d4 <quorem+0x130>
    75c8:	213fff04 	addi	r4,r4,-4
    75cc:	8c7fffc4 	addi	r17,r17,-1
    75d0:	993ffb36 	bltu	r19,r4,75c0 <quorem+0x11c>
    75d4:	bc400415 	stw	r17,16(r23)
    75d8:	a005883a 	mov	r2,r20
    75dc:	dfc00917 	ldw	ra,36(sp)
    75e0:	df000817 	ldw	fp,32(sp)
    75e4:	ddc00717 	ldw	r23,28(sp)
    75e8:	dd800617 	ldw	r22,24(sp)
    75ec:	dd400517 	ldw	r21,20(sp)
    75f0:	dd000417 	ldw	r20,16(sp)
    75f4:	dcc00317 	ldw	r19,12(sp)
    75f8:	dc800217 	ldw	r18,8(sp)
    75fc:	dc400117 	ldw	r17,4(sp)
    7600:	dc000017 	ldw	r16,0(sp)
    7604:	dec00a04 	addi	sp,sp,40
    7608:	f800283a 	ret
    760c:	980f883a 	mov	r7,r19
    7610:	8011883a 	mov	r8,r16
    7614:	0013883a 	mov	r9,zero
    7618:	000d883a 	mov	r6,zero
    761c:	40c00017 	ldw	r3,0(r8)
    7620:	39000017 	ldw	r4,0(r7)
    7624:	42000104 	addi	r8,r8,4
    7628:	18bfffcc 	andi	r2,r3,65535
    762c:	a085383a 	mul	r2,r20,r2
    7630:	1806d43a 	srli	r3,r3,16
    7634:	217fffcc 	andi	r5,r4,65535
    7638:	3085883a 	add	r2,r6,r2
    763c:	11bfffcc 	andi	r6,r2,65535
    7640:	a0c7383a 	mul	r3,r20,r3
    7644:	1004d43a 	srli	r2,r2,16
    7648:	298bc83a 	sub	r5,r5,r6
    764c:	2a4b883a 	add	r5,r5,r9
    7650:	2008d43a 	srli	r4,r4,16
    7654:	1887883a 	add	r3,r3,r2
    7658:	280dd43a 	srai	r6,r5,16
    765c:	18bfffcc 	andi	r2,r3,65535
    7660:	2089c83a 	sub	r4,r4,r2
    7664:	2189883a 	add	r4,r4,r6
    7668:	3900008d 	sth	r4,2(r7)
    766c:	3940000d 	sth	r5,0(r7)
    7670:	180cd43a 	srli	r6,r3,16
    7674:	39c00104 	addi	r7,r7,4
    7678:	2013d43a 	srai	r9,r4,16
    767c:	923fe72e 	bgeu	r18,r8,761c <quorem+0x178>
    7680:	e03fa61e 	bne	fp,zero,751c <quorem+0x78>
    7684:	b0ffff04 	addi	r3,r22,-4
    7688:	98c0082e 	bgeu	r19,r3,76ac <quorem+0x208>
    768c:	b0bfff17 	ldw	r2,-4(r22)
    7690:	10000326 	beq	r2,zero,76a0 <quorem+0x1fc>
    7694:	00000506 	br	76ac <quorem+0x208>
    7698:	18800017 	ldw	r2,0(r3)
    769c:	1000031e 	bne	r2,zero,76ac <quorem+0x208>
    76a0:	18ffff04 	addi	r3,r3,-4
    76a4:	8c7fffc4 	addi	r17,r17,-1
    76a8:	98fffb36 	bltu	r19,r3,7698 <quorem+0x1f4>
    76ac:	bc400415 	stw	r17,16(r23)
    76b0:	003f9a06 	br	751c <quorem+0x78>
    76b4:	0005883a 	mov	r2,zero
    76b8:	003fc806 	br	75dc <quorem+0x138>

000076bc <_dtoa_r>:
    76bc:	22001017 	ldw	r8,64(r4)
    76c0:	deffda04 	addi	sp,sp,-152
    76c4:	dd402115 	stw	r21,132(sp)
    76c8:	dd002015 	stw	r20,128(sp)
    76cc:	dc801e15 	stw	r18,120(sp)
    76d0:	dc401d15 	stw	r17,116(sp)
    76d4:	dfc02515 	stw	ra,148(sp)
    76d8:	df002415 	stw	fp,144(sp)
    76dc:	ddc02315 	stw	r23,140(sp)
    76e0:	dd802215 	stw	r22,136(sp)
    76e4:	dcc01f15 	stw	r19,124(sp)
    76e8:	dc001c15 	stw	r16,112(sp)
    76ec:	d9001615 	stw	r4,88(sp)
    76f0:	3023883a 	mov	r17,r6
    76f4:	2829883a 	mov	r20,r5
    76f8:	d9c01715 	stw	r7,92(sp)
    76fc:	dc802817 	ldw	r18,160(sp)
    7700:	302b883a 	mov	r21,r6
    7704:	40000a26 	beq	r8,zero,7730 <_dtoa_r+0x74>
    7708:	20801117 	ldw	r2,68(r4)
    770c:	400b883a 	mov	r5,r8
    7710:	40800115 	stw	r2,4(r8)
    7714:	20c01117 	ldw	r3,68(r4)
    7718:	00800044 	movi	r2,1
    771c:	10c4983a 	sll	r2,r2,r3
    7720:	40800215 	stw	r2,8(r8)
    7724:	000a7180 	call	a718 <_Bfree>
    7728:	d8c01617 	ldw	r3,88(sp)
    772c:	18001015 	stw	zero,64(r3)
    7730:	8800a316 	blt	r17,zero,79c0 <_dtoa_r+0x304>
    7734:	90000015 	stw	zero,0(r18)
    7738:	a8dffc2c 	andhi	r3,r21,32752
    773c:	009ffc34 	movhi	r2,32752
    7740:	18809126 	beq	r3,r2,7988 <_dtoa_r+0x2cc>
    7744:	000d883a 	mov	r6,zero
    7748:	000f883a 	mov	r7,zero
    774c:	a009883a 	mov	r4,r20
    7750:	a80b883a 	mov	r5,r21
    7754:	dd001215 	stw	r20,72(sp)
    7758:	dd401315 	stw	r21,76(sp)
    775c:	000dc240 	call	dc24 <__nedf2>
    7760:	1000171e 	bne	r2,zero,77c0 <_dtoa_r+0x104>
    7764:	d9802717 	ldw	r6,156(sp)
    7768:	00800044 	movi	r2,1
    776c:	30800015 	stw	r2,0(r6)
    7770:	d8802917 	ldw	r2,164(sp)
    7774:	10029b26 	beq	r2,zero,81e4 <_dtoa_r+0xb28>
    7778:	d9002917 	ldw	r4,164(sp)
    777c:	00820034 	movhi	r2,2048
    7780:	10803744 	addi	r2,r2,221
    7784:	10ffffc4 	addi	r3,r2,-1
    7788:	20800015 	stw	r2,0(r4)
    778c:	1805883a 	mov	r2,r3
    7790:	dfc02517 	ldw	ra,148(sp)
    7794:	df002417 	ldw	fp,144(sp)
    7798:	ddc02317 	ldw	r23,140(sp)
    779c:	dd802217 	ldw	r22,136(sp)
    77a0:	dd402117 	ldw	r21,132(sp)
    77a4:	dd002017 	ldw	r20,128(sp)
    77a8:	dcc01f17 	ldw	r19,124(sp)
    77ac:	dc801e17 	ldw	r18,120(sp)
    77b0:	dc401d17 	ldw	r17,116(sp)
    77b4:	dc001c17 	ldw	r16,112(sp)
    77b8:	dec02604 	addi	sp,sp,152
    77bc:	f800283a 	ret
    77c0:	d9001617 	ldw	r4,88(sp)
    77c4:	d9401217 	ldw	r5,72(sp)
    77c8:	d8800104 	addi	r2,sp,4
    77cc:	a80d883a 	mov	r6,r21
    77d0:	d9c00204 	addi	r7,sp,8
    77d4:	d8800015 	stw	r2,0(sp)
    77d8:	000ad540 	call	ad54 <__d2b>
    77dc:	d8800715 	stw	r2,28(sp)
    77e0:	a804d53a 	srli	r2,r21,20
    77e4:	1101ffcc 	andi	r4,r2,2047
    77e8:	20008626 	beq	r4,zero,7a04 <_dtoa_r+0x348>
    77ec:	d8c01217 	ldw	r3,72(sp)
    77f0:	00800434 	movhi	r2,16
    77f4:	10bfffc4 	addi	r2,r2,-1
    77f8:	ddc00117 	ldw	r23,4(sp)
    77fc:	a884703a 	and	r2,r21,r2
    7800:	1811883a 	mov	r8,r3
    7804:	124ffc34 	orhi	r9,r2,16368
    7808:	25bf0044 	addi	r22,r4,-1023
    780c:	d8000815 	stw	zero,32(sp)
    7810:	0005883a 	mov	r2,zero
    7814:	00cffe34 	movhi	r3,16376
    7818:	480b883a 	mov	r5,r9
    781c:	4009883a 	mov	r4,r8
    7820:	180f883a 	mov	r7,r3
    7824:	100d883a 	mov	r6,r2
    7828:	000d48c0 	call	d48c <__subdf3>
    782c:	0218dbf4 	movhi	r8,25455
    7830:	4210d844 	addi	r8,r8,17249
    7834:	024ff4f4 	movhi	r9,16339
    7838:	4a61e9c4 	addi	r9,r9,-30809
    783c:	480f883a 	mov	r7,r9
    7840:	400d883a 	mov	r6,r8
    7844:	180b883a 	mov	r5,r3
    7848:	1009883a 	mov	r4,r2
    784c:	000d5800 	call	d580 <__muldf3>
    7850:	0222d874 	movhi	r8,35681
    7854:	42322cc4 	addi	r8,r8,-14157
    7858:	024ff1f4 	movhi	r9,16327
    785c:	4a628a04 	addi	r9,r9,-30168
    7860:	480f883a 	mov	r7,r9
    7864:	400d883a 	mov	r6,r8
    7868:	180b883a 	mov	r5,r3
    786c:	1009883a 	mov	r4,r2
    7870:	000d50c0 	call	d50c <__adddf3>
    7874:	b009883a 	mov	r4,r22
    7878:	1021883a 	mov	r16,r2
    787c:	1823883a 	mov	r17,r3
    7880:	000de440 	call	de44 <__floatsidf>
    7884:	021427f4 	movhi	r8,20639
    7888:	421e7ec4 	addi	r8,r8,31227
    788c:	024ff4f4 	movhi	r9,16339
    7890:	4a5104c4 	addi	r9,r9,17427
    7894:	480f883a 	mov	r7,r9
    7898:	400d883a 	mov	r6,r8
    789c:	180b883a 	mov	r5,r3
    78a0:	1009883a 	mov	r4,r2
    78a4:	000d5800 	call	d580 <__muldf3>
    78a8:	180f883a 	mov	r7,r3
    78ac:	880b883a 	mov	r5,r17
    78b0:	100d883a 	mov	r6,r2
    78b4:	8009883a 	mov	r4,r16
    78b8:	000d50c0 	call	d50c <__adddf3>
    78bc:	1009883a 	mov	r4,r2
    78c0:	180b883a 	mov	r5,r3
    78c4:	1021883a 	mov	r16,r2
    78c8:	1823883a 	mov	r17,r3
    78cc:	000df3c0 	call	df3c <__fixdfsi>
    78d0:	000d883a 	mov	r6,zero
    78d4:	000f883a 	mov	r7,zero
    78d8:	8009883a 	mov	r4,r16
    78dc:	880b883a 	mov	r5,r17
    78e0:	d8800d15 	stw	r2,52(sp)
    78e4:	000ddbc0 	call	ddbc <__ltdf2>
    78e8:	10031716 	blt	r2,zero,8548 <_dtoa_r+0xe8c>
    78ec:	d8c00d17 	ldw	r3,52(sp)
    78f0:	00800584 	movi	r2,22
    78f4:	10c1482e 	bgeu	r2,r3,7e18 <_dtoa_r+0x75c>
    78f8:	01000044 	movi	r4,1
    78fc:	d9000c15 	stw	r4,48(sp)
    7900:	bd85c83a 	sub	r2,r23,r22
    7904:	11bfffc4 	addi	r6,r2,-1
    7908:	30030b16 	blt	r6,zero,8538 <_dtoa_r+0xe7c>
    790c:	d9800a15 	stw	r6,40(sp)
    7910:	d8001115 	stw	zero,68(sp)
    7914:	d8c00d17 	ldw	r3,52(sp)
    7918:	1802ff16 	blt	r3,zero,8518 <_dtoa_r+0xe5c>
    791c:	d9000a17 	ldw	r4,40(sp)
    7920:	d8c00915 	stw	r3,36(sp)
    7924:	d8001015 	stw	zero,64(sp)
    7928:	20c9883a 	add	r4,r4,r3
    792c:	d9000a15 	stw	r4,40(sp)
    7930:	d9001717 	ldw	r4,92(sp)
    7934:	00800244 	movi	r2,9
    7938:	11004636 	bltu	r2,r4,7a54 <_dtoa_r+0x398>
    793c:	00800144 	movi	r2,5
    7940:	11020416 	blt	r2,r4,8154 <_dtoa_r+0xa98>
    7944:	04400044 	movi	r17,1
    7948:	d8c01717 	ldw	r3,92(sp)
    794c:	00800144 	movi	r2,5
    7950:	10c1ed36 	bltu	r2,r3,8108 <_dtoa_r+0xa4c>
    7954:	18c5883a 	add	r2,r3,r3
    7958:	1085883a 	add	r2,r2,r2
    795c:	00c00034 	movhi	r3,0
    7960:	18de5c04 	addi	r3,r3,31088
    7964:	10c5883a 	add	r2,r2,r3
    7968:	11000017 	ldw	r4,0(r2)
    796c:	2000683a 	jmp	r4
    7970:	00007a5c 	xori	zero,zero,489
    7974:	00007a5c 	xori	zero,zero,489
    7978:	0000845c 	xori	zero,zero,529
    797c:	00008434 	movhi	zero,528
    7980:	00008478 	rdprs	zero,zero,529
    7984:	00008484 	movi	zero,530
    7988:	d9002717 	ldw	r4,156(sp)
    798c:	0089c3c4 	movi	r2,9999
    7990:	20800015 	stw	r2,0(r4)
    7994:	a0001026 	beq	r20,zero,79d8 <_dtoa_r+0x31c>
    7998:	00c20034 	movhi	r3,2048
    799c:	18c04304 	addi	r3,r3,268
    79a0:	d9802917 	ldw	r6,164(sp)
    79a4:	303f7926 	beq	r6,zero,778c <_dtoa_r+0xd0>
    79a8:	188000c7 	ldb	r2,3(r3)
    79ac:	190000c4 	addi	r4,r3,3
    79b0:	1000101e 	bne	r2,zero,79f4 <_dtoa_r+0x338>
    79b4:	d8802917 	ldw	r2,164(sp)
    79b8:	11000015 	stw	r4,0(r2)
    79bc:	003f7306 	br	778c <_dtoa_r+0xd0>
    79c0:	00a00034 	movhi	r2,32768
    79c4:	10bfffc4 	addi	r2,r2,-1
    79c8:	00c00044 	movi	r3,1
    79cc:	88aa703a 	and	r21,r17,r2
    79d0:	90c00015 	stw	r3,0(r18)
    79d4:	003f5806 	br	7738 <_dtoa_r+0x7c>
    79d8:	00800434 	movhi	r2,16
    79dc:	10bfffc4 	addi	r2,r2,-1
    79e0:	a884703a 	and	r2,r21,r2
    79e4:	103fec1e 	bne	r2,zero,7998 <_dtoa_r+0x2dc>
    79e8:	00c20034 	movhi	r3,2048
    79ec:	18c04004 	addi	r3,r3,256
    79f0:	003feb06 	br	79a0 <_dtoa_r+0x2e4>
    79f4:	d8802917 	ldw	r2,164(sp)
    79f8:	19000204 	addi	r4,r3,8
    79fc:	11000015 	stw	r4,0(r2)
    7a00:	003f6206 	br	778c <_dtoa_r+0xd0>
    7a04:	ddc00117 	ldw	r23,4(sp)
    7a08:	d8800217 	ldw	r2,8(sp)
    7a0c:	01000804 	movi	r4,32
    7a10:	b8c10c84 	addi	r3,r23,1074
    7a14:	18a3883a 	add	r17,r3,r2
    7a18:	2441b80e 	bge	r4,r17,80fc <_dtoa_r+0xa40>
    7a1c:	00c01004 	movi	r3,64
    7a20:	1c47c83a 	sub	r3,r3,r17
    7a24:	88bff804 	addi	r2,r17,-32
    7a28:	a8c6983a 	sll	r3,r21,r3
    7a2c:	a084d83a 	srl	r2,r20,r2
    7a30:	1888b03a 	or	r4,r3,r2
    7a34:	000e0140 	call	e014 <__floatunsidf>
    7a38:	1011883a 	mov	r8,r2
    7a3c:	00bf8434 	movhi	r2,65040
    7a40:	01000044 	movi	r4,1
    7a44:	10d3883a 	add	r9,r2,r3
    7a48:	8dbef344 	addi	r22,r17,-1075
    7a4c:	d9000815 	stw	r4,32(sp)
    7a50:	003f6f06 	br	7810 <_dtoa_r+0x154>
    7a54:	d8001715 	stw	zero,92(sp)
    7a58:	04400044 	movi	r17,1
    7a5c:	00bfffc4 	movi	r2,-1
    7a60:	00c00044 	movi	r3,1
    7a64:	d8800e15 	stw	r2,56(sp)
    7a68:	d8002615 	stw	zero,152(sp)
    7a6c:	d8800f15 	stw	r2,60(sp)
    7a70:	d8c00b15 	stw	r3,44(sp)
    7a74:	1021883a 	mov	r16,r2
    7a78:	d8801617 	ldw	r2,88(sp)
    7a7c:	10001115 	stw	zero,68(r2)
    7a80:	d8801617 	ldw	r2,88(sp)
    7a84:	11401117 	ldw	r5,68(r2)
    7a88:	1009883a 	mov	r4,r2
    7a8c:	000ac980 	call	ac98 <_Balloc>
    7a90:	d8c01617 	ldw	r3,88(sp)
    7a94:	d8800515 	stw	r2,20(sp)
    7a98:	18801015 	stw	r2,64(r3)
    7a9c:	00800384 	movi	r2,14
    7aa0:	14006836 	bltu	r2,r16,7c44 <_dtoa_r+0x588>
    7aa4:	8805003a 	cmpeq	r2,r17,zero
    7aa8:	1000661e 	bne	r2,zero,7c44 <_dtoa_r+0x588>
    7aac:	d9000d17 	ldw	r4,52(sp)
    7ab0:	0102300e 	bge	zero,r4,8374 <_dtoa_r+0xcb8>
    7ab4:	208003cc 	andi	r2,r4,15
    7ab8:	100490fa 	slli	r2,r2,3
    7abc:	2025d13a 	srai	r18,r4,4
    7ac0:	00c20034 	movhi	r3,2048
    7ac4:	18c05504 	addi	r3,r3,340
    7ac8:	10c5883a 	add	r2,r2,r3
    7acc:	90c0040c 	andi	r3,r18,16
    7ad0:	14000017 	ldw	r16,0(r2)
    7ad4:	14400117 	ldw	r17,4(r2)
    7ad8:	18036a1e 	bne	r3,zero,8884 <_dtoa_r+0x11c8>
    7adc:	05800084 	movi	r22,2
    7ae0:	90001026 	beq	r18,zero,7b24 <_dtoa_r+0x468>
    7ae4:	04c20034 	movhi	r19,2048
    7ae8:	9cc08704 	addi	r19,r19,540
    7aec:	9080004c 	andi	r2,r18,1
    7af0:	1005003a 	cmpeq	r2,r2,zero
    7af4:	1000081e 	bne	r2,zero,7b18 <_dtoa_r+0x45c>
    7af8:	99800017 	ldw	r6,0(r19)
    7afc:	99c00117 	ldw	r7,4(r19)
    7b00:	880b883a 	mov	r5,r17
    7b04:	8009883a 	mov	r4,r16
    7b08:	000d5800 	call	d580 <__muldf3>
    7b0c:	1021883a 	mov	r16,r2
    7b10:	b5800044 	addi	r22,r22,1
    7b14:	1823883a 	mov	r17,r3
    7b18:	9025d07a 	srai	r18,r18,1
    7b1c:	9cc00204 	addi	r19,r19,8
    7b20:	903ff21e 	bne	r18,zero,7aec <_dtoa_r+0x430>
    7b24:	a80b883a 	mov	r5,r21
    7b28:	a009883a 	mov	r4,r20
    7b2c:	880f883a 	mov	r7,r17
    7b30:	800d883a 	mov	r6,r16
    7b34:	000d9440 	call	d944 <__divdf3>
    7b38:	1029883a 	mov	r20,r2
    7b3c:	182b883a 	mov	r21,r3
    7b40:	d8c00c17 	ldw	r3,48(sp)
    7b44:	1805003a 	cmpeq	r2,r3,zero
    7b48:	1000081e 	bne	r2,zero,7b6c <_dtoa_r+0x4b0>
    7b4c:	0005883a 	mov	r2,zero
    7b50:	00cffc34 	movhi	r3,16368
    7b54:	180f883a 	mov	r7,r3
    7b58:	a009883a 	mov	r4,r20
    7b5c:	a80b883a 	mov	r5,r21
    7b60:	100d883a 	mov	r6,r2
    7b64:	000ddbc0 	call	ddbc <__ltdf2>
    7b68:	1003fe16 	blt	r2,zero,8b64 <_dtoa_r+0x14a8>
    7b6c:	b009883a 	mov	r4,r22
    7b70:	000de440 	call	de44 <__floatsidf>
    7b74:	180b883a 	mov	r5,r3
    7b78:	1009883a 	mov	r4,r2
    7b7c:	a00d883a 	mov	r6,r20
    7b80:	a80f883a 	mov	r7,r21
    7b84:	000d5800 	call	d580 <__muldf3>
    7b88:	0011883a 	mov	r8,zero
    7b8c:	02500734 	movhi	r9,16412
    7b90:	1009883a 	mov	r4,r2
    7b94:	180b883a 	mov	r5,r3
    7b98:	480f883a 	mov	r7,r9
    7b9c:	400d883a 	mov	r6,r8
    7ba0:	000d50c0 	call	d50c <__adddf3>
    7ba4:	d9000f17 	ldw	r4,60(sp)
    7ba8:	102d883a 	mov	r22,r2
    7bac:	00bf3034 	movhi	r2,64704
    7bb0:	18b9883a 	add	fp,r3,r2
    7bb4:	e02f883a 	mov	r23,fp
    7bb8:	20028f1e 	bne	r4,zero,85f8 <_dtoa_r+0xf3c>
    7bbc:	0005883a 	mov	r2,zero
    7bc0:	00d00534 	movhi	r3,16404
    7bc4:	a009883a 	mov	r4,r20
    7bc8:	a80b883a 	mov	r5,r21
    7bcc:	180f883a 	mov	r7,r3
    7bd0:	100d883a 	mov	r6,r2
    7bd4:	000d48c0 	call	d48c <__subdf3>
    7bd8:	1009883a 	mov	r4,r2
    7bdc:	e00f883a 	mov	r7,fp
    7be0:	180b883a 	mov	r5,r3
    7be4:	b00d883a 	mov	r6,r22
    7be8:	1025883a 	mov	r18,r2
    7bec:	1827883a 	mov	r19,r3
    7bf0:	000dcac0 	call	dcac <__gtdf2>
    7bf4:	00834f16 	blt	zero,r2,8934 <_dtoa_r+0x1278>
    7bf8:	e0e0003c 	xorhi	r3,fp,32768
    7bfc:	9009883a 	mov	r4,r18
    7c00:	980b883a 	mov	r5,r19
    7c04:	180f883a 	mov	r7,r3
    7c08:	b00d883a 	mov	r6,r22
    7c0c:	000ddbc0 	call	ddbc <__ltdf2>
    7c10:	1000080e 	bge	r2,zero,7c34 <_dtoa_r+0x578>
    7c14:	0027883a 	mov	r19,zero
    7c18:	0025883a 	mov	r18,zero
    7c1c:	d8802617 	ldw	r2,152(sp)
    7c20:	df000517 	ldw	fp,20(sp)
    7c24:	d8000615 	stw	zero,24(sp)
    7c28:	0084303a 	nor	r2,zero,r2
    7c2c:	d8800d15 	stw	r2,52(sp)
    7c30:	00019b06 	br	82a0 <_dtoa_r+0xbe4>
    7c34:	d9801217 	ldw	r6,72(sp)
    7c38:	d8801317 	ldw	r2,76(sp)
    7c3c:	3029883a 	mov	r20,r6
    7c40:	102b883a 	mov	r21,r2
    7c44:	d8c00217 	ldw	r3,8(sp)
    7c48:	18008516 	blt	r3,zero,7e60 <_dtoa_r+0x7a4>
    7c4c:	d9000d17 	ldw	r4,52(sp)
    7c50:	00800384 	movi	r2,14
    7c54:	11008216 	blt	r2,r4,7e60 <_dtoa_r+0x7a4>
    7c58:	200490fa 	slli	r2,r4,3
    7c5c:	d9802617 	ldw	r6,152(sp)
    7c60:	00c20034 	movhi	r3,2048
    7c64:	18c05504 	addi	r3,r3,340
    7c68:	10c5883a 	add	r2,r2,r3
    7c6c:	14800017 	ldw	r18,0(r2)
    7c70:	14c00117 	ldw	r19,4(r2)
    7c74:	30031e16 	blt	r6,zero,88f0 <_dtoa_r+0x1234>
    7c78:	d9000517 	ldw	r4,20(sp)
    7c7c:	d8c00f17 	ldw	r3,60(sp)
    7c80:	a823883a 	mov	r17,r21
    7c84:	a021883a 	mov	r16,r20
    7c88:	192b883a 	add	r21,r3,r4
    7c8c:	2039883a 	mov	fp,r4
    7c90:	00000f06 	br	7cd0 <_dtoa_r+0x614>
    7c94:	0005883a 	mov	r2,zero
    7c98:	00d00934 	movhi	r3,16420
    7c9c:	5009883a 	mov	r4,r10
    7ca0:	580b883a 	mov	r5,r11
    7ca4:	180f883a 	mov	r7,r3
    7ca8:	100d883a 	mov	r6,r2
    7cac:	000d5800 	call	d580 <__muldf3>
    7cb0:	180b883a 	mov	r5,r3
    7cb4:	000d883a 	mov	r6,zero
    7cb8:	000f883a 	mov	r7,zero
    7cbc:	1009883a 	mov	r4,r2
    7cc0:	1021883a 	mov	r16,r2
    7cc4:	1823883a 	mov	r17,r3
    7cc8:	000dc240 	call	dc24 <__nedf2>
    7ccc:	10004526 	beq	r2,zero,7de4 <_dtoa_r+0x728>
    7cd0:	900d883a 	mov	r6,r18
    7cd4:	980f883a 	mov	r7,r19
    7cd8:	8009883a 	mov	r4,r16
    7cdc:	880b883a 	mov	r5,r17
    7ce0:	000d9440 	call	d944 <__divdf3>
    7ce4:	180b883a 	mov	r5,r3
    7ce8:	1009883a 	mov	r4,r2
    7cec:	000df3c0 	call	df3c <__fixdfsi>
    7cf0:	1009883a 	mov	r4,r2
    7cf4:	1029883a 	mov	r20,r2
    7cf8:	000de440 	call	de44 <__floatsidf>
    7cfc:	180f883a 	mov	r7,r3
    7d00:	9009883a 	mov	r4,r18
    7d04:	980b883a 	mov	r5,r19
    7d08:	100d883a 	mov	r6,r2
    7d0c:	000d5800 	call	d580 <__muldf3>
    7d10:	180f883a 	mov	r7,r3
    7d14:	880b883a 	mov	r5,r17
    7d18:	8009883a 	mov	r4,r16
    7d1c:	100d883a 	mov	r6,r2
    7d20:	000d48c0 	call	d48c <__subdf3>
    7d24:	1015883a 	mov	r10,r2
    7d28:	a0800c04 	addi	r2,r20,48
    7d2c:	e0800005 	stb	r2,0(fp)
    7d30:	e7000044 	addi	fp,fp,1
    7d34:	1817883a 	mov	r11,r3
    7d38:	e57fd61e 	bne	fp,r21,7c94 <_dtoa_r+0x5d8>
    7d3c:	500d883a 	mov	r6,r10
    7d40:	180f883a 	mov	r7,r3
    7d44:	5009883a 	mov	r4,r10
    7d48:	180b883a 	mov	r5,r3
    7d4c:	000d50c0 	call	d50c <__adddf3>
    7d50:	100d883a 	mov	r6,r2
    7d54:	9009883a 	mov	r4,r18
    7d58:	980b883a 	mov	r5,r19
    7d5c:	180f883a 	mov	r7,r3
    7d60:	1021883a 	mov	r16,r2
    7d64:	1823883a 	mov	r17,r3
    7d68:	000ddbc0 	call	ddbc <__ltdf2>
    7d6c:	10000816 	blt	r2,zero,7d90 <_dtoa_r+0x6d4>
    7d70:	980b883a 	mov	r5,r19
    7d74:	800d883a 	mov	r6,r16
    7d78:	880f883a 	mov	r7,r17
    7d7c:	9009883a 	mov	r4,r18
    7d80:	000db9c0 	call	db9c <__eqdf2>
    7d84:	1000171e 	bne	r2,zero,7de4 <_dtoa_r+0x728>
    7d88:	a080004c 	andi	r2,r20,1
    7d8c:	10001526 	beq	r2,zero,7de4 <_dtoa_r+0x728>
    7d90:	d8800d17 	ldw	r2,52(sp)
    7d94:	d8800415 	stw	r2,16(sp)
    7d98:	e009883a 	mov	r4,fp
    7d9c:	213fffc4 	addi	r4,r4,-1
    7da0:	20c00007 	ldb	r3,0(r4)
    7da4:	00800e44 	movi	r2,57
    7da8:	1880081e 	bne	r3,r2,7dcc <_dtoa_r+0x710>
    7dac:	d8800517 	ldw	r2,20(sp)
    7db0:	113ffa1e 	bne	r2,r4,7d9c <_dtoa_r+0x6e0>
    7db4:	d8c00417 	ldw	r3,16(sp)
    7db8:	d9800517 	ldw	r6,20(sp)
    7dbc:	00800c04 	movi	r2,48
    7dc0:	18c00044 	addi	r3,r3,1
    7dc4:	d8c00415 	stw	r3,16(sp)
    7dc8:	30800005 	stb	r2,0(r6)
    7dcc:	20800003 	ldbu	r2,0(r4)
    7dd0:	d8c00417 	ldw	r3,16(sp)
    7dd4:	27000044 	addi	fp,r4,1
    7dd8:	10800044 	addi	r2,r2,1
    7ddc:	d8c00d15 	stw	r3,52(sp)
    7de0:	20800005 	stb	r2,0(r4)
    7de4:	d9001617 	ldw	r4,88(sp)
    7de8:	d9400717 	ldw	r5,28(sp)
    7dec:	000a7180 	call	a718 <_Bfree>
    7df0:	e0000005 	stb	zero,0(fp)
    7df4:	d9800d17 	ldw	r6,52(sp)
    7df8:	d8c02717 	ldw	r3,156(sp)
    7dfc:	d9002917 	ldw	r4,164(sp)
    7e00:	30800044 	addi	r2,r6,1
    7e04:	18800015 	stw	r2,0(r3)
    7e08:	20029c26 	beq	r4,zero,887c <_dtoa_r+0x11c0>
    7e0c:	d8c00517 	ldw	r3,20(sp)
    7e10:	27000015 	stw	fp,0(r4)
    7e14:	003e5d06 	br	778c <_dtoa_r+0xd0>
    7e18:	d9800d17 	ldw	r6,52(sp)
    7e1c:	00c20034 	movhi	r3,2048
    7e20:	18c05504 	addi	r3,r3,340
    7e24:	d9001217 	ldw	r4,72(sp)
    7e28:	300490fa 	slli	r2,r6,3
    7e2c:	d9401317 	ldw	r5,76(sp)
    7e30:	10c5883a 	add	r2,r2,r3
    7e34:	12000017 	ldw	r8,0(r2)
    7e38:	12400117 	ldw	r9,4(r2)
    7e3c:	400d883a 	mov	r6,r8
    7e40:	480f883a 	mov	r7,r9
    7e44:	000ddbc0 	call	ddbc <__ltdf2>
    7e48:	1000030e 	bge	r2,zero,7e58 <_dtoa_r+0x79c>
    7e4c:	d8800d17 	ldw	r2,52(sp)
    7e50:	10bfffc4 	addi	r2,r2,-1
    7e54:	d8800d15 	stw	r2,52(sp)
    7e58:	d8000c15 	stw	zero,48(sp)
    7e5c:	003ea806 	br	7900 <_dtoa_r+0x244>
    7e60:	d9000b17 	ldw	r4,44(sp)
    7e64:	202cc03a 	cmpne	r22,r4,zero
    7e68:	b000c71e 	bne	r22,zero,8188 <_dtoa_r+0xacc>
    7e6c:	dc001117 	ldw	r16,68(sp)
    7e70:	dc801017 	ldw	r18,64(sp)
    7e74:	0027883a 	mov	r19,zero
    7e78:	04000b0e 	bge	zero,r16,7ea8 <_dtoa_r+0x7ec>
    7e7c:	d8c00a17 	ldw	r3,40(sp)
    7e80:	00c0090e 	bge	zero,r3,7ea8 <_dtoa_r+0x7ec>
    7e84:	8005883a 	mov	r2,r16
    7e88:	1c011316 	blt	r3,r16,82d8 <_dtoa_r+0xc1c>
    7e8c:	d9000a17 	ldw	r4,40(sp)
    7e90:	d9801117 	ldw	r6,68(sp)
    7e94:	80a1c83a 	sub	r16,r16,r2
    7e98:	2089c83a 	sub	r4,r4,r2
    7e9c:	308dc83a 	sub	r6,r6,r2
    7ea0:	d9000a15 	stw	r4,40(sp)
    7ea4:	d9801115 	stw	r6,68(sp)
    7ea8:	d8801017 	ldw	r2,64(sp)
    7eac:	0080150e 	bge	zero,r2,7f04 <_dtoa_r+0x848>
    7eb0:	d8c00b17 	ldw	r3,44(sp)
    7eb4:	1805003a 	cmpeq	r2,r3,zero
    7eb8:	1001c91e 	bne	r2,zero,85e0 <_dtoa_r+0xf24>
    7ebc:	04800e0e 	bge	zero,r18,7ef8 <_dtoa_r+0x83c>
    7ec0:	d9001617 	ldw	r4,88(sp)
    7ec4:	980b883a 	mov	r5,r19
    7ec8:	900d883a 	mov	r6,r18
    7ecc:	000b4cc0 	call	b4cc <__pow5mult>
    7ed0:	d9001617 	ldw	r4,88(sp)
    7ed4:	d9800717 	ldw	r6,28(sp)
    7ed8:	100b883a 	mov	r5,r2
    7edc:	1027883a 	mov	r19,r2
    7ee0:	000b1a80 	call	b1a8 <__multiply>
    7ee4:	d9001617 	ldw	r4,88(sp)
    7ee8:	d9400717 	ldw	r5,28(sp)
    7eec:	1023883a 	mov	r17,r2
    7ef0:	000a7180 	call	a718 <_Bfree>
    7ef4:	dc400715 	stw	r17,28(sp)
    7ef8:	d9001017 	ldw	r4,64(sp)
    7efc:	248dc83a 	sub	r6,r4,r18
    7f00:	30010e1e 	bne	r6,zero,833c <_dtoa_r+0xc80>
    7f04:	d9001617 	ldw	r4,88(sp)
    7f08:	04400044 	movi	r17,1
    7f0c:	880b883a 	mov	r5,r17
    7f10:	000b3900 	call	b390 <__i2b>
    7f14:	d9800917 	ldw	r6,36(sp)
    7f18:	1025883a 	mov	r18,r2
    7f1c:	0180040e 	bge	zero,r6,7f30 <_dtoa_r+0x874>
    7f20:	d9001617 	ldw	r4,88(sp)
    7f24:	100b883a 	mov	r5,r2
    7f28:	000b4cc0 	call	b4cc <__pow5mult>
    7f2c:	1025883a 	mov	r18,r2
    7f30:	d8801717 	ldw	r2,92(sp)
    7f34:	8880f30e 	bge	r17,r2,8304 <_dtoa_r+0xc48>
    7f38:	0023883a 	mov	r17,zero
    7f3c:	d9800917 	ldw	r6,36(sp)
    7f40:	30019e1e 	bne	r6,zero,85bc <_dtoa_r+0xf00>
    7f44:	00c00044 	movi	r3,1
    7f48:	d9000a17 	ldw	r4,40(sp)
    7f4c:	20c5883a 	add	r2,r4,r3
    7f50:	10c007cc 	andi	r3,r2,31
    7f54:	1800841e 	bne	r3,zero,8168 <_dtoa_r+0xaac>
    7f58:	00800704 	movi	r2,28
    7f5c:	d9000a17 	ldw	r4,40(sp)
    7f60:	d9801117 	ldw	r6,68(sp)
    7f64:	80a1883a 	add	r16,r16,r2
    7f68:	2089883a 	add	r4,r4,r2
    7f6c:	308d883a 	add	r6,r6,r2
    7f70:	d9000a15 	stw	r4,40(sp)
    7f74:	d9801115 	stw	r6,68(sp)
    7f78:	d8801117 	ldw	r2,68(sp)
    7f7c:	0080050e 	bge	zero,r2,7f94 <_dtoa_r+0x8d8>
    7f80:	d9400717 	ldw	r5,28(sp)
    7f84:	d9001617 	ldw	r4,88(sp)
    7f88:	100d883a 	mov	r6,r2
    7f8c:	000b05c0 	call	b05c <__lshift>
    7f90:	d8800715 	stw	r2,28(sp)
    7f94:	d8c00a17 	ldw	r3,40(sp)
    7f98:	00c0050e 	bge	zero,r3,7fb0 <_dtoa_r+0x8f4>
    7f9c:	d9001617 	ldw	r4,88(sp)
    7fa0:	900b883a 	mov	r5,r18
    7fa4:	180d883a 	mov	r6,r3
    7fa8:	000b05c0 	call	b05c <__lshift>
    7fac:	1025883a 	mov	r18,r2
    7fb0:	d9000c17 	ldw	r4,48(sp)
    7fb4:	2005003a 	cmpeq	r2,r4,zero
    7fb8:	10016f26 	beq	r2,zero,8578 <_dtoa_r+0xebc>
    7fbc:	d9000f17 	ldw	r4,60(sp)
    7fc0:	0102170e 	bge	zero,r4,8820 <_dtoa_r+0x1164>
    7fc4:	d9800b17 	ldw	r6,44(sp)
    7fc8:	3005003a 	cmpeq	r2,r6,zero
    7fcc:	1000881e 	bne	r2,zero,81f0 <_dtoa_r+0xb34>
    7fd0:	0400050e 	bge	zero,r16,7fe8 <_dtoa_r+0x92c>
    7fd4:	d9001617 	ldw	r4,88(sp)
    7fd8:	980b883a 	mov	r5,r19
    7fdc:	800d883a 	mov	r6,r16
    7fe0:	000b05c0 	call	b05c <__lshift>
    7fe4:	1027883a 	mov	r19,r2
    7fe8:	8804c03a 	cmpne	r2,r17,zero
    7fec:	1002541e 	bne	r2,zero,8940 <_dtoa_r+0x1284>
    7ff0:	980b883a 	mov	r5,r19
    7ff4:	dd800517 	ldw	r22,20(sp)
    7ff8:	dcc00615 	stw	r19,24(sp)
    7ffc:	a700004c 	andi	fp,r20,1
    8000:	2827883a 	mov	r19,r5
    8004:	d9000717 	ldw	r4,28(sp)
    8008:	900b883a 	mov	r5,r18
    800c:	00074a40 	call	74a4 <quorem>
    8010:	d9000717 	ldw	r4,28(sp)
    8014:	d9400617 	ldw	r5,24(sp)
    8018:	1023883a 	mov	r17,r2
    801c:	8dc00c04 	addi	r23,r17,48
    8020:	000a8740 	call	a874 <__mcmp>
    8024:	d9001617 	ldw	r4,88(sp)
    8028:	900b883a 	mov	r5,r18
    802c:	980d883a 	mov	r6,r19
    8030:	1029883a 	mov	r20,r2
    8034:	000aed00 	call	aed0 <__mdiff>
    8038:	102b883a 	mov	r21,r2
    803c:	10800317 	ldw	r2,12(r2)
    8040:	1001281e 	bne	r2,zero,84e4 <_dtoa_r+0xe28>
    8044:	d9000717 	ldw	r4,28(sp)
    8048:	a80b883a 	mov	r5,r21
    804c:	000a8740 	call	a874 <__mcmp>
    8050:	d9001617 	ldw	r4,88(sp)
    8054:	1021883a 	mov	r16,r2
    8058:	a80b883a 	mov	r5,r21
    805c:	000a7180 	call	a718 <_Bfree>
    8060:	8000041e 	bne	r16,zero,8074 <_dtoa_r+0x9b8>
    8064:	d8801717 	ldw	r2,92(sp)
    8068:	1000021e 	bne	r2,zero,8074 <_dtoa_r+0x9b8>
    806c:	e004c03a 	cmpne	r2,fp,zero
    8070:	10011726 	beq	r2,zero,84d0 <_dtoa_r+0xe14>
    8074:	a0010616 	blt	r20,zero,8490 <_dtoa_r+0xdd4>
    8078:	a000041e 	bne	r20,zero,808c <_dtoa_r+0x9d0>
    807c:	d8c01717 	ldw	r3,92(sp)
    8080:	1800021e 	bne	r3,zero,808c <_dtoa_r+0x9d0>
    8084:	e004c03a 	cmpne	r2,fp,zero
    8088:	10010126 	beq	r2,zero,8490 <_dtoa_r+0xdd4>
    808c:	04023d16 	blt	zero,r16,8984 <_dtoa_r+0x12c8>
    8090:	b5c00005 	stb	r23,0(r22)
    8094:	d9800517 	ldw	r6,20(sp)
    8098:	d9000f17 	ldw	r4,60(sp)
    809c:	b5800044 	addi	r22,r22,1
    80a0:	3105883a 	add	r2,r6,r4
    80a4:	b0806526 	beq	r22,r2,823c <_dtoa_r+0xb80>
    80a8:	d9400717 	ldw	r5,28(sp)
    80ac:	d9001617 	ldw	r4,88(sp)
    80b0:	01800284 	movi	r6,10
    80b4:	000f883a 	mov	r7,zero
    80b8:	000b3cc0 	call	b3cc <__multadd>
    80bc:	d8800715 	stw	r2,28(sp)
    80c0:	d8800617 	ldw	r2,24(sp)
    80c4:	14c10c26 	beq	r2,r19,84f8 <_dtoa_r+0xe3c>
    80c8:	d9400617 	ldw	r5,24(sp)
    80cc:	d9001617 	ldw	r4,88(sp)
    80d0:	01800284 	movi	r6,10
    80d4:	000f883a 	mov	r7,zero
    80d8:	000b3cc0 	call	b3cc <__multadd>
    80dc:	d9001617 	ldw	r4,88(sp)
    80e0:	980b883a 	mov	r5,r19
    80e4:	01800284 	movi	r6,10
    80e8:	000f883a 	mov	r7,zero
    80ec:	d8800615 	stw	r2,24(sp)
    80f0:	000b3cc0 	call	b3cc <__multadd>
    80f4:	1027883a 	mov	r19,r2
    80f8:	003fc206 	br	8004 <_dtoa_r+0x948>
    80fc:	2445c83a 	sub	r2,r4,r17
    8100:	a088983a 	sll	r4,r20,r2
    8104:	003e4b06 	br	7a34 <_dtoa_r+0x378>
    8108:	01bfffc4 	movi	r6,-1
    810c:	00800044 	movi	r2,1
    8110:	d9800e15 	stw	r6,56(sp)
    8114:	d9800f15 	stw	r6,60(sp)
    8118:	d8800b15 	stw	r2,44(sp)
    811c:	d8c01617 	ldw	r3,88(sp)
    8120:	008005c4 	movi	r2,23
    8124:	18001115 	stw	zero,68(r3)
    8128:	1580082e 	bgeu	r2,r22,814c <_dtoa_r+0xa90>
    812c:	00c00104 	movi	r3,4
    8130:	0009883a 	mov	r4,zero
    8134:	18c7883a 	add	r3,r3,r3
    8138:	18800504 	addi	r2,r3,20
    813c:	21000044 	addi	r4,r4,1
    8140:	b0bffc2e 	bgeu	r22,r2,8134 <_dtoa_r+0xa78>
    8144:	d9801617 	ldw	r6,88(sp)
    8148:	31001115 	stw	r4,68(r6)
    814c:	dc000f17 	ldw	r16,60(sp)
    8150:	003e4b06 	br	7a80 <_dtoa_r+0x3c4>
    8154:	d9801717 	ldw	r6,92(sp)
    8158:	0023883a 	mov	r17,zero
    815c:	31bfff04 	addi	r6,r6,-4
    8160:	d9801715 	stw	r6,92(sp)
    8164:	003df806 	br	7948 <_dtoa_r+0x28c>
    8168:	00800804 	movi	r2,32
    816c:	10c9c83a 	sub	r4,r2,r3
    8170:	00c00104 	movi	r3,4
    8174:	19005a16 	blt	r3,r4,82e0 <_dtoa_r+0xc24>
    8178:	008000c4 	movi	r2,3
    817c:	113f7e16 	blt	r2,r4,7f78 <_dtoa_r+0x8bc>
    8180:	20800704 	addi	r2,r4,28
    8184:	003f7506 	br	7f5c <_dtoa_r+0x8a0>
    8188:	d9801717 	ldw	r6,92(sp)
    818c:	00800044 	movi	r2,1
    8190:	1180a10e 	bge	r2,r6,8418 <_dtoa_r+0xd5c>
    8194:	d9800f17 	ldw	r6,60(sp)
    8198:	d8c01017 	ldw	r3,64(sp)
    819c:	30bfffc4 	addi	r2,r6,-1
    81a0:	1881c616 	blt	r3,r2,88bc <_dtoa_r+0x1200>
    81a4:	18a5c83a 	sub	r18,r3,r2
    81a8:	d8800f17 	ldw	r2,60(sp)
    81ac:	10026216 	blt	r2,zero,8b38 <_dtoa_r+0x147c>
    81b0:	dc001117 	ldw	r16,68(sp)
    81b4:	1007883a 	mov	r3,r2
    81b8:	d9800a17 	ldw	r6,40(sp)
    81bc:	d8801117 	ldw	r2,68(sp)
    81c0:	d9001617 	ldw	r4,88(sp)
    81c4:	30cd883a 	add	r6,r6,r3
    81c8:	10c5883a 	add	r2,r2,r3
    81cc:	01400044 	movi	r5,1
    81d0:	d9800a15 	stw	r6,40(sp)
    81d4:	d8801115 	stw	r2,68(sp)
    81d8:	000b3900 	call	b390 <__i2b>
    81dc:	1027883a 	mov	r19,r2
    81e0:	003f2506 	br	7e78 <_dtoa_r+0x7bc>
    81e4:	00c20034 	movhi	r3,2048
    81e8:	18c03704 	addi	r3,r3,220
    81ec:	003d6706 	br	778c <_dtoa_r+0xd0>
    81f0:	dd800517 	ldw	r22,20(sp)
    81f4:	04000044 	movi	r16,1
    81f8:	00000706 	br	8218 <_dtoa_r+0xb5c>
    81fc:	d9400717 	ldw	r5,28(sp)
    8200:	d9001617 	ldw	r4,88(sp)
    8204:	01800284 	movi	r6,10
    8208:	000f883a 	mov	r7,zero
    820c:	000b3cc0 	call	b3cc <__multadd>
    8210:	d8800715 	stw	r2,28(sp)
    8214:	84000044 	addi	r16,r16,1
    8218:	d9000717 	ldw	r4,28(sp)
    821c:	900b883a 	mov	r5,r18
    8220:	00074a40 	call	74a4 <quorem>
    8224:	15c00c04 	addi	r23,r2,48
    8228:	b5c00005 	stb	r23,0(r22)
    822c:	d8c00f17 	ldw	r3,60(sp)
    8230:	b5800044 	addi	r22,r22,1
    8234:	80fff116 	blt	r16,r3,81fc <_dtoa_r+0xb40>
    8238:	d8000615 	stw	zero,24(sp)
    823c:	d9400717 	ldw	r5,28(sp)
    8240:	d9001617 	ldw	r4,88(sp)
    8244:	01800044 	movi	r6,1
    8248:	000b05c0 	call	b05c <__lshift>
    824c:	1009883a 	mov	r4,r2
    8250:	900b883a 	mov	r5,r18
    8254:	d8800715 	stw	r2,28(sp)
    8258:	000a8740 	call	a874 <__mcmp>
    825c:	00803c0e 	bge	zero,r2,8350 <_dtoa_r+0xc94>
    8260:	b009883a 	mov	r4,r22
    8264:	213fffc4 	addi	r4,r4,-1
    8268:	21400003 	ldbu	r5,0(r4)
    826c:	00800e44 	movi	r2,57
    8270:	28c03fcc 	andi	r3,r5,255
    8274:	18c0201c 	xori	r3,r3,128
    8278:	18ffe004 	addi	r3,r3,-128
    827c:	1881981e 	bne	r3,r2,88e0 <_dtoa_r+0x1224>
    8280:	d9800517 	ldw	r6,20(sp)
    8284:	21bff71e 	bne	r4,r6,8264 <_dtoa_r+0xba8>
    8288:	d8800d17 	ldw	r2,52(sp)
    828c:	37000044 	addi	fp,r6,1
    8290:	10800044 	addi	r2,r2,1
    8294:	d8800d15 	stw	r2,52(sp)
    8298:	00800c44 	movi	r2,49
    829c:	30800005 	stb	r2,0(r6)
    82a0:	d9001617 	ldw	r4,88(sp)
    82a4:	900b883a 	mov	r5,r18
    82a8:	000a7180 	call	a718 <_Bfree>
    82ac:	983ecd26 	beq	r19,zero,7de4 <_dtoa_r+0x728>
    82b0:	d8c00617 	ldw	r3,24(sp)
    82b4:	18000426 	beq	r3,zero,82c8 <_dtoa_r+0xc0c>
    82b8:	1cc00326 	beq	r3,r19,82c8 <_dtoa_r+0xc0c>
    82bc:	d9001617 	ldw	r4,88(sp)
    82c0:	180b883a 	mov	r5,r3
    82c4:	000a7180 	call	a718 <_Bfree>
    82c8:	d9001617 	ldw	r4,88(sp)
    82cc:	980b883a 	mov	r5,r19
    82d0:	000a7180 	call	a718 <_Bfree>
    82d4:	003ec306 	br	7de4 <_dtoa_r+0x728>
    82d8:	1805883a 	mov	r2,r3
    82dc:	003eeb06 	br	7e8c <_dtoa_r+0x7d0>
    82e0:	d9800a17 	ldw	r6,40(sp)
    82e4:	d8c01117 	ldw	r3,68(sp)
    82e8:	20bfff04 	addi	r2,r4,-4
    82ec:	308d883a 	add	r6,r6,r2
    82f0:	1887883a 	add	r3,r3,r2
    82f4:	80a1883a 	add	r16,r16,r2
    82f8:	d9800a15 	stw	r6,40(sp)
    82fc:	d8c01115 	stw	r3,68(sp)
    8300:	003f1d06 	br	7f78 <_dtoa_r+0x8bc>
    8304:	a03f0c1e 	bne	r20,zero,7f38 <_dtoa_r+0x87c>
    8308:	00800434 	movhi	r2,16
    830c:	10bfffc4 	addi	r2,r2,-1
    8310:	a884703a 	and	r2,r21,r2
    8314:	103f081e 	bne	r2,zero,7f38 <_dtoa_r+0x87c>
    8318:	a89ffc2c 	andhi	r2,r21,32752
    831c:	103f0626 	beq	r2,zero,7f38 <_dtoa_r+0x87c>
    8320:	d8c01117 	ldw	r3,68(sp)
    8324:	d9000a17 	ldw	r4,40(sp)
    8328:	18c00044 	addi	r3,r3,1
    832c:	21000044 	addi	r4,r4,1
    8330:	d8c01115 	stw	r3,68(sp)
    8334:	d9000a15 	stw	r4,40(sp)
    8338:	003f0006 	br	7f3c <_dtoa_r+0x880>
    833c:	d9400717 	ldw	r5,28(sp)
    8340:	d9001617 	ldw	r4,88(sp)
    8344:	000b4cc0 	call	b4cc <__pow5mult>
    8348:	d8800715 	stw	r2,28(sp)
    834c:	003eed06 	br	7f04 <_dtoa_r+0x848>
    8350:	1000021e 	bne	r2,zero,835c <_dtoa_r+0xca0>
    8354:	b880004c 	andi	r2,r23,1
    8358:	103fc11e 	bne	r2,zero,8260 <_dtoa_r+0xba4>
    835c:	b5bfffc4 	addi	r22,r22,-1
    8360:	b0c00007 	ldb	r3,0(r22)
    8364:	00800c04 	movi	r2,48
    8368:	18bffc26 	beq	r3,r2,835c <_dtoa_r+0xca0>
    836c:	b7000044 	addi	fp,r22,1
    8370:	003fcb06 	br	82a0 <_dtoa_r+0xbe4>
    8374:	d9800d17 	ldw	r6,52(sp)
    8378:	018fc83a 	sub	r7,zero,r6
    837c:	3801f726 	beq	r7,zero,8b5c <_dtoa_r+0x14a0>
    8380:	398003cc 	andi	r6,r7,15
    8384:	300c90fa 	slli	r6,r6,3
    8388:	01420034 	movhi	r5,2048
    838c:	29405504 	addi	r5,r5,340
    8390:	d9001217 	ldw	r4,72(sp)
    8394:	314d883a 	add	r6,r6,r5
    8398:	30c00117 	ldw	r3,4(r6)
    839c:	30800017 	ldw	r2,0(r6)
    83a0:	d9401317 	ldw	r5,76(sp)
    83a4:	3821d13a 	srai	r16,r7,4
    83a8:	100d883a 	mov	r6,r2
    83ac:	180f883a 	mov	r7,r3
    83b0:	000d5800 	call	d580 <__muldf3>
    83b4:	1011883a 	mov	r8,r2
    83b8:	1813883a 	mov	r9,r3
    83bc:	1029883a 	mov	r20,r2
    83c0:	182b883a 	mov	r21,r3
    83c4:	8001e526 	beq	r16,zero,8b5c <_dtoa_r+0x14a0>
    83c8:	05800084 	movi	r22,2
    83cc:	04420034 	movhi	r17,2048
    83d0:	8c408704 	addi	r17,r17,540
    83d4:	8080004c 	andi	r2,r16,1
    83d8:	1005003a 	cmpeq	r2,r2,zero
    83dc:	1000081e 	bne	r2,zero,8400 <_dtoa_r+0xd44>
    83e0:	89800017 	ldw	r6,0(r17)
    83e4:	89c00117 	ldw	r7,4(r17)
    83e8:	480b883a 	mov	r5,r9
    83ec:	4009883a 	mov	r4,r8
    83f0:	000d5800 	call	d580 <__muldf3>
    83f4:	1011883a 	mov	r8,r2
    83f8:	b5800044 	addi	r22,r22,1
    83fc:	1813883a 	mov	r9,r3
    8400:	8021d07a 	srai	r16,r16,1
    8404:	8c400204 	addi	r17,r17,8
    8408:	803ff21e 	bne	r16,zero,83d4 <_dtoa_r+0xd18>
    840c:	4029883a 	mov	r20,r8
    8410:	482b883a 	mov	r21,r9
    8414:	003dca06 	br	7b40 <_dtoa_r+0x484>
    8418:	d9000817 	ldw	r4,32(sp)
    841c:	2005003a 	cmpeq	r2,r4,zero
    8420:	1001f61e 	bne	r2,zero,8bfc <_dtoa_r+0x1540>
    8424:	dc001117 	ldw	r16,68(sp)
    8428:	dc801017 	ldw	r18,64(sp)
    842c:	18c10cc4 	addi	r3,r3,1075
    8430:	003f6106 	br	81b8 <_dtoa_r+0xafc>
    8434:	d8000b15 	stw	zero,44(sp)
    8438:	d9802617 	ldw	r6,152(sp)
    843c:	d8c00d17 	ldw	r3,52(sp)
    8440:	30800044 	addi	r2,r6,1
    8444:	18ad883a 	add	r22,r3,r2
    8448:	b13fffc4 	addi	r4,r22,-1
    844c:	d9000e15 	stw	r4,56(sp)
    8450:	0581f60e 	bge	zero,r22,8c2c <_dtoa_r+0x1570>
    8454:	dd800f15 	stw	r22,60(sp)
    8458:	003f3006 	br	811c <_dtoa_r+0xa60>
    845c:	d8000b15 	stw	zero,44(sp)
    8460:	d9002617 	ldw	r4,152(sp)
    8464:	0101eb0e 	bge	zero,r4,8c14 <_dtoa_r+0x1558>
    8468:	202d883a 	mov	r22,r4
    846c:	d9000e15 	stw	r4,56(sp)
    8470:	d9000f15 	stw	r4,60(sp)
    8474:	003f2906 	br	811c <_dtoa_r+0xa60>
    8478:	01800044 	movi	r6,1
    847c:	d9800b15 	stw	r6,44(sp)
    8480:	003ff706 	br	8460 <_dtoa_r+0xda4>
    8484:	01000044 	movi	r4,1
    8488:	d9000b15 	stw	r4,44(sp)
    848c:	003fea06 	br	8438 <_dtoa_r+0xd7c>
    8490:	04000c0e 	bge	zero,r16,84c4 <_dtoa_r+0xe08>
    8494:	d9400717 	ldw	r5,28(sp)
    8498:	d9001617 	ldw	r4,88(sp)
    849c:	01800044 	movi	r6,1
    84a0:	000b05c0 	call	b05c <__lshift>
    84a4:	1009883a 	mov	r4,r2
    84a8:	900b883a 	mov	r5,r18
    84ac:	d8800715 	stw	r2,28(sp)
    84b0:	000a8740 	call	a874 <__mcmp>
    84b4:	0081e00e 	bge	zero,r2,8c38 <_dtoa_r+0x157c>
    84b8:	bdc00044 	addi	r23,r23,1
    84bc:	00800e84 	movi	r2,58
    84c0:	b881a226 	beq	r23,r2,8b4c <_dtoa_r+0x1490>
    84c4:	b7000044 	addi	fp,r22,1
    84c8:	b5c00005 	stb	r23,0(r22)
    84cc:	003f7406 	br	82a0 <_dtoa_r+0xbe4>
    84d0:	00800e44 	movi	r2,57
    84d4:	b8819d26 	beq	r23,r2,8b4c <_dtoa_r+0x1490>
    84d8:	053ffa0e 	bge	zero,r20,84c4 <_dtoa_r+0xe08>
    84dc:	8dc00c44 	addi	r23,r17,49
    84e0:	003ff806 	br	84c4 <_dtoa_r+0xe08>
    84e4:	d9001617 	ldw	r4,88(sp)
    84e8:	a80b883a 	mov	r5,r21
    84ec:	04000044 	movi	r16,1
    84f0:	000a7180 	call	a718 <_Bfree>
    84f4:	003edf06 	br	8074 <_dtoa_r+0x9b8>
    84f8:	d9001617 	ldw	r4,88(sp)
    84fc:	980b883a 	mov	r5,r19
    8500:	01800284 	movi	r6,10
    8504:	000f883a 	mov	r7,zero
    8508:	000b3cc0 	call	b3cc <__multadd>
    850c:	1027883a 	mov	r19,r2
    8510:	d8800615 	stw	r2,24(sp)
    8514:	003ebb06 	br	8004 <_dtoa_r+0x948>
    8518:	d9801117 	ldw	r6,68(sp)
    851c:	d8800d17 	ldw	r2,52(sp)
    8520:	d8000915 	stw	zero,36(sp)
    8524:	308dc83a 	sub	r6,r6,r2
    8528:	0087c83a 	sub	r3,zero,r2
    852c:	d9801115 	stw	r6,68(sp)
    8530:	d8c01015 	stw	r3,64(sp)
    8534:	003cfe06 	br	7930 <_dtoa_r+0x274>
    8538:	018dc83a 	sub	r6,zero,r6
    853c:	d9801115 	stw	r6,68(sp)
    8540:	d8000a15 	stw	zero,40(sp)
    8544:	003cf306 	br	7914 <_dtoa_r+0x258>
    8548:	d9000d17 	ldw	r4,52(sp)
    854c:	000de440 	call	de44 <__floatsidf>
    8550:	880b883a 	mov	r5,r17
    8554:	8009883a 	mov	r4,r16
    8558:	180f883a 	mov	r7,r3
    855c:	100d883a 	mov	r6,r2
    8560:	000dc240 	call	dc24 <__nedf2>
    8564:	103ce126 	beq	r2,zero,78ec <_dtoa_r+0x230>
    8568:	d9800d17 	ldw	r6,52(sp)
    856c:	31bfffc4 	addi	r6,r6,-1
    8570:	d9800d15 	stw	r6,52(sp)
    8574:	003cdd06 	br	78ec <_dtoa_r+0x230>
    8578:	d9000717 	ldw	r4,28(sp)
    857c:	900b883a 	mov	r5,r18
    8580:	000a8740 	call	a874 <__mcmp>
    8584:	103e8d0e 	bge	r2,zero,7fbc <_dtoa_r+0x900>
    8588:	d9400717 	ldw	r5,28(sp)
    858c:	d9001617 	ldw	r4,88(sp)
    8590:	01800284 	movi	r6,10
    8594:	000f883a 	mov	r7,zero
    8598:	000b3cc0 	call	b3cc <__multadd>
    859c:	d9800d17 	ldw	r6,52(sp)
    85a0:	d8800715 	stw	r2,28(sp)
    85a4:	31bfffc4 	addi	r6,r6,-1
    85a8:	d9800d15 	stw	r6,52(sp)
    85ac:	b001a71e 	bne	r22,zero,8c4c <_dtoa_r+0x1590>
    85b0:	d8800e17 	ldw	r2,56(sp)
    85b4:	d8800f15 	stw	r2,60(sp)
    85b8:	003e8006 	br	7fbc <_dtoa_r+0x900>
    85bc:	90800417 	ldw	r2,16(r18)
    85c0:	1085883a 	add	r2,r2,r2
    85c4:	1085883a 	add	r2,r2,r2
    85c8:	1485883a 	add	r2,r2,r18
    85cc:	11000417 	ldw	r4,16(r2)
    85d0:	000a7400 	call	a740 <__hi0bits>
    85d4:	00c00804 	movi	r3,32
    85d8:	1887c83a 	sub	r3,r3,r2
    85dc:	003e5a06 	br	7f48 <_dtoa_r+0x88c>
    85e0:	d9400717 	ldw	r5,28(sp)
    85e4:	d9801017 	ldw	r6,64(sp)
    85e8:	d9001617 	ldw	r4,88(sp)
    85ec:	000b4cc0 	call	b4cc <__pow5mult>
    85f0:	d8800715 	stw	r2,28(sp)
    85f4:	003e4306 	br	7f04 <_dtoa_r+0x848>
    85f8:	d9800f17 	ldw	r6,60(sp)
    85fc:	d8800d17 	ldw	r2,52(sp)
    8600:	d9800315 	stw	r6,12(sp)
    8604:	d8800415 	stw	r2,16(sp)
    8608:	d8c00b17 	ldw	r3,44(sp)
    860c:	1805003a 	cmpeq	r2,r3,zero
    8610:	1000e21e 	bne	r2,zero,899c <_dtoa_r+0x12e0>
    8614:	d9000317 	ldw	r4,12(sp)
    8618:	0005883a 	mov	r2,zero
    861c:	00cff834 	movhi	r3,16352
    8620:	200c90fa 	slli	r6,r4,3
    8624:	01020034 	movhi	r4,2048
    8628:	21005504 	addi	r4,r4,340
    862c:	180b883a 	mov	r5,r3
    8630:	310d883a 	add	r6,r6,r4
    8634:	327fff17 	ldw	r9,-4(r6)
    8638:	323ffe17 	ldw	r8,-8(r6)
    863c:	1009883a 	mov	r4,r2
    8640:	480f883a 	mov	r7,r9
    8644:	400d883a 	mov	r6,r8
    8648:	000d9440 	call	d944 <__divdf3>
    864c:	180b883a 	mov	r5,r3
    8650:	b00d883a 	mov	r6,r22
    8654:	b80f883a 	mov	r7,r23
    8658:	1009883a 	mov	r4,r2
    865c:	000d48c0 	call	d48c <__subdf3>
    8660:	a80b883a 	mov	r5,r21
    8664:	a009883a 	mov	r4,r20
    8668:	d8c01915 	stw	r3,100(sp)
    866c:	d8801815 	stw	r2,96(sp)
    8670:	000df3c0 	call	df3c <__fixdfsi>
    8674:	1009883a 	mov	r4,r2
    8678:	1027883a 	mov	r19,r2
    867c:	000de440 	call	de44 <__floatsidf>
    8680:	a80b883a 	mov	r5,r21
    8684:	a009883a 	mov	r4,r20
    8688:	180f883a 	mov	r7,r3
    868c:	100d883a 	mov	r6,r2
    8690:	000d48c0 	call	d48c <__subdf3>
    8694:	d9801817 	ldw	r6,96(sp)
    8698:	1823883a 	mov	r17,r3
    869c:	d8801415 	stw	r2,80(sp)
    86a0:	302d883a 	mov	r22,r6
    86a4:	d9800517 	ldw	r6,20(sp)
    86a8:	9cc00c04 	addi	r19,r19,48
    86ac:	dc401515 	stw	r17,84(sp)
    86b0:	d8c01917 	ldw	r3,100(sp)
    86b4:	34c00005 	stb	r19,0(r6)
    86b8:	d8800517 	ldw	r2,20(sp)
    86bc:	d9401917 	ldw	r5,100(sp)
    86c0:	d9801417 	ldw	r6,80(sp)
    86c4:	b009883a 	mov	r4,r22
    86c8:	880f883a 	mov	r7,r17
    86cc:	182f883a 	mov	r23,r3
    86d0:	17000044 	addi	fp,r2,1
    86d4:	000dcac0 	call	dcac <__gtdf2>
    86d8:	00804e16 	blt	zero,r2,8814 <_dtoa_r+0x1158>
    86dc:	d9801417 	ldw	r6,80(sp)
    86e0:	0005883a 	mov	r2,zero
    86e4:	00cffc34 	movhi	r3,16368
    86e8:	180b883a 	mov	r5,r3
    86ec:	880f883a 	mov	r7,r17
    86f0:	1009883a 	mov	r4,r2
    86f4:	000d48c0 	call	d48c <__subdf3>
    86f8:	d9401917 	ldw	r5,100(sp)
    86fc:	180f883a 	mov	r7,r3
    8700:	b009883a 	mov	r4,r22
    8704:	100d883a 	mov	r6,r2
    8708:	000dcac0 	call	dcac <__gtdf2>
    870c:	00bda216 	blt	zero,r2,7d98 <_dtoa_r+0x6dc>
    8710:	d8c00317 	ldw	r3,12(sp)
    8714:	00800044 	movi	r2,1
    8718:	10c01216 	blt	r2,r3,8764 <_dtoa_r+0x10a8>
    871c:	003d4506 	br	7c34 <_dtoa_r+0x578>
    8720:	d9801417 	ldw	r6,80(sp)
    8724:	0005883a 	mov	r2,zero
    8728:	00cffc34 	movhi	r3,16368
    872c:	180b883a 	mov	r5,r3
    8730:	880f883a 	mov	r7,r17
    8734:	1009883a 	mov	r4,r2
    8738:	000d48c0 	call	d48c <__subdf3>
    873c:	d9c01b17 	ldw	r7,108(sp)
    8740:	180b883a 	mov	r5,r3
    8744:	1009883a 	mov	r4,r2
    8748:	b00d883a 	mov	r6,r22
    874c:	000ddbc0 	call	ddbc <__ltdf2>
    8750:	103d9116 	blt	r2,zero,7d98 <_dtoa_r+0x6dc>
    8754:	d9800517 	ldw	r6,20(sp)
    8758:	d9000317 	ldw	r4,12(sp)
    875c:	3105883a 	add	r2,r6,r4
    8760:	e0bd3426 	beq	fp,r2,7c34 <_dtoa_r+0x578>
    8764:	04500934 	movhi	r17,16420
    8768:	0021883a 	mov	r16,zero
    876c:	b80b883a 	mov	r5,r23
    8770:	b009883a 	mov	r4,r22
    8774:	800d883a 	mov	r6,r16
    8778:	880f883a 	mov	r7,r17
    877c:	000d5800 	call	d580 <__muldf3>
    8780:	d9401517 	ldw	r5,84(sp)
    8784:	d9001417 	ldw	r4,80(sp)
    8788:	880f883a 	mov	r7,r17
    878c:	000d883a 	mov	r6,zero
    8790:	d8801a15 	stw	r2,104(sp)
    8794:	d8c01b15 	stw	r3,108(sp)
    8798:	000d5800 	call	d580 <__muldf3>
    879c:	180b883a 	mov	r5,r3
    87a0:	1009883a 	mov	r4,r2
    87a4:	1823883a 	mov	r17,r3
    87a8:	1021883a 	mov	r16,r2
    87ac:	000df3c0 	call	df3c <__fixdfsi>
    87b0:	1009883a 	mov	r4,r2
    87b4:	102b883a 	mov	r21,r2
    87b8:	000de440 	call	de44 <__floatsidf>
    87bc:	880b883a 	mov	r5,r17
    87c0:	8009883a 	mov	r4,r16
    87c4:	180f883a 	mov	r7,r3
    87c8:	100d883a 	mov	r6,r2
    87cc:	000d48c0 	call	d48c <__subdf3>
    87d0:	1021883a 	mov	r16,r2
    87d4:	d9001b17 	ldw	r4,108(sp)
    87d8:	1823883a 	mov	r17,r3
    87dc:	dc001415 	stw	r16,80(sp)
    87e0:	ad400c04 	addi	r21,r21,48
    87e4:	dc401515 	stw	r17,84(sp)
    87e8:	d8801a17 	ldw	r2,104(sp)
    87ec:	e5400005 	stb	r21,0(fp)
    87f0:	202f883a 	mov	r23,r4
    87f4:	d9c01b17 	ldw	r7,108(sp)
    87f8:	d9001417 	ldw	r4,80(sp)
    87fc:	880b883a 	mov	r5,r17
    8800:	100d883a 	mov	r6,r2
    8804:	102d883a 	mov	r22,r2
    8808:	e7000044 	addi	fp,fp,1
    880c:	000ddbc0 	call	ddbc <__ltdf2>
    8810:	103fc30e 	bge	r2,zero,8720 <_dtoa_r+0x1064>
    8814:	d9000417 	ldw	r4,16(sp)
    8818:	d9000d15 	stw	r4,52(sp)
    881c:	003d7106 	br	7de4 <_dtoa_r+0x728>
    8820:	d9801717 	ldw	r6,92(sp)
    8824:	00800084 	movi	r2,2
    8828:	11bde60e 	bge	r2,r6,7fc4 <_dtoa_r+0x908>
    882c:	203cfb1e 	bne	r4,zero,7c1c <_dtoa_r+0x560>
    8830:	d9001617 	ldw	r4,88(sp)
    8834:	900b883a 	mov	r5,r18
    8838:	01800144 	movi	r6,5
    883c:	000f883a 	mov	r7,zero
    8840:	000b3cc0 	call	b3cc <__multadd>
    8844:	d9000717 	ldw	r4,28(sp)
    8848:	100b883a 	mov	r5,r2
    884c:	1025883a 	mov	r18,r2
    8850:	000a8740 	call	a874 <__mcmp>
    8854:	00bcf10e 	bge	zero,r2,7c1c <_dtoa_r+0x560>
    8858:	d8c00d17 	ldw	r3,52(sp)
    885c:	d9000517 	ldw	r4,20(sp)
    8860:	d8000615 	stw	zero,24(sp)
    8864:	18c00044 	addi	r3,r3,1
    8868:	d8c00d15 	stw	r3,52(sp)
    886c:	00800c44 	movi	r2,49
    8870:	27000044 	addi	fp,r4,1
    8874:	20800005 	stb	r2,0(r4)
    8878:	003e8906 	br	82a0 <_dtoa_r+0xbe4>
    887c:	d8c00517 	ldw	r3,20(sp)
    8880:	003bc206 	br	778c <_dtoa_r+0xd0>
    8884:	01820034 	movhi	r6,2048
    8888:	31808704 	addi	r6,r6,540
    888c:	30c00917 	ldw	r3,36(r6)
    8890:	30800817 	ldw	r2,32(r6)
    8894:	d9001217 	ldw	r4,72(sp)
    8898:	d9401317 	ldw	r5,76(sp)
    889c:	180f883a 	mov	r7,r3
    88a0:	100d883a 	mov	r6,r2
    88a4:	000d9440 	call	d944 <__divdf3>
    88a8:	948003cc 	andi	r18,r18,15
    88ac:	058000c4 	movi	r22,3
    88b0:	1029883a 	mov	r20,r2
    88b4:	182b883a 	mov	r21,r3
    88b8:	003c8906 	br	7ae0 <_dtoa_r+0x424>
    88bc:	d9001017 	ldw	r4,64(sp)
    88c0:	d9800917 	ldw	r6,36(sp)
    88c4:	0025883a 	mov	r18,zero
    88c8:	1105c83a 	sub	r2,r2,r4
    88cc:	2089883a 	add	r4,r4,r2
    88d0:	308d883a 	add	r6,r6,r2
    88d4:	d9001015 	stw	r4,64(sp)
    88d8:	d9800915 	stw	r6,36(sp)
    88dc:	003e3206 	br	81a8 <_dtoa_r+0xaec>
    88e0:	28800044 	addi	r2,r5,1
    88e4:	27000044 	addi	fp,r4,1
    88e8:	20800005 	stb	r2,0(r4)
    88ec:	003e6c06 	br	82a0 <_dtoa_r+0xbe4>
    88f0:	d8800f17 	ldw	r2,60(sp)
    88f4:	00bce016 	blt	zero,r2,7c78 <_dtoa_r+0x5bc>
    88f8:	d9800f17 	ldw	r6,60(sp)
    88fc:	303cc51e 	bne	r6,zero,7c14 <_dtoa_r+0x558>
    8900:	0005883a 	mov	r2,zero
    8904:	00d00534 	movhi	r3,16404
    8908:	980b883a 	mov	r5,r19
    890c:	180f883a 	mov	r7,r3
    8910:	9009883a 	mov	r4,r18
    8914:	100d883a 	mov	r6,r2
    8918:	000d5800 	call	d580 <__muldf3>
    891c:	180b883a 	mov	r5,r3
    8920:	a80f883a 	mov	r7,r21
    8924:	1009883a 	mov	r4,r2
    8928:	a00d883a 	mov	r6,r20
    892c:	000dd340 	call	dd34 <__gedf2>
    8930:	103cb80e 	bge	r2,zero,7c14 <_dtoa_r+0x558>
    8934:	0027883a 	mov	r19,zero
    8938:	0025883a 	mov	r18,zero
    893c:	003fc606 	br	8858 <_dtoa_r+0x119c>
    8940:	99400117 	ldw	r5,4(r19)
    8944:	d9001617 	ldw	r4,88(sp)
    8948:	000ac980 	call	ac98 <_Balloc>
    894c:	99800417 	ldw	r6,16(r19)
    8950:	11000304 	addi	r4,r2,12
    8954:	99400304 	addi	r5,r19,12
    8958:	318d883a 	add	r6,r6,r6
    895c:	318d883a 	add	r6,r6,r6
    8960:	31800204 	addi	r6,r6,8
    8964:	1023883a 	mov	r17,r2
    8968:	00052900 	call	5290 <memcpy>
    896c:	d9001617 	ldw	r4,88(sp)
    8970:	880b883a 	mov	r5,r17
    8974:	01800044 	movi	r6,1
    8978:	000b05c0 	call	b05c <__lshift>
    897c:	100b883a 	mov	r5,r2
    8980:	003d9c06 	br	7ff4 <_dtoa_r+0x938>
    8984:	00800e44 	movi	r2,57
    8988:	b8807026 	beq	r23,r2,8b4c <_dtoa_r+0x1490>
    898c:	b8800044 	addi	r2,r23,1
    8990:	b7000044 	addi	fp,r22,1
    8994:	b0800005 	stb	r2,0(r22)
    8998:	003e4106 	br	82a0 <_dtoa_r+0xbe4>
    899c:	d8800317 	ldw	r2,12(sp)
    89a0:	01820034 	movhi	r6,2048
    89a4:	31805504 	addi	r6,r6,340
    89a8:	b009883a 	mov	r4,r22
    89ac:	100e90fa 	slli	r7,r2,3
    89b0:	b80b883a 	mov	r5,r23
    89b4:	398f883a 	add	r7,r7,r6
    89b8:	38bffe17 	ldw	r2,-8(r7)
    89bc:	d9800517 	ldw	r6,20(sp)
    89c0:	38ffff17 	ldw	r3,-4(r7)
    89c4:	37000044 	addi	fp,r6,1
    89c8:	180f883a 	mov	r7,r3
    89cc:	100d883a 	mov	r6,r2
    89d0:	000d5800 	call	d580 <__muldf3>
    89d4:	a80b883a 	mov	r5,r21
    89d8:	a009883a 	mov	r4,r20
    89dc:	182f883a 	mov	r23,r3
    89e0:	102d883a 	mov	r22,r2
    89e4:	000df3c0 	call	df3c <__fixdfsi>
    89e8:	1009883a 	mov	r4,r2
    89ec:	1027883a 	mov	r19,r2
    89f0:	000de440 	call	de44 <__floatsidf>
    89f4:	a80b883a 	mov	r5,r21
    89f8:	a009883a 	mov	r4,r20
    89fc:	180f883a 	mov	r7,r3
    8a00:	100d883a 	mov	r6,r2
    8a04:	000d48c0 	call	d48c <__subdf3>
    8a08:	180b883a 	mov	r5,r3
    8a0c:	d8c00517 	ldw	r3,20(sp)
    8a10:	9cc00c04 	addi	r19,r19,48
    8a14:	1009883a 	mov	r4,r2
    8a18:	1cc00005 	stb	r19,0(r3)
    8a1c:	2021883a 	mov	r16,r4
    8a20:	d9000317 	ldw	r4,12(sp)
    8a24:	00800044 	movi	r2,1
    8a28:	2823883a 	mov	r17,r5
    8a2c:	20802226 	beq	r4,r2,8ab8 <_dtoa_r+0x13fc>
    8a30:	1029883a 	mov	r20,r2
    8a34:	0005883a 	mov	r2,zero
    8a38:	00d00934 	movhi	r3,16420
    8a3c:	180f883a 	mov	r7,r3
    8a40:	100d883a 	mov	r6,r2
    8a44:	880b883a 	mov	r5,r17
    8a48:	8009883a 	mov	r4,r16
    8a4c:	000d5800 	call	d580 <__muldf3>
    8a50:	180b883a 	mov	r5,r3
    8a54:	1009883a 	mov	r4,r2
    8a58:	1823883a 	mov	r17,r3
    8a5c:	1021883a 	mov	r16,r2
    8a60:	000df3c0 	call	df3c <__fixdfsi>
    8a64:	1009883a 	mov	r4,r2
    8a68:	102b883a 	mov	r21,r2
    8a6c:	000de440 	call	de44 <__floatsidf>
    8a70:	880b883a 	mov	r5,r17
    8a74:	8009883a 	mov	r4,r16
    8a78:	180f883a 	mov	r7,r3
    8a7c:	100d883a 	mov	r6,r2
    8a80:	000d48c0 	call	d48c <__subdf3>
    8a84:	180b883a 	mov	r5,r3
    8a88:	d8c00517 	ldw	r3,20(sp)
    8a8c:	1009883a 	mov	r4,r2
    8a90:	ad400c04 	addi	r21,r21,48
    8a94:	1d05883a 	add	r2,r3,r20
    8a98:	15400005 	stb	r21,0(r2)
    8a9c:	2021883a 	mov	r16,r4
    8aa0:	d9000317 	ldw	r4,12(sp)
    8aa4:	a5000044 	addi	r20,r20,1
    8aa8:	2823883a 	mov	r17,r5
    8aac:	a13fe11e 	bne	r20,r4,8a34 <_dtoa_r+0x1378>
    8ab0:	e505883a 	add	r2,fp,r20
    8ab4:	173fffc4 	addi	fp,r2,-1
    8ab8:	0025883a 	mov	r18,zero
    8abc:	04cff834 	movhi	r19,16352
    8ac0:	b009883a 	mov	r4,r22
    8ac4:	b80b883a 	mov	r5,r23
    8ac8:	900d883a 	mov	r6,r18
    8acc:	980f883a 	mov	r7,r19
    8ad0:	000d50c0 	call	d50c <__adddf3>
    8ad4:	180b883a 	mov	r5,r3
    8ad8:	1009883a 	mov	r4,r2
    8adc:	800d883a 	mov	r6,r16
    8ae0:	880f883a 	mov	r7,r17
    8ae4:	000ddbc0 	call	ddbc <__ltdf2>
    8ae8:	103cab16 	blt	r2,zero,7d98 <_dtoa_r+0x6dc>
    8aec:	0009883a 	mov	r4,zero
    8af0:	980b883a 	mov	r5,r19
    8af4:	b80f883a 	mov	r7,r23
    8af8:	b00d883a 	mov	r6,r22
    8afc:	000d48c0 	call	d48c <__subdf3>
    8b00:	180b883a 	mov	r5,r3
    8b04:	880f883a 	mov	r7,r17
    8b08:	1009883a 	mov	r4,r2
    8b0c:	800d883a 	mov	r6,r16
    8b10:	000dcac0 	call	dcac <__gtdf2>
    8b14:	00bc470e 	bge	zero,r2,7c34 <_dtoa_r+0x578>
    8b18:	00c00c04 	movi	r3,48
    8b1c:	e73fffc4 	addi	fp,fp,-1
    8b20:	e0800007 	ldb	r2,0(fp)
    8b24:	10fffd26 	beq	r2,r3,8b1c <_dtoa_r+0x1460>
    8b28:	d9800417 	ldw	r6,16(sp)
    8b2c:	e7000044 	addi	fp,fp,1
    8b30:	d9800d15 	stw	r6,52(sp)
    8b34:	003cab06 	br	7de4 <_dtoa_r+0x728>
    8b38:	d8c00f17 	ldw	r3,60(sp)
    8b3c:	d9001117 	ldw	r4,68(sp)
    8b40:	20e1c83a 	sub	r16,r4,r3
    8b44:	0007883a 	mov	r3,zero
    8b48:	003d9b06 	br	81b8 <_dtoa_r+0xafc>
    8b4c:	00800e44 	movi	r2,57
    8b50:	b0800005 	stb	r2,0(r22)
    8b54:	b5800044 	addi	r22,r22,1
    8b58:	003dc106 	br	8260 <_dtoa_r+0xba4>
    8b5c:	05800084 	movi	r22,2
    8b60:	003bf706 	br	7b40 <_dtoa_r+0x484>
    8b64:	d9000f17 	ldw	r4,60(sp)
    8b68:	013c000e 	bge	zero,r4,7b6c <_dtoa_r+0x4b0>
    8b6c:	d9800e17 	ldw	r6,56(sp)
    8b70:	01bc300e 	bge	zero,r6,7c34 <_dtoa_r+0x578>
    8b74:	0005883a 	mov	r2,zero
    8b78:	00d00934 	movhi	r3,16420
    8b7c:	a80b883a 	mov	r5,r21
    8b80:	180f883a 	mov	r7,r3
    8b84:	a009883a 	mov	r4,r20
    8b88:	100d883a 	mov	r6,r2
    8b8c:	000d5800 	call	d580 <__muldf3>
    8b90:	b1000044 	addi	r4,r22,1
    8b94:	1021883a 	mov	r16,r2
    8b98:	1823883a 	mov	r17,r3
    8b9c:	000de440 	call	de44 <__floatsidf>
    8ba0:	880b883a 	mov	r5,r17
    8ba4:	8009883a 	mov	r4,r16
    8ba8:	180f883a 	mov	r7,r3
    8bac:	100d883a 	mov	r6,r2
    8bb0:	000d5800 	call	d580 <__muldf3>
    8bb4:	0011883a 	mov	r8,zero
    8bb8:	02500734 	movhi	r9,16412
    8bbc:	180b883a 	mov	r5,r3
    8bc0:	480f883a 	mov	r7,r9
    8bc4:	1009883a 	mov	r4,r2
    8bc8:	400d883a 	mov	r6,r8
    8bcc:	000d50c0 	call	d50c <__adddf3>
    8bd0:	102d883a 	mov	r22,r2
    8bd4:	00bf3034 	movhi	r2,64704
    8bd8:	10ef883a 	add	r23,r2,r3
    8bdc:	d8800d17 	ldw	r2,52(sp)
    8be0:	d8c00e17 	ldw	r3,56(sp)
    8be4:	8029883a 	mov	r20,r16
    8be8:	10bfffc4 	addi	r2,r2,-1
    8bec:	882b883a 	mov	r21,r17
    8bf0:	d8800415 	stw	r2,16(sp)
    8bf4:	d8c00315 	stw	r3,12(sp)
    8bf8:	003e8306 	br	8608 <_dtoa_r+0xf4c>
    8bfc:	d8800117 	ldw	r2,4(sp)
    8c00:	dc001117 	ldw	r16,68(sp)
    8c04:	dc801017 	ldw	r18,64(sp)
    8c08:	00c00d84 	movi	r3,54
    8c0c:	1887c83a 	sub	r3,r3,r2
    8c10:	003d6906 	br	81b8 <_dtoa_r+0xafc>
    8c14:	01800044 	movi	r6,1
    8c18:	3021883a 	mov	r16,r6
    8c1c:	d9800f15 	stw	r6,60(sp)
    8c20:	d9802615 	stw	r6,152(sp)
    8c24:	d9800e15 	stw	r6,56(sp)
    8c28:	003b9306 	br	7a78 <_dtoa_r+0x3bc>
    8c2c:	b021883a 	mov	r16,r22
    8c30:	dd800f15 	stw	r22,60(sp)
    8c34:	003b9006 	br	7a78 <_dtoa_r+0x3bc>
    8c38:	103e221e 	bne	r2,zero,84c4 <_dtoa_r+0xe08>
    8c3c:	b880004c 	andi	r2,r23,1
    8c40:	1005003a 	cmpeq	r2,r2,zero
    8c44:	103e1f1e 	bne	r2,zero,84c4 <_dtoa_r+0xe08>
    8c48:	003e1b06 	br	84b8 <_dtoa_r+0xdfc>
    8c4c:	d9001617 	ldw	r4,88(sp)
    8c50:	980b883a 	mov	r5,r19
    8c54:	01800284 	movi	r6,10
    8c58:	000f883a 	mov	r7,zero
    8c5c:	000b3cc0 	call	b3cc <__multadd>
    8c60:	d8c00e17 	ldw	r3,56(sp)
    8c64:	1027883a 	mov	r19,r2
    8c68:	d8c00f15 	stw	r3,60(sp)
    8c6c:	003cd306 	br	7fbc <_dtoa_r+0x900>

00008c70 <_fflush_r>:
    8c70:	defffb04 	addi	sp,sp,-20
    8c74:	dcc00315 	stw	r19,12(sp)
    8c78:	dc800215 	stw	r18,8(sp)
    8c7c:	dfc00415 	stw	ra,16(sp)
    8c80:	dc400115 	stw	r17,4(sp)
    8c84:	dc000015 	stw	r16,0(sp)
    8c88:	2027883a 	mov	r19,r4
    8c8c:	2825883a 	mov	r18,r5
    8c90:	20000226 	beq	r4,zero,8c9c <_fflush_r+0x2c>
    8c94:	20800e17 	ldw	r2,56(r4)
    8c98:	10005626 	beq	r2,zero,8df4 <_fflush_r+0x184>
    8c9c:	9100030b 	ldhu	r4,12(r18)
    8ca0:	20ffffcc 	andi	r3,r4,65535
    8ca4:	18e0001c 	xori	r3,r3,32768
    8ca8:	18e00004 	addi	r3,r3,-32768
    8cac:	1880020c 	andi	r2,r3,8
    8cb0:	1000261e 	bne	r2,zero,8d4c <_fflush_r+0xdc>
    8cb4:	90c00117 	ldw	r3,4(r18)
    8cb8:	20820014 	ori	r2,r4,2048
    8cbc:	9080030d 	sth	r2,12(r18)
    8cc0:	1009883a 	mov	r4,r2
    8cc4:	00c0400e 	bge	zero,r3,8dc8 <_fflush_r+0x158>
    8cc8:	92000a17 	ldw	r8,40(r18)
    8ccc:	40004026 	beq	r8,zero,8dd0 <_fflush_r+0x160>
    8cd0:	2084000c 	andi	r2,r4,4096
    8cd4:	10005326 	beq	r2,zero,8e24 <_fflush_r+0x1b4>
    8cd8:	94001417 	ldw	r16,80(r18)
    8cdc:	9080030b 	ldhu	r2,12(r18)
    8ce0:	1080010c 	andi	r2,r2,4
    8ce4:	1000481e 	bne	r2,zero,8e08 <_fflush_r+0x198>
    8ce8:	91400717 	ldw	r5,28(r18)
    8cec:	9809883a 	mov	r4,r19
    8cf0:	800d883a 	mov	r6,r16
    8cf4:	000f883a 	mov	r7,zero
    8cf8:	403ee83a 	callr	r8
    8cfc:	8080261e 	bne	r16,r2,8d98 <_fflush_r+0x128>
    8d00:	9080030b 	ldhu	r2,12(r18)
    8d04:	91000417 	ldw	r4,16(r18)
    8d08:	90000115 	stw	zero,4(r18)
    8d0c:	10bdffcc 	andi	r2,r2,63487
    8d10:	10ffffcc 	andi	r3,r2,65535
    8d14:	18c4000c 	andi	r3,r3,4096
    8d18:	9080030d 	sth	r2,12(r18)
    8d1c:	91000015 	stw	r4,0(r18)
    8d20:	18002b26 	beq	r3,zero,8dd0 <_fflush_r+0x160>
    8d24:	0007883a 	mov	r3,zero
    8d28:	1805883a 	mov	r2,r3
    8d2c:	94001415 	stw	r16,80(r18)
    8d30:	dfc00417 	ldw	ra,16(sp)
    8d34:	dcc00317 	ldw	r19,12(sp)
    8d38:	dc800217 	ldw	r18,8(sp)
    8d3c:	dc400117 	ldw	r17,4(sp)
    8d40:	dc000017 	ldw	r16,0(sp)
    8d44:	dec00504 	addi	sp,sp,20
    8d48:	f800283a 	ret
    8d4c:	94400417 	ldw	r17,16(r18)
    8d50:	88001f26 	beq	r17,zero,8dd0 <_fflush_r+0x160>
    8d54:	90800017 	ldw	r2,0(r18)
    8d58:	18c000cc 	andi	r3,r3,3
    8d5c:	94400015 	stw	r17,0(r18)
    8d60:	1461c83a 	sub	r16,r2,r17
    8d64:	18002526 	beq	r3,zero,8dfc <_fflush_r+0x18c>
    8d68:	0005883a 	mov	r2,zero
    8d6c:	90800215 	stw	r2,8(r18)
    8d70:	0400170e 	bge	zero,r16,8dd0 <_fflush_r+0x160>
    8d74:	90c00917 	ldw	r3,36(r18)
    8d78:	91400717 	ldw	r5,28(r18)
    8d7c:	880d883a 	mov	r6,r17
    8d80:	800f883a 	mov	r7,r16
    8d84:	9809883a 	mov	r4,r19
    8d88:	183ee83a 	callr	r3
    8d8c:	88a3883a 	add	r17,r17,r2
    8d90:	80a1c83a 	sub	r16,r16,r2
    8d94:	00bff616 	blt	zero,r2,8d70 <_fflush_r+0x100>
    8d98:	9080030b 	ldhu	r2,12(r18)
    8d9c:	00ffffc4 	movi	r3,-1
    8da0:	10801014 	ori	r2,r2,64
    8da4:	9080030d 	sth	r2,12(r18)
    8da8:	1805883a 	mov	r2,r3
    8dac:	dfc00417 	ldw	ra,16(sp)
    8db0:	dcc00317 	ldw	r19,12(sp)
    8db4:	dc800217 	ldw	r18,8(sp)
    8db8:	dc400117 	ldw	r17,4(sp)
    8dbc:	dc000017 	ldw	r16,0(sp)
    8dc0:	dec00504 	addi	sp,sp,20
    8dc4:	f800283a 	ret
    8dc8:	90800f17 	ldw	r2,60(r18)
    8dcc:	00bfbe16 	blt	zero,r2,8cc8 <_fflush_r+0x58>
    8dd0:	0007883a 	mov	r3,zero
    8dd4:	1805883a 	mov	r2,r3
    8dd8:	dfc00417 	ldw	ra,16(sp)
    8ddc:	dcc00317 	ldw	r19,12(sp)
    8de0:	dc800217 	ldw	r18,8(sp)
    8de4:	dc400117 	ldw	r17,4(sp)
    8de8:	dc000017 	ldw	r16,0(sp)
    8dec:	dec00504 	addi	sp,sp,20
    8df0:	f800283a 	ret
    8df4:	0008f080 	call	8f08 <__sinit>
    8df8:	003fa806 	br	8c9c <_fflush_r+0x2c>
    8dfc:	90800517 	ldw	r2,20(r18)
    8e00:	90800215 	stw	r2,8(r18)
    8e04:	003fda06 	br	8d70 <_fflush_r+0x100>
    8e08:	90800117 	ldw	r2,4(r18)
    8e0c:	90c00c17 	ldw	r3,48(r18)
    8e10:	80a1c83a 	sub	r16,r16,r2
    8e14:	183fb426 	beq	r3,zero,8ce8 <_fflush_r+0x78>
    8e18:	90800f17 	ldw	r2,60(r18)
    8e1c:	80a1c83a 	sub	r16,r16,r2
    8e20:	003fb106 	br	8ce8 <_fflush_r+0x78>
    8e24:	91400717 	ldw	r5,28(r18)
    8e28:	9809883a 	mov	r4,r19
    8e2c:	000d883a 	mov	r6,zero
    8e30:	01c00044 	movi	r7,1
    8e34:	403ee83a 	callr	r8
    8e38:	1021883a 	mov	r16,r2
    8e3c:	00bfffc4 	movi	r2,-1
    8e40:	80800226 	beq	r16,r2,8e4c <_fflush_r+0x1dc>
    8e44:	92000a17 	ldw	r8,40(r18)
    8e48:	003fa406 	br	8cdc <_fflush_r+0x6c>
    8e4c:	98c00017 	ldw	r3,0(r19)
    8e50:	00800744 	movi	r2,29
    8e54:	18bfde26 	beq	r3,r2,8dd0 <_fflush_r+0x160>
    8e58:	9080030b 	ldhu	r2,12(r18)
    8e5c:	8007883a 	mov	r3,r16
    8e60:	10801014 	ori	r2,r2,64
    8e64:	9080030d 	sth	r2,12(r18)
    8e68:	003fcf06 	br	8da8 <_fflush_r+0x138>

00008e6c <fflush>:
    8e6c:	01400074 	movhi	r5,1
    8e70:	29631c04 	addi	r5,r5,-29584
    8e74:	2007883a 	mov	r3,r4
    8e78:	20000526 	beq	r4,zero,8e90 <fflush+0x24>
    8e7c:	00820034 	movhi	r2,2048
    8e80:	10892d04 	addi	r2,r2,9396
    8e84:	11000017 	ldw	r4,0(r2)
    8e88:	180b883a 	mov	r5,r3
    8e8c:	0008c701 	jmpi	8c70 <_fflush_r>
    8e90:	00820034 	movhi	r2,2048
    8e94:	10892e04 	addi	r2,r2,9400
    8e98:	11000017 	ldw	r4,0(r2)
    8e9c:	0009a3c1 	jmpi	9a3c <_fwalk_reent>

00008ea0 <std>:
    8ea0:	00800074 	movhi	r2,1
    8ea4:	10af7804 	addi	r2,r2,-16928
    8ea8:	20800b15 	stw	r2,44(r4)
    8eac:	00800074 	movhi	r2,1
    8eb0:	10afb304 	addi	r2,r2,-16692
    8eb4:	20800815 	stw	r2,32(r4)
    8eb8:	00c00074 	movhi	r3,1
    8ebc:	18ef9404 	addi	r3,r3,-16816
    8ec0:	00800074 	movhi	r2,1
    8ec4:	10af7a04 	addi	r2,r2,-16920
    8ec8:	2140030d 	sth	r5,12(r4)
    8ecc:	2180038d 	sth	r6,14(r4)
    8ed0:	20c00915 	stw	r3,36(r4)
    8ed4:	20800a15 	stw	r2,40(r4)
    8ed8:	20000015 	stw	zero,0(r4)
    8edc:	20000115 	stw	zero,4(r4)
    8ee0:	20000215 	stw	zero,8(r4)
    8ee4:	20000415 	stw	zero,16(r4)
    8ee8:	20000515 	stw	zero,20(r4)
    8eec:	20000615 	stw	zero,24(r4)
    8ef0:	21000715 	stw	r4,28(r4)
    8ef4:	f800283a 	ret

00008ef8 <__sfp_lock_acquire>:
    8ef8:	f800283a 	ret

00008efc <__sfp_lock_release>:
    8efc:	f800283a 	ret

00008f00 <__sinit_lock_acquire>:
    8f00:	f800283a 	ret

00008f04 <__sinit_lock_release>:
    8f04:	f800283a 	ret

00008f08 <__sinit>:
    8f08:	20800e17 	ldw	r2,56(r4)
    8f0c:	defffd04 	addi	sp,sp,-12
    8f10:	dc400115 	stw	r17,4(sp)
    8f14:	dc000015 	stw	r16,0(sp)
    8f18:	dfc00215 	stw	ra,8(sp)
    8f1c:	04400044 	movi	r17,1
    8f20:	01400104 	movi	r5,4
    8f24:	000d883a 	mov	r6,zero
    8f28:	2021883a 	mov	r16,r4
    8f2c:	2200bb04 	addi	r8,r4,748
    8f30:	200f883a 	mov	r7,r4
    8f34:	10000526 	beq	r2,zero,8f4c <__sinit+0x44>
    8f38:	dfc00217 	ldw	ra,8(sp)
    8f3c:	dc400117 	ldw	r17,4(sp)
    8f40:	dc000017 	ldw	r16,0(sp)
    8f44:	dec00304 	addi	sp,sp,12
    8f48:	f800283a 	ret
    8f4c:	21000117 	ldw	r4,4(r4)
    8f50:	00800074 	movhi	r2,1
    8f54:	10a3fb04 	addi	r2,r2,-28692
    8f58:	00c000c4 	movi	r3,3
    8f5c:	80800f15 	stw	r2,60(r16)
    8f60:	80c0b915 	stw	r3,740(r16)
    8f64:	8200ba15 	stw	r8,744(r16)
    8f68:	84400e15 	stw	r17,56(r16)
    8f6c:	8000b815 	stw	zero,736(r16)
    8f70:	0008ea00 	call	8ea0 <std>
    8f74:	81000217 	ldw	r4,8(r16)
    8f78:	880d883a 	mov	r6,r17
    8f7c:	800f883a 	mov	r7,r16
    8f80:	01400284 	movi	r5,10
    8f84:	0008ea00 	call	8ea0 <std>
    8f88:	81000317 	ldw	r4,12(r16)
    8f8c:	800f883a 	mov	r7,r16
    8f90:	01400484 	movi	r5,18
    8f94:	01800084 	movi	r6,2
    8f98:	dfc00217 	ldw	ra,8(sp)
    8f9c:	dc400117 	ldw	r17,4(sp)
    8fa0:	dc000017 	ldw	r16,0(sp)
    8fa4:	dec00304 	addi	sp,sp,12
    8fa8:	0008ea01 	jmpi	8ea0 <std>

00008fac <__fp_lock>:
    8fac:	0005883a 	mov	r2,zero
    8fb0:	f800283a 	ret

00008fb4 <__fp_unlock>:
    8fb4:	0005883a 	mov	r2,zero
    8fb8:	f800283a 	ret

00008fbc <__fp_unlock_all>:
    8fbc:	00820034 	movhi	r2,2048
    8fc0:	10892d04 	addi	r2,r2,9396
    8fc4:	11000017 	ldw	r4,0(r2)
    8fc8:	01400074 	movhi	r5,1
    8fcc:	2963ed04 	addi	r5,r5,-28748
    8fd0:	0009b041 	jmpi	9b04 <_fwalk>

00008fd4 <__fp_lock_all>:
    8fd4:	00820034 	movhi	r2,2048
    8fd8:	10892d04 	addi	r2,r2,9396
    8fdc:	11000017 	ldw	r4,0(r2)
    8fe0:	01400074 	movhi	r5,1
    8fe4:	2963eb04 	addi	r5,r5,-28756
    8fe8:	0009b041 	jmpi	9b04 <_fwalk>

00008fec <_cleanup_r>:
    8fec:	01400074 	movhi	r5,1
    8ff0:	2970c204 	addi	r5,r5,-15608
    8ff4:	0009b041 	jmpi	9b04 <_fwalk>

00008ff8 <_cleanup>:
    8ff8:	00820034 	movhi	r2,2048
    8ffc:	10892e04 	addi	r2,r2,9400
    9000:	11000017 	ldw	r4,0(r2)
    9004:	0008fec1 	jmpi	8fec <_cleanup_r>

00009008 <__sfmoreglue>:
    9008:	defffc04 	addi	sp,sp,-16
    900c:	dc400115 	stw	r17,4(sp)
    9010:	2c401724 	muli	r17,r5,92
    9014:	dc800215 	stw	r18,8(sp)
    9018:	2825883a 	mov	r18,r5
    901c:	89400304 	addi	r5,r17,12
    9020:	dc000015 	stw	r16,0(sp)
    9024:	dfc00315 	stw	ra,12(sp)
    9028:	0009e140 	call	9e14 <_malloc_r>
    902c:	0021883a 	mov	r16,zero
    9030:	880d883a 	mov	r6,r17
    9034:	000b883a 	mov	r5,zero
    9038:	10000626 	beq	r2,zero,9054 <__sfmoreglue+0x4c>
    903c:	11000304 	addi	r4,r2,12
    9040:	14800115 	stw	r18,4(r2)
    9044:	10000015 	stw	zero,0(r2)
    9048:	11000215 	stw	r4,8(r2)
    904c:	1021883a 	mov	r16,r2
    9050:	00053300 	call	5330 <memset>
    9054:	8005883a 	mov	r2,r16
    9058:	dfc00317 	ldw	ra,12(sp)
    905c:	dc800217 	ldw	r18,8(sp)
    9060:	dc400117 	ldw	r17,4(sp)
    9064:	dc000017 	ldw	r16,0(sp)
    9068:	dec00404 	addi	sp,sp,16
    906c:	f800283a 	ret

00009070 <__sfp>:
    9070:	defffd04 	addi	sp,sp,-12
    9074:	00820034 	movhi	r2,2048
    9078:	10892e04 	addi	r2,r2,9400
    907c:	dc000015 	stw	r16,0(sp)
    9080:	14000017 	ldw	r16,0(r2)
    9084:	dc400115 	stw	r17,4(sp)
    9088:	dfc00215 	stw	ra,8(sp)
    908c:	80800e17 	ldw	r2,56(r16)
    9090:	2023883a 	mov	r17,r4
    9094:	10002626 	beq	r2,zero,9130 <__sfp+0xc0>
    9098:	8400b804 	addi	r16,r16,736
    909c:	80800117 	ldw	r2,4(r16)
    90a0:	81000217 	ldw	r4,8(r16)
    90a4:	10ffffc4 	addi	r3,r2,-1
    90a8:	18000916 	blt	r3,zero,90d0 <__sfp+0x60>
    90ac:	2080030f 	ldh	r2,12(r4)
    90b0:	10000b26 	beq	r2,zero,90e0 <__sfp+0x70>
    90b4:	017fffc4 	movi	r5,-1
    90b8:	00000206 	br	90c4 <__sfp+0x54>
    90bc:	2080030f 	ldh	r2,12(r4)
    90c0:	10000726 	beq	r2,zero,90e0 <__sfp+0x70>
    90c4:	18ffffc4 	addi	r3,r3,-1
    90c8:	21001704 	addi	r4,r4,92
    90cc:	197ffb1e 	bne	r3,r5,90bc <__sfp+0x4c>
    90d0:	80800017 	ldw	r2,0(r16)
    90d4:	10001926 	beq	r2,zero,913c <__sfp+0xcc>
    90d8:	1021883a 	mov	r16,r2
    90dc:	003fef06 	br	909c <__sfp+0x2c>
    90e0:	00bfffc4 	movi	r2,-1
    90e4:	00c00044 	movi	r3,1
    90e8:	2080038d 	sth	r2,14(r4)
    90ec:	20c0030d 	sth	r3,12(r4)
    90f0:	20000015 	stw	zero,0(r4)
    90f4:	20000215 	stw	zero,8(r4)
    90f8:	20000115 	stw	zero,4(r4)
    90fc:	20000415 	stw	zero,16(r4)
    9100:	20000515 	stw	zero,20(r4)
    9104:	20000615 	stw	zero,24(r4)
    9108:	20000c15 	stw	zero,48(r4)
    910c:	20000d15 	stw	zero,52(r4)
    9110:	20001115 	stw	zero,68(r4)
    9114:	20001215 	stw	zero,72(r4)
    9118:	2005883a 	mov	r2,r4
    911c:	dfc00217 	ldw	ra,8(sp)
    9120:	dc400117 	ldw	r17,4(sp)
    9124:	dc000017 	ldw	r16,0(sp)
    9128:	dec00304 	addi	sp,sp,12
    912c:	f800283a 	ret
    9130:	8009883a 	mov	r4,r16
    9134:	0008f080 	call	8f08 <__sinit>
    9138:	003fd706 	br	9098 <__sfp+0x28>
    913c:	8809883a 	mov	r4,r17
    9140:	01400104 	movi	r5,4
    9144:	00090080 	call	9008 <__sfmoreglue>
    9148:	80800015 	stw	r2,0(r16)
    914c:	103fe21e 	bne	r2,zero,90d8 <__sfp+0x68>
    9150:	00800304 	movi	r2,12
    9154:	0009883a 	mov	r4,zero
    9158:	88800015 	stw	r2,0(r17)
    915c:	003fee06 	br	9118 <__sfp+0xa8>

00009160 <_malloc_trim_r>:
    9160:	defffb04 	addi	sp,sp,-20
    9164:	dcc00315 	stw	r19,12(sp)
    9168:	04c20034 	movhi	r19,2048
    916c:	9cc2c104 	addi	r19,r19,2820
    9170:	dc800215 	stw	r18,8(sp)
    9174:	dc400115 	stw	r17,4(sp)
    9178:	dc000015 	stw	r16,0(sp)
    917c:	2823883a 	mov	r17,r5
    9180:	2025883a 	mov	r18,r4
    9184:	dfc00415 	stw	ra,16(sp)
    9188:	000eeb80 	call	eeb8 <__malloc_lock>
    918c:	98800217 	ldw	r2,8(r19)
    9190:	9009883a 	mov	r4,r18
    9194:	000b883a 	mov	r5,zero
    9198:	10c00117 	ldw	r3,4(r2)
    919c:	00bfff04 	movi	r2,-4
    91a0:	18a0703a 	and	r16,r3,r2
    91a4:	8463c83a 	sub	r17,r16,r17
    91a8:	8c43fbc4 	addi	r17,r17,4079
    91ac:	8822d33a 	srli	r17,r17,12
    91b0:	0083ffc4 	movi	r2,4095
    91b4:	8c7fffc4 	addi	r17,r17,-1
    91b8:	8822933a 	slli	r17,r17,12
    91bc:	1440060e 	bge	r2,r17,91d8 <_malloc_trim_r+0x78>
    91c0:	000bd700 	call	bd70 <_sbrk_r>
    91c4:	98c00217 	ldw	r3,8(r19)
    91c8:	9009883a 	mov	r4,r18
    91cc:	044bc83a 	sub	r5,zero,r17
    91d0:	80c7883a 	add	r3,r16,r3
    91d4:	10c00926 	beq	r2,r3,91fc <_malloc_trim_r+0x9c>
    91d8:	000eed80 	call	eed8 <__malloc_unlock>
    91dc:	0005883a 	mov	r2,zero
    91e0:	dfc00417 	ldw	ra,16(sp)
    91e4:	dcc00317 	ldw	r19,12(sp)
    91e8:	dc800217 	ldw	r18,8(sp)
    91ec:	dc400117 	ldw	r17,4(sp)
    91f0:	dc000017 	ldw	r16,0(sp)
    91f4:	dec00504 	addi	sp,sp,20
    91f8:	f800283a 	ret
    91fc:	9009883a 	mov	r4,r18
    9200:	000bd700 	call	bd70 <_sbrk_r>
    9204:	844dc83a 	sub	r6,r16,r17
    9208:	00ffffc4 	movi	r3,-1
    920c:	9009883a 	mov	r4,r18
    9210:	000b883a 	mov	r5,zero
    9214:	01c20234 	movhi	r7,2056
    9218:	39fddc04 	addi	r7,r7,-2192
    921c:	31800054 	ori	r6,r6,1
    9220:	10c00926 	beq	r2,r3,9248 <_malloc_trim_r+0xe8>
    9224:	38800017 	ldw	r2,0(r7)
    9228:	98c00217 	ldw	r3,8(r19)
    922c:	9009883a 	mov	r4,r18
    9230:	1445c83a 	sub	r2,r2,r17
    9234:	38800015 	stw	r2,0(r7)
    9238:	19800115 	stw	r6,4(r3)
    923c:	000eed80 	call	eed8 <__malloc_unlock>
    9240:	00800044 	movi	r2,1
    9244:	003fe606 	br	91e0 <_malloc_trim_r+0x80>
    9248:	000bd700 	call	bd70 <_sbrk_r>
    924c:	99800217 	ldw	r6,8(r19)
    9250:	100f883a 	mov	r7,r2
    9254:	9009883a 	mov	r4,r18
    9258:	1187c83a 	sub	r3,r2,r6
    925c:	008003c4 	movi	r2,15
    9260:	19400054 	ori	r5,r3,1
    9264:	10ffdc0e 	bge	r2,r3,91d8 <_malloc_trim_r+0x78>
    9268:	00820034 	movhi	r2,2048
    926c:	10893204 	addi	r2,r2,9416
    9270:	10c00017 	ldw	r3,0(r2)
    9274:	00820234 	movhi	r2,2056
    9278:	10bddc04 	addi	r2,r2,-2192
    927c:	31400115 	stw	r5,4(r6)
    9280:	38c7c83a 	sub	r3,r7,r3
    9284:	10c00015 	stw	r3,0(r2)
    9288:	003fd306 	br	91d8 <_malloc_trim_r+0x78>

0000928c <_free_r>:
    928c:	defffd04 	addi	sp,sp,-12
    9290:	dc400115 	stw	r17,4(sp)
    9294:	dc000015 	stw	r16,0(sp)
    9298:	dfc00215 	stw	ra,8(sp)
    929c:	2821883a 	mov	r16,r5
    92a0:	2023883a 	mov	r17,r4
    92a4:	28005a26 	beq	r5,zero,9410 <_free_r+0x184>
    92a8:	000eeb80 	call	eeb8 <__malloc_lock>
    92ac:	823ffe04 	addi	r8,r16,-8
    92b0:	41400117 	ldw	r5,4(r8)
    92b4:	00bfff84 	movi	r2,-2
    92b8:	02820034 	movhi	r10,2048
    92bc:	5282c104 	addi	r10,r10,2820
    92c0:	288e703a 	and	r7,r5,r2
    92c4:	41cd883a 	add	r6,r8,r7
    92c8:	30c00117 	ldw	r3,4(r6)
    92cc:	51000217 	ldw	r4,8(r10)
    92d0:	00bfff04 	movi	r2,-4
    92d4:	1892703a 	and	r9,r3,r2
    92d8:	5017883a 	mov	r11,r10
    92dc:	31006726 	beq	r6,r4,947c <_free_r+0x1f0>
    92e0:	2880004c 	andi	r2,r5,1
    92e4:	1005003a 	cmpeq	r2,r2,zero
    92e8:	32400115 	stw	r9,4(r6)
    92ec:	10001a1e 	bne	r2,zero,9358 <_free_r+0xcc>
    92f0:	000b883a 	mov	r5,zero
    92f4:	3247883a 	add	r3,r6,r9
    92f8:	18800117 	ldw	r2,4(r3)
    92fc:	1080004c 	andi	r2,r2,1
    9300:	1000231e 	bne	r2,zero,9390 <_free_r+0x104>
    9304:	280ac03a 	cmpne	r5,r5,zero
    9308:	3a4f883a 	add	r7,r7,r9
    930c:	2800451e 	bne	r5,zero,9424 <_free_r+0x198>
    9310:	31000217 	ldw	r4,8(r6)
    9314:	00820034 	movhi	r2,2048
    9318:	1082c304 	addi	r2,r2,2828
    931c:	20807b26 	beq	r4,r2,950c <_free_r+0x280>
    9320:	30800317 	ldw	r2,12(r6)
    9324:	3a07883a 	add	r3,r7,r8
    9328:	19c00015 	stw	r7,0(r3)
    932c:	11000215 	stw	r4,8(r2)
    9330:	20800315 	stw	r2,12(r4)
    9334:	38800054 	ori	r2,r7,1
    9338:	40800115 	stw	r2,4(r8)
    933c:	28001a26 	beq	r5,zero,93a8 <_free_r+0x11c>
    9340:	8809883a 	mov	r4,r17
    9344:	dfc00217 	ldw	ra,8(sp)
    9348:	dc400117 	ldw	r17,4(sp)
    934c:	dc000017 	ldw	r16,0(sp)
    9350:	dec00304 	addi	sp,sp,12
    9354:	000eed81 	jmpi	eed8 <__malloc_unlock>
    9358:	80bffe17 	ldw	r2,-8(r16)
    935c:	50c00204 	addi	r3,r10,8
    9360:	4091c83a 	sub	r8,r8,r2
    9364:	41000217 	ldw	r4,8(r8)
    9368:	388f883a 	add	r7,r7,r2
    936c:	20c06126 	beq	r4,r3,94f4 <_free_r+0x268>
    9370:	40800317 	ldw	r2,12(r8)
    9374:	3247883a 	add	r3,r6,r9
    9378:	000b883a 	mov	r5,zero
    937c:	11000215 	stw	r4,8(r2)
    9380:	20800315 	stw	r2,12(r4)
    9384:	18800117 	ldw	r2,4(r3)
    9388:	1080004c 	andi	r2,r2,1
    938c:	103fdd26 	beq	r2,zero,9304 <_free_r+0x78>
    9390:	38800054 	ori	r2,r7,1
    9394:	3a07883a 	add	r3,r7,r8
    9398:	280ac03a 	cmpne	r5,r5,zero
    939c:	40800115 	stw	r2,4(r8)
    93a0:	19c00015 	stw	r7,0(r3)
    93a4:	283fe61e 	bne	r5,zero,9340 <_free_r+0xb4>
    93a8:	00807fc4 	movi	r2,511
    93ac:	11c01f2e 	bgeu	r2,r7,942c <_free_r+0x1a0>
    93b0:	3806d27a 	srli	r3,r7,9
    93b4:	1800481e 	bne	r3,zero,94d8 <_free_r+0x24c>
    93b8:	3804d0fa 	srli	r2,r7,3
    93bc:	100690fa 	slli	r3,r2,3
    93c0:	1acd883a 	add	r6,r3,r11
    93c4:	31400217 	ldw	r5,8(r6)
    93c8:	31405926 	beq	r6,r5,9530 <_free_r+0x2a4>
    93cc:	28800117 	ldw	r2,4(r5)
    93d0:	00ffff04 	movi	r3,-4
    93d4:	10c4703a 	and	r2,r2,r3
    93d8:	3880022e 	bgeu	r7,r2,93e4 <_free_r+0x158>
    93dc:	29400217 	ldw	r5,8(r5)
    93e0:	317ffa1e 	bne	r6,r5,93cc <_free_r+0x140>
    93e4:	29800317 	ldw	r6,12(r5)
    93e8:	41800315 	stw	r6,12(r8)
    93ec:	41400215 	stw	r5,8(r8)
    93f0:	8809883a 	mov	r4,r17
    93f4:	2a000315 	stw	r8,12(r5)
    93f8:	32000215 	stw	r8,8(r6)
    93fc:	dfc00217 	ldw	ra,8(sp)
    9400:	dc400117 	ldw	r17,4(sp)
    9404:	dc000017 	ldw	r16,0(sp)
    9408:	dec00304 	addi	sp,sp,12
    940c:	000eed81 	jmpi	eed8 <__malloc_unlock>
    9410:	dfc00217 	ldw	ra,8(sp)
    9414:	dc400117 	ldw	r17,4(sp)
    9418:	dc000017 	ldw	r16,0(sp)
    941c:	dec00304 	addi	sp,sp,12
    9420:	f800283a 	ret
    9424:	31000217 	ldw	r4,8(r6)
    9428:	003fbd06 	br	9320 <_free_r+0x94>
    942c:	3806d0fa 	srli	r3,r7,3
    9430:	00800044 	movi	r2,1
    9434:	51400117 	ldw	r5,4(r10)
    9438:	180890fa 	slli	r4,r3,3
    943c:	1807d0ba 	srai	r3,r3,2
    9440:	22c9883a 	add	r4,r4,r11
    9444:	21800217 	ldw	r6,8(r4)
    9448:	10c4983a 	sll	r2,r2,r3
    944c:	41000315 	stw	r4,12(r8)
    9450:	41800215 	stw	r6,8(r8)
    9454:	288ab03a 	or	r5,r5,r2
    9458:	22000215 	stw	r8,8(r4)
    945c:	8809883a 	mov	r4,r17
    9460:	51400115 	stw	r5,4(r10)
    9464:	32000315 	stw	r8,12(r6)
    9468:	dfc00217 	ldw	ra,8(sp)
    946c:	dc400117 	ldw	r17,4(sp)
    9470:	dc000017 	ldw	r16,0(sp)
    9474:	dec00304 	addi	sp,sp,12
    9478:	000eed81 	jmpi	eed8 <__malloc_unlock>
    947c:	2880004c 	andi	r2,r5,1
    9480:	3a4d883a 	add	r6,r7,r9
    9484:	1000071e 	bne	r2,zero,94a4 <_free_r+0x218>
    9488:	80bffe17 	ldw	r2,-8(r16)
    948c:	4091c83a 	sub	r8,r8,r2
    9490:	41000317 	ldw	r4,12(r8)
    9494:	40c00217 	ldw	r3,8(r8)
    9498:	308d883a 	add	r6,r6,r2
    949c:	20c00215 	stw	r3,8(r4)
    94a0:	19000315 	stw	r4,12(r3)
    94a4:	00820034 	movhi	r2,2048
    94a8:	10893104 	addi	r2,r2,9412
    94ac:	11000017 	ldw	r4,0(r2)
    94b0:	30c00054 	ori	r3,r6,1
    94b4:	52000215 	stw	r8,8(r10)
    94b8:	40c00115 	stw	r3,4(r8)
    94bc:	313fa036 	bltu	r6,r4,9340 <_free_r+0xb4>
    94c0:	00820034 	movhi	r2,2048
    94c4:	10895f04 	addi	r2,r2,9596
    94c8:	11400017 	ldw	r5,0(r2)
    94cc:	8809883a 	mov	r4,r17
    94d0:	00091600 	call	9160 <_malloc_trim_r>
    94d4:	003f9a06 	br	9340 <_free_r+0xb4>
    94d8:	00800104 	movi	r2,4
    94dc:	10c0072e 	bgeu	r2,r3,94fc <_free_r+0x270>
    94e0:	00800504 	movi	r2,20
    94e4:	10c01936 	bltu	r2,r3,954c <_free_r+0x2c0>
    94e8:	188016c4 	addi	r2,r3,91
    94ec:	100690fa 	slli	r3,r2,3
    94f0:	003fb306 	br	93c0 <_free_r+0x134>
    94f4:	01400044 	movi	r5,1
    94f8:	003f7e06 	br	92f4 <_free_r+0x68>
    94fc:	3804d1ba 	srli	r2,r7,6
    9500:	10800e04 	addi	r2,r2,56
    9504:	100690fa 	slli	r3,r2,3
    9508:	003fad06 	br	93c0 <_free_r+0x134>
    950c:	22000315 	stw	r8,12(r4)
    9510:	22000215 	stw	r8,8(r4)
    9514:	3a05883a 	add	r2,r7,r8
    9518:	38c00054 	ori	r3,r7,1
    951c:	11c00015 	stw	r7,0(r2)
    9520:	41000215 	stw	r4,8(r8)
    9524:	40c00115 	stw	r3,4(r8)
    9528:	41000315 	stw	r4,12(r8)
    952c:	003f8406 	br	9340 <_free_r+0xb4>
    9530:	1005d0ba 	srai	r2,r2,2
    9534:	00c00044 	movi	r3,1
    9538:	51000117 	ldw	r4,4(r10)
    953c:	1886983a 	sll	r3,r3,r2
    9540:	20c8b03a 	or	r4,r4,r3
    9544:	51000115 	stw	r4,4(r10)
    9548:	003fa706 	br	93e8 <_free_r+0x15c>
    954c:	00801504 	movi	r2,84
    9550:	10c00436 	bltu	r2,r3,9564 <_free_r+0x2d8>
    9554:	3804d33a 	srli	r2,r7,12
    9558:	10801b84 	addi	r2,r2,110
    955c:	100690fa 	slli	r3,r2,3
    9560:	003f9706 	br	93c0 <_free_r+0x134>
    9564:	00805504 	movi	r2,340
    9568:	10c00436 	bltu	r2,r3,957c <_free_r+0x2f0>
    956c:	3804d3fa 	srli	r2,r7,15
    9570:	10801dc4 	addi	r2,r2,119
    9574:	100690fa 	slli	r3,r2,3
    9578:	003f9106 	br	93c0 <_free_r+0x134>
    957c:	00815504 	movi	r2,1364
    9580:	10c0032e 	bgeu	r2,r3,9590 <_free_r+0x304>
    9584:	00801f84 	movi	r2,126
    9588:	00c0fc04 	movi	r3,1008
    958c:	003f8c06 	br	93c0 <_free_r+0x134>
    9590:	3804d4ba 	srli	r2,r7,18
    9594:	10801f04 	addi	r2,r2,124
    9598:	100690fa 	slli	r3,r2,3
    959c:	003f8806 	br	93c0 <_free_r+0x134>

000095a0 <__sfvwrite_r>:
    95a0:	30800217 	ldw	r2,8(r6)
    95a4:	defff504 	addi	sp,sp,-44
    95a8:	df000915 	stw	fp,36(sp)
    95ac:	dd800715 	stw	r22,28(sp)
    95b0:	dc800315 	stw	r18,12(sp)
    95b4:	dfc00a15 	stw	ra,40(sp)
    95b8:	ddc00815 	stw	r23,32(sp)
    95bc:	dd400615 	stw	r21,24(sp)
    95c0:	dd000515 	stw	r20,20(sp)
    95c4:	dcc00415 	stw	r19,16(sp)
    95c8:	dc400215 	stw	r17,8(sp)
    95cc:	dc000115 	stw	r16,4(sp)
    95d0:	302d883a 	mov	r22,r6
    95d4:	2039883a 	mov	fp,r4
    95d8:	2825883a 	mov	r18,r5
    95dc:	10001c26 	beq	r2,zero,9650 <__sfvwrite_r+0xb0>
    95e0:	29c0030b 	ldhu	r7,12(r5)
    95e4:	3880020c 	andi	r2,r7,8
    95e8:	10002726 	beq	r2,zero,9688 <__sfvwrite_r+0xe8>
    95ec:	28800417 	ldw	r2,16(r5)
    95f0:	10002526 	beq	r2,zero,9688 <__sfvwrite_r+0xe8>
    95f4:	3880008c 	andi	r2,r7,2
    95f8:	b5400017 	ldw	r21,0(r22)
    95fc:	10002826 	beq	r2,zero,96a0 <__sfvwrite_r+0x100>
    9600:	0021883a 	mov	r16,zero
    9604:	0023883a 	mov	r17,zero
    9608:	880d883a 	mov	r6,r17
    960c:	e009883a 	mov	r4,fp
    9610:	00810004 	movi	r2,1024
    9614:	80006e26 	beq	r16,zero,97d0 <__sfvwrite_r+0x230>
    9618:	800f883a 	mov	r7,r16
    961c:	91400717 	ldw	r5,28(r18)
    9620:	1400012e 	bgeu	r2,r16,9628 <__sfvwrite_r+0x88>
    9624:	100f883a 	mov	r7,r2
    9628:	90c00917 	ldw	r3,36(r18)
    962c:	183ee83a 	callr	r3
    9630:	1007883a 	mov	r3,r2
    9634:	80a1c83a 	sub	r16,r16,r2
    9638:	88a3883a 	add	r17,r17,r2
    963c:	00806d0e 	bge	zero,r2,97f4 <__sfvwrite_r+0x254>
    9640:	b0800217 	ldw	r2,8(r22)
    9644:	10c5c83a 	sub	r2,r2,r3
    9648:	b0800215 	stw	r2,8(r22)
    964c:	103fee1e 	bne	r2,zero,9608 <__sfvwrite_r+0x68>
    9650:	0009883a 	mov	r4,zero
    9654:	2005883a 	mov	r2,r4
    9658:	dfc00a17 	ldw	ra,40(sp)
    965c:	df000917 	ldw	fp,36(sp)
    9660:	ddc00817 	ldw	r23,32(sp)
    9664:	dd800717 	ldw	r22,28(sp)
    9668:	dd400617 	ldw	r21,24(sp)
    966c:	dd000517 	ldw	r20,20(sp)
    9670:	dcc00417 	ldw	r19,16(sp)
    9674:	dc800317 	ldw	r18,12(sp)
    9678:	dc400217 	ldw	r17,8(sp)
    967c:	dc000117 	ldw	r16,4(sp)
    9680:	dec00b04 	addi	sp,sp,44
    9684:	f800283a 	ret
    9688:	00073680 	call	7368 <__swsetup_r>
    968c:	1000e41e 	bne	r2,zero,9a20 <__sfvwrite_r+0x480>
    9690:	91c0030b 	ldhu	r7,12(r18)
    9694:	b5400017 	ldw	r21,0(r22)
    9698:	3880008c 	andi	r2,r7,2
    969c:	103fd81e 	bne	r2,zero,9600 <__sfvwrite_r+0x60>
    96a0:	3880004c 	andi	r2,r7,1
    96a4:	1005003a 	cmpeq	r2,r2,zero
    96a8:	10005726 	beq	r2,zero,9808 <__sfvwrite_r+0x268>
    96ac:	0029883a 	mov	r20,zero
    96b0:	002f883a 	mov	r23,zero
    96b4:	a0004226 	beq	r20,zero,97c0 <__sfvwrite_r+0x220>
    96b8:	3880800c 	andi	r2,r7,512
    96bc:	94000217 	ldw	r16,8(r18)
    96c0:	10008b26 	beq	r2,zero,98f0 <__sfvwrite_r+0x350>
    96c4:	800d883a 	mov	r6,r16
    96c8:	a400a536 	bltu	r20,r16,9960 <__sfvwrite_r+0x3c0>
    96cc:	3881200c 	andi	r2,r7,1152
    96d0:	10002726 	beq	r2,zero,9770 <__sfvwrite_r+0x1d0>
    96d4:	90800517 	ldw	r2,20(r18)
    96d8:	92000417 	ldw	r8,16(r18)
    96dc:	91400017 	ldw	r5,0(r18)
    96e0:	1087883a 	add	r3,r2,r2
    96e4:	1887883a 	add	r3,r3,r2
    96e8:	1808d7fa 	srli	r4,r3,31
    96ec:	2a21c83a 	sub	r16,r5,r8
    96f0:	80800044 	addi	r2,r16,1
    96f4:	20c9883a 	add	r4,r4,r3
    96f8:	2027d07a 	srai	r19,r4,1
    96fc:	a085883a 	add	r2,r20,r2
    9700:	980d883a 	mov	r6,r19
    9704:	9880022e 	bgeu	r19,r2,9710 <__sfvwrite_r+0x170>
    9708:	1027883a 	mov	r19,r2
    970c:	100d883a 	mov	r6,r2
    9710:	3881000c 	andi	r2,r7,1024
    9714:	1000b826 	beq	r2,zero,99f8 <__sfvwrite_r+0x458>
    9718:	300b883a 	mov	r5,r6
    971c:	e009883a 	mov	r4,fp
    9720:	0009e140 	call	9e14 <_malloc_r>
    9724:	10003126 	beq	r2,zero,97ec <__sfvwrite_r+0x24c>
    9728:	91400417 	ldw	r5,16(r18)
    972c:	1009883a 	mov	r4,r2
    9730:	800d883a 	mov	r6,r16
    9734:	1023883a 	mov	r17,r2
    9738:	00052900 	call	5290 <memcpy>
    973c:	90c0030b 	ldhu	r3,12(r18)
    9740:	00beffc4 	movi	r2,-1025
    9744:	1886703a 	and	r3,r3,r2
    9748:	18c02014 	ori	r3,r3,128
    974c:	90c0030d 	sth	r3,12(r18)
    9750:	9c07c83a 	sub	r3,r19,r16
    9754:	8c05883a 	add	r2,r17,r16
    9758:	a00d883a 	mov	r6,r20
    975c:	a021883a 	mov	r16,r20
    9760:	90800015 	stw	r2,0(r18)
    9764:	90c00215 	stw	r3,8(r18)
    9768:	94400415 	stw	r17,16(r18)
    976c:	94c00515 	stw	r19,20(r18)
    9770:	91000017 	ldw	r4,0(r18)
    9774:	b80b883a 	mov	r5,r23
    9778:	a023883a 	mov	r17,r20
    977c:	000a6380 	call	a638 <memmove>
    9780:	90c00217 	ldw	r3,8(r18)
    9784:	90800017 	ldw	r2,0(r18)
    9788:	a027883a 	mov	r19,r20
    978c:	1c07c83a 	sub	r3,r3,r16
    9790:	1405883a 	add	r2,r2,r16
    9794:	90c00215 	stw	r3,8(r18)
    9798:	a021883a 	mov	r16,r20
    979c:	90800015 	stw	r2,0(r18)
    97a0:	b0800217 	ldw	r2,8(r22)
    97a4:	1405c83a 	sub	r2,r2,r16
    97a8:	b0800215 	stw	r2,8(r22)
    97ac:	103fa826 	beq	r2,zero,9650 <__sfvwrite_r+0xb0>
    97b0:	a469c83a 	sub	r20,r20,r17
    97b4:	91c0030b 	ldhu	r7,12(r18)
    97b8:	bcef883a 	add	r23,r23,r19
    97bc:	a03fbe1e 	bne	r20,zero,96b8 <__sfvwrite_r+0x118>
    97c0:	adc00017 	ldw	r23,0(r21)
    97c4:	ad000117 	ldw	r20,4(r21)
    97c8:	ad400204 	addi	r21,r21,8
    97cc:	003fb906 	br	96b4 <__sfvwrite_r+0x114>
    97d0:	ac400017 	ldw	r17,0(r21)
    97d4:	ac000117 	ldw	r16,4(r21)
    97d8:	ad400204 	addi	r21,r21,8
    97dc:	003f8a06 	br	9608 <__sfvwrite_r+0x68>
    97e0:	91400417 	ldw	r5,16(r18)
    97e4:	e009883a 	mov	r4,fp
    97e8:	000928c0 	call	928c <_free_r>
    97ec:	00800304 	movi	r2,12
    97f0:	e0800015 	stw	r2,0(fp)
    97f4:	9080030b 	ldhu	r2,12(r18)
    97f8:	013fffc4 	movi	r4,-1
    97fc:	10801014 	ori	r2,r2,64
    9800:	9080030d 	sth	r2,12(r18)
    9804:	003f9306 	br	9654 <__sfvwrite_r+0xb4>
    9808:	0027883a 	mov	r19,zero
    980c:	002f883a 	mov	r23,zero
    9810:	d8000015 	stw	zero,0(sp)
    9814:	0029883a 	mov	r20,zero
    9818:	98001e26 	beq	r19,zero,9894 <__sfvwrite_r+0x2f4>
    981c:	d8c00017 	ldw	r3,0(sp)
    9820:	1804c03a 	cmpne	r2,r3,zero
    9824:	10005e26 	beq	r2,zero,99a0 <__sfvwrite_r+0x400>
    9828:	9821883a 	mov	r16,r19
    982c:	a4c0012e 	bgeu	r20,r19,9834 <__sfvwrite_r+0x294>
    9830:	a021883a 	mov	r16,r20
    9834:	91000017 	ldw	r4,0(r18)
    9838:	90800417 	ldw	r2,16(r18)
    983c:	91800217 	ldw	r6,8(r18)
    9840:	91c00517 	ldw	r7,20(r18)
    9844:	1100022e 	bgeu	r2,r4,9850 <__sfvwrite_r+0x2b0>
    9848:	31e3883a 	add	r17,r6,r7
    984c:	8c001616 	blt	r17,r16,98a8 <__sfvwrite_r+0x308>
    9850:	81c03816 	blt	r16,r7,9934 <__sfvwrite_r+0x394>
    9854:	90c00917 	ldw	r3,36(r18)
    9858:	91400717 	ldw	r5,28(r18)
    985c:	e009883a 	mov	r4,fp
    9860:	b80d883a 	mov	r6,r23
    9864:	183ee83a 	callr	r3
    9868:	1023883a 	mov	r17,r2
    986c:	00bfe10e 	bge	zero,r2,97f4 <__sfvwrite_r+0x254>
    9870:	a469c83a 	sub	r20,r20,r17
    9874:	a0001826 	beq	r20,zero,98d8 <__sfvwrite_r+0x338>
    9878:	b0800217 	ldw	r2,8(r22)
    987c:	1445c83a 	sub	r2,r2,r17
    9880:	b0800215 	stw	r2,8(r22)
    9884:	103f7226 	beq	r2,zero,9650 <__sfvwrite_r+0xb0>
    9888:	9c67c83a 	sub	r19,r19,r17
    988c:	bc6f883a 	add	r23,r23,r17
    9890:	983fe21e 	bne	r19,zero,981c <__sfvwrite_r+0x27c>
    9894:	adc00017 	ldw	r23,0(r21)
    9898:	acc00117 	ldw	r19,4(r21)
    989c:	ad400204 	addi	r21,r21,8
    98a0:	d8000015 	stw	zero,0(sp)
    98a4:	003fdc06 	br	9818 <__sfvwrite_r+0x278>
    98a8:	b80b883a 	mov	r5,r23
    98ac:	880d883a 	mov	r6,r17
    98b0:	000a6380 	call	a638 <memmove>
    98b4:	90c00017 	ldw	r3,0(r18)
    98b8:	e009883a 	mov	r4,fp
    98bc:	900b883a 	mov	r5,r18
    98c0:	1c47883a 	add	r3,r3,r17
    98c4:	90c00015 	stw	r3,0(r18)
    98c8:	0008c700 	call	8c70 <_fflush_r>
    98cc:	103fc91e 	bne	r2,zero,97f4 <__sfvwrite_r+0x254>
    98d0:	a469c83a 	sub	r20,r20,r17
    98d4:	a03fe81e 	bne	r20,zero,9878 <__sfvwrite_r+0x2d8>
    98d8:	e009883a 	mov	r4,fp
    98dc:	900b883a 	mov	r5,r18
    98e0:	0008c700 	call	8c70 <_fflush_r>
    98e4:	103fc31e 	bne	r2,zero,97f4 <__sfvwrite_r+0x254>
    98e8:	d8000015 	stw	zero,0(sp)
    98ec:	003fe206 	br	9878 <__sfvwrite_r+0x2d8>
    98f0:	91000017 	ldw	r4,0(r18)
    98f4:	90800417 	ldw	r2,16(r18)
    98f8:	1100022e 	bgeu	r2,r4,9904 <__sfvwrite_r+0x364>
    98fc:	8023883a 	mov	r17,r16
    9900:	85003136 	bltu	r16,r20,99c8 <__sfvwrite_r+0x428>
    9904:	91c00517 	ldw	r7,20(r18)
    9908:	a1c01836 	bltu	r20,r7,996c <__sfvwrite_r+0x3cc>
    990c:	90c00917 	ldw	r3,36(r18)
    9910:	91400717 	ldw	r5,28(r18)
    9914:	e009883a 	mov	r4,fp
    9918:	b80d883a 	mov	r6,r23
    991c:	183ee83a 	callr	r3
    9920:	1021883a 	mov	r16,r2
    9924:	00bfb30e 	bge	zero,r2,97f4 <__sfvwrite_r+0x254>
    9928:	1023883a 	mov	r17,r2
    992c:	1027883a 	mov	r19,r2
    9930:	003f9b06 	br	97a0 <__sfvwrite_r+0x200>
    9934:	b80b883a 	mov	r5,r23
    9938:	800d883a 	mov	r6,r16
    993c:	000a6380 	call	a638 <memmove>
    9940:	90c00217 	ldw	r3,8(r18)
    9944:	90800017 	ldw	r2,0(r18)
    9948:	8023883a 	mov	r17,r16
    994c:	1c07c83a 	sub	r3,r3,r16
    9950:	1405883a 	add	r2,r2,r16
    9954:	90c00215 	stw	r3,8(r18)
    9958:	90800015 	stw	r2,0(r18)
    995c:	003fc406 	br	9870 <__sfvwrite_r+0x2d0>
    9960:	a00d883a 	mov	r6,r20
    9964:	a021883a 	mov	r16,r20
    9968:	003f8106 	br	9770 <__sfvwrite_r+0x1d0>
    996c:	b80b883a 	mov	r5,r23
    9970:	a00d883a 	mov	r6,r20
    9974:	000a6380 	call	a638 <memmove>
    9978:	90c00217 	ldw	r3,8(r18)
    997c:	90800017 	ldw	r2,0(r18)
    9980:	a021883a 	mov	r16,r20
    9984:	1d07c83a 	sub	r3,r3,r20
    9988:	1505883a 	add	r2,r2,r20
    998c:	a023883a 	mov	r17,r20
    9990:	a027883a 	mov	r19,r20
    9994:	90c00215 	stw	r3,8(r18)
    9998:	90800015 	stw	r2,0(r18)
    999c:	003f8006 	br	97a0 <__sfvwrite_r+0x200>
    99a0:	b809883a 	mov	r4,r23
    99a4:	01400284 	movi	r5,10
    99a8:	980d883a 	mov	r6,r19
    99ac:	000a5540 	call	a554 <memchr>
    99b0:	10001726 	beq	r2,zero,9a10 <__sfvwrite_r+0x470>
    99b4:	15c5c83a 	sub	r2,r2,r23
    99b8:	15000044 	addi	r20,r2,1
    99bc:	00800044 	movi	r2,1
    99c0:	d8800015 	stw	r2,0(sp)
    99c4:	003f9806 	br	9828 <__sfvwrite_r+0x288>
    99c8:	b80b883a 	mov	r5,r23
    99cc:	800d883a 	mov	r6,r16
    99d0:	000a6380 	call	a638 <memmove>
    99d4:	90c00017 	ldw	r3,0(r18)
    99d8:	e009883a 	mov	r4,fp
    99dc:	900b883a 	mov	r5,r18
    99e0:	1c07883a 	add	r3,r3,r16
    99e4:	90c00015 	stw	r3,0(r18)
    99e8:	8027883a 	mov	r19,r16
    99ec:	0008c700 	call	8c70 <_fflush_r>
    99f0:	103f6b26 	beq	r2,zero,97a0 <__sfvwrite_r+0x200>
    99f4:	003f7f06 	br	97f4 <__sfvwrite_r+0x254>
    99f8:	400b883a 	mov	r5,r8
    99fc:	e009883a 	mov	r4,fp
    9a00:	000b70c0 	call	b70c <_realloc_r>
    9a04:	103f7626 	beq	r2,zero,97e0 <__sfvwrite_r+0x240>
    9a08:	1023883a 	mov	r17,r2
    9a0c:	003f5006 	br	9750 <__sfvwrite_r+0x1b0>
    9a10:	00c00044 	movi	r3,1
    9a14:	9d000044 	addi	r20,r19,1
    9a18:	d8c00015 	stw	r3,0(sp)
    9a1c:	003f8206 	br	9828 <__sfvwrite_r+0x288>
    9a20:	9080030b 	ldhu	r2,12(r18)
    9a24:	00c00244 	movi	r3,9
    9a28:	013fffc4 	movi	r4,-1
    9a2c:	10801014 	ori	r2,r2,64
    9a30:	9080030d 	sth	r2,12(r18)
    9a34:	e0c00015 	stw	r3,0(fp)
    9a38:	003f0606 	br	9654 <__sfvwrite_r+0xb4>

00009a3c <_fwalk_reent>:
    9a3c:	defff704 	addi	sp,sp,-36
    9a40:	dcc00315 	stw	r19,12(sp)
    9a44:	24c0b804 	addi	r19,r4,736
    9a48:	dd800615 	stw	r22,24(sp)
    9a4c:	dd400515 	stw	r21,20(sp)
    9a50:	dfc00815 	stw	ra,32(sp)
    9a54:	ddc00715 	stw	r23,28(sp)
    9a58:	dd000415 	stw	r20,16(sp)
    9a5c:	dc800215 	stw	r18,8(sp)
    9a60:	dc400115 	stw	r17,4(sp)
    9a64:	dc000015 	stw	r16,0(sp)
    9a68:	202b883a 	mov	r21,r4
    9a6c:	282d883a 	mov	r22,r5
    9a70:	0008ef80 	call	8ef8 <__sfp_lock_acquire>
    9a74:	98002126 	beq	r19,zero,9afc <_fwalk_reent+0xc0>
    9a78:	002f883a 	mov	r23,zero
    9a7c:	9c800117 	ldw	r18,4(r19)
    9a80:	9c000217 	ldw	r16,8(r19)
    9a84:	90bfffc4 	addi	r2,r18,-1
    9a88:	10000d16 	blt	r2,zero,9ac0 <_fwalk_reent+0x84>
    9a8c:	0023883a 	mov	r17,zero
    9a90:	053fffc4 	movi	r20,-1
    9a94:	8080030f 	ldh	r2,12(r16)
    9a98:	8c400044 	addi	r17,r17,1
    9a9c:	10000626 	beq	r2,zero,9ab8 <_fwalk_reent+0x7c>
    9aa0:	8080038f 	ldh	r2,14(r16)
    9aa4:	800b883a 	mov	r5,r16
    9aa8:	a809883a 	mov	r4,r21
    9aac:	15000226 	beq	r2,r20,9ab8 <_fwalk_reent+0x7c>
    9ab0:	b03ee83a 	callr	r22
    9ab4:	b8aeb03a 	or	r23,r23,r2
    9ab8:	84001704 	addi	r16,r16,92
    9abc:	947ff51e 	bne	r18,r17,9a94 <_fwalk_reent+0x58>
    9ac0:	9cc00017 	ldw	r19,0(r19)
    9ac4:	983fed1e 	bne	r19,zero,9a7c <_fwalk_reent+0x40>
    9ac8:	0008efc0 	call	8efc <__sfp_lock_release>
    9acc:	b805883a 	mov	r2,r23
    9ad0:	dfc00817 	ldw	ra,32(sp)
    9ad4:	ddc00717 	ldw	r23,28(sp)
    9ad8:	dd800617 	ldw	r22,24(sp)
    9adc:	dd400517 	ldw	r21,20(sp)
    9ae0:	dd000417 	ldw	r20,16(sp)
    9ae4:	dcc00317 	ldw	r19,12(sp)
    9ae8:	dc800217 	ldw	r18,8(sp)
    9aec:	dc400117 	ldw	r17,4(sp)
    9af0:	dc000017 	ldw	r16,0(sp)
    9af4:	dec00904 	addi	sp,sp,36
    9af8:	f800283a 	ret
    9afc:	002f883a 	mov	r23,zero
    9b00:	003ff106 	br	9ac8 <_fwalk_reent+0x8c>

00009b04 <_fwalk>:
    9b04:	defff804 	addi	sp,sp,-32
    9b08:	dcc00315 	stw	r19,12(sp)
    9b0c:	24c0b804 	addi	r19,r4,736
    9b10:	dd400515 	stw	r21,20(sp)
    9b14:	dfc00715 	stw	ra,28(sp)
    9b18:	dd800615 	stw	r22,24(sp)
    9b1c:	dd000415 	stw	r20,16(sp)
    9b20:	dc800215 	stw	r18,8(sp)
    9b24:	dc400115 	stw	r17,4(sp)
    9b28:	dc000015 	stw	r16,0(sp)
    9b2c:	282b883a 	mov	r21,r5
    9b30:	0008ef80 	call	8ef8 <__sfp_lock_acquire>
    9b34:	98001f26 	beq	r19,zero,9bb4 <_fwalk+0xb0>
    9b38:	002d883a 	mov	r22,zero
    9b3c:	9c800117 	ldw	r18,4(r19)
    9b40:	9c000217 	ldw	r16,8(r19)
    9b44:	90bfffc4 	addi	r2,r18,-1
    9b48:	10000c16 	blt	r2,zero,9b7c <_fwalk+0x78>
    9b4c:	0023883a 	mov	r17,zero
    9b50:	053fffc4 	movi	r20,-1
    9b54:	8080030f 	ldh	r2,12(r16)
    9b58:	8c400044 	addi	r17,r17,1
    9b5c:	10000526 	beq	r2,zero,9b74 <_fwalk+0x70>
    9b60:	8080038f 	ldh	r2,14(r16)
    9b64:	8009883a 	mov	r4,r16
    9b68:	15000226 	beq	r2,r20,9b74 <_fwalk+0x70>
    9b6c:	a83ee83a 	callr	r21
    9b70:	b0acb03a 	or	r22,r22,r2
    9b74:	84001704 	addi	r16,r16,92
    9b78:	947ff61e 	bne	r18,r17,9b54 <_fwalk+0x50>
    9b7c:	9cc00017 	ldw	r19,0(r19)
    9b80:	983fee1e 	bne	r19,zero,9b3c <_fwalk+0x38>
    9b84:	0008efc0 	call	8efc <__sfp_lock_release>
    9b88:	b005883a 	mov	r2,r22
    9b8c:	dfc00717 	ldw	ra,28(sp)
    9b90:	dd800617 	ldw	r22,24(sp)
    9b94:	dd400517 	ldw	r21,20(sp)
    9b98:	dd000417 	ldw	r20,16(sp)
    9b9c:	dcc00317 	ldw	r19,12(sp)
    9ba0:	dc800217 	ldw	r18,8(sp)
    9ba4:	dc400117 	ldw	r17,4(sp)
    9ba8:	dc000017 	ldw	r16,0(sp)
    9bac:	dec00804 	addi	sp,sp,32
    9bb0:	f800283a 	ret
    9bb4:	002d883a 	mov	r22,zero
    9bb8:	003ff206 	br	9b84 <_fwalk+0x80>

00009bbc <__locale_charset>:
    9bbc:	d0a00717 	ldw	r2,-32740(gp)
    9bc0:	f800283a 	ret

00009bc4 <_localeconv_r>:
    9bc4:	00820034 	movhi	r2,2048
    9bc8:	10804904 	addi	r2,r2,292
    9bcc:	f800283a 	ret

00009bd0 <localeconv>:
    9bd0:	00820034 	movhi	r2,2048
    9bd4:	10892d04 	addi	r2,r2,9396
    9bd8:	11000017 	ldw	r4,0(r2)
    9bdc:	0009bc41 	jmpi	9bc4 <_localeconv_r>

00009be0 <_setlocale_r>:
    9be0:	defffc04 	addi	sp,sp,-16
    9be4:	00c20034 	movhi	r3,2048
    9be8:	18c04404 	addi	r3,r3,272
    9bec:	dc800215 	stw	r18,8(sp)
    9bf0:	dc400115 	stw	r17,4(sp)
    9bf4:	dc000015 	stw	r16,0(sp)
    9bf8:	2023883a 	mov	r17,r4
    9bfc:	2825883a 	mov	r18,r5
    9c00:	dfc00315 	stw	ra,12(sp)
    9c04:	3021883a 	mov	r16,r6
    9c08:	3009883a 	mov	r4,r6
    9c0c:	180b883a 	mov	r5,r3
    9c10:	30000926 	beq	r6,zero,9c38 <_setlocale_r+0x58>
    9c14:	000bf2c0 	call	bf2c <strcmp>
    9c18:	8009883a 	mov	r4,r16
    9c1c:	01420034 	movhi	r5,2048
    9c20:	29402f04 	addi	r5,r5,188
    9c24:	10000b1e 	bne	r2,zero,9c54 <_setlocale_r+0x74>
    9c28:	8c000d15 	stw	r16,52(r17)
    9c2c:	8c800c15 	stw	r18,48(r17)
    9c30:	00c20034 	movhi	r3,2048
    9c34:	18c04404 	addi	r3,r3,272
    9c38:	1805883a 	mov	r2,r3
    9c3c:	dfc00317 	ldw	ra,12(sp)
    9c40:	dc800217 	ldw	r18,8(sp)
    9c44:	dc400117 	ldw	r17,4(sp)
    9c48:	dc000017 	ldw	r16,0(sp)
    9c4c:	dec00404 	addi	sp,sp,16
    9c50:	f800283a 	ret
    9c54:	000bf2c0 	call	bf2c <strcmp>
    9c58:	0007883a 	mov	r3,zero
    9c5c:	103ff226 	beq	r2,zero,9c28 <_setlocale_r+0x48>
    9c60:	003ff506 	br	9c38 <_setlocale_r+0x58>

00009c64 <setlocale>:
    9c64:	01820034 	movhi	r6,2048
    9c68:	31892d04 	addi	r6,r6,9396
    9c6c:	2007883a 	mov	r3,r4
    9c70:	31000017 	ldw	r4,0(r6)
    9c74:	280d883a 	mov	r6,r5
    9c78:	180b883a 	mov	r5,r3
    9c7c:	0009be01 	jmpi	9be0 <_setlocale_r>

00009c80 <__smakebuf_r>:
    9c80:	2880030b 	ldhu	r2,12(r5)
    9c84:	deffed04 	addi	sp,sp,-76
    9c88:	dc401015 	stw	r17,64(sp)
    9c8c:	1080008c 	andi	r2,r2,2
    9c90:	dc000f15 	stw	r16,60(sp)
    9c94:	dfc01215 	stw	ra,72(sp)
    9c98:	dc801115 	stw	r18,68(sp)
    9c9c:	2821883a 	mov	r16,r5
    9ca0:	2023883a 	mov	r17,r4
    9ca4:	10000b26 	beq	r2,zero,9cd4 <__smakebuf_r+0x54>
    9ca8:	28c010c4 	addi	r3,r5,67
    9cac:	00800044 	movi	r2,1
    9cb0:	28800515 	stw	r2,20(r5)
    9cb4:	28c00415 	stw	r3,16(r5)
    9cb8:	28c00015 	stw	r3,0(r5)
    9cbc:	dfc01217 	ldw	ra,72(sp)
    9cc0:	dc801117 	ldw	r18,68(sp)
    9cc4:	dc401017 	ldw	r17,64(sp)
    9cc8:	dc000f17 	ldw	r16,60(sp)
    9ccc:	dec01304 	addi	sp,sp,76
    9cd0:	f800283a 	ret
    9cd4:	2940038f 	ldh	r5,14(r5)
    9cd8:	28002116 	blt	r5,zero,9d60 <__smakebuf_r+0xe0>
    9cdc:	d80d883a 	mov	r6,sp
    9ce0:	000c31c0 	call	c31c <_fstat_r>
    9ce4:	10001e16 	blt	r2,zero,9d60 <__smakebuf_r+0xe0>
    9ce8:	d8800117 	ldw	r2,4(sp)
    9cec:	00e00014 	movui	r3,32768
    9cf0:	113c000c 	andi	r4,r2,61440
    9cf4:	20c03126 	beq	r4,r3,9dbc <__smakebuf_r+0x13c>
    9cf8:	8080030b 	ldhu	r2,12(r16)
    9cfc:	00c80004 	movi	r3,8192
    9d00:	10820014 	ori	r2,r2,2048
    9d04:	8080030d 	sth	r2,12(r16)
    9d08:	20c01e26 	beq	r4,r3,9d84 <__smakebuf_r+0x104>
    9d0c:	04810004 	movi	r18,1024
    9d10:	8809883a 	mov	r4,r17
    9d14:	900b883a 	mov	r5,r18
    9d18:	0009e140 	call	9e14 <_malloc_r>
    9d1c:	1009883a 	mov	r4,r2
    9d20:	10003126 	beq	r2,zero,9de8 <__smakebuf_r+0x168>
    9d24:	80c0030b 	ldhu	r3,12(r16)
    9d28:	00800074 	movhi	r2,1
    9d2c:	10a3fb04 	addi	r2,r2,-28692
    9d30:	88800f15 	stw	r2,60(r17)
    9d34:	18c02014 	ori	r3,r3,128
    9d38:	84800515 	stw	r18,20(r16)
    9d3c:	80c0030d 	sth	r3,12(r16)
    9d40:	81000415 	stw	r4,16(r16)
    9d44:	81000015 	stw	r4,0(r16)
    9d48:	dfc01217 	ldw	ra,72(sp)
    9d4c:	dc801117 	ldw	r18,68(sp)
    9d50:	dc401017 	ldw	r17,64(sp)
    9d54:	dc000f17 	ldw	r16,60(sp)
    9d58:	dec01304 	addi	sp,sp,76
    9d5c:	f800283a 	ret
    9d60:	80c0030b 	ldhu	r3,12(r16)
    9d64:	1880200c 	andi	r2,r3,128
    9d68:	10000426 	beq	r2,zero,9d7c <__smakebuf_r+0xfc>
    9d6c:	04801004 	movi	r18,64
    9d70:	18820014 	ori	r2,r3,2048
    9d74:	8080030d 	sth	r2,12(r16)
    9d78:	003fe506 	br	9d10 <__smakebuf_r+0x90>
    9d7c:	04810004 	movi	r18,1024
    9d80:	003ffb06 	br	9d70 <__smakebuf_r+0xf0>
    9d84:	8140038f 	ldh	r5,14(r16)
    9d88:	8809883a 	mov	r4,r17
    9d8c:	000c3900 	call	c390 <_isatty_r>
    9d90:	103fde26 	beq	r2,zero,9d0c <__smakebuf_r+0x8c>
    9d94:	8080030b 	ldhu	r2,12(r16)
    9d98:	80c010c4 	addi	r3,r16,67
    9d9c:	04810004 	movi	r18,1024
    9da0:	10800054 	ori	r2,r2,1
    9da4:	8080030d 	sth	r2,12(r16)
    9da8:	00800044 	movi	r2,1
    9dac:	80c00415 	stw	r3,16(r16)
    9db0:	80800515 	stw	r2,20(r16)
    9db4:	80c00015 	stw	r3,0(r16)
    9db8:	003fd506 	br	9d10 <__smakebuf_r+0x90>
    9dbc:	80c00a17 	ldw	r3,40(r16)
    9dc0:	00800074 	movhi	r2,1
    9dc4:	10af7a04 	addi	r2,r2,-16920
    9dc8:	18bfcb1e 	bne	r3,r2,9cf8 <__smakebuf_r+0x78>
    9dcc:	8080030b 	ldhu	r2,12(r16)
    9dd0:	00c10004 	movi	r3,1024
    9dd4:	1825883a 	mov	r18,r3
    9dd8:	10c4b03a 	or	r2,r2,r3
    9ddc:	8080030d 	sth	r2,12(r16)
    9de0:	80c01315 	stw	r3,76(r16)
    9de4:	003fca06 	br	9d10 <__smakebuf_r+0x90>
    9de8:	8100030b 	ldhu	r4,12(r16)
    9dec:	2080800c 	andi	r2,r4,512
    9df0:	103fb21e 	bne	r2,zero,9cbc <__smakebuf_r+0x3c>
    9df4:	80c010c4 	addi	r3,r16,67
    9df8:	21000094 	ori	r4,r4,2
    9dfc:	00800044 	movi	r2,1
    9e00:	80800515 	stw	r2,20(r16)
    9e04:	8100030d 	sth	r4,12(r16)
    9e08:	80c00415 	stw	r3,16(r16)
    9e0c:	80c00015 	stw	r3,0(r16)
    9e10:	003faa06 	br	9cbc <__smakebuf_r+0x3c>

00009e14 <_malloc_r>:
    9e14:	defff604 	addi	sp,sp,-40
    9e18:	28c002c4 	addi	r3,r5,11
    9e1c:	00800584 	movi	r2,22
    9e20:	dc800215 	stw	r18,8(sp)
    9e24:	dfc00915 	stw	ra,36(sp)
    9e28:	df000815 	stw	fp,32(sp)
    9e2c:	ddc00715 	stw	r23,28(sp)
    9e30:	dd800615 	stw	r22,24(sp)
    9e34:	dd400515 	stw	r21,20(sp)
    9e38:	dd000415 	stw	r20,16(sp)
    9e3c:	dcc00315 	stw	r19,12(sp)
    9e40:	dc400115 	stw	r17,4(sp)
    9e44:	dc000015 	stw	r16,0(sp)
    9e48:	2025883a 	mov	r18,r4
    9e4c:	10c01236 	bltu	r2,r3,9e98 <_malloc_r+0x84>
    9e50:	04400404 	movi	r17,16
    9e54:	8940142e 	bgeu	r17,r5,9ea8 <_malloc_r+0x94>
    9e58:	00800304 	movi	r2,12
    9e5c:	0007883a 	mov	r3,zero
    9e60:	90800015 	stw	r2,0(r18)
    9e64:	1805883a 	mov	r2,r3
    9e68:	dfc00917 	ldw	ra,36(sp)
    9e6c:	df000817 	ldw	fp,32(sp)
    9e70:	ddc00717 	ldw	r23,28(sp)
    9e74:	dd800617 	ldw	r22,24(sp)
    9e78:	dd400517 	ldw	r21,20(sp)
    9e7c:	dd000417 	ldw	r20,16(sp)
    9e80:	dcc00317 	ldw	r19,12(sp)
    9e84:	dc800217 	ldw	r18,8(sp)
    9e88:	dc400117 	ldw	r17,4(sp)
    9e8c:	dc000017 	ldw	r16,0(sp)
    9e90:	dec00a04 	addi	sp,sp,40
    9e94:	f800283a 	ret
    9e98:	00bffe04 	movi	r2,-8
    9e9c:	18a2703a 	and	r17,r3,r2
    9ea0:	883fed16 	blt	r17,zero,9e58 <_malloc_r+0x44>
    9ea4:	897fec36 	bltu	r17,r5,9e58 <_malloc_r+0x44>
    9ea8:	9009883a 	mov	r4,r18
    9eac:	000eeb80 	call	eeb8 <__malloc_lock>
    9eb0:	00807dc4 	movi	r2,503
    9eb4:	14402b2e 	bgeu	r2,r17,9f64 <_malloc_r+0x150>
    9eb8:	8806d27a 	srli	r3,r17,9
    9ebc:	18003f1e 	bne	r3,zero,9fbc <_malloc_r+0x1a8>
    9ec0:	880cd0fa 	srli	r6,r17,3
    9ec4:	300490fa 	slli	r2,r6,3
    9ec8:	02c20034 	movhi	r11,2048
    9ecc:	5ac2c104 	addi	r11,r11,2820
    9ed0:	12cb883a 	add	r5,r2,r11
    9ed4:	2c000317 	ldw	r16,12(r5)
    9ed8:	580f883a 	mov	r7,r11
    9edc:	2c00041e 	bne	r5,r16,9ef0 <_malloc_r+0xdc>
    9ee0:	00000a06 	br	9f0c <_malloc_r+0xf8>
    9ee4:	1800860e 	bge	r3,zero,a100 <_malloc_r+0x2ec>
    9ee8:	84000317 	ldw	r16,12(r16)
    9eec:	2c000726 	beq	r5,r16,9f0c <_malloc_r+0xf8>
    9ef0:	80800117 	ldw	r2,4(r16)
    9ef4:	00ffff04 	movi	r3,-4
    9ef8:	10c8703a 	and	r4,r2,r3
    9efc:	2447c83a 	sub	r3,r4,r17
    9f00:	008003c4 	movi	r2,15
    9f04:	10fff70e 	bge	r2,r3,9ee4 <_malloc_r+0xd0>
    9f08:	31bfffc4 	addi	r6,r6,-1
    9f0c:	32400044 	addi	r9,r6,1
    9f10:	02820034 	movhi	r10,2048
    9f14:	5282c304 	addi	r10,r10,2828
    9f18:	54000217 	ldw	r16,8(r10)
    9f1c:	8280a026 	beq	r16,r10,a1a0 <_malloc_r+0x38c>
    9f20:	80800117 	ldw	r2,4(r16)
    9f24:	00ffff04 	movi	r3,-4
    9f28:	10ca703a 	and	r5,r2,r3
    9f2c:	2c4dc83a 	sub	r6,r5,r17
    9f30:	008003c4 	movi	r2,15
    9f34:	11808316 	blt	r2,r6,a144 <_malloc_r+0x330>
    9f38:	52800315 	stw	r10,12(r10)
    9f3c:	52800215 	stw	r10,8(r10)
    9f40:	30002916 	blt	r6,zero,9fe8 <_malloc_r+0x1d4>
    9f44:	8147883a 	add	r3,r16,r5
    9f48:	18800117 	ldw	r2,4(r3)
    9f4c:	9009883a 	mov	r4,r18
    9f50:	10800054 	ori	r2,r2,1
    9f54:	18800115 	stw	r2,4(r3)
    9f58:	000eed80 	call	eed8 <__malloc_unlock>
    9f5c:	80c00204 	addi	r3,r16,8
    9f60:	003fc006 	br	9e64 <_malloc_r+0x50>
    9f64:	02c20034 	movhi	r11,2048
    9f68:	5ac2c104 	addi	r11,r11,2820
    9f6c:	8ac5883a 	add	r2,r17,r11
    9f70:	14000317 	ldw	r16,12(r2)
    9f74:	580f883a 	mov	r7,r11
    9f78:	8806d0fa 	srli	r3,r17,3
    9f7c:	14006c26 	beq	r2,r16,a130 <_malloc_r+0x31c>
    9f80:	80c00117 	ldw	r3,4(r16)
    9f84:	00bfff04 	movi	r2,-4
    9f88:	81800317 	ldw	r6,12(r16)
    9f8c:	1886703a 	and	r3,r3,r2
    9f90:	80c7883a 	add	r3,r16,r3
    9f94:	18800117 	ldw	r2,4(r3)
    9f98:	81400217 	ldw	r5,8(r16)
    9f9c:	9009883a 	mov	r4,r18
    9fa0:	10800054 	ori	r2,r2,1
    9fa4:	18800115 	stw	r2,4(r3)
    9fa8:	31400215 	stw	r5,8(r6)
    9fac:	29800315 	stw	r6,12(r5)
    9fb0:	000eed80 	call	eed8 <__malloc_unlock>
    9fb4:	80c00204 	addi	r3,r16,8
    9fb8:	003faa06 	br	9e64 <_malloc_r+0x50>
    9fbc:	00800104 	movi	r2,4
    9fc0:	10c0052e 	bgeu	r2,r3,9fd8 <_malloc_r+0x1c4>
    9fc4:	00800504 	movi	r2,20
    9fc8:	10c07836 	bltu	r2,r3,a1ac <_malloc_r+0x398>
    9fcc:	198016c4 	addi	r6,r3,91
    9fd0:	300490fa 	slli	r2,r6,3
    9fd4:	003fbc06 	br	9ec8 <_malloc_r+0xb4>
    9fd8:	8804d1ba 	srli	r2,r17,6
    9fdc:	11800e04 	addi	r6,r2,56
    9fe0:	300490fa 	slli	r2,r6,3
    9fe4:	003fb806 	br	9ec8 <_malloc_r+0xb4>
    9fe8:	00807fc4 	movi	r2,511
    9fec:	1140bb36 	bltu	r2,r5,a2dc <_malloc_r+0x4c8>
    9ff0:	2806d0fa 	srli	r3,r5,3
    9ff4:	573ffe04 	addi	fp,r10,-8
    9ff8:	00800044 	movi	r2,1
    9ffc:	180890fa 	slli	r4,r3,3
    a000:	1807d0ba 	srai	r3,r3,2
    a004:	e1c00117 	ldw	r7,4(fp)
    a008:	5909883a 	add	r4,r11,r4
    a00c:	21400217 	ldw	r5,8(r4)
    a010:	10c4983a 	sll	r2,r2,r3
    a014:	81000315 	stw	r4,12(r16)
    a018:	81400215 	stw	r5,8(r16)
    a01c:	388eb03a 	or	r7,r7,r2
    a020:	2c000315 	stw	r16,12(r5)
    a024:	24000215 	stw	r16,8(r4)
    a028:	e1c00115 	stw	r7,4(fp)
    a02c:	4807883a 	mov	r3,r9
    a030:	4800cd16 	blt	r9,zero,a368 <_malloc_r+0x554>
    a034:	1807d0ba 	srai	r3,r3,2
    a038:	00800044 	movi	r2,1
    a03c:	10c8983a 	sll	r4,r2,r3
    a040:	39004436 	bltu	r7,r4,a154 <_malloc_r+0x340>
    a044:	21c4703a 	and	r2,r4,r7
    a048:	10000a1e 	bne	r2,zero,a074 <_malloc_r+0x260>
    a04c:	2109883a 	add	r4,r4,r4
    a050:	00bfff04 	movi	r2,-4
    a054:	4884703a 	and	r2,r9,r2
    a058:	3906703a 	and	r3,r7,r4
    a05c:	12400104 	addi	r9,r2,4
    a060:	1800041e 	bne	r3,zero,a074 <_malloc_r+0x260>
    a064:	2109883a 	add	r4,r4,r4
    a068:	3904703a 	and	r2,r7,r4
    a06c:	4a400104 	addi	r9,r9,4
    a070:	103ffc26 	beq	r2,zero,a064 <_malloc_r+0x250>
    a074:	480490fa 	slli	r2,r9,3
    a078:	4819883a 	mov	r12,r9
    a07c:	023fff04 	movi	r8,-4
    a080:	589b883a 	add	r13,r11,r2
    a084:	6807883a 	mov	r3,r13
    a088:	014003c4 	movi	r5,15
    a08c:	1c000317 	ldw	r16,12(r3)
    a090:	1c00041e 	bne	r3,r16,a0a4 <_malloc_r+0x290>
    a094:	0000a706 	br	a334 <_malloc_r+0x520>
    a098:	3000ab0e 	bge	r6,zero,a348 <_malloc_r+0x534>
    a09c:	84000317 	ldw	r16,12(r16)
    a0a0:	1c00a426 	beq	r3,r16,a334 <_malloc_r+0x520>
    a0a4:	80800117 	ldw	r2,4(r16)
    a0a8:	1204703a 	and	r2,r2,r8
    a0ac:	144dc83a 	sub	r6,r2,r17
    a0b0:	29bff90e 	bge	r5,r6,a098 <_malloc_r+0x284>
    a0b4:	81000317 	ldw	r4,12(r16)
    a0b8:	80c00217 	ldw	r3,8(r16)
    a0bc:	89400054 	ori	r5,r17,1
    a0c0:	8445883a 	add	r2,r16,r17
    a0c4:	20c00215 	stw	r3,8(r4)
    a0c8:	19000315 	stw	r4,12(r3)
    a0cc:	81400115 	stw	r5,4(r16)
    a0d0:	1187883a 	add	r3,r2,r6
    a0d4:	31000054 	ori	r4,r6,1
    a0d8:	50800315 	stw	r2,12(r10)
    a0dc:	50800215 	stw	r2,8(r10)
    a0e0:	19800015 	stw	r6,0(r3)
    a0e4:	11000115 	stw	r4,4(r2)
    a0e8:	12800215 	stw	r10,8(r2)
    a0ec:	12800315 	stw	r10,12(r2)
    a0f0:	9009883a 	mov	r4,r18
    a0f4:	000eed80 	call	eed8 <__malloc_unlock>
    a0f8:	80c00204 	addi	r3,r16,8
    a0fc:	003f5906 	br	9e64 <_malloc_r+0x50>
    a100:	8109883a 	add	r4,r16,r4
    a104:	20800117 	ldw	r2,4(r4)
    a108:	80c00217 	ldw	r3,8(r16)
    a10c:	81400317 	ldw	r5,12(r16)
    a110:	10800054 	ori	r2,r2,1
    a114:	20800115 	stw	r2,4(r4)
    a118:	28c00215 	stw	r3,8(r5)
    a11c:	19400315 	stw	r5,12(r3)
    a120:	9009883a 	mov	r4,r18
    a124:	000eed80 	call	eed8 <__malloc_unlock>
    a128:	80c00204 	addi	r3,r16,8
    a12c:	003f4d06 	br	9e64 <_malloc_r+0x50>
    a130:	80800204 	addi	r2,r16,8
    a134:	14000317 	ldw	r16,12(r2)
    a138:	143f911e 	bne	r2,r16,9f80 <_malloc_r+0x16c>
    a13c:	1a400084 	addi	r9,r3,2
    a140:	003f7306 	br	9f10 <_malloc_r+0xfc>
    a144:	88c00054 	ori	r3,r17,1
    a148:	8445883a 	add	r2,r16,r17
    a14c:	80c00115 	stw	r3,4(r16)
    a150:	003fdf06 	br	a0d0 <_malloc_r+0x2bc>
    a154:	e4000217 	ldw	r16,8(fp)
    a158:	00bfff04 	movi	r2,-4
    a15c:	80c00117 	ldw	r3,4(r16)
    a160:	802d883a 	mov	r22,r16
    a164:	18aa703a 	and	r21,r3,r2
    a168:	ac401636 	bltu	r21,r17,a1c4 <_malloc_r+0x3b0>
    a16c:	ac49c83a 	sub	r4,r21,r17
    a170:	008003c4 	movi	r2,15
    a174:	1100130e 	bge	r2,r4,a1c4 <_malloc_r+0x3b0>
    a178:	88800054 	ori	r2,r17,1
    a17c:	8447883a 	add	r3,r16,r17
    a180:	80800115 	stw	r2,4(r16)
    a184:	20800054 	ori	r2,r4,1
    a188:	18800115 	stw	r2,4(r3)
    a18c:	e0c00215 	stw	r3,8(fp)
    a190:	9009883a 	mov	r4,r18
    a194:	000eed80 	call	eed8 <__malloc_unlock>
    a198:	80c00204 	addi	r3,r16,8
    a19c:	003f3106 	br	9e64 <_malloc_r+0x50>
    a1a0:	39c00117 	ldw	r7,4(r7)
    a1a4:	573ffe04 	addi	fp,r10,-8
    a1a8:	003fa006 	br	a02c <_malloc_r+0x218>
    a1ac:	00801504 	movi	r2,84
    a1b0:	10c06736 	bltu	r2,r3,a350 <_malloc_r+0x53c>
    a1b4:	8804d33a 	srli	r2,r17,12
    a1b8:	11801b84 	addi	r6,r2,110
    a1bc:	300490fa 	slli	r2,r6,3
    a1c0:	003f4106 	br	9ec8 <_malloc_r+0xb4>
    a1c4:	d0a03617 	ldw	r2,-32552(gp)
    a1c8:	d0e00917 	ldw	r3,-32732(gp)
    a1cc:	053fffc4 	movi	r20,-1
    a1d0:	10800404 	addi	r2,r2,16
    a1d4:	88a7883a 	add	r19,r17,r2
    a1d8:	1d000326 	beq	r3,r20,a1e8 <_malloc_r+0x3d4>
    a1dc:	98c3ffc4 	addi	r3,r19,4095
    a1e0:	00bc0004 	movi	r2,-4096
    a1e4:	18a6703a 	and	r19,r3,r2
    a1e8:	9009883a 	mov	r4,r18
    a1ec:	980b883a 	mov	r5,r19
    a1f0:	000bd700 	call	bd70 <_sbrk_r>
    a1f4:	1009883a 	mov	r4,r2
    a1f8:	15000426 	beq	r2,r20,a20c <_malloc_r+0x3f8>
    a1fc:	854b883a 	add	r5,r16,r21
    a200:	1029883a 	mov	r20,r2
    a204:	11405a2e 	bgeu	r2,r5,a370 <_malloc_r+0x55c>
    a208:	87000c26 	beq	r16,fp,a23c <_malloc_r+0x428>
    a20c:	e4000217 	ldw	r16,8(fp)
    a210:	80c00117 	ldw	r3,4(r16)
    a214:	00bfff04 	movi	r2,-4
    a218:	1884703a 	and	r2,r3,r2
    a21c:	14400336 	bltu	r2,r17,a22c <_malloc_r+0x418>
    a220:	1449c83a 	sub	r4,r2,r17
    a224:	008003c4 	movi	r2,15
    a228:	113fd316 	blt	r2,r4,a178 <_malloc_r+0x364>
    a22c:	9009883a 	mov	r4,r18
    a230:	000eed80 	call	eed8 <__malloc_unlock>
    a234:	0007883a 	mov	r3,zero
    a238:	003f0a06 	br	9e64 <_malloc_r+0x50>
    a23c:	05c20234 	movhi	r23,2056
    a240:	bdfddc04 	addi	r23,r23,-2192
    a244:	b8800017 	ldw	r2,0(r23)
    a248:	988d883a 	add	r6,r19,r2
    a24c:	b9800015 	stw	r6,0(r23)
    a250:	d0e00917 	ldw	r3,-32732(gp)
    a254:	00bfffc4 	movi	r2,-1
    a258:	18808e26 	beq	r3,r2,a494 <_malloc_r+0x680>
    a25c:	2145c83a 	sub	r2,r4,r5
    a260:	3085883a 	add	r2,r6,r2
    a264:	b8800015 	stw	r2,0(r23)
    a268:	20c001cc 	andi	r3,r4,7
    a26c:	18005f1e 	bne	r3,zero,a3ec <_malloc_r+0x5d8>
    a270:	000b883a 	mov	r5,zero
    a274:	a4c5883a 	add	r2,r20,r19
    a278:	1083ffcc 	andi	r2,r2,4095
    a27c:	00c40004 	movi	r3,4096
    a280:	1887c83a 	sub	r3,r3,r2
    a284:	28e7883a 	add	r19,r5,r3
    a288:	9009883a 	mov	r4,r18
    a28c:	980b883a 	mov	r5,r19
    a290:	000bd700 	call	bd70 <_sbrk_r>
    a294:	1007883a 	mov	r3,r2
    a298:	00bfffc4 	movi	r2,-1
    a29c:	18807a26 	beq	r3,r2,a488 <_malloc_r+0x674>
    a2a0:	1d05c83a 	sub	r2,r3,r20
    a2a4:	9885883a 	add	r2,r19,r2
    a2a8:	10c00054 	ori	r3,r2,1
    a2ac:	b8800017 	ldw	r2,0(r23)
    a2b0:	a021883a 	mov	r16,r20
    a2b4:	a0c00115 	stw	r3,4(r20)
    a2b8:	9885883a 	add	r2,r19,r2
    a2bc:	b8800015 	stw	r2,0(r23)
    a2c0:	e5000215 	stw	r20,8(fp)
    a2c4:	b7003626 	beq	r22,fp,a3a0 <_malloc_r+0x58c>
    a2c8:	018003c4 	movi	r6,15
    a2cc:	35404b36 	bltu	r6,r21,a3fc <_malloc_r+0x5e8>
    a2d0:	00800044 	movi	r2,1
    a2d4:	a0800115 	stw	r2,4(r20)
    a2d8:	003fcd06 	br	a210 <_malloc_r+0x3fc>
    a2dc:	2808d27a 	srli	r4,r5,9
    a2e0:	2000371e 	bne	r4,zero,a3c0 <_malloc_r+0x5ac>
    a2e4:	2808d0fa 	srli	r4,r5,3
    a2e8:	200690fa 	slli	r3,r4,3
    a2ec:	1ad1883a 	add	r8,r3,r11
    a2f0:	41800217 	ldw	r6,8(r8)
    a2f4:	41805b26 	beq	r8,r6,a464 <_malloc_r+0x650>
    a2f8:	30800117 	ldw	r2,4(r6)
    a2fc:	00ffff04 	movi	r3,-4
    a300:	10c4703a 	and	r2,r2,r3
    a304:	2880022e 	bgeu	r5,r2,a310 <_malloc_r+0x4fc>
    a308:	31800217 	ldw	r6,8(r6)
    a30c:	41bffa1e 	bne	r8,r6,a2f8 <_malloc_r+0x4e4>
    a310:	32000317 	ldw	r8,12(r6)
    a314:	39c00117 	ldw	r7,4(r7)
    a318:	82000315 	stw	r8,12(r16)
    a31c:	81800215 	stw	r6,8(r16)
    a320:	07020034 	movhi	fp,2048
    a324:	e702c104 	addi	fp,fp,2820
    a328:	34000315 	stw	r16,12(r6)
    a32c:	44000215 	stw	r16,8(r8)
    a330:	003f3e06 	br	a02c <_malloc_r+0x218>
    a334:	63000044 	addi	r12,r12,1
    a338:	608000cc 	andi	r2,r12,3
    a33c:	10005d26 	beq	r2,zero,a4b4 <_malloc_r+0x6a0>
    a340:	18c00204 	addi	r3,r3,8
    a344:	003f5106 	br	a08c <_malloc_r+0x278>
    a348:	8089883a 	add	r4,r16,r2
    a34c:	003f6d06 	br	a104 <_malloc_r+0x2f0>
    a350:	00805504 	movi	r2,340
    a354:	10c02036 	bltu	r2,r3,a3d8 <_malloc_r+0x5c4>
    a358:	8804d3fa 	srli	r2,r17,15
    a35c:	11801dc4 	addi	r6,r2,119
    a360:	300490fa 	slli	r2,r6,3
    a364:	003ed806 	br	9ec8 <_malloc_r+0xb4>
    a368:	48c000c4 	addi	r3,r9,3
    a36c:	003f3106 	br	a034 <_malloc_r+0x220>
    a370:	05c20234 	movhi	r23,2056
    a374:	bdfddc04 	addi	r23,r23,-2192
    a378:	b8800017 	ldw	r2,0(r23)
    a37c:	988d883a 	add	r6,r19,r2
    a380:	b9800015 	stw	r6,0(r23)
    a384:	293fb21e 	bne	r5,r4,a250 <_malloc_r+0x43c>
    a388:	2083ffcc 	andi	r2,r4,4095
    a38c:	103fb01e 	bne	r2,zero,a250 <_malloc_r+0x43c>
    a390:	e4000217 	ldw	r16,8(fp)
    a394:	9d45883a 	add	r2,r19,r21
    a398:	10800054 	ori	r2,r2,1
    a39c:	80800115 	stw	r2,4(r16)
    a3a0:	b8c00017 	ldw	r3,0(r23)
    a3a4:	d0a03717 	ldw	r2,-32548(gp)
    a3a8:	10c0012e 	bgeu	r2,r3,a3b0 <_malloc_r+0x59c>
    a3ac:	d0e03715 	stw	r3,-32548(gp)
    a3b0:	d0a03817 	ldw	r2,-32544(gp)
    a3b4:	10ff962e 	bgeu	r2,r3,a210 <_malloc_r+0x3fc>
    a3b8:	d0e03815 	stw	r3,-32544(gp)
    a3bc:	003f9406 	br	a210 <_malloc_r+0x3fc>
    a3c0:	00800104 	movi	r2,4
    a3c4:	11001e36 	bltu	r2,r4,a440 <_malloc_r+0x62c>
    a3c8:	2804d1ba 	srli	r2,r5,6
    a3cc:	11000e04 	addi	r4,r2,56
    a3d0:	200690fa 	slli	r3,r4,3
    a3d4:	003fc506 	br	a2ec <_malloc_r+0x4d8>
    a3d8:	00815504 	movi	r2,1364
    a3dc:	10c01d2e 	bgeu	r2,r3,a454 <_malloc_r+0x640>
    a3e0:	01801f84 	movi	r6,126
    a3e4:	0080fc04 	movi	r2,1008
    a3e8:	003eb706 	br	9ec8 <_malloc_r+0xb4>
    a3ec:	00800204 	movi	r2,8
    a3f0:	10cbc83a 	sub	r5,r2,r3
    a3f4:	2169883a 	add	r20,r4,r5
    a3f8:	003f9e06 	br	a274 <_malloc_r+0x460>
    a3fc:	00bffe04 	movi	r2,-8
    a400:	a93ffd04 	addi	r4,r21,-12
    a404:	2088703a 	and	r4,r4,r2
    a408:	b10b883a 	add	r5,r22,r4
    a40c:	00c00144 	movi	r3,5
    a410:	28c00215 	stw	r3,8(r5)
    a414:	28c00115 	stw	r3,4(r5)
    a418:	b0800117 	ldw	r2,4(r22)
    a41c:	1080004c 	andi	r2,r2,1
    a420:	2084b03a 	or	r2,r4,r2
    a424:	b0800115 	stw	r2,4(r22)
    a428:	313fdd2e 	bgeu	r6,r4,a3a0 <_malloc_r+0x58c>
    a42c:	b1400204 	addi	r5,r22,8
    a430:	9009883a 	mov	r4,r18
    a434:	000928c0 	call	928c <_free_r>
    a438:	e4000217 	ldw	r16,8(fp)
    a43c:	003fd806 	br	a3a0 <_malloc_r+0x58c>
    a440:	00800504 	movi	r2,20
    a444:	11001536 	bltu	r2,r4,a49c <_malloc_r+0x688>
    a448:	210016c4 	addi	r4,r4,91
    a44c:	200690fa 	slli	r3,r4,3
    a450:	003fa606 	br	a2ec <_malloc_r+0x4d8>
    a454:	8804d4ba 	srli	r2,r17,18
    a458:	11801f04 	addi	r6,r2,124
    a45c:	300490fa 	slli	r2,r6,3
    a460:	003e9906 	br	9ec8 <_malloc_r+0xb4>
    a464:	2009d0ba 	srai	r4,r4,2
    a468:	01420034 	movhi	r5,2048
    a46c:	2942c104 	addi	r5,r5,2820
    a470:	00c00044 	movi	r3,1
    a474:	28800117 	ldw	r2,4(r5)
    a478:	1906983a 	sll	r3,r3,r4
    a47c:	10c4b03a 	or	r2,r2,r3
    a480:	28800115 	stw	r2,4(r5)
    a484:	003fa306 	br	a314 <_malloc_r+0x500>
    a488:	0027883a 	mov	r19,zero
    a48c:	00c00044 	movi	r3,1
    a490:	003f8606 	br	a2ac <_malloc_r+0x498>
    a494:	d1200915 	stw	r4,-32732(gp)
    a498:	003f7306 	br	a268 <_malloc_r+0x454>
    a49c:	00801504 	movi	r2,84
    a4a0:	11001936 	bltu	r2,r4,a508 <_malloc_r+0x6f4>
    a4a4:	2804d33a 	srli	r2,r5,12
    a4a8:	11001b84 	addi	r4,r2,110
    a4ac:	200690fa 	slli	r3,r4,3
    a4b0:	003f8e06 	br	a2ec <_malloc_r+0x4d8>
    a4b4:	480b883a 	mov	r5,r9
    a4b8:	6807883a 	mov	r3,r13
    a4bc:	288000cc 	andi	r2,r5,3
    a4c0:	18fffe04 	addi	r3,r3,-8
    a4c4:	297fffc4 	addi	r5,r5,-1
    a4c8:	10001526 	beq	r2,zero,a520 <_malloc_r+0x70c>
    a4cc:	18800217 	ldw	r2,8(r3)
    a4d0:	10fffa26 	beq	r2,r3,a4bc <_malloc_r+0x6a8>
    a4d4:	2109883a 	add	r4,r4,r4
    a4d8:	393f1e36 	bltu	r7,r4,a154 <_malloc_r+0x340>
    a4dc:	203f1d26 	beq	r4,zero,a154 <_malloc_r+0x340>
    a4e0:	21c4703a 	and	r2,r4,r7
    a4e4:	10000226 	beq	r2,zero,a4f0 <_malloc_r+0x6dc>
    a4e8:	6013883a 	mov	r9,r12
    a4ec:	003ee106 	br	a074 <_malloc_r+0x260>
    a4f0:	2109883a 	add	r4,r4,r4
    a4f4:	3904703a 	and	r2,r7,r4
    a4f8:	63000104 	addi	r12,r12,4
    a4fc:	103ffc26 	beq	r2,zero,a4f0 <_malloc_r+0x6dc>
    a500:	6013883a 	mov	r9,r12
    a504:	003edb06 	br	a074 <_malloc_r+0x260>
    a508:	00805504 	movi	r2,340
    a50c:	11000836 	bltu	r2,r4,a530 <_malloc_r+0x71c>
    a510:	2804d3fa 	srli	r2,r5,15
    a514:	11001dc4 	addi	r4,r2,119
    a518:	200690fa 	slli	r3,r4,3
    a51c:	003f7306 	br	a2ec <_malloc_r+0x4d8>
    a520:	0104303a 	nor	r2,zero,r4
    a524:	388e703a 	and	r7,r7,r2
    a528:	e1c00115 	stw	r7,4(fp)
    a52c:	003fe906 	br	a4d4 <_malloc_r+0x6c0>
    a530:	00815504 	movi	r2,1364
    a534:	1100032e 	bgeu	r2,r4,a544 <_malloc_r+0x730>
    a538:	01001f84 	movi	r4,126
    a53c:	00c0fc04 	movi	r3,1008
    a540:	003f6a06 	br	a2ec <_malloc_r+0x4d8>
    a544:	2804d4ba 	srli	r2,r5,18
    a548:	11001f04 	addi	r4,r2,124
    a54c:	200690fa 	slli	r3,r4,3
    a550:	003f6606 	br	a2ec <_malloc_r+0x4d8>

0000a554 <memchr>:
    a554:	008000c4 	movi	r2,3
    a558:	29403fcc 	andi	r5,r5,255
    a55c:	2007883a 	mov	r3,r4
    a560:	1180022e 	bgeu	r2,r6,a56c <memchr+0x18>
    a564:	2084703a 	and	r2,r4,r2
    a568:	10000b26 	beq	r2,zero,a598 <memchr+0x44>
    a56c:	313fffc4 	addi	r4,r6,-1
    a570:	3000051e 	bne	r6,zero,a588 <memchr+0x34>
    a574:	00002c06 	br	a628 <memchr+0xd4>
    a578:	213fffc4 	addi	r4,r4,-1
    a57c:	00bfffc4 	movi	r2,-1
    a580:	18c00044 	addi	r3,r3,1
    a584:	20802826 	beq	r4,r2,a628 <memchr+0xd4>
    a588:	18800003 	ldbu	r2,0(r3)
    a58c:	28bffa1e 	bne	r5,r2,a578 <memchr+0x24>
    a590:	1805883a 	mov	r2,r3
    a594:	f800283a 	ret
    a598:	0011883a 	mov	r8,zero
    a59c:	0007883a 	mov	r3,zero
    a5a0:	01c00104 	movi	r7,4
    a5a4:	4004923a 	slli	r2,r8,8
    a5a8:	18c00044 	addi	r3,r3,1
    a5ac:	1151883a 	add	r8,r2,r5
    a5b0:	19fffc1e 	bne	r3,r7,a5a4 <memchr+0x50>
    a5b4:	02bfbff4 	movhi	r10,65279
    a5b8:	52bfbfc4 	addi	r10,r10,-257
    a5bc:	02602074 	movhi	r9,32897
    a5c0:	4a602004 	addi	r9,r9,-32640
    a5c4:	02c000c4 	movi	r11,3
    a5c8:	20800017 	ldw	r2,0(r4)
    a5cc:	31bfff04 	addi	r6,r6,-4
    a5d0:	200f883a 	mov	r7,r4
    a5d4:	1204f03a 	xor	r2,r2,r8
    a5d8:	1287883a 	add	r3,r2,r10
    a5dc:	1a46703a 	and	r3,r3,r9
    a5e0:	0084303a 	nor	r2,zero,r2
    a5e4:	10c4703a 	and	r2,r2,r3
    a5e8:	10000b26 	beq	r2,zero,a618 <memchr+0xc4>
    a5ec:	20800003 	ldbu	r2,0(r4)
    a5f0:	28800f26 	beq	r5,r2,a630 <memchr+0xdc>
    a5f4:	20800043 	ldbu	r2,1(r4)
    a5f8:	21c00044 	addi	r7,r4,1
    a5fc:	28800c26 	beq	r5,r2,a630 <memchr+0xdc>
    a600:	20800083 	ldbu	r2,2(r4)
    a604:	21c00084 	addi	r7,r4,2
    a608:	28800926 	beq	r5,r2,a630 <memchr+0xdc>
    a60c:	208000c3 	ldbu	r2,3(r4)
    a610:	21c000c4 	addi	r7,r4,3
    a614:	28800626 	beq	r5,r2,a630 <memchr+0xdc>
    a618:	21000104 	addi	r4,r4,4
    a61c:	59bfea36 	bltu	r11,r6,a5c8 <memchr+0x74>
    a620:	2007883a 	mov	r3,r4
    a624:	003fd106 	br	a56c <memchr+0x18>
    a628:	0005883a 	mov	r2,zero
    a62c:	f800283a 	ret
    a630:	3805883a 	mov	r2,r7
    a634:	f800283a 	ret

0000a638 <memmove>:
    a638:	2807883a 	mov	r3,r5
    a63c:	2011883a 	mov	r8,r4
    a640:	29000c2e 	bgeu	r5,r4,a674 <memmove+0x3c>
    a644:	298f883a 	add	r7,r5,r6
    a648:	21c00a2e 	bgeu	r4,r7,a674 <memmove+0x3c>
    a64c:	30000726 	beq	r6,zero,a66c <memmove+0x34>
    a650:	2187883a 	add	r3,r4,r6
    a654:	198dc83a 	sub	r6,r3,r6
    a658:	39ffffc4 	addi	r7,r7,-1
    a65c:	38800003 	ldbu	r2,0(r7)
    a660:	18ffffc4 	addi	r3,r3,-1
    a664:	18800005 	stb	r2,0(r3)
    a668:	19bffb1e 	bne	r3,r6,a658 <memmove+0x20>
    a66c:	2005883a 	mov	r2,r4
    a670:	f800283a 	ret
    a674:	01c003c4 	movi	r7,15
    a678:	39800a36 	bltu	r7,r6,a6a4 <memmove+0x6c>
    a67c:	303ffb26 	beq	r6,zero,a66c <memmove+0x34>
    a680:	400f883a 	mov	r7,r8
    a684:	320d883a 	add	r6,r6,r8
    a688:	28800003 	ldbu	r2,0(r5)
    a68c:	29400044 	addi	r5,r5,1
    a690:	38800005 	stb	r2,0(r7)
    a694:	39c00044 	addi	r7,r7,1
    a698:	39bffb1e 	bne	r7,r6,a688 <memmove+0x50>
    a69c:	2005883a 	mov	r2,r4
    a6a0:	f800283a 	ret
    a6a4:	1904b03a 	or	r2,r3,r4
    a6a8:	108000cc 	andi	r2,r2,3
    a6ac:	103ff31e 	bne	r2,zero,a67c <memmove+0x44>
    a6b0:	3811883a 	mov	r8,r7
    a6b4:	180b883a 	mov	r5,r3
    a6b8:	200f883a 	mov	r7,r4
    a6bc:	28c00017 	ldw	r3,0(r5)
    a6c0:	31bffc04 	addi	r6,r6,-16
    a6c4:	38c00015 	stw	r3,0(r7)
    a6c8:	28800117 	ldw	r2,4(r5)
    a6cc:	38800115 	stw	r2,4(r7)
    a6d0:	28c00217 	ldw	r3,8(r5)
    a6d4:	38c00215 	stw	r3,8(r7)
    a6d8:	28800317 	ldw	r2,12(r5)
    a6dc:	29400404 	addi	r5,r5,16
    a6e0:	38800315 	stw	r2,12(r7)
    a6e4:	39c00404 	addi	r7,r7,16
    a6e8:	41bff436 	bltu	r8,r6,a6bc <memmove+0x84>
    a6ec:	008000c4 	movi	r2,3
    a6f0:	1180072e 	bgeu	r2,r6,a710 <memmove+0xd8>
    a6f4:	1007883a 	mov	r3,r2
    a6f8:	28800017 	ldw	r2,0(r5)
    a6fc:	31bfff04 	addi	r6,r6,-4
    a700:	29400104 	addi	r5,r5,4
    a704:	38800015 	stw	r2,0(r7)
    a708:	39c00104 	addi	r7,r7,4
    a70c:	19bffa36 	bltu	r3,r6,a6f8 <memmove+0xc0>
    a710:	3811883a 	mov	r8,r7
    a714:	003fd906 	br	a67c <memmove+0x44>

0000a718 <_Bfree>:
    a718:	28000826 	beq	r5,zero,a73c <_Bfree+0x24>
    a71c:	28800117 	ldw	r2,4(r5)
    a720:	21001317 	ldw	r4,76(r4)
    a724:	1085883a 	add	r2,r2,r2
    a728:	1085883a 	add	r2,r2,r2
    a72c:	1105883a 	add	r2,r2,r4
    a730:	10c00017 	ldw	r3,0(r2)
    a734:	28c00015 	stw	r3,0(r5)
    a738:	11400015 	stw	r5,0(r2)
    a73c:	f800283a 	ret

0000a740 <__hi0bits>:
    a740:	20bfffec 	andhi	r2,r4,65535
    a744:	10001426 	beq	r2,zero,a798 <__hi0bits+0x58>
    a748:	0007883a 	mov	r3,zero
    a74c:	20bfc02c 	andhi	r2,r4,65280
    a750:	1000021e 	bne	r2,zero,a75c <__hi0bits+0x1c>
    a754:	2008923a 	slli	r4,r4,8
    a758:	18c00204 	addi	r3,r3,8
    a75c:	20bc002c 	andhi	r2,r4,61440
    a760:	1000021e 	bne	r2,zero,a76c <__hi0bits+0x2c>
    a764:	2008913a 	slli	r4,r4,4
    a768:	18c00104 	addi	r3,r3,4
    a76c:	20b0002c 	andhi	r2,r4,49152
    a770:	1000031e 	bne	r2,zero,a780 <__hi0bits+0x40>
    a774:	2105883a 	add	r2,r4,r4
    a778:	18c00084 	addi	r3,r3,2
    a77c:	1089883a 	add	r4,r2,r2
    a780:	20000316 	blt	r4,zero,a790 <__hi0bits+0x50>
    a784:	2090002c 	andhi	r2,r4,16384
    a788:	10000626 	beq	r2,zero,a7a4 <__hi0bits+0x64>
    a78c:	18c00044 	addi	r3,r3,1
    a790:	1805883a 	mov	r2,r3
    a794:	f800283a 	ret
    a798:	2008943a 	slli	r4,r4,16
    a79c:	00c00404 	movi	r3,16
    a7a0:	003fea06 	br	a74c <__hi0bits+0xc>
    a7a4:	00c00804 	movi	r3,32
    a7a8:	1805883a 	mov	r2,r3
    a7ac:	f800283a 	ret

0000a7b0 <__lo0bits>:
    a7b0:	20c00017 	ldw	r3,0(r4)
    a7b4:	188001cc 	andi	r2,r3,7
    a7b8:	10000a26 	beq	r2,zero,a7e4 <__lo0bits+0x34>
    a7bc:	1880004c 	andi	r2,r3,1
    a7c0:	1005003a 	cmpeq	r2,r2,zero
    a7c4:	10002126 	beq	r2,zero,a84c <__lo0bits+0x9c>
    a7c8:	1880008c 	andi	r2,r3,2
    a7cc:	1000251e 	bne	r2,zero,a864 <__lo0bits+0xb4>
    a7d0:	1804d0ba 	srli	r2,r3,2
    a7d4:	01400084 	movi	r5,2
    a7d8:	20800015 	stw	r2,0(r4)
    a7dc:	2805883a 	mov	r2,r5
    a7e0:	f800283a 	ret
    a7e4:	18bfffcc 	andi	r2,r3,65535
    a7e8:	10001526 	beq	r2,zero,a840 <__lo0bits+0x90>
    a7ec:	000b883a 	mov	r5,zero
    a7f0:	18803fcc 	andi	r2,r3,255
    a7f4:	1000021e 	bne	r2,zero,a800 <__lo0bits+0x50>
    a7f8:	1806d23a 	srli	r3,r3,8
    a7fc:	29400204 	addi	r5,r5,8
    a800:	188003cc 	andi	r2,r3,15
    a804:	1000021e 	bne	r2,zero,a810 <__lo0bits+0x60>
    a808:	1806d13a 	srli	r3,r3,4
    a80c:	29400104 	addi	r5,r5,4
    a810:	188000cc 	andi	r2,r3,3
    a814:	1000021e 	bne	r2,zero,a820 <__lo0bits+0x70>
    a818:	1806d0ba 	srli	r3,r3,2
    a81c:	29400084 	addi	r5,r5,2
    a820:	1880004c 	andi	r2,r3,1
    a824:	1000031e 	bne	r2,zero,a834 <__lo0bits+0x84>
    a828:	1806d07a 	srli	r3,r3,1
    a82c:	18000a26 	beq	r3,zero,a858 <__lo0bits+0xa8>
    a830:	29400044 	addi	r5,r5,1
    a834:	2805883a 	mov	r2,r5
    a838:	20c00015 	stw	r3,0(r4)
    a83c:	f800283a 	ret
    a840:	1806d43a 	srli	r3,r3,16
    a844:	01400404 	movi	r5,16
    a848:	003fe906 	br	a7f0 <__lo0bits+0x40>
    a84c:	000b883a 	mov	r5,zero
    a850:	2805883a 	mov	r2,r5
    a854:	f800283a 	ret
    a858:	01400804 	movi	r5,32
    a85c:	2805883a 	mov	r2,r5
    a860:	f800283a 	ret
    a864:	1804d07a 	srli	r2,r3,1
    a868:	01400044 	movi	r5,1
    a86c:	20800015 	stw	r2,0(r4)
    a870:	003fda06 	br	a7dc <__lo0bits+0x2c>

0000a874 <__mcmp>:
    a874:	20800417 	ldw	r2,16(r4)
    a878:	28c00417 	ldw	r3,16(r5)
    a87c:	10cfc83a 	sub	r7,r2,r3
    a880:	38000c1e 	bne	r7,zero,a8b4 <__mcmp+0x40>
    a884:	18c5883a 	add	r2,r3,r3
    a888:	1085883a 	add	r2,r2,r2
    a88c:	10c00504 	addi	r3,r2,20
    a890:	21000504 	addi	r4,r4,20
    a894:	28cb883a 	add	r5,r5,r3
    a898:	2085883a 	add	r2,r4,r2
    a89c:	10bfff04 	addi	r2,r2,-4
    a8a0:	297fff04 	addi	r5,r5,-4
    a8a4:	11800017 	ldw	r6,0(r2)
    a8a8:	28c00017 	ldw	r3,0(r5)
    a8ac:	30c0031e 	bne	r6,r3,a8bc <__mcmp+0x48>
    a8b0:	20bffa36 	bltu	r4,r2,a89c <__mcmp+0x28>
    a8b4:	3805883a 	mov	r2,r7
    a8b8:	f800283a 	ret
    a8bc:	30c00336 	bltu	r6,r3,a8cc <__mcmp+0x58>
    a8c0:	01c00044 	movi	r7,1
    a8c4:	3805883a 	mov	r2,r7
    a8c8:	f800283a 	ret
    a8cc:	01ffffc4 	movi	r7,-1
    a8d0:	003ff806 	br	a8b4 <__mcmp+0x40>

0000a8d4 <__ulp>:
    a8d4:	295ffc2c 	andhi	r5,r5,32752
    a8d8:	013f3034 	movhi	r4,64704
    a8dc:	290b883a 	add	r5,r5,r4
    a8e0:	0145c83a 	sub	r2,zero,r5
    a8e4:	1007d53a 	srai	r3,r2,20
    a8e8:	000d883a 	mov	r6,zero
    a8ec:	0140040e 	bge	zero,r5,a900 <__ulp+0x2c>
    a8f0:	280f883a 	mov	r7,r5
    a8f4:	3807883a 	mov	r3,r7
    a8f8:	3005883a 	mov	r2,r6
    a8fc:	f800283a 	ret
    a900:	008004c4 	movi	r2,19
    a904:	193ffb04 	addi	r4,r3,-20
    a908:	10c00c0e 	bge	r2,r3,a93c <__ulp+0x68>
    a90c:	008007c4 	movi	r2,31
    a910:	1107c83a 	sub	r3,r2,r4
    a914:	00800784 	movi	r2,30
    a918:	01400044 	movi	r5,1
    a91c:	11000216 	blt	r2,r4,a928 <__ulp+0x54>
    a920:	00800044 	movi	r2,1
    a924:	10ca983a 	sll	r5,r2,r3
    a928:	000f883a 	mov	r7,zero
    a92c:	280d883a 	mov	r6,r5
    a930:	3807883a 	mov	r3,r7
    a934:	3005883a 	mov	r2,r6
    a938:	f800283a 	ret
    a93c:	00800234 	movhi	r2,8
    a940:	10cfd83a 	sra	r7,r2,r3
    a944:	000d883a 	mov	r6,zero
    a948:	3005883a 	mov	r2,r6
    a94c:	3807883a 	mov	r3,r7
    a950:	f800283a 	ret

0000a954 <__b2d>:
    a954:	20800417 	ldw	r2,16(r4)
    a958:	defff904 	addi	sp,sp,-28
    a95c:	dd000415 	stw	r20,16(sp)
    a960:	1085883a 	add	r2,r2,r2
    a964:	25000504 	addi	r20,r4,20
    a968:	1085883a 	add	r2,r2,r2
    a96c:	dc000015 	stw	r16,0(sp)
    a970:	a0a1883a 	add	r16,r20,r2
    a974:	dd400515 	stw	r21,20(sp)
    a978:	857fff17 	ldw	r21,-4(r16)
    a97c:	dc400115 	stw	r17,4(sp)
    a980:	dfc00615 	stw	ra,24(sp)
    a984:	a809883a 	mov	r4,r21
    a988:	2823883a 	mov	r17,r5
    a98c:	dcc00315 	stw	r19,12(sp)
    a990:	dc800215 	stw	r18,8(sp)
    a994:	000a7400 	call	a740 <__hi0bits>
    a998:	100b883a 	mov	r5,r2
    a99c:	00800804 	movi	r2,32
    a9a0:	1145c83a 	sub	r2,r2,r5
    a9a4:	88800015 	stw	r2,0(r17)
    a9a8:	00800284 	movi	r2,10
    a9ac:	80ffff04 	addi	r3,r16,-4
    a9b0:	11401416 	blt	r2,r5,aa04 <__b2d+0xb0>
    a9b4:	008002c4 	movi	r2,11
    a9b8:	1149c83a 	sub	r4,r2,r5
    a9bc:	a0c02736 	bltu	r20,r3,aa5c <__b2d+0x108>
    a9c0:	000d883a 	mov	r6,zero
    a9c4:	28800544 	addi	r2,r5,21
    a9c8:	a906d83a 	srl	r3,r21,r4
    a9cc:	a884983a 	sll	r2,r21,r2
    a9d0:	1ccffc34 	orhi	r19,r3,16368
    a9d4:	11a4b03a 	or	r18,r2,r6
    a9d8:	9005883a 	mov	r2,r18
    a9dc:	9807883a 	mov	r3,r19
    a9e0:	dfc00617 	ldw	ra,24(sp)
    a9e4:	dd400517 	ldw	r21,20(sp)
    a9e8:	dd000417 	ldw	r20,16(sp)
    a9ec:	dcc00317 	ldw	r19,12(sp)
    a9f0:	dc800217 	ldw	r18,8(sp)
    a9f4:	dc400117 	ldw	r17,4(sp)
    a9f8:	dc000017 	ldw	r16,0(sp)
    a9fc:	dec00704 	addi	sp,sp,28
    aa00:	f800283a 	ret
    aa04:	a0c00e36 	bltu	r20,r3,aa40 <__b2d+0xec>
    aa08:	293ffd44 	addi	r4,r5,-11
    aa0c:	000d883a 	mov	r6,zero
    aa10:	20000f26 	beq	r4,zero,aa50 <__b2d+0xfc>
    aa14:	00800804 	movi	r2,32
    aa18:	110bc83a 	sub	r5,r2,r4
    aa1c:	a0c01236 	bltu	r20,r3,aa68 <__b2d+0x114>
    aa20:	000f883a 	mov	r7,zero
    aa24:	a904983a 	sll	r2,r21,r4
    aa28:	3146d83a 	srl	r3,r6,r5
    aa2c:	3108983a 	sll	r4,r6,r4
    aa30:	108ffc34 	orhi	r2,r2,16368
    aa34:	18a6b03a 	or	r19,r3,r2
    aa38:	3924b03a 	or	r18,r7,r4
    aa3c:	003fe606 	br	a9d8 <__b2d+0x84>
    aa40:	293ffd44 	addi	r4,r5,-11
    aa44:	81bffe17 	ldw	r6,-8(r16)
    aa48:	80fffe04 	addi	r3,r16,-8
    aa4c:	203ff11e 	bne	r4,zero,aa14 <__b2d+0xc0>
    aa50:	accffc34 	orhi	r19,r21,16368
    aa54:	3025883a 	mov	r18,r6
    aa58:	003fdf06 	br	a9d8 <__b2d+0x84>
    aa5c:	18bfff17 	ldw	r2,-4(r3)
    aa60:	110cd83a 	srl	r6,r2,r4
    aa64:	003fd706 	br	a9c4 <__b2d+0x70>
    aa68:	18bfff17 	ldw	r2,-4(r3)
    aa6c:	114ed83a 	srl	r7,r2,r5
    aa70:	003fec06 	br	aa24 <__b2d+0xd0>

0000aa74 <__ratio>:
    aa74:	defff904 	addi	sp,sp,-28
    aa78:	dc400215 	stw	r17,8(sp)
    aa7c:	2823883a 	mov	r17,r5
    aa80:	d80b883a 	mov	r5,sp
    aa84:	dfc00615 	stw	ra,24(sp)
    aa88:	dd000515 	stw	r20,20(sp)
    aa8c:	dcc00415 	stw	r19,16(sp)
    aa90:	dc800315 	stw	r18,12(sp)
    aa94:	2025883a 	mov	r18,r4
    aa98:	000a9540 	call	a954 <__b2d>
    aa9c:	8809883a 	mov	r4,r17
    aaa0:	d9400104 	addi	r5,sp,4
    aaa4:	1027883a 	mov	r19,r2
    aaa8:	1829883a 	mov	r20,r3
    aaac:	000a9540 	call	a954 <__b2d>
    aab0:	89000417 	ldw	r4,16(r17)
    aab4:	91c00417 	ldw	r7,16(r18)
    aab8:	d9800117 	ldw	r6,4(sp)
    aabc:	180b883a 	mov	r5,r3
    aac0:	390fc83a 	sub	r7,r7,r4
    aac4:	1009883a 	mov	r4,r2
    aac8:	d8800017 	ldw	r2,0(sp)
    aacc:	380e917a 	slli	r7,r7,5
    aad0:	2011883a 	mov	r8,r4
    aad4:	1185c83a 	sub	r2,r2,r6
    aad8:	11c5883a 	add	r2,r2,r7
    aadc:	1006953a 	slli	r3,r2,20
    aae0:	2813883a 	mov	r9,r5
    aae4:	00800d0e 	bge	zero,r2,ab1c <__ratio+0xa8>
    aae8:	1d29883a 	add	r20,r3,r20
    aaec:	a00b883a 	mov	r5,r20
    aaf0:	480f883a 	mov	r7,r9
    aaf4:	9809883a 	mov	r4,r19
    aaf8:	400d883a 	mov	r6,r8
    aafc:	000d9440 	call	d944 <__divdf3>
    ab00:	dfc00617 	ldw	ra,24(sp)
    ab04:	dd000517 	ldw	r20,20(sp)
    ab08:	dcc00417 	ldw	r19,16(sp)
    ab0c:	dc800317 	ldw	r18,12(sp)
    ab10:	dc400217 	ldw	r17,8(sp)
    ab14:	dec00704 	addi	sp,sp,28
    ab18:	f800283a 	ret
    ab1c:	28d3c83a 	sub	r9,r5,r3
    ab20:	003ff206 	br	aaec <__ratio+0x78>

0000ab24 <_mprec_log10>:
    ab24:	defffe04 	addi	sp,sp,-8
    ab28:	008005c4 	movi	r2,23
    ab2c:	dc000015 	stw	r16,0(sp)
    ab30:	dfc00115 	stw	ra,4(sp)
    ab34:	2021883a 	mov	r16,r4
    ab38:	11000c16 	blt	r2,r4,ab6c <_mprec_log10+0x48>
    ab3c:	200490fa 	slli	r2,r4,3
    ab40:	00c20034 	movhi	r3,2048
    ab44:	18c05504 	addi	r3,r3,340
    ab48:	10c5883a 	add	r2,r2,r3
    ab4c:	12400117 	ldw	r9,4(r2)
    ab50:	12000017 	ldw	r8,0(r2)
    ab54:	4807883a 	mov	r3,r9
    ab58:	4005883a 	mov	r2,r8
    ab5c:	dfc00117 	ldw	ra,4(sp)
    ab60:	dc000017 	ldw	r16,0(sp)
    ab64:	dec00204 	addi	sp,sp,8
    ab68:	f800283a 	ret
    ab6c:	0011883a 	mov	r8,zero
    ab70:	024ffc34 	movhi	r9,16368
    ab74:	0005883a 	mov	r2,zero
    ab78:	00d00934 	movhi	r3,16420
    ab7c:	480b883a 	mov	r5,r9
    ab80:	4009883a 	mov	r4,r8
    ab84:	180f883a 	mov	r7,r3
    ab88:	100d883a 	mov	r6,r2
    ab8c:	000d5800 	call	d580 <__muldf3>
    ab90:	843fffc4 	addi	r16,r16,-1
    ab94:	1011883a 	mov	r8,r2
    ab98:	1813883a 	mov	r9,r3
    ab9c:	803ff51e 	bne	r16,zero,ab74 <_mprec_log10+0x50>
    aba0:	4005883a 	mov	r2,r8
    aba4:	4807883a 	mov	r3,r9
    aba8:	dfc00117 	ldw	ra,4(sp)
    abac:	dc000017 	ldw	r16,0(sp)
    abb0:	dec00204 	addi	sp,sp,8
    abb4:	f800283a 	ret

0000abb8 <__copybits>:
    abb8:	297fffc4 	addi	r5,r5,-1
    abbc:	30800417 	ldw	r2,16(r6)
    abc0:	280bd17a 	srai	r5,r5,5
    abc4:	31800504 	addi	r6,r6,20
    abc8:	1085883a 	add	r2,r2,r2
    abcc:	294b883a 	add	r5,r5,r5
    abd0:	294b883a 	add	r5,r5,r5
    abd4:	1085883a 	add	r2,r2,r2
    abd8:	290b883a 	add	r5,r5,r4
    abdc:	3087883a 	add	r3,r6,r2
    abe0:	29400104 	addi	r5,r5,4
    abe4:	30c0052e 	bgeu	r6,r3,abfc <__copybits+0x44>
    abe8:	30800017 	ldw	r2,0(r6)
    abec:	31800104 	addi	r6,r6,4
    abf0:	20800015 	stw	r2,0(r4)
    abf4:	21000104 	addi	r4,r4,4
    abf8:	30fffb36 	bltu	r6,r3,abe8 <__copybits+0x30>
    abfc:	2140032e 	bgeu	r4,r5,ac0c <__copybits+0x54>
    ac00:	20000015 	stw	zero,0(r4)
    ac04:	21000104 	addi	r4,r4,4
    ac08:	217ffd36 	bltu	r4,r5,ac00 <__copybits+0x48>
    ac0c:	f800283a 	ret

0000ac10 <__any_on>:
    ac10:	20800417 	ldw	r2,16(r4)
    ac14:	2807d17a 	srai	r3,r5,5
    ac18:	21000504 	addi	r4,r4,20
    ac1c:	10c00d0e 	bge	r2,r3,ac54 <__any_on+0x44>
    ac20:	1085883a 	add	r2,r2,r2
    ac24:	1085883a 	add	r2,r2,r2
    ac28:	208d883a 	add	r6,r4,r2
    ac2c:	2180182e 	bgeu	r4,r6,ac90 <__any_on+0x80>
    ac30:	30bfff17 	ldw	r2,-4(r6)
    ac34:	30ffff04 	addi	r3,r6,-4
    ac38:	1000041e 	bne	r2,zero,ac4c <__any_on+0x3c>
    ac3c:	20c0142e 	bgeu	r4,r3,ac90 <__any_on+0x80>
    ac40:	18ffff04 	addi	r3,r3,-4
    ac44:	18800017 	ldw	r2,0(r3)
    ac48:	103ffc26 	beq	r2,zero,ac3c <__any_on+0x2c>
    ac4c:	00800044 	movi	r2,1
    ac50:	f800283a 	ret
    ac54:	18800a0e 	bge	r3,r2,ac80 <__any_on+0x70>
    ac58:	294007cc 	andi	r5,r5,31
    ac5c:	28000826 	beq	r5,zero,ac80 <__any_on+0x70>
    ac60:	18c5883a 	add	r2,r3,r3
    ac64:	1085883a 	add	r2,r2,r2
    ac68:	208d883a 	add	r6,r4,r2
    ac6c:	30c00017 	ldw	r3,0(r6)
    ac70:	1944d83a 	srl	r2,r3,r5
    ac74:	1144983a 	sll	r2,r2,r5
    ac78:	18bff41e 	bne	r3,r2,ac4c <__any_on+0x3c>
    ac7c:	003feb06 	br	ac2c <__any_on+0x1c>
    ac80:	18c5883a 	add	r2,r3,r3
    ac84:	1085883a 	add	r2,r2,r2
    ac88:	208d883a 	add	r6,r4,r2
    ac8c:	003fe706 	br	ac2c <__any_on+0x1c>
    ac90:	0005883a 	mov	r2,zero
    ac94:	f800283a 	ret

0000ac98 <_Balloc>:
    ac98:	20c01317 	ldw	r3,76(r4)
    ac9c:	defffb04 	addi	sp,sp,-20
    aca0:	dcc00315 	stw	r19,12(sp)
    aca4:	dc800215 	stw	r18,8(sp)
    aca8:	dfc00415 	stw	ra,16(sp)
    acac:	2825883a 	mov	r18,r5
    acb0:	dc400115 	stw	r17,4(sp)
    acb4:	dc000015 	stw	r16,0(sp)
    acb8:	2027883a 	mov	r19,r4
    acbc:	01800404 	movi	r6,16
    acc0:	01400104 	movi	r5,4
    acc4:	18001726 	beq	r3,zero,ad24 <_Balloc+0x8c>
    acc8:	01400044 	movi	r5,1
    accc:	9485883a 	add	r2,r18,r18
    acd0:	2ca2983a 	sll	r17,r5,r18
    acd4:	1085883a 	add	r2,r2,r2
    acd8:	10c7883a 	add	r3,r2,r3
    acdc:	1c000017 	ldw	r16,0(r3)
    ace0:	8c4d883a 	add	r6,r17,r17
    ace4:	318d883a 	add	r6,r6,r6
    ace8:	9809883a 	mov	r4,r19
    acec:	31800504 	addi	r6,r6,20
    acf0:	80001226 	beq	r16,zero,ad3c <_Balloc+0xa4>
    acf4:	80800017 	ldw	r2,0(r16)
    acf8:	18800015 	stw	r2,0(r3)
    acfc:	80000415 	stw	zero,16(r16)
    ad00:	80000315 	stw	zero,12(r16)
    ad04:	8005883a 	mov	r2,r16
    ad08:	dfc00417 	ldw	ra,16(sp)
    ad0c:	dcc00317 	ldw	r19,12(sp)
    ad10:	dc800217 	ldw	r18,8(sp)
    ad14:	dc400117 	ldw	r17,4(sp)
    ad18:	dc000017 	ldw	r16,0(sp)
    ad1c:	dec00504 	addi	sp,sp,20
    ad20:	f800283a 	ret
    ad24:	000c0d40 	call	c0d4 <_calloc_r>
    ad28:	1007883a 	mov	r3,r2
    ad2c:	0021883a 	mov	r16,zero
    ad30:	98801315 	stw	r2,76(r19)
    ad34:	103fe41e 	bne	r2,zero,acc8 <_Balloc+0x30>
    ad38:	003ff206 	br	ad04 <_Balloc+0x6c>
    ad3c:	000c0d40 	call	c0d4 <_calloc_r>
    ad40:	103ff026 	beq	r2,zero,ad04 <_Balloc+0x6c>
    ad44:	1021883a 	mov	r16,r2
    ad48:	14800115 	stw	r18,4(r2)
    ad4c:	14400215 	stw	r17,8(r2)
    ad50:	003fea06 	br	acfc <_Balloc+0x64>

0000ad54 <__d2b>:
    ad54:	defff504 	addi	sp,sp,-44
    ad58:	dcc00515 	stw	r19,20(sp)
    ad5c:	04c00044 	movi	r19,1
    ad60:	dc000215 	stw	r16,8(sp)
    ad64:	2821883a 	mov	r16,r5
    ad68:	980b883a 	mov	r5,r19
    ad6c:	ddc00915 	stw	r23,36(sp)
    ad70:	dd800815 	stw	r22,32(sp)
    ad74:	dd400715 	stw	r21,28(sp)
    ad78:	dd000615 	stw	r20,24(sp)
    ad7c:	dc800415 	stw	r18,16(sp)
    ad80:	dc400315 	stw	r17,12(sp)
    ad84:	dfc00a15 	stw	ra,40(sp)
    ad88:	3023883a 	mov	r17,r6
    ad8c:	382d883a 	mov	r22,r7
    ad90:	ddc00b17 	ldw	r23,44(sp)
    ad94:	000ac980 	call	ac98 <_Balloc>
    ad98:	1025883a 	mov	r18,r2
    ad9c:	00a00034 	movhi	r2,32768
    ada0:	10bfffc4 	addi	r2,r2,-1
    ada4:	8888703a 	and	r4,r17,r2
    ada8:	202ad53a 	srli	r21,r4,20
    adac:	00800434 	movhi	r2,16
    adb0:	10bfffc4 	addi	r2,r2,-1
    adb4:	8886703a 	and	r3,r17,r2
    adb8:	a829003a 	cmpeq	r20,r21,zero
    adbc:	800b883a 	mov	r5,r16
    adc0:	d8c00115 	stw	r3,4(sp)
    adc4:	94000504 	addi	r16,r18,20
    adc8:	a000021e 	bne	r20,zero,add4 <__d2b+0x80>
    adcc:	18c00434 	orhi	r3,r3,16
    add0:	d8c00115 	stw	r3,4(sp)
    add4:	28002726 	beq	r5,zero,ae74 <__d2b+0x120>
    add8:	d809883a 	mov	r4,sp
    addc:	d9400015 	stw	r5,0(sp)
    ade0:	000a7b00 	call	a7b0 <__lo0bits>
    ade4:	100d883a 	mov	r6,r2
    ade8:	10003526 	beq	r2,zero,aec0 <__d2b+0x16c>
    adec:	d8c00117 	ldw	r3,4(sp)
    adf0:	00800804 	movi	r2,32
    adf4:	1185c83a 	sub	r2,r2,r6
    adf8:	d9000017 	ldw	r4,0(sp)
    adfc:	1886983a 	sll	r3,r3,r2
    ae00:	1906b03a 	or	r3,r3,r4
    ae04:	90c00515 	stw	r3,20(r18)
    ae08:	d8c00117 	ldw	r3,4(sp)
    ae0c:	1986d83a 	srl	r3,r3,r6
    ae10:	d8c00115 	stw	r3,4(sp)
    ae14:	180b003a 	cmpeq	r5,r3,zero
    ae18:	00800084 	movi	r2,2
    ae1c:	114bc83a 	sub	r5,r2,r5
    ae20:	80c00115 	stw	r3,4(r16)
    ae24:	91400415 	stw	r5,16(r18)
    ae28:	a0001a1e 	bne	r20,zero,ae94 <__d2b+0x140>
    ae2c:	3545883a 	add	r2,r6,r21
    ae30:	10bef344 	addi	r2,r2,-1075
    ae34:	00c00d44 	movi	r3,53
    ae38:	b0800015 	stw	r2,0(r22)
    ae3c:	1987c83a 	sub	r3,r3,r6
    ae40:	b8c00015 	stw	r3,0(r23)
    ae44:	9005883a 	mov	r2,r18
    ae48:	dfc00a17 	ldw	ra,40(sp)
    ae4c:	ddc00917 	ldw	r23,36(sp)
    ae50:	dd800817 	ldw	r22,32(sp)
    ae54:	dd400717 	ldw	r21,28(sp)
    ae58:	dd000617 	ldw	r20,24(sp)
    ae5c:	dcc00517 	ldw	r19,20(sp)
    ae60:	dc800417 	ldw	r18,16(sp)
    ae64:	dc400317 	ldw	r17,12(sp)
    ae68:	dc000217 	ldw	r16,8(sp)
    ae6c:	dec00b04 	addi	sp,sp,44
    ae70:	f800283a 	ret
    ae74:	d9000104 	addi	r4,sp,4
    ae78:	000a7b00 	call	a7b0 <__lo0bits>
    ae7c:	11800804 	addi	r6,r2,32
    ae80:	d8800117 	ldw	r2,4(sp)
    ae84:	94c00415 	stw	r19,16(r18)
    ae88:	980b883a 	mov	r5,r19
    ae8c:	90800515 	stw	r2,20(r18)
    ae90:	a03fe626 	beq	r20,zero,ae2c <__d2b+0xd8>
    ae94:	2945883a 	add	r2,r5,r5
    ae98:	1085883a 	add	r2,r2,r2
    ae9c:	1405883a 	add	r2,r2,r16
    aea0:	113fff17 	ldw	r4,-4(r2)
    aea4:	30fef384 	addi	r3,r6,-1074
    aea8:	2820917a 	slli	r16,r5,5
    aeac:	b0c00015 	stw	r3,0(r22)
    aeb0:	000a7400 	call	a740 <__hi0bits>
    aeb4:	80a1c83a 	sub	r16,r16,r2
    aeb8:	bc000015 	stw	r16,0(r23)
    aebc:	003fe106 	br	ae44 <__d2b+0xf0>
    aec0:	d8800017 	ldw	r2,0(sp)
    aec4:	90800515 	stw	r2,20(r18)
    aec8:	d8c00117 	ldw	r3,4(sp)
    aecc:	003fd106 	br	ae14 <__d2b+0xc0>

0000aed0 <__mdiff>:
    aed0:	defffb04 	addi	sp,sp,-20
    aed4:	dc000015 	stw	r16,0(sp)
    aed8:	2821883a 	mov	r16,r5
    aedc:	dc800215 	stw	r18,8(sp)
    aee0:	300b883a 	mov	r5,r6
    aee4:	2025883a 	mov	r18,r4
    aee8:	8009883a 	mov	r4,r16
    aeec:	dc400115 	stw	r17,4(sp)
    aef0:	dfc00415 	stw	ra,16(sp)
    aef4:	dcc00315 	stw	r19,12(sp)
    aef8:	3023883a 	mov	r17,r6
    aefc:	000a8740 	call	a874 <__mcmp>
    af00:	10004226 	beq	r2,zero,b00c <__mdiff+0x13c>
    af04:	10005016 	blt	r2,zero,b048 <__mdiff+0x178>
    af08:	0027883a 	mov	r19,zero
    af0c:	81400117 	ldw	r5,4(r16)
    af10:	9009883a 	mov	r4,r18
    af14:	000ac980 	call	ac98 <_Balloc>
    af18:	1019883a 	mov	r12,r2
    af1c:	82800417 	ldw	r10,16(r16)
    af20:	88800417 	ldw	r2,16(r17)
    af24:	81800504 	addi	r6,r16,20
    af28:	5287883a 	add	r3,r10,r10
    af2c:	1085883a 	add	r2,r2,r2
    af30:	18c7883a 	add	r3,r3,r3
    af34:	1085883a 	add	r2,r2,r2
    af38:	8a000504 	addi	r8,r17,20
    af3c:	64c00315 	stw	r19,12(r12)
    af40:	30db883a 	add	r13,r6,r3
    af44:	4097883a 	add	r11,r8,r2
    af48:	61c00504 	addi	r7,r12,20
    af4c:	0013883a 	mov	r9,zero
    af50:	31000017 	ldw	r4,0(r6)
    af54:	41400017 	ldw	r5,0(r8)
    af58:	42000104 	addi	r8,r8,4
    af5c:	20bfffcc 	andi	r2,r4,65535
    af60:	28ffffcc 	andi	r3,r5,65535
    af64:	10c5c83a 	sub	r2,r2,r3
    af68:	1245883a 	add	r2,r2,r9
    af6c:	2008d43a 	srli	r4,r4,16
    af70:	280ad43a 	srli	r5,r5,16
    af74:	1007d43a 	srai	r3,r2,16
    af78:	3880000d 	sth	r2,0(r7)
    af7c:	2149c83a 	sub	r4,r4,r5
    af80:	20c9883a 	add	r4,r4,r3
    af84:	3900008d 	sth	r4,2(r7)
    af88:	31800104 	addi	r6,r6,4
    af8c:	39c00104 	addi	r7,r7,4
    af90:	2013d43a 	srai	r9,r4,16
    af94:	42ffee36 	bltu	r8,r11,af50 <__mdiff+0x80>
    af98:	33400c2e 	bgeu	r6,r13,afcc <__mdiff+0xfc>
    af9c:	30800017 	ldw	r2,0(r6)
    afa0:	31800104 	addi	r6,r6,4
    afa4:	10ffffcc 	andi	r3,r2,65535
    afa8:	1a47883a 	add	r3,r3,r9
    afac:	1004d43a 	srli	r2,r2,16
    afb0:	1809d43a 	srai	r4,r3,16
    afb4:	38c0000d 	sth	r3,0(r7)
    afb8:	1105883a 	add	r2,r2,r4
    afbc:	3880008d 	sth	r2,2(r7)
    afc0:	1013d43a 	srai	r9,r2,16
    afc4:	39c00104 	addi	r7,r7,4
    afc8:	337ff436 	bltu	r6,r13,af9c <__mdiff+0xcc>
    afcc:	38bfff17 	ldw	r2,-4(r7)
    afd0:	38ffff04 	addi	r3,r7,-4
    afd4:	1000041e 	bne	r2,zero,afe8 <__mdiff+0x118>
    afd8:	18ffff04 	addi	r3,r3,-4
    afdc:	18800017 	ldw	r2,0(r3)
    afe0:	52bfffc4 	addi	r10,r10,-1
    afe4:	103ffc26 	beq	r2,zero,afd8 <__mdiff+0x108>
    afe8:	6005883a 	mov	r2,r12
    afec:	62800415 	stw	r10,16(r12)
    aff0:	dfc00417 	ldw	ra,16(sp)
    aff4:	dcc00317 	ldw	r19,12(sp)
    aff8:	dc800217 	ldw	r18,8(sp)
    affc:	dc400117 	ldw	r17,4(sp)
    b000:	dc000017 	ldw	r16,0(sp)
    b004:	dec00504 	addi	sp,sp,20
    b008:	f800283a 	ret
    b00c:	9009883a 	mov	r4,r18
    b010:	000b883a 	mov	r5,zero
    b014:	000ac980 	call	ac98 <_Balloc>
    b018:	1019883a 	mov	r12,r2
    b01c:	00800044 	movi	r2,1
    b020:	60800415 	stw	r2,16(r12)
    b024:	6005883a 	mov	r2,r12
    b028:	60000515 	stw	zero,20(r12)
    b02c:	dfc00417 	ldw	ra,16(sp)
    b030:	dcc00317 	ldw	r19,12(sp)
    b034:	dc800217 	ldw	r18,8(sp)
    b038:	dc400117 	ldw	r17,4(sp)
    b03c:	dc000017 	ldw	r16,0(sp)
    b040:	dec00504 	addi	sp,sp,20
    b044:	f800283a 	ret
    b048:	880d883a 	mov	r6,r17
    b04c:	04c00044 	movi	r19,1
    b050:	8023883a 	mov	r17,r16
    b054:	3021883a 	mov	r16,r6
    b058:	003fac06 	br	af0c <__mdiff+0x3c>

0000b05c <__lshift>:
    b05c:	defff904 	addi	sp,sp,-28
    b060:	28800417 	ldw	r2,16(r5)
    b064:	dc000015 	stw	r16,0(sp)
    b068:	3021d17a 	srai	r16,r6,5
    b06c:	28c00217 	ldw	r3,8(r5)
    b070:	10800044 	addi	r2,r2,1
    b074:	dc400115 	stw	r17,4(sp)
    b078:	80a3883a 	add	r17,r16,r2
    b07c:	dd400515 	stw	r21,20(sp)
    b080:	dd000415 	stw	r20,16(sp)
    b084:	dc800215 	stw	r18,8(sp)
    b088:	dfc00615 	stw	ra,24(sp)
    b08c:	2825883a 	mov	r18,r5
    b090:	dcc00315 	stw	r19,12(sp)
    b094:	3029883a 	mov	r20,r6
    b098:	202b883a 	mov	r21,r4
    b09c:	29400117 	ldw	r5,4(r5)
    b0a0:	1c40030e 	bge	r3,r17,b0b0 <__lshift+0x54>
    b0a4:	18c7883a 	add	r3,r3,r3
    b0a8:	29400044 	addi	r5,r5,1
    b0ac:	1c7ffd16 	blt	r3,r17,b0a4 <__lshift+0x48>
    b0b0:	a809883a 	mov	r4,r21
    b0b4:	000ac980 	call	ac98 <_Balloc>
    b0b8:	1027883a 	mov	r19,r2
    b0bc:	11400504 	addi	r5,r2,20
    b0c0:	0400090e 	bge	zero,r16,b0e8 <__lshift+0x8c>
    b0c4:	2805883a 	mov	r2,r5
    b0c8:	0007883a 	mov	r3,zero
    b0cc:	18c00044 	addi	r3,r3,1
    b0d0:	10000015 	stw	zero,0(r2)
    b0d4:	10800104 	addi	r2,r2,4
    b0d8:	80fffc1e 	bne	r16,r3,b0cc <__lshift+0x70>
    b0dc:	8405883a 	add	r2,r16,r16
    b0e0:	1085883a 	add	r2,r2,r2
    b0e4:	288b883a 	add	r5,r5,r2
    b0e8:	90800417 	ldw	r2,16(r18)
    b0ec:	91000504 	addi	r4,r18,20
    b0f0:	a18007cc 	andi	r6,r20,31
    b0f4:	1085883a 	add	r2,r2,r2
    b0f8:	1085883a 	add	r2,r2,r2
    b0fc:	208f883a 	add	r7,r4,r2
    b100:	30001e26 	beq	r6,zero,b17c <__lshift+0x120>
    b104:	00800804 	movi	r2,32
    b108:	1191c83a 	sub	r8,r2,r6
    b10c:	0007883a 	mov	r3,zero
    b110:	20800017 	ldw	r2,0(r4)
    b114:	1184983a 	sll	r2,r2,r6
    b118:	1884b03a 	or	r2,r3,r2
    b11c:	28800015 	stw	r2,0(r5)
    b120:	20c00017 	ldw	r3,0(r4)
    b124:	21000104 	addi	r4,r4,4
    b128:	29400104 	addi	r5,r5,4
    b12c:	1a06d83a 	srl	r3,r3,r8
    b130:	21fff736 	bltu	r4,r7,b110 <__lshift+0xb4>
    b134:	28c00015 	stw	r3,0(r5)
    b138:	18000126 	beq	r3,zero,b140 <__lshift+0xe4>
    b13c:	8c400044 	addi	r17,r17,1
    b140:	88bfffc4 	addi	r2,r17,-1
    b144:	98800415 	stw	r2,16(r19)
    b148:	a809883a 	mov	r4,r21
    b14c:	900b883a 	mov	r5,r18
    b150:	000a7180 	call	a718 <_Bfree>
    b154:	9805883a 	mov	r2,r19
    b158:	dfc00617 	ldw	ra,24(sp)
    b15c:	dd400517 	ldw	r21,20(sp)
    b160:	dd000417 	ldw	r20,16(sp)
    b164:	dcc00317 	ldw	r19,12(sp)
    b168:	dc800217 	ldw	r18,8(sp)
    b16c:	dc400117 	ldw	r17,4(sp)
    b170:	dc000017 	ldw	r16,0(sp)
    b174:	dec00704 	addi	sp,sp,28
    b178:	f800283a 	ret
    b17c:	20800017 	ldw	r2,0(r4)
    b180:	21000104 	addi	r4,r4,4
    b184:	28800015 	stw	r2,0(r5)
    b188:	29400104 	addi	r5,r5,4
    b18c:	21ffec2e 	bgeu	r4,r7,b140 <__lshift+0xe4>
    b190:	20800017 	ldw	r2,0(r4)
    b194:	21000104 	addi	r4,r4,4
    b198:	28800015 	stw	r2,0(r5)
    b19c:	29400104 	addi	r5,r5,4
    b1a0:	21fff636 	bltu	r4,r7,b17c <__lshift+0x120>
    b1a4:	003fe606 	br	b140 <__lshift+0xe4>

0000b1a8 <__multiply>:
    b1a8:	defff904 	addi	sp,sp,-28
    b1ac:	dcc00315 	stw	r19,12(sp)
    b1b0:	dc800215 	stw	r18,8(sp)
    b1b4:	2cc00417 	ldw	r19,16(r5)
    b1b8:	34800417 	ldw	r18,16(r6)
    b1bc:	dd000415 	stw	r20,16(sp)
    b1c0:	dc400115 	stw	r17,4(sp)
    b1c4:	dfc00615 	stw	ra,24(sp)
    b1c8:	dd400515 	stw	r21,20(sp)
    b1cc:	dc000015 	stw	r16,0(sp)
    b1d0:	2823883a 	mov	r17,r5
    b1d4:	3029883a 	mov	r20,r6
    b1d8:	9c80040e 	bge	r19,r18,b1ec <__multiply+0x44>
    b1dc:	9027883a 	mov	r19,r18
    b1e0:	2c800417 	ldw	r18,16(r5)
    b1e4:	2829883a 	mov	r20,r5
    b1e8:	3023883a 	mov	r17,r6
    b1ec:	88800217 	ldw	r2,8(r17)
    b1f0:	9ca1883a 	add	r16,r19,r18
    b1f4:	89400117 	ldw	r5,4(r17)
    b1f8:	1400010e 	bge	r2,r16,b200 <__multiply+0x58>
    b1fc:	29400044 	addi	r5,r5,1
    b200:	000ac980 	call	ac98 <_Balloc>
    b204:	102b883a 	mov	r21,r2
    b208:	8405883a 	add	r2,r16,r16
    b20c:	1085883a 	add	r2,r2,r2
    b210:	a9000504 	addi	r4,r21,20
    b214:	209d883a 	add	r14,r4,r2
    b218:	2380042e 	bgeu	r4,r14,b22c <__multiply+0x84>
    b21c:	2005883a 	mov	r2,r4
    b220:	10000015 	stw	zero,0(r2)
    b224:	10800104 	addi	r2,r2,4
    b228:	13bffd36 	bltu	r2,r14,b220 <__multiply+0x78>
    b22c:	9485883a 	add	r2,r18,r18
    b230:	9cc7883a 	add	r3,r19,r19
    b234:	a1800504 	addi	r6,r20,20
    b238:	1085883a 	add	r2,r2,r2
    b23c:	8b400504 	addi	r13,r17,20
    b240:	18c7883a 	add	r3,r3,r3
    b244:	309f883a 	add	r15,r6,r2
    b248:	68d7883a 	add	r11,r13,r3
    b24c:	33c03b2e 	bgeu	r6,r15,b33c <__multiply+0x194>
    b250:	2019883a 	mov	r12,r4
    b254:	30800017 	ldw	r2,0(r6)
    b258:	127fffcc 	andi	r9,r2,65535
    b25c:	48001826 	beq	r9,zero,b2c0 <__multiply+0x118>
    b260:	6811883a 	mov	r8,r13
    b264:	600f883a 	mov	r7,r12
    b268:	0015883a 	mov	r10,zero
    b26c:	40c00017 	ldw	r3,0(r8)
    b270:	39400017 	ldw	r5,0(r7)
    b274:	42000104 	addi	r8,r8,4
    b278:	193fffcc 	andi	r4,r3,65535
    b27c:	4909383a 	mul	r4,r9,r4
    b280:	1806d43a 	srli	r3,r3,16
    b284:	28bfffcc 	andi	r2,r5,65535
    b288:	5085883a 	add	r2,r10,r2
    b28c:	2089883a 	add	r4,r4,r2
    b290:	48c7383a 	mul	r3,r9,r3
    b294:	280ad43a 	srli	r5,r5,16
    b298:	2004d43a 	srli	r2,r4,16
    b29c:	3900000d 	sth	r4,0(r7)
    b2a0:	1947883a 	add	r3,r3,r5
    b2a4:	10c5883a 	add	r2,r2,r3
    b2a8:	3880008d 	sth	r2,2(r7)
    b2ac:	1014d43a 	srli	r10,r2,16
    b2b0:	39c00104 	addi	r7,r7,4
    b2b4:	42ffed36 	bltu	r8,r11,b26c <__multiply+0xc4>
    b2b8:	3a800015 	stw	r10,0(r7)
    b2bc:	30800017 	ldw	r2,0(r6)
    b2c0:	1012d43a 	srli	r9,r2,16
    b2c4:	48001926 	beq	r9,zero,b32c <__multiply+0x184>
    b2c8:	60800017 	ldw	r2,0(r12)
    b2cc:	6811883a 	mov	r8,r13
    b2d0:	600f883a 	mov	r7,r12
    b2d4:	0015883a 	mov	r10,zero
    b2d8:	100b883a 	mov	r5,r2
    b2dc:	41000017 	ldw	r4,0(r8)
    b2e0:	2806d43a 	srli	r3,r5,16
    b2e4:	3880000d 	sth	r2,0(r7)
    b2e8:	20bfffcc 	andi	r2,r4,65535
    b2ec:	4885383a 	mul	r2,r9,r2
    b2f0:	50c7883a 	add	r3,r10,r3
    b2f4:	2008d43a 	srli	r4,r4,16
    b2f8:	10c5883a 	add	r2,r2,r3
    b2fc:	3880008d 	sth	r2,2(r7)
    b300:	39c00104 	addi	r7,r7,4
    b304:	39400017 	ldw	r5,0(r7)
    b308:	4909383a 	mul	r4,r9,r4
    b30c:	1004d43a 	srli	r2,r2,16
    b310:	28ffffcc 	andi	r3,r5,65535
    b314:	20c9883a 	add	r4,r4,r3
    b318:	1105883a 	add	r2,r2,r4
    b31c:	42000104 	addi	r8,r8,4
    b320:	1014d43a 	srli	r10,r2,16
    b324:	42ffed36 	bltu	r8,r11,b2dc <__multiply+0x134>
    b328:	38800015 	stw	r2,0(r7)
    b32c:	31800104 	addi	r6,r6,4
    b330:	33c0022e 	bgeu	r6,r15,b33c <__multiply+0x194>
    b334:	63000104 	addi	r12,r12,4
    b338:	003fc606 	br	b254 <__multiply+0xac>
    b33c:	0400090e 	bge	zero,r16,b364 <__multiply+0x1bc>
    b340:	70bfff17 	ldw	r2,-4(r14)
    b344:	70ffff04 	addi	r3,r14,-4
    b348:	10000326 	beq	r2,zero,b358 <__multiply+0x1b0>
    b34c:	00000506 	br	b364 <__multiply+0x1bc>
    b350:	18800017 	ldw	r2,0(r3)
    b354:	1000031e 	bne	r2,zero,b364 <__multiply+0x1bc>
    b358:	843fffc4 	addi	r16,r16,-1
    b35c:	18ffff04 	addi	r3,r3,-4
    b360:	803ffb1e 	bne	r16,zero,b350 <__multiply+0x1a8>
    b364:	a805883a 	mov	r2,r21
    b368:	ac000415 	stw	r16,16(r21)
    b36c:	dfc00617 	ldw	ra,24(sp)
    b370:	dd400517 	ldw	r21,20(sp)
    b374:	dd000417 	ldw	r20,16(sp)
    b378:	dcc00317 	ldw	r19,12(sp)
    b37c:	dc800217 	ldw	r18,8(sp)
    b380:	dc400117 	ldw	r17,4(sp)
    b384:	dc000017 	ldw	r16,0(sp)
    b388:	dec00704 	addi	sp,sp,28
    b38c:	f800283a 	ret

0000b390 <__i2b>:
    b390:	defffd04 	addi	sp,sp,-12
    b394:	dc000015 	stw	r16,0(sp)
    b398:	04000044 	movi	r16,1
    b39c:	dc800115 	stw	r18,4(sp)
    b3a0:	2825883a 	mov	r18,r5
    b3a4:	800b883a 	mov	r5,r16
    b3a8:	dfc00215 	stw	ra,8(sp)
    b3ac:	000ac980 	call	ac98 <_Balloc>
    b3b0:	14000415 	stw	r16,16(r2)
    b3b4:	14800515 	stw	r18,20(r2)
    b3b8:	dfc00217 	ldw	ra,8(sp)
    b3bc:	dc800117 	ldw	r18,4(sp)
    b3c0:	dc000017 	ldw	r16,0(sp)
    b3c4:	dec00304 	addi	sp,sp,12
    b3c8:	f800283a 	ret

0000b3cc <__multadd>:
    b3cc:	defffa04 	addi	sp,sp,-24
    b3d0:	dc800215 	stw	r18,8(sp)
    b3d4:	2c800417 	ldw	r18,16(r5)
    b3d8:	dd000415 	stw	r20,16(sp)
    b3dc:	dcc00315 	stw	r19,12(sp)
    b3e0:	dc000015 	stw	r16,0(sp)
    b3e4:	dfc00515 	stw	ra,20(sp)
    b3e8:	3821883a 	mov	r16,r7
    b3ec:	dc400115 	stw	r17,4(sp)
    b3f0:	2827883a 	mov	r19,r5
    b3f4:	2029883a 	mov	r20,r4
    b3f8:	2a000504 	addi	r8,r5,20
    b3fc:	000f883a 	mov	r7,zero
    b400:	40800017 	ldw	r2,0(r8)
    b404:	39c00044 	addi	r7,r7,1
    b408:	10ffffcc 	andi	r3,r2,65535
    b40c:	1987383a 	mul	r3,r3,r6
    b410:	1004d43a 	srli	r2,r2,16
    b414:	1c07883a 	add	r3,r3,r16
    b418:	180ad43a 	srli	r5,r3,16
    b41c:	1185383a 	mul	r2,r2,r6
    b420:	18ffffcc 	andi	r3,r3,65535
    b424:	1145883a 	add	r2,r2,r5
    b428:	1008943a 	slli	r4,r2,16
    b42c:	1020d43a 	srli	r16,r2,16
    b430:	20c9883a 	add	r4,r4,r3
    b434:	41000015 	stw	r4,0(r8)
    b438:	42000104 	addi	r8,r8,4
    b43c:	3cbff016 	blt	r7,r18,b400 <__multadd+0x34>
    b440:	80000826 	beq	r16,zero,b464 <__multadd+0x98>
    b444:	98800217 	ldw	r2,8(r19)
    b448:	90800f0e 	bge	r18,r2,b488 <__multadd+0xbc>
    b44c:	9485883a 	add	r2,r18,r18
    b450:	1085883a 	add	r2,r2,r2
    b454:	14c5883a 	add	r2,r2,r19
    b458:	90c00044 	addi	r3,r18,1
    b45c:	14000515 	stw	r16,20(r2)
    b460:	98c00415 	stw	r3,16(r19)
    b464:	9805883a 	mov	r2,r19
    b468:	dfc00517 	ldw	ra,20(sp)
    b46c:	dd000417 	ldw	r20,16(sp)
    b470:	dcc00317 	ldw	r19,12(sp)
    b474:	dc800217 	ldw	r18,8(sp)
    b478:	dc400117 	ldw	r17,4(sp)
    b47c:	dc000017 	ldw	r16,0(sp)
    b480:	dec00604 	addi	sp,sp,24
    b484:	f800283a 	ret
    b488:	99400117 	ldw	r5,4(r19)
    b48c:	a009883a 	mov	r4,r20
    b490:	29400044 	addi	r5,r5,1
    b494:	000ac980 	call	ac98 <_Balloc>
    b498:	99800417 	ldw	r6,16(r19)
    b49c:	99400304 	addi	r5,r19,12
    b4a0:	11000304 	addi	r4,r2,12
    b4a4:	318d883a 	add	r6,r6,r6
    b4a8:	318d883a 	add	r6,r6,r6
    b4ac:	31800204 	addi	r6,r6,8
    b4b0:	1023883a 	mov	r17,r2
    b4b4:	00052900 	call	5290 <memcpy>
    b4b8:	980b883a 	mov	r5,r19
    b4bc:	a009883a 	mov	r4,r20
    b4c0:	000a7180 	call	a718 <_Bfree>
    b4c4:	8827883a 	mov	r19,r17
    b4c8:	003fe006 	br	b44c <__multadd+0x80>

0000b4cc <__pow5mult>:
    b4cc:	defffa04 	addi	sp,sp,-24
    b4d0:	308000cc 	andi	r2,r6,3
    b4d4:	dd000415 	stw	r20,16(sp)
    b4d8:	dcc00315 	stw	r19,12(sp)
    b4dc:	dc000015 	stw	r16,0(sp)
    b4e0:	dfc00515 	stw	ra,20(sp)
    b4e4:	dc800215 	stw	r18,8(sp)
    b4e8:	dc400115 	stw	r17,4(sp)
    b4ec:	3021883a 	mov	r16,r6
    b4f0:	2027883a 	mov	r19,r4
    b4f4:	2829883a 	mov	r20,r5
    b4f8:	10002b1e 	bne	r2,zero,b5a8 <__pow5mult+0xdc>
    b4fc:	8025d0ba 	srai	r18,r16,2
    b500:	90001b26 	beq	r18,zero,b570 <__pow5mult+0xa4>
    b504:	9c001217 	ldw	r16,72(r19)
    b508:	8000081e 	bne	r16,zero,b52c <__pow5mult+0x60>
    b50c:	00003006 	br	b5d0 <__pow5mult+0x104>
    b510:	800b883a 	mov	r5,r16
    b514:	800d883a 	mov	r6,r16
    b518:	9809883a 	mov	r4,r19
    b51c:	90001426 	beq	r18,zero,b570 <__pow5mult+0xa4>
    b520:	80800017 	ldw	r2,0(r16)
    b524:	10001b26 	beq	r2,zero,b594 <__pow5mult+0xc8>
    b528:	1021883a 	mov	r16,r2
    b52c:	9080004c 	andi	r2,r18,1
    b530:	1005003a 	cmpeq	r2,r2,zero
    b534:	9025d07a 	srai	r18,r18,1
    b538:	800d883a 	mov	r6,r16
    b53c:	9809883a 	mov	r4,r19
    b540:	a00b883a 	mov	r5,r20
    b544:	103ff21e 	bne	r2,zero,b510 <__pow5mult+0x44>
    b548:	000b1a80 	call	b1a8 <__multiply>
    b54c:	a00b883a 	mov	r5,r20
    b550:	9809883a 	mov	r4,r19
    b554:	1023883a 	mov	r17,r2
    b558:	000a7180 	call	a718 <_Bfree>
    b55c:	8829883a 	mov	r20,r17
    b560:	800b883a 	mov	r5,r16
    b564:	800d883a 	mov	r6,r16
    b568:	9809883a 	mov	r4,r19
    b56c:	903fec1e 	bne	r18,zero,b520 <__pow5mult+0x54>
    b570:	a005883a 	mov	r2,r20
    b574:	dfc00517 	ldw	ra,20(sp)
    b578:	dd000417 	ldw	r20,16(sp)
    b57c:	dcc00317 	ldw	r19,12(sp)
    b580:	dc800217 	ldw	r18,8(sp)
    b584:	dc400117 	ldw	r17,4(sp)
    b588:	dc000017 	ldw	r16,0(sp)
    b58c:	dec00604 	addi	sp,sp,24
    b590:	f800283a 	ret
    b594:	000b1a80 	call	b1a8 <__multiply>
    b598:	80800015 	stw	r2,0(r16)
    b59c:	1021883a 	mov	r16,r2
    b5a0:	10000015 	stw	zero,0(r2)
    b5a4:	003fe106 	br	b52c <__pow5mult+0x60>
    b5a8:	1085883a 	add	r2,r2,r2
    b5ac:	00c20034 	movhi	r3,2048
    b5b0:	18c09b04 	addi	r3,r3,620
    b5b4:	1085883a 	add	r2,r2,r2
    b5b8:	10c5883a 	add	r2,r2,r3
    b5bc:	11bfff17 	ldw	r6,-4(r2)
    b5c0:	000f883a 	mov	r7,zero
    b5c4:	000b3cc0 	call	b3cc <__multadd>
    b5c8:	1029883a 	mov	r20,r2
    b5cc:	003fcb06 	br	b4fc <__pow5mult+0x30>
    b5d0:	9809883a 	mov	r4,r19
    b5d4:	01409c44 	movi	r5,625
    b5d8:	000b3900 	call	b390 <__i2b>
    b5dc:	98801215 	stw	r2,72(r19)
    b5e0:	1021883a 	mov	r16,r2
    b5e4:	10000015 	stw	zero,0(r2)
    b5e8:	003fd006 	br	b52c <__pow5mult+0x60>

0000b5ec <__s2b>:
    b5ec:	defff904 	addi	sp,sp,-28
    b5f0:	dcc00315 	stw	r19,12(sp)
    b5f4:	dc800215 	stw	r18,8(sp)
    b5f8:	2827883a 	mov	r19,r5
    b5fc:	2025883a 	mov	r18,r4
    b600:	01400244 	movi	r5,9
    b604:	39000204 	addi	r4,r7,8
    b608:	dd000415 	stw	r20,16(sp)
    b60c:	dc400115 	stw	r17,4(sp)
    b610:	dfc00615 	stw	ra,24(sp)
    b614:	dd400515 	stw	r21,20(sp)
    b618:	dc000015 	stw	r16,0(sp)
    b61c:	3829883a 	mov	r20,r7
    b620:	3023883a 	mov	r17,r6
    b624:	000e2240 	call	e224 <__divsi3>
    b628:	00c00044 	movi	r3,1
    b62c:	1880350e 	bge	r3,r2,b704 <__s2b+0x118>
    b630:	000b883a 	mov	r5,zero
    b634:	18c7883a 	add	r3,r3,r3
    b638:	29400044 	addi	r5,r5,1
    b63c:	18bffd16 	blt	r3,r2,b634 <__s2b+0x48>
    b640:	9009883a 	mov	r4,r18
    b644:	000ac980 	call	ac98 <_Balloc>
    b648:	1011883a 	mov	r8,r2
    b64c:	d8800717 	ldw	r2,28(sp)
    b650:	00c00044 	movi	r3,1
    b654:	01800244 	movi	r6,9
    b658:	40800515 	stw	r2,20(r8)
    b65c:	40c00415 	stw	r3,16(r8)
    b660:	3440260e 	bge	r6,r17,b6fc <__s2b+0x110>
    b664:	3021883a 	mov	r16,r6
    b668:	99ab883a 	add	r21,r19,r6
    b66c:	9c05883a 	add	r2,r19,r16
    b670:	11c00007 	ldb	r7,0(r2)
    b674:	400b883a 	mov	r5,r8
    b678:	9009883a 	mov	r4,r18
    b67c:	39fff404 	addi	r7,r7,-48
    b680:	01800284 	movi	r6,10
    b684:	000b3cc0 	call	b3cc <__multadd>
    b688:	84000044 	addi	r16,r16,1
    b68c:	1011883a 	mov	r8,r2
    b690:	8c3ff61e 	bne	r17,r16,b66c <__s2b+0x80>
    b694:	ac45883a 	add	r2,r21,r17
    b698:	117ffe04 	addi	r5,r2,-8
    b69c:	880d883a 	mov	r6,r17
    b6a0:	35000c0e 	bge	r6,r20,b6d4 <__s2b+0xe8>
    b6a4:	a185c83a 	sub	r2,r20,r6
    b6a8:	2821883a 	mov	r16,r5
    b6ac:	28a3883a 	add	r17,r5,r2
    b6b0:	81c00007 	ldb	r7,0(r16)
    b6b4:	400b883a 	mov	r5,r8
    b6b8:	9009883a 	mov	r4,r18
    b6bc:	39fff404 	addi	r7,r7,-48
    b6c0:	01800284 	movi	r6,10
    b6c4:	000b3cc0 	call	b3cc <__multadd>
    b6c8:	84000044 	addi	r16,r16,1
    b6cc:	1011883a 	mov	r8,r2
    b6d0:	847ff71e 	bne	r16,r17,b6b0 <__s2b+0xc4>
    b6d4:	4005883a 	mov	r2,r8
    b6d8:	dfc00617 	ldw	ra,24(sp)
    b6dc:	dd400517 	ldw	r21,20(sp)
    b6e0:	dd000417 	ldw	r20,16(sp)
    b6e4:	dcc00317 	ldw	r19,12(sp)
    b6e8:	dc800217 	ldw	r18,8(sp)
    b6ec:	dc400117 	ldw	r17,4(sp)
    b6f0:	dc000017 	ldw	r16,0(sp)
    b6f4:	dec00704 	addi	sp,sp,28
    b6f8:	f800283a 	ret
    b6fc:	99400284 	addi	r5,r19,10
    b700:	003fe706 	br	b6a0 <__s2b+0xb4>
    b704:	000b883a 	mov	r5,zero
    b708:	003fcd06 	br	b640 <__s2b+0x54>

0000b70c <_realloc_r>:
    b70c:	defff404 	addi	sp,sp,-48
    b710:	dd800815 	stw	r22,32(sp)
    b714:	dc800415 	stw	r18,16(sp)
    b718:	dc400315 	stw	r17,12(sp)
    b71c:	dfc00b15 	stw	ra,44(sp)
    b720:	df000a15 	stw	fp,40(sp)
    b724:	ddc00915 	stw	r23,36(sp)
    b728:	dd400715 	stw	r21,28(sp)
    b72c:	dd000615 	stw	r20,24(sp)
    b730:	dcc00515 	stw	r19,20(sp)
    b734:	dc000215 	stw	r16,8(sp)
    b738:	2825883a 	mov	r18,r5
    b73c:	3023883a 	mov	r17,r6
    b740:	202d883a 	mov	r22,r4
    b744:	2800c926 	beq	r5,zero,ba6c <_realloc_r+0x360>
    b748:	000eeb80 	call	eeb8 <__malloc_lock>
    b74c:	943ffe04 	addi	r16,r18,-8
    b750:	88c002c4 	addi	r3,r17,11
    b754:	00800584 	movi	r2,22
    b758:	82000117 	ldw	r8,4(r16)
    b75c:	10c01b2e 	bgeu	r2,r3,b7cc <_realloc_r+0xc0>
    b760:	00bffe04 	movi	r2,-8
    b764:	188e703a 	and	r7,r3,r2
    b768:	3839883a 	mov	fp,r7
    b76c:	38001a16 	blt	r7,zero,b7d8 <_realloc_r+0xcc>
    b770:	e4401936 	bltu	fp,r17,b7d8 <_realloc_r+0xcc>
    b774:	013fff04 	movi	r4,-4
    b778:	4126703a 	and	r19,r8,r4
    b77c:	99c02616 	blt	r19,r7,b818 <_realloc_r+0x10c>
    b780:	802b883a 	mov	r21,r16
    b784:	9829883a 	mov	r20,r19
    b788:	84000204 	addi	r16,r16,8
    b78c:	a80f883a 	mov	r7,r21
    b790:	a70dc83a 	sub	r6,r20,fp
    b794:	008003c4 	movi	r2,15
    b798:	1180c136 	bltu	r2,r6,baa0 <_realloc_r+0x394>
    b79c:	38800117 	ldw	r2,4(r7)
    b7a0:	a549883a 	add	r4,r20,r21
    b7a4:	1080004c 	andi	r2,r2,1
    b7a8:	a084b03a 	or	r2,r20,r2
    b7ac:	38800115 	stw	r2,4(r7)
    b7b0:	20c00117 	ldw	r3,4(r4)
    b7b4:	18c00054 	ori	r3,r3,1
    b7b8:	20c00115 	stw	r3,4(r4)
    b7bc:	b009883a 	mov	r4,r22
    b7c0:	000eed80 	call	eed8 <__malloc_unlock>
    b7c4:	8023883a 	mov	r17,r16
    b7c8:	00000606 	br	b7e4 <_realloc_r+0xd8>
    b7cc:	01c00404 	movi	r7,16
    b7d0:	3839883a 	mov	fp,r7
    b7d4:	e47fe72e 	bgeu	fp,r17,b774 <_realloc_r+0x68>
    b7d8:	00800304 	movi	r2,12
    b7dc:	0023883a 	mov	r17,zero
    b7e0:	b0800015 	stw	r2,0(r22)
    b7e4:	8805883a 	mov	r2,r17
    b7e8:	dfc00b17 	ldw	ra,44(sp)
    b7ec:	df000a17 	ldw	fp,40(sp)
    b7f0:	ddc00917 	ldw	r23,36(sp)
    b7f4:	dd800817 	ldw	r22,32(sp)
    b7f8:	dd400717 	ldw	r21,28(sp)
    b7fc:	dd000617 	ldw	r20,24(sp)
    b800:	dcc00517 	ldw	r19,20(sp)
    b804:	dc800417 	ldw	r18,16(sp)
    b808:	dc400317 	ldw	r17,12(sp)
    b80c:	dc000217 	ldw	r16,8(sp)
    b810:	dec00c04 	addi	sp,sp,48
    b814:	f800283a 	ret
    b818:	00820034 	movhi	r2,2048
    b81c:	1082c104 	addi	r2,r2,2820
    b820:	12400217 	ldw	r9,8(r2)
    b824:	84cd883a 	add	r6,r16,r19
    b828:	802b883a 	mov	r21,r16
    b82c:	3240b926 	beq	r6,r9,bb14 <_realloc_r+0x408>
    b830:	31400117 	ldw	r5,4(r6)
    b834:	00bfff84 	movi	r2,-2
    b838:	2884703a 	and	r2,r5,r2
    b83c:	1185883a 	add	r2,r2,r6
    b840:	10c00117 	ldw	r3,4(r2)
    b844:	18c0004c 	andi	r3,r3,1
    b848:	1807003a 	cmpeq	r3,r3,zero
    b84c:	1800a326 	beq	r3,zero,badc <_realloc_r+0x3d0>
    b850:	2908703a 	and	r4,r5,r4
    b854:	9929883a 	add	r20,r19,r4
    b858:	a1c0a30e 	bge	r20,r7,bae8 <_realloc_r+0x3dc>
    b85c:	4080004c 	andi	r2,r8,1
    b860:	1000551e 	bne	r2,zero,b9b8 <_realloc_r+0x2ac>
    b864:	80800017 	ldw	r2,0(r16)
    b868:	80afc83a 	sub	r23,r16,r2
    b86c:	b8c00117 	ldw	r3,4(r23)
    b870:	00bfff04 	movi	r2,-4
    b874:	1884703a 	and	r2,r3,r2
    b878:	30002e26 	beq	r6,zero,b934 <_realloc_r+0x228>
    b87c:	3240b926 	beq	r6,r9,bb64 <_realloc_r+0x458>
    b880:	98a9883a 	add	r20,r19,r2
    b884:	2509883a 	add	r4,r4,r20
    b888:	d9000015 	stw	r4,0(sp)
    b88c:	21c02a16 	blt	r4,r7,b938 <_realloc_r+0x22c>
    b890:	30800317 	ldw	r2,12(r6)
    b894:	30c00217 	ldw	r3,8(r6)
    b898:	01400904 	movi	r5,36
    b89c:	99bfff04 	addi	r6,r19,-4
    b8a0:	18800315 	stw	r2,12(r3)
    b8a4:	10c00215 	stw	r3,8(r2)
    b8a8:	b9000317 	ldw	r4,12(r23)
    b8ac:	b8800217 	ldw	r2,8(r23)
    b8b0:	b82b883a 	mov	r21,r23
    b8b4:	bc000204 	addi	r16,r23,8
    b8b8:	20800215 	stw	r2,8(r4)
    b8bc:	11000315 	stw	r4,12(r2)
    b8c0:	2980e436 	bltu	r5,r6,bc54 <_realloc_r+0x548>
    b8c4:	008004c4 	movi	r2,19
    b8c8:	9009883a 	mov	r4,r18
    b8cc:	8011883a 	mov	r8,r16
    b8d0:	11800f2e 	bgeu	r2,r6,b910 <_realloc_r+0x204>
    b8d4:	90800017 	ldw	r2,0(r18)
    b8d8:	ba000404 	addi	r8,r23,16
    b8dc:	91000204 	addi	r4,r18,8
    b8e0:	b8800215 	stw	r2,8(r23)
    b8e4:	90c00117 	ldw	r3,4(r18)
    b8e8:	008006c4 	movi	r2,27
    b8ec:	b8c00315 	stw	r3,12(r23)
    b8f0:	1180072e 	bgeu	r2,r6,b910 <_realloc_r+0x204>
    b8f4:	90c00217 	ldw	r3,8(r18)
    b8f8:	ba000604 	addi	r8,r23,24
    b8fc:	91000404 	addi	r4,r18,16
    b900:	b8c00415 	stw	r3,16(r23)
    b904:	90800317 	ldw	r2,12(r18)
    b908:	b8800515 	stw	r2,20(r23)
    b90c:	3140e726 	beq	r6,r5,bcac <_realloc_r+0x5a0>
    b910:	20800017 	ldw	r2,0(r4)
    b914:	dd000017 	ldw	r20,0(sp)
    b918:	b80f883a 	mov	r7,r23
    b91c:	40800015 	stw	r2,0(r8)
    b920:	20c00117 	ldw	r3,4(r4)
    b924:	40c00115 	stw	r3,4(r8)
    b928:	20800217 	ldw	r2,8(r4)
    b92c:	40800215 	stw	r2,8(r8)
    b930:	003f9706 	br	b790 <_realloc_r+0x84>
    b934:	98a9883a 	add	r20,r19,r2
    b938:	a1c01f16 	blt	r20,r7,b9b8 <_realloc_r+0x2ac>
    b93c:	b8c00317 	ldw	r3,12(r23)
    b940:	b8800217 	ldw	r2,8(r23)
    b944:	99bfff04 	addi	r6,r19,-4
    b948:	01400904 	movi	r5,36
    b94c:	b82b883a 	mov	r21,r23
    b950:	18800215 	stw	r2,8(r3)
    b954:	10c00315 	stw	r3,12(r2)
    b958:	bc000204 	addi	r16,r23,8
    b95c:	2980c336 	bltu	r5,r6,bc6c <_realloc_r+0x560>
    b960:	008004c4 	movi	r2,19
    b964:	9009883a 	mov	r4,r18
    b968:	8011883a 	mov	r8,r16
    b96c:	11800f2e 	bgeu	r2,r6,b9ac <_realloc_r+0x2a0>
    b970:	90800017 	ldw	r2,0(r18)
    b974:	ba000404 	addi	r8,r23,16
    b978:	91000204 	addi	r4,r18,8
    b97c:	b8800215 	stw	r2,8(r23)
    b980:	90c00117 	ldw	r3,4(r18)
    b984:	008006c4 	movi	r2,27
    b988:	b8c00315 	stw	r3,12(r23)
    b98c:	1180072e 	bgeu	r2,r6,b9ac <_realloc_r+0x2a0>
    b990:	90c00217 	ldw	r3,8(r18)
    b994:	ba000604 	addi	r8,r23,24
    b998:	91000404 	addi	r4,r18,16
    b99c:	b8c00415 	stw	r3,16(r23)
    b9a0:	90800317 	ldw	r2,12(r18)
    b9a4:	b8800515 	stw	r2,20(r23)
    b9a8:	3140c726 	beq	r6,r5,bcc8 <_realloc_r+0x5bc>
    b9ac:	20800017 	ldw	r2,0(r4)
    b9b0:	b80f883a 	mov	r7,r23
    b9b4:	003fd906 	br	b91c <_realloc_r+0x210>
    b9b8:	880b883a 	mov	r5,r17
    b9bc:	b009883a 	mov	r4,r22
    b9c0:	0009e140 	call	9e14 <_malloc_r>
    b9c4:	1023883a 	mov	r17,r2
    b9c8:	10002526 	beq	r2,zero,ba60 <_realloc_r+0x354>
    b9cc:	80800117 	ldw	r2,4(r16)
    b9d0:	00ffff84 	movi	r3,-2
    b9d4:	893ffe04 	addi	r4,r17,-8
    b9d8:	10c4703a 	and	r2,r2,r3
    b9dc:	8085883a 	add	r2,r16,r2
    b9e0:	20809526 	beq	r4,r2,bc38 <_realloc_r+0x52c>
    b9e4:	99bfff04 	addi	r6,r19,-4
    b9e8:	01c00904 	movi	r7,36
    b9ec:	39804536 	bltu	r7,r6,bb04 <_realloc_r+0x3f8>
    b9f0:	008004c4 	movi	r2,19
    b9f4:	9009883a 	mov	r4,r18
    b9f8:	880b883a 	mov	r5,r17
    b9fc:	11800f2e 	bgeu	r2,r6,ba3c <_realloc_r+0x330>
    ba00:	90800017 	ldw	r2,0(r18)
    ba04:	89400204 	addi	r5,r17,8
    ba08:	91000204 	addi	r4,r18,8
    ba0c:	88800015 	stw	r2,0(r17)
    ba10:	90c00117 	ldw	r3,4(r18)
    ba14:	008006c4 	movi	r2,27
    ba18:	88c00115 	stw	r3,4(r17)
    ba1c:	1180072e 	bgeu	r2,r6,ba3c <_realloc_r+0x330>
    ba20:	90c00217 	ldw	r3,8(r18)
    ba24:	89400404 	addi	r5,r17,16
    ba28:	91000404 	addi	r4,r18,16
    ba2c:	88c00215 	stw	r3,8(r17)
    ba30:	90800317 	ldw	r2,12(r18)
    ba34:	88800315 	stw	r2,12(r17)
    ba38:	31c09126 	beq	r6,r7,bc80 <_realloc_r+0x574>
    ba3c:	20800017 	ldw	r2,0(r4)
    ba40:	28800015 	stw	r2,0(r5)
    ba44:	20c00117 	ldw	r3,4(r4)
    ba48:	28c00115 	stw	r3,4(r5)
    ba4c:	20800217 	ldw	r2,8(r4)
    ba50:	28800215 	stw	r2,8(r5)
    ba54:	900b883a 	mov	r5,r18
    ba58:	b009883a 	mov	r4,r22
    ba5c:	000928c0 	call	928c <_free_r>
    ba60:	b009883a 	mov	r4,r22
    ba64:	000eed80 	call	eed8 <__malloc_unlock>
    ba68:	003f5e06 	br	b7e4 <_realloc_r+0xd8>
    ba6c:	300b883a 	mov	r5,r6
    ba70:	dfc00b17 	ldw	ra,44(sp)
    ba74:	df000a17 	ldw	fp,40(sp)
    ba78:	ddc00917 	ldw	r23,36(sp)
    ba7c:	dd800817 	ldw	r22,32(sp)
    ba80:	dd400717 	ldw	r21,28(sp)
    ba84:	dd000617 	ldw	r20,24(sp)
    ba88:	dcc00517 	ldw	r19,20(sp)
    ba8c:	dc800417 	ldw	r18,16(sp)
    ba90:	dc400317 	ldw	r17,12(sp)
    ba94:	dc000217 	ldw	r16,8(sp)
    ba98:	dec00c04 	addi	sp,sp,48
    ba9c:	0009e141 	jmpi	9e14 <_malloc_r>
    baa0:	38800117 	ldw	r2,4(r7)
    baa4:	e54b883a 	add	r5,fp,r21
    baa8:	31000054 	ori	r4,r6,1
    baac:	1080004c 	andi	r2,r2,1
    bab0:	1704b03a 	or	r2,r2,fp
    bab4:	38800115 	stw	r2,4(r7)
    bab8:	29000115 	stw	r4,4(r5)
    babc:	2987883a 	add	r3,r5,r6
    bac0:	18800117 	ldw	r2,4(r3)
    bac4:	29400204 	addi	r5,r5,8
    bac8:	b009883a 	mov	r4,r22
    bacc:	10800054 	ori	r2,r2,1
    bad0:	18800115 	stw	r2,4(r3)
    bad4:	000928c0 	call	928c <_free_r>
    bad8:	003f3806 	br	b7bc <_realloc_r+0xb0>
    badc:	000d883a 	mov	r6,zero
    bae0:	0009883a 	mov	r4,zero
    bae4:	003f5d06 	br	b85c <_realloc_r+0x150>
    bae8:	30c00217 	ldw	r3,8(r6)
    baec:	30800317 	ldw	r2,12(r6)
    baf0:	800f883a 	mov	r7,r16
    baf4:	84000204 	addi	r16,r16,8
    baf8:	10c00215 	stw	r3,8(r2)
    bafc:	18800315 	stw	r2,12(r3)
    bb00:	003f2306 	br	b790 <_realloc_r+0x84>
    bb04:	8809883a 	mov	r4,r17
    bb08:	900b883a 	mov	r5,r18
    bb0c:	000a6380 	call	a638 <memmove>
    bb10:	003fd006 	br	ba54 <_realloc_r+0x348>
    bb14:	30800117 	ldw	r2,4(r6)
    bb18:	e0c00404 	addi	r3,fp,16
    bb1c:	1108703a 	and	r4,r2,r4
    bb20:	9905883a 	add	r2,r19,r4
    bb24:	10ff4d16 	blt	r2,r3,b85c <_realloc_r+0x150>
    bb28:	1705c83a 	sub	r2,r2,fp
    bb2c:	870b883a 	add	r5,r16,fp
    bb30:	10800054 	ori	r2,r2,1
    bb34:	28800115 	stw	r2,4(r5)
    bb38:	80c00117 	ldw	r3,4(r16)
    bb3c:	00820034 	movhi	r2,2048
    bb40:	1082c104 	addi	r2,r2,2820
    bb44:	b009883a 	mov	r4,r22
    bb48:	18c0004c 	andi	r3,r3,1
    bb4c:	e0c6b03a 	or	r3,fp,r3
    bb50:	11400215 	stw	r5,8(r2)
    bb54:	80c00115 	stw	r3,4(r16)
    bb58:	000eed80 	call	eed8 <__malloc_unlock>
    bb5c:	84400204 	addi	r17,r16,8
    bb60:	003f2006 	br	b7e4 <_realloc_r+0xd8>
    bb64:	98a9883a 	add	r20,r19,r2
    bb68:	2509883a 	add	r4,r4,r20
    bb6c:	e0800404 	addi	r2,fp,16
    bb70:	d9000115 	stw	r4,4(sp)
    bb74:	20bf7016 	blt	r4,r2,b938 <_realloc_r+0x22c>
    bb78:	b8c00317 	ldw	r3,12(r23)
    bb7c:	b8800217 	ldw	r2,8(r23)
    bb80:	99bfff04 	addi	r6,r19,-4
    bb84:	01400904 	movi	r5,36
    bb88:	18800215 	stw	r2,8(r3)
    bb8c:	10c00315 	stw	r3,12(r2)
    bb90:	bc400204 	addi	r17,r23,8
    bb94:	29804136 	bltu	r5,r6,bc9c <_realloc_r+0x590>
    bb98:	008004c4 	movi	r2,19
    bb9c:	9009883a 	mov	r4,r18
    bba0:	880f883a 	mov	r7,r17
    bba4:	11800f2e 	bgeu	r2,r6,bbe4 <_realloc_r+0x4d8>
    bba8:	90800017 	ldw	r2,0(r18)
    bbac:	b9c00404 	addi	r7,r23,16
    bbb0:	91000204 	addi	r4,r18,8
    bbb4:	b8800215 	stw	r2,8(r23)
    bbb8:	90c00117 	ldw	r3,4(r18)
    bbbc:	008006c4 	movi	r2,27
    bbc0:	b8c00315 	stw	r3,12(r23)
    bbc4:	1180072e 	bgeu	r2,r6,bbe4 <_realloc_r+0x4d8>
    bbc8:	90c00217 	ldw	r3,8(r18)
    bbcc:	b9c00604 	addi	r7,r23,24
    bbd0:	91000404 	addi	r4,r18,16
    bbd4:	b8c00415 	stw	r3,16(r23)
    bbd8:	90800317 	ldw	r2,12(r18)
    bbdc:	b8800515 	stw	r2,20(r23)
    bbe0:	31404026 	beq	r6,r5,bce4 <_realloc_r+0x5d8>
    bbe4:	20800017 	ldw	r2,0(r4)
    bbe8:	38800015 	stw	r2,0(r7)
    bbec:	20c00117 	ldw	r3,4(r4)
    bbf0:	38c00115 	stw	r3,4(r7)
    bbf4:	20800217 	ldw	r2,8(r4)
    bbf8:	38800215 	stw	r2,8(r7)
    bbfc:	d8c00117 	ldw	r3,4(sp)
    bc00:	bf0b883a 	add	r5,r23,fp
    bc04:	b009883a 	mov	r4,r22
    bc08:	1f05c83a 	sub	r2,r3,fp
    bc0c:	10800054 	ori	r2,r2,1
    bc10:	28800115 	stw	r2,4(r5)
    bc14:	b8c00117 	ldw	r3,4(r23)
    bc18:	00820034 	movhi	r2,2048
    bc1c:	1082c104 	addi	r2,r2,2820
    bc20:	11400215 	stw	r5,8(r2)
    bc24:	18c0004c 	andi	r3,r3,1
    bc28:	e0c6b03a 	or	r3,fp,r3
    bc2c:	b8c00115 	stw	r3,4(r23)
    bc30:	000eed80 	call	eed8 <__malloc_unlock>
    bc34:	003eeb06 	br	b7e4 <_realloc_r+0xd8>
    bc38:	20800117 	ldw	r2,4(r4)
    bc3c:	00ffff04 	movi	r3,-4
    bc40:	800f883a 	mov	r7,r16
    bc44:	10c4703a 	and	r2,r2,r3
    bc48:	98a9883a 	add	r20,r19,r2
    bc4c:	84000204 	addi	r16,r16,8
    bc50:	003ecf06 	br	b790 <_realloc_r+0x84>
    bc54:	900b883a 	mov	r5,r18
    bc58:	8009883a 	mov	r4,r16
    bc5c:	000a6380 	call	a638 <memmove>
    bc60:	dd000017 	ldw	r20,0(sp)
    bc64:	b80f883a 	mov	r7,r23
    bc68:	003ec906 	br	b790 <_realloc_r+0x84>
    bc6c:	900b883a 	mov	r5,r18
    bc70:	8009883a 	mov	r4,r16
    bc74:	000a6380 	call	a638 <memmove>
    bc78:	b80f883a 	mov	r7,r23
    bc7c:	003ec406 	br	b790 <_realloc_r+0x84>
    bc80:	90c00417 	ldw	r3,16(r18)
    bc84:	89400604 	addi	r5,r17,24
    bc88:	91000604 	addi	r4,r18,24
    bc8c:	88c00415 	stw	r3,16(r17)
    bc90:	90800517 	ldw	r2,20(r18)
    bc94:	88800515 	stw	r2,20(r17)
    bc98:	003f6806 	br	ba3c <_realloc_r+0x330>
    bc9c:	900b883a 	mov	r5,r18
    bca0:	8809883a 	mov	r4,r17
    bca4:	000a6380 	call	a638 <memmove>
    bca8:	003fd406 	br	bbfc <_realloc_r+0x4f0>
    bcac:	90c00417 	ldw	r3,16(r18)
    bcb0:	91000604 	addi	r4,r18,24
    bcb4:	ba000804 	addi	r8,r23,32
    bcb8:	b8c00615 	stw	r3,24(r23)
    bcbc:	90800517 	ldw	r2,20(r18)
    bcc0:	b8800715 	stw	r2,28(r23)
    bcc4:	003f1206 	br	b910 <_realloc_r+0x204>
    bcc8:	90c00417 	ldw	r3,16(r18)
    bccc:	91000604 	addi	r4,r18,24
    bcd0:	ba000804 	addi	r8,r23,32
    bcd4:	b8c00615 	stw	r3,24(r23)
    bcd8:	90800517 	ldw	r2,20(r18)
    bcdc:	b8800715 	stw	r2,28(r23)
    bce0:	003f3206 	br	b9ac <_realloc_r+0x2a0>
    bce4:	90c00417 	ldw	r3,16(r18)
    bce8:	91000604 	addi	r4,r18,24
    bcec:	b9c00804 	addi	r7,r23,32
    bcf0:	b8c00615 	stw	r3,24(r23)
    bcf4:	90800517 	ldw	r2,20(r18)
    bcf8:	b8800715 	stw	r2,28(r23)
    bcfc:	003fb906 	br	bbe4 <_realloc_r+0x4d8>

0000bd00 <__isinfd>:
    bd00:	200d883a 	mov	r6,r4
    bd04:	0109c83a 	sub	r4,zero,r4
    bd08:	2188b03a 	or	r4,r4,r6
    bd0c:	2008d7fa 	srli	r4,r4,31
    bd10:	00a00034 	movhi	r2,32768
    bd14:	10bfffc4 	addi	r2,r2,-1
    bd18:	1144703a 	and	r2,r2,r5
    bd1c:	2088b03a 	or	r4,r4,r2
    bd20:	009ffc34 	movhi	r2,32752
    bd24:	1105c83a 	sub	r2,r2,r4
    bd28:	0087c83a 	sub	r3,zero,r2
    bd2c:	10c4b03a 	or	r2,r2,r3
    bd30:	1004d7fa 	srli	r2,r2,31
    bd34:	00c00044 	movi	r3,1
    bd38:	1885c83a 	sub	r2,r3,r2
    bd3c:	f800283a 	ret

0000bd40 <__isnand>:
    bd40:	200d883a 	mov	r6,r4
    bd44:	0109c83a 	sub	r4,zero,r4
    bd48:	2188b03a 	or	r4,r4,r6
    bd4c:	2008d7fa 	srli	r4,r4,31
    bd50:	00a00034 	movhi	r2,32768
    bd54:	10bfffc4 	addi	r2,r2,-1
    bd58:	1144703a 	and	r2,r2,r5
    bd5c:	2088b03a 	or	r4,r4,r2
    bd60:	009ffc34 	movhi	r2,32752
    bd64:	1105c83a 	sub	r2,r2,r4
    bd68:	1004d7fa 	srli	r2,r2,31
    bd6c:	f800283a 	ret

0000bd70 <_sbrk_r>:
    bd70:	defffd04 	addi	sp,sp,-12
    bd74:	dc000015 	stw	r16,0(sp)
    bd78:	04020034 	movhi	r16,2048
    bd7c:	84096204 	addi	r16,r16,9608
    bd80:	dc400115 	stw	r17,4(sp)
    bd84:	80000015 	stw	zero,0(r16)
    bd88:	2023883a 	mov	r17,r4
    bd8c:	2809883a 	mov	r4,r5
    bd90:	dfc00215 	stw	ra,8(sp)
    bd94:	000f0d80 	call	f0d8 <sbrk>
    bd98:	1007883a 	mov	r3,r2
    bd9c:	00bfffc4 	movi	r2,-1
    bda0:	18800626 	beq	r3,r2,bdbc <_sbrk_r+0x4c>
    bda4:	1805883a 	mov	r2,r3
    bda8:	dfc00217 	ldw	ra,8(sp)
    bdac:	dc400117 	ldw	r17,4(sp)
    bdb0:	dc000017 	ldw	r16,0(sp)
    bdb4:	dec00304 	addi	sp,sp,12
    bdb8:	f800283a 	ret
    bdbc:	80800017 	ldw	r2,0(r16)
    bdc0:	103ff826 	beq	r2,zero,bda4 <_sbrk_r+0x34>
    bdc4:	88800015 	stw	r2,0(r17)
    bdc8:	1805883a 	mov	r2,r3
    bdcc:	dfc00217 	ldw	ra,8(sp)
    bdd0:	dc400117 	ldw	r17,4(sp)
    bdd4:	dc000017 	ldw	r16,0(sp)
    bdd8:	dec00304 	addi	sp,sp,12
    bddc:	f800283a 	ret

0000bde0 <__sclose>:
    bde0:	2940038f 	ldh	r5,14(r5)
    bde4:	000c1881 	jmpi	c188 <_close_r>

0000bde8 <__sseek>:
    bde8:	defffe04 	addi	sp,sp,-8
    bdec:	dc000015 	stw	r16,0(sp)
    bdf0:	2821883a 	mov	r16,r5
    bdf4:	2940038f 	ldh	r5,14(r5)
    bdf8:	dfc00115 	stw	ra,4(sp)
    bdfc:	000c4000 	call	c400 <_lseek_r>
    be00:	1007883a 	mov	r3,r2
    be04:	00bfffc4 	movi	r2,-1
    be08:	18800926 	beq	r3,r2,be30 <__sseek+0x48>
    be0c:	8080030b 	ldhu	r2,12(r16)
    be10:	80c01415 	stw	r3,80(r16)
    be14:	10840014 	ori	r2,r2,4096
    be18:	8080030d 	sth	r2,12(r16)
    be1c:	1805883a 	mov	r2,r3
    be20:	dfc00117 	ldw	ra,4(sp)
    be24:	dc000017 	ldw	r16,0(sp)
    be28:	dec00204 	addi	sp,sp,8
    be2c:	f800283a 	ret
    be30:	8080030b 	ldhu	r2,12(r16)
    be34:	10bbffcc 	andi	r2,r2,61439
    be38:	8080030d 	sth	r2,12(r16)
    be3c:	1805883a 	mov	r2,r3
    be40:	dfc00117 	ldw	ra,4(sp)
    be44:	dc000017 	ldw	r16,0(sp)
    be48:	dec00204 	addi	sp,sp,8
    be4c:	f800283a 	ret

0000be50 <__swrite>:
    be50:	2880030b 	ldhu	r2,12(r5)
    be54:	defffb04 	addi	sp,sp,-20
    be58:	dcc00315 	stw	r19,12(sp)
    be5c:	1080400c 	andi	r2,r2,256
    be60:	dc800215 	stw	r18,8(sp)
    be64:	dc400115 	stw	r17,4(sp)
    be68:	dc000015 	stw	r16,0(sp)
    be6c:	3027883a 	mov	r19,r6
    be70:	3825883a 	mov	r18,r7
    be74:	dfc00415 	stw	ra,16(sp)
    be78:	2821883a 	mov	r16,r5
    be7c:	000d883a 	mov	r6,zero
    be80:	01c00084 	movi	r7,2
    be84:	2023883a 	mov	r17,r4
    be88:	10000226 	beq	r2,zero,be94 <__swrite+0x44>
    be8c:	2940038f 	ldh	r5,14(r5)
    be90:	000c4000 	call	c400 <_lseek_r>
    be94:	8080030b 	ldhu	r2,12(r16)
    be98:	8140038f 	ldh	r5,14(r16)
    be9c:	8809883a 	mov	r4,r17
    bea0:	10bbffcc 	andi	r2,r2,61439
    bea4:	980d883a 	mov	r6,r19
    bea8:	900f883a 	mov	r7,r18
    beac:	8080030d 	sth	r2,12(r16)
    beb0:	dfc00417 	ldw	ra,16(sp)
    beb4:	dcc00317 	ldw	r19,12(sp)
    beb8:	dc800217 	ldw	r18,8(sp)
    bebc:	dc400117 	ldw	r17,4(sp)
    bec0:	dc000017 	ldw	r16,0(sp)
    bec4:	dec00504 	addi	sp,sp,20
    bec8:	000c05c1 	jmpi	c05c <_write_r>

0000becc <__sread>:
    becc:	defffe04 	addi	sp,sp,-8
    bed0:	dc000015 	stw	r16,0(sp)
    bed4:	2821883a 	mov	r16,r5
    bed8:	2940038f 	ldh	r5,14(r5)
    bedc:	dfc00115 	stw	ra,4(sp)
    bee0:	000c4780 	call	c478 <_read_r>
    bee4:	1007883a 	mov	r3,r2
    bee8:	10000816 	blt	r2,zero,bf0c <__sread+0x40>
    beec:	80801417 	ldw	r2,80(r16)
    bef0:	10c5883a 	add	r2,r2,r3
    bef4:	80801415 	stw	r2,80(r16)
    bef8:	1805883a 	mov	r2,r3
    befc:	dfc00117 	ldw	ra,4(sp)
    bf00:	dc000017 	ldw	r16,0(sp)
    bf04:	dec00204 	addi	sp,sp,8
    bf08:	f800283a 	ret
    bf0c:	8080030b 	ldhu	r2,12(r16)
    bf10:	10bbffcc 	andi	r2,r2,61439
    bf14:	8080030d 	sth	r2,12(r16)
    bf18:	1805883a 	mov	r2,r3
    bf1c:	dfc00117 	ldw	ra,4(sp)
    bf20:	dc000017 	ldw	r16,0(sp)
    bf24:	dec00204 	addi	sp,sp,8
    bf28:	f800283a 	ret

0000bf2c <strcmp>:
    bf2c:	2144b03a 	or	r2,r4,r5
    bf30:	108000cc 	andi	r2,r2,3
    bf34:	10001d1e 	bne	r2,zero,bfac <strcmp+0x80>
    bf38:	200f883a 	mov	r7,r4
    bf3c:	28800017 	ldw	r2,0(r5)
    bf40:	21000017 	ldw	r4,0(r4)
    bf44:	280d883a 	mov	r6,r5
    bf48:	2080161e 	bne	r4,r2,bfa4 <strcmp+0x78>
    bf4c:	023fbff4 	movhi	r8,65279
    bf50:	423fbfc4 	addi	r8,r8,-257
    bf54:	2207883a 	add	r3,r4,r8
    bf58:	01602074 	movhi	r5,32897
    bf5c:	29602004 	addi	r5,r5,-32640
    bf60:	1946703a 	and	r3,r3,r5
    bf64:	0104303a 	nor	r2,zero,r4
    bf68:	10c4703a 	and	r2,r2,r3
    bf6c:	10001c1e 	bne	r2,zero,bfe0 <strcmp+0xb4>
    bf70:	4013883a 	mov	r9,r8
    bf74:	2811883a 	mov	r8,r5
    bf78:	00000106 	br	bf80 <strcmp+0x54>
    bf7c:	1800181e 	bne	r3,zero,bfe0 <strcmp+0xb4>
    bf80:	39c00104 	addi	r7,r7,4
    bf84:	39000017 	ldw	r4,0(r7)
    bf88:	31800104 	addi	r6,r6,4
    bf8c:	31400017 	ldw	r5,0(r6)
    bf90:	2245883a 	add	r2,r4,r9
    bf94:	1204703a 	and	r2,r2,r8
    bf98:	0106303a 	nor	r3,zero,r4
    bf9c:	1886703a 	and	r3,r3,r2
    bfa0:	217ff626 	beq	r4,r5,bf7c <strcmp+0x50>
    bfa4:	3809883a 	mov	r4,r7
    bfa8:	300b883a 	mov	r5,r6
    bfac:	20c00007 	ldb	r3,0(r4)
    bfb0:	1800051e 	bne	r3,zero,bfc8 <strcmp+0x9c>
    bfb4:	00000606 	br	bfd0 <strcmp+0xa4>
    bfb8:	21000044 	addi	r4,r4,1
    bfbc:	20c00007 	ldb	r3,0(r4)
    bfc0:	29400044 	addi	r5,r5,1
    bfc4:	18000226 	beq	r3,zero,bfd0 <strcmp+0xa4>
    bfc8:	28800007 	ldb	r2,0(r5)
    bfcc:	18bffa26 	beq	r3,r2,bfb8 <strcmp+0x8c>
    bfd0:	20c00003 	ldbu	r3,0(r4)
    bfd4:	28800003 	ldbu	r2,0(r5)
    bfd8:	1885c83a 	sub	r2,r3,r2
    bfdc:	f800283a 	ret
    bfe0:	0005883a 	mov	r2,zero
    bfe4:	f800283a 	ret

0000bfe8 <strlen>:
    bfe8:	208000cc 	andi	r2,r4,3
    bfec:	2011883a 	mov	r8,r4
    bff0:	1000161e 	bne	r2,zero,c04c <strlen+0x64>
    bff4:	20c00017 	ldw	r3,0(r4)
    bff8:	017fbff4 	movhi	r5,65279
    bffc:	297fbfc4 	addi	r5,r5,-257
    c000:	01e02074 	movhi	r7,32897
    c004:	39e02004 	addi	r7,r7,-32640
    c008:	1945883a 	add	r2,r3,r5
    c00c:	11c4703a 	and	r2,r2,r7
    c010:	00c6303a 	nor	r3,zero,r3
    c014:	1886703a 	and	r3,r3,r2
    c018:	18000c1e 	bne	r3,zero,c04c <strlen+0x64>
    c01c:	280d883a 	mov	r6,r5
    c020:	380b883a 	mov	r5,r7
    c024:	21000104 	addi	r4,r4,4
    c028:	20800017 	ldw	r2,0(r4)
    c02c:	1187883a 	add	r3,r2,r6
    c030:	1946703a 	and	r3,r3,r5
    c034:	0084303a 	nor	r2,zero,r2
    c038:	10c4703a 	and	r2,r2,r3
    c03c:	103ff926 	beq	r2,zero,c024 <strlen+0x3c>
    c040:	20800007 	ldb	r2,0(r4)
    c044:	10000326 	beq	r2,zero,c054 <strlen+0x6c>
    c048:	21000044 	addi	r4,r4,1
    c04c:	20800007 	ldb	r2,0(r4)
    c050:	103ffd1e 	bne	r2,zero,c048 <strlen+0x60>
    c054:	2205c83a 	sub	r2,r4,r8
    c058:	f800283a 	ret

0000c05c <_write_r>:
    c05c:	defffd04 	addi	sp,sp,-12
    c060:	dc000015 	stw	r16,0(sp)
    c064:	04020034 	movhi	r16,2048
    c068:	84096204 	addi	r16,r16,9608
    c06c:	dc400115 	stw	r17,4(sp)
    c070:	80000015 	stw	zero,0(r16)
    c074:	2023883a 	mov	r17,r4
    c078:	2809883a 	mov	r4,r5
    c07c:	300b883a 	mov	r5,r6
    c080:	380d883a 	mov	r6,r7
    c084:	dfc00215 	stw	ra,8(sp)
    c088:	000f1940 	call	f194 <write>
    c08c:	1007883a 	mov	r3,r2
    c090:	00bfffc4 	movi	r2,-1
    c094:	18800626 	beq	r3,r2,c0b0 <_write_r+0x54>
    c098:	1805883a 	mov	r2,r3
    c09c:	dfc00217 	ldw	ra,8(sp)
    c0a0:	dc400117 	ldw	r17,4(sp)
    c0a4:	dc000017 	ldw	r16,0(sp)
    c0a8:	dec00304 	addi	sp,sp,12
    c0ac:	f800283a 	ret
    c0b0:	80800017 	ldw	r2,0(r16)
    c0b4:	103ff826 	beq	r2,zero,c098 <_write_r+0x3c>
    c0b8:	88800015 	stw	r2,0(r17)
    c0bc:	1805883a 	mov	r2,r3
    c0c0:	dfc00217 	ldw	ra,8(sp)
    c0c4:	dc400117 	ldw	r17,4(sp)
    c0c8:	dc000017 	ldw	r16,0(sp)
    c0cc:	dec00304 	addi	sp,sp,12
    c0d0:	f800283a 	ret

0000c0d4 <_calloc_r>:
    c0d4:	298b383a 	mul	r5,r5,r6
    c0d8:	defffe04 	addi	sp,sp,-8
    c0dc:	dc000015 	stw	r16,0(sp)
    c0e0:	dfc00115 	stw	ra,4(sp)
    c0e4:	0009e140 	call	9e14 <_malloc_r>
    c0e8:	1021883a 	mov	r16,r2
    c0ec:	01c00904 	movi	r7,36
    c0f0:	10000d26 	beq	r2,zero,c128 <_calloc_r+0x54>
    c0f4:	10ffff17 	ldw	r3,-4(r2)
    c0f8:	1009883a 	mov	r4,r2
    c0fc:	00bfff04 	movi	r2,-4
    c100:	1886703a 	and	r3,r3,r2
    c104:	1887883a 	add	r3,r3,r2
    c108:	180d883a 	mov	r6,r3
    c10c:	000b883a 	mov	r5,zero
    c110:	38c01736 	bltu	r7,r3,c170 <_calloc_r+0x9c>
    c114:	008004c4 	movi	r2,19
    c118:	10c00836 	bltu	r2,r3,c13c <_calloc_r+0x68>
    c11c:	20000215 	stw	zero,8(r4)
    c120:	20000015 	stw	zero,0(r4)
    c124:	20000115 	stw	zero,4(r4)
    c128:	8005883a 	mov	r2,r16
    c12c:	dfc00117 	ldw	ra,4(sp)
    c130:	dc000017 	ldw	r16,0(sp)
    c134:	dec00204 	addi	sp,sp,8
    c138:	f800283a 	ret
    c13c:	008006c4 	movi	r2,27
    c140:	80000015 	stw	zero,0(r16)
    c144:	80000115 	stw	zero,4(r16)
    c148:	81000204 	addi	r4,r16,8
    c14c:	10fff32e 	bgeu	r2,r3,c11c <_calloc_r+0x48>
    c150:	80000215 	stw	zero,8(r16)
    c154:	80000315 	stw	zero,12(r16)
    c158:	81000404 	addi	r4,r16,16
    c15c:	19ffef1e 	bne	r3,r7,c11c <_calloc_r+0x48>
    c160:	81000604 	addi	r4,r16,24
    c164:	80000415 	stw	zero,16(r16)
    c168:	80000515 	stw	zero,20(r16)
    c16c:	003feb06 	br	c11c <_calloc_r+0x48>
    c170:	00053300 	call	5330 <memset>
    c174:	8005883a 	mov	r2,r16
    c178:	dfc00117 	ldw	ra,4(sp)
    c17c:	dc000017 	ldw	r16,0(sp)
    c180:	dec00204 	addi	sp,sp,8
    c184:	f800283a 	ret

0000c188 <_close_r>:
    c188:	defffd04 	addi	sp,sp,-12
    c18c:	dc000015 	stw	r16,0(sp)
    c190:	04020034 	movhi	r16,2048
    c194:	84096204 	addi	r16,r16,9608
    c198:	dc400115 	stw	r17,4(sp)
    c19c:	80000015 	stw	zero,0(r16)
    c1a0:	2023883a 	mov	r17,r4
    c1a4:	2809883a 	mov	r4,r5
    c1a8:	dfc00215 	stw	ra,8(sp)
    c1ac:	000e9200 	call	e920 <close>
    c1b0:	1007883a 	mov	r3,r2
    c1b4:	00bfffc4 	movi	r2,-1
    c1b8:	18800626 	beq	r3,r2,c1d4 <_close_r+0x4c>
    c1bc:	1805883a 	mov	r2,r3
    c1c0:	dfc00217 	ldw	ra,8(sp)
    c1c4:	dc400117 	ldw	r17,4(sp)
    c1c8:	dc000017 	ldw	r16,0(sp)
    c1cc:	dec00304 	addi	sp,sp,12
    c1d0:	f800283a 	ret
    c1d4:	80800017 	ldw	r2,0(r16)
    c1d8:	103ff826 	beq	r2,zero,c1bc <_close_r+0x34>
    c1dc:	88800015 	stw	r2,0(r17)
    c1e0:	1805883a 	mov	r2,r3
    c1e4:	dfc00217 	ldw	ra,8(sp)
    c1e8:	dc400117 	ldw	r17,4(sp)
    c1ec:	dc000017 	ldw	r16,0(sp)
    c1f0:	dec00304 	addi	sp,sp,12
    c1f4:	f800283a 	ret

0000c1f8 <_fclose_r>:
    c1f8:	defffc04 	addi	sp,sp,-16
    c1fc:	dc400115 	stw	r17,4(sp)
    c200:	dc000015 	stw	r16,0(sp)
    c204:	dfc00315 	stw	ra,12(sp)
    c208:	dc800215 	stw	r18,8(sp)
    c20c:	2821883a 	mov	r16,r5
    c210:	2023883a 	mov	r17,r4
    c214:	28002926 	beq	r5,zero,c2bc <_fclose_r+0xc4>
    c218:	0008ef80 	call	8ef8 <__sfp_lock_acquire>
    c21c:	88000226 	beq	r17,zero,c228 <_fclose_r+0x30>
    c220:	88800e17 	ldw	r2,56(r17)
    c224:	10002d26 	beq	r2,zero,c2dc <_fclose_r+0xe4>
    c228:	8080030f 	ldh	r2,12(r16)
    c22c:	10002226 	beq	r2,zero,c2b8 <_fclose_r+0xc0>
    c230:	8809883a 	mov	r4,r17
    c234:	800b883a 	mov	r5,r16
    c238:	0008c700 	call	8c70 <_fflush_r>
    c23c:	1025883a 	mov	r18,r2
    c240:	80800b17 	ldw	r2,44(r16)
    c244:	10000426 	beq	r2,zero,c258 <_fclose_r+0x60>
    c248:	81400717 	ldw	r5,28(r16)
    c24c:	8809883a 	mov	r4,r17
    c250:	103ee83a 	callr	r2
    c254:	10002a16 	blt	r2,zero,c300 <_fclose_r+0x108>
    c258:	8080030b 	ldhu	r2,12(r16)
    c25c:	1080200c 	andi	r2,r2,128
    c260:	1000231e 	bne	r2,zero,c2f0 <_fclose_r+0xf8>
    c264:	81400c17 	ldw	r5,48(r16)
    c268:	28000526 	beq	r5,zero,c280 <_fclose_r+0x88>
    c26c:	80801004 	addi	r2,r16,64
    c270:	28800226 	beq	r5,r2,c27c <_fclose_r+0x84>
    c274:	8809883a 	mov	r4,r17
    c278:	000928c0 	call	928c <_free_r>
    c27c:	80000c15 	stw	zero,48(r16)
    c280:	81401117 	ldw	r5,68(r16)
    c284:	28000326 	beq	r5,zero,c294 <_fclose_r+0x9c>
    c288:	8809883a 	mov	r4,r17
    c28c:	000928c0 	call	928c <_free_r>
    c290:	80001115 	stw	zero,68(r16)
    c294:	8000030d 	sth	zero,12(r16)
    c298:	0008efc0 	call	8efc <__sfp_lock_release>
    c29c:	9005883a 	mov	r2,r18
    c2a0:	dfc00317 	ldw	ra,12(sp)
    c2a4:	dc800217 	ldw	r18,8(sp)
    c2a8:	dc400117 	ldw	r17,4(sp)
    c2ac:	dc000017 	ldw	r16,0(sp)
    c2b0:	dec00404 	addi	sp,sp,16
    c2b4:	f800283a 	ret
    c2b8:	0008efc0 	call	8efc <__sfp_lock_release>
    c2bc:	0025883a 	mov	r18,zero
    c2c0:	9005883a 	mov	r2,r18
    c2c4:	dfc00317 	ldw	ra,12(sp)
    c2c8:	dc800217 	ldw	r18,8(sp)
    c2cc:	dc400117 	ldw	r17,4(sp)
    c2d0:	dc000017 	ldw	r16,0(sp)
    c2d4:	dec00404 	addi	sp,sp,16
    c2d8:	f800283a 	ret
    c2dc:	8809883a 	mov	r4,r17
    c2e0:	0008f080 	call	8f08 <__sinit>
    c2e4:	8080030f 	ldh	r2,12(r16)
    c2e8:	103fd11e 	bne	r2,zero,c230 <_fclose_r+0x38>
    c2ec:	003ff206 	br	c2b8 <_fclose_r+0xc0>
    c2f0:	81400417 	ldw	r5,16(r16)
    c2f4:	8809883a 	mov	r4,r17
    c2f8:	000928c0 	call	928c <_free_r>
    c2fc:	003fd906 	br	c264 <_fclose_r+0x6c>
    c300:	04bfffc4 	movi	r18,-1
    c304:	003fd406 	br	c258 <_fclose_r+0x60>

0000c308 <fclose>:
    c308:	00820034 	movhi	r2,2048
    c30c:	10892d04 	addi	r2,r2,9396
    c310:	200b883a 	mov	r5,r4
    c314:	11000017 	ldw	r4,0(r2)
    c318:	000c1f81 	jmpi	c1f8 <_fclose_r>

0000c31c <_fstat_r>:
    c31c:	defffd04 	addi	sp,sp,-12
    c320:	dc000015 	stw	r16,0(sp)
    c324:	04020034 	movhi	r16,2048
    c328:	84096204 	addi	r16,r16,9608
    c32c:	dc400115 	stw	r17,4(sp)
    c330:	80000015 	stw	zero,0(r16)
    c334:	2023883a 	mov	r17,r4
    c338:	2809883a 	mov	r4,r5
    c33c:	300b883a 	mov	r5,r6
    c340:	dfc00215 	stw	ra,8(sp)
    c344:	000eaa80 	call	eaa8 <fstat>
    c348:	1007883a 	mov	r3,r2
    c34c:	00bfffc4 	movi	r2,-1
    c350:	18800626 	beq	r3,r2,c36c <_fstat_r+0x50>
    c354:	1805883a 	mov	r2,r3
    c358:	dfc00217 	ldw	ra,8(sp)
    c35c:	dc400117 	ldw	r17,4(sp)
    c360:	dc000017 	ldw	r16,0(sp)
    c364:	dec00304 	addi	sp,sp,12
    c368:	f800283a 	ret
    c36c:	80800017 	ldw	r2,0(r16)
    c370:	103ff826 	beq	r2,zero,c354 <_fstat_r+0x38>
    c374:	88800015 	stw	r2,0(r17)
    c378:	1805883a 	mov	r2,r3
    c37c:	dfc00217 	ldw	ra,8(sp)
    c380:	dc400117 	ldw	r17,4(sp)
    c384:	dc000017 	ldw	r16,0(sp)
    c388:	dec00304 	addi	sp,sp,12
    c38c:	f800283a 	ret

0000c390 <_isatty_r>:
    c390:	defffd04 	addi	sp,sp,-12
    c394:	dc000015 	stw	r16,0(sp)
    c398:	04020034 	movhi	r16,2048
    c39c:	84096204 	addi	r16,r16,9608
    c3a0:	dc400115 	stw	r17,4(sp)
    c3a4:	80000015 	stw	zero,0(r16)
    c3a8:	2023883a 	mov	r17,r4
    c3ac:	2809883a 	mov	r4,r5
    c3b0:	dfc00215 	stw	ra,8(sp)
    c3b4:	000ebdc0 	call	ebdc <isatty>
    c3b8:	1007883a 	mov	r3,r2
    c3bc:	00bfffc4 	movi	r2,-1
    c3c0:	18800626 	beq	r3,r2,c3dc <_isatty_r+0x4c>
    c3c4:	1805883a 	mov	r2,r3
    c3c8:	dfc00217 	ldw	ra,8(sp)
    c3cc:	dc400117 	ldw	r17,4(sp)
    c3d0:	dc000017 	ldw	r16,0(sp)
    c3d4:	dec00304 	addi	sp,sp,12
    c3d8:	f800283a 	ret
    c3dc:	80800017 	ldw	r2,0(r16)
    c3e0:	103ff826 	beq	r2,zero,c3c4 <_isatty_r+0x34>
    c3e4:	88800015 	stw	r2,0(r17)
    c3e8:	1805883a 	mov	r2,r3
    c3ec:	dfc00217 	ldw	ra,8(sp)
    c3f0:	dc400117 	ldw	r17,4(sp)
    c3f4:	dc000017 	ldw	r16,0(sp)
    c3f8:	dec00304 	addi	sp,sp,12
    c3fc:	f800283a 	ret

0000c400 <_lseek_r>:
    c400:	defffd04 	addi	sp,sp,-12
    c404:	dc000015 	stw	r16,0(sp)
    c408:	04020034 	movhi	r16,2048
    c40c:	84096204 	addi	r16,r16,9608
    c410:	dc400115 	stw	r17,4(sp)
    c414:	80000015 	stw	zero,0(r16)
    c418:	2023883a 	mov	r17,r4
    c41c:	2809883a 	mov	r4,r5
    c420:	300b883a 	mov	r5,r6
    c424:	380d883a 	mov	r6,r7
    c428:	dfc00215 	stw	ra,8(sp)
    c42c:	000ecfc0 	call	ecfc <lseek>
    c430:	1007883a 	mov	r3,r2
    c434:	00bfffc4 	movi	r2,-1
    c438:	18800626 	beq	r3,r2,c454 <_lseek_r+0x54>
    c43c:	1805883a 	mov	r2,r3
    c440:	dfc00217 	ldw	ra,8(sp)
    c444:	dc400117 	ldw	r17,4(sp)
    c448:	dc000017 	ldw	r16,0(sp)
    c44c:	dec00304 	addi	sp,sp,12
    c450:	f800283a 	ret
    c454:	80800017 	ldw	r2,0(r16)
    c458:	103ff826 	beq	r2,zero,c43c <_lseek_r+0x3c>
    c45c:	88800015 	stw	r2,0(r17)
    c460:	1805883a 	mov	r2,r3
    c464:	dfc00217 	ldw	ra,8(sp)
    c468:	dc400117 	ldw	r17,4(sp)
    c46c:	dc000017 	ldw	r16,0(sp)
    c470:	dec00304 	addi	sp,sp,12
    c474:	f800283a 	ret

0000c478 <_read_r>:
    c478:	defffd04 	addi	sp,sp,-12
    c47c:	dc000015 	stw	r16,0(sp)
    c480:	04020034 	movhi	r16,2048
    c484:	84096204 	addi	r16,r16,9608
    c488:	dc400115 	stw	r17,4(sp)
    c48c:	80000015 	stw	zero,0(r16)
    c490:	2023883a 	mov	r17,r4
    c494:	2809883a 	mov	r4,r5
    c498:	300b883a 	mov	r5,r6
    c49c:	380d883a 	mov	r6,r7
    c4a0:	dfc00215 	stw	ra,8(sp)
    c4a4:	000eef80 	call	eef8 <read>
    c4a8:	1007883a 	mov	r3,r2
    c4ac:	00bfffc4 	movi	r2,-1
    c4b0:	18800626 	beq	r3,r2,c4cc <_read_r+0x54>
    c4b4:	1805883a 	mov	r2,r3
    c4b8:	dfc00217 	ldw	ra,8(sp)
    c4bc:	dc400117 	ldw	r17,4(sp)
    c4c0:	dc000017 	ldw	r16,0(sp)
    c4c4:	dec00304 	addi	sp,sp,12
    c4c8:	f800283a 	ret
    c4cc:	80800017 	ldw	r2,0(r16)
    c4d0:	103ff826 	beq	r2,zero,c4b4 <_read_r+0x3c>
    c4d4:	88800015 	stw	r2,0(r17)
    c4d8:	1805883a 	mov	r2,r3
    c4dc:	dfc00217 	ldw	ra,8(sp)
    c4e0:	dc400117 	ldw	r17,4(sp)
    c4e4:	dc000017 	ldw	r16,0(sp)
    c4e8:	dec00304 	addi	sp,sp,12
    c4ec:	f800283a 	ret

0000c4f0 <__udivdi3>:
    c4f0:	defff004 	addi	sp,sp,-64
    c4f4:	2005883a 	mov	r2,r4
    c4f8:	3011883a 	mov	r8,r6
    c4fc:	df000e15 	stw	fp,56(sp)
    c500:	dd000a15 	stw	r20,40(sp)
    c504:	dc000615 	stw	r16,24(sp)
    c508:	dfc00f15 	stw	ra,60(sp)
    c50c:	ddc00d15 	stw	r23,52(sp)
    c510:	dd800c15 	stw	r22,48(sp)
    c514:	dd400b15 	stw	r21,44(sp)
    c518:	dcc00915 	stw	r19,36(sp)
    c51c:	dc800815 	stw	r18,32(sp)
    c520:	dc400715 	stw	r17,28(sp)
    c524:	4021883a 	mov	r16,r8
    c528:	1039883a 	mov	fp,r2
    c52c:	2829883a 	mov	r20,r5
    c530:	38003b1e 	bne	r7,zero,c620 <__udivdi3+0x130>
    c534:	2a005c36 	bltu	r5,r8,c6a8 <__udivdi3+0x1b8>
    c538:	4000a626 	beq	r8,zero,c7d4 <__udivdi3+0x2e4>
    c53c:	00bfffd4 	movui	r2,65535
    c540:	14009e36 	bltu	r2,r16,c7bc <__udivdi3+0x2cc>
    c544:	00803fc4 	movi	r2,255
    c548:	14013d36 	bltu	r2,r16,ca40 <__udivdi3+0x550>
    c54c:	000b883a 	mov	r5,zero
    c550:	0005883a 	mov	r2,zero
    c554:	8084d83a 	srl	r2,r16,r2
    c558:	01020034 	movhi	r4,2048
    c55c:	2100a304 	addi	r4,r4,652
    c560:	01800804 	movi	r6,32
    c564:	1105883a 	add	r2,r2,r4
    c568:	10c00003 	ldbu	r3,0(r2)
    c56c:	28c7883a 	add	r3,r5,r3
    c570:	30edc83a 	sub	r22,r6,r3
    c574:	b000ee1e 	bne	r22,zero,c930 <__udivdi3+0x440>
    c578:	802ad43a 	srli	r21,r16,16
    c57c:	00800044 	movi	r2,1
    c580:	a423c83a 	sub	r17,r20,r16
    c584:	85ffffcc 	andi	r23,r16,65535
    c588:	d8800315 	stw	r2,12(sp)
    c58c:	8809883a 	mov	r4,r17
    c590:	a80b883a 	mov	r5,r21
    c594:	000e2e40 	call	e2e4 <__udivsi3>
    c598:	8809883a 	mov	r4,r17
    c59c:	a80b883a 	mov	r5,r21
    c5a0:	102d883a 	mov	r22,r2
    c5a4:	000e2ec0 	call	e2ec <__umodsi3>
    c5a8:	1004943a 	slli	r2,r2,16
    c5ac:	e006d43a 	srli	r3,fp,16
    c5b0:	bda3383a 	mul	r17,r23,r22
    c5b4:	10c4b03a 	or	r2,r2,r3
    c5b8:	1440042e 	bgeu	r2,r17,c5cc <__udivdi3+0xdc>
    c5bc:	1405883a 	add	r2,r2,r16
    c5c0:	b5bfffc4 	addi	r22,r22,-1
    c5c4:	14000136 	bltu	r2,r16,c5cc <__udivdi3+0xdc>
    c5c8:	14413d36 	bltu	r2,r17,cac0 <__udivdi3+0x5d0>
    c5cc:	1463c83a 	sub	r17,r2,r17
    c5d0:	8809883a 	mov	r4,r17
    c5d4:	a80b883a 	mov	r5,r21
    c5d8:	000e2e40 	call	e2e4 <__udivsi3>
    c5dc:	8809883a 	mov	r4,r17
    c5e0:	a80b883a 	mov	r5,r21
    c5e4:	1029883a 	mov	r20,r2
    c5e8:	000e2ec0 	call	e2ec <__umodsi3>
    c5ec:	1004943a 	slli	r2,r2,16
    c5f0:	bd09383a 	mul	r4,r23,r20
    c5f4:	e0ffffcc 	andi	r3,fp,65535
    c5f8:	10c4b03a 	or	r2,r2,r3
    c5fc:	1100042e 	bgeu	r2,r4,c610 <__udivdi3+0x120>
    c600:	8085883a 	add	r2,r16,r2
    c604:	a53fffc4 	addi	r20,r20,-1
    c608:	14000136 	bltu	r2,r16,c610 <__udivdi3+0x120>
    c60c:	11012036 	bltu	r2,r4,ca90 <__udivdi3+0x5a0>
    c610:	b004943a 	slli	r2,r22,16
    c614:	d9000317 	ldw	r4,12(sp)
    c618:	a084b03a 	or	r2,r20,r2
    c61c:	00001506 	br	c674 <__udivdi3+0x184>
    c620:	380d883a 	mov	r6,r7
    c624:	29c06236 	bltu	r5,r7,c7b0 <__udivdi3+0x2c0>
    c628:	00bfffd4 	movui	r2,65535
    c62c:	11c05a36 	bltu	r2,r7,c798 <__udivdi3+0x2a8>
    c630:	00803fc4 	movi	r2,255
    c634:	11c0fc36 	bltu	r2,r7,ca28 <__udivdi3+0x538>
    c638:	000b883a 	mov	r5,zero
    c63c:	0005883a 	mov	r2,zero
    c640:	3084d83a 	srl	r2,r6,r2
    c644:	01020034 	movhi	r4,2048
    c648:	2100a304 	addi	r4,r4,652
    c64c:	01c00804 	movi	r7,32
    c650:	1105883a 	add	r2,r2,r4
    c654:	10c00003 	ldbu	r3,0(r2)
    c658:	28c7883a 	add	r3,r5,r3
    c65c:	38efc83a 	sub	r23,r7,r3
    c660:	b800691e 	bne	r23,zero,c808 <__udivdi3+0x318>
    c664:	35000136 	bltu	r6,r20,c66c <__udivdi3+0x17c>
    c668:	e4005136 	bltu	fp,r16,c7b0 <__udivdi3+0x2c0>
    c66c:	00800044 	movi	r2,1
    c670:	0009883a 	mov	r4,zero
    c674:	2007883a 	mov	r3,r4
    c678:	dfc00f17 	ldw	ra,60(sp)
    c67c:	df000e17 	ldw	fp,56(sp)
    c680:	ddc00d17 	ldw	r23,52(sp)
    c684:	dd800c17 	ldw	r22,48(sp)
    c688:	dd400b17 	ldw	r21,44(sp)
    c68c:	dd000a17 	ldw	r20,40(sp)
    c690:	dcc00917 	ldw	r19,36(sp)
    c694:	dc800817 	ldw	r18,32(sp)
    c698:	dc400717 	ldw	r17,28(sp)
    c69c:	dc000617 	ldw	r16,24(sp)
    c6a0:	dec01004 	addi	sp,sp,64
    c6a4:	f800283a 	ret
    c6a8:	00bfffd4 	movui	r2,65535
    c6ac:	12005036 	bltu	r2,r8,c7f0 <__udivdi3+0x300>
    c6b0:	00803fc4 	movi	r2,255
    c6b4:	1200e836 	bltu	r2,r8,ca58 <__udivdi3+0x568>
    c6b8:	000b883a 	mov	r5,zero
    c6bc:	0005883a 	mov	r2,zero
    c6c0:	8084d83a 	srl	r2,r16,r2
    c6c4:	01020034 	movhi	r4,2048
    c6c8:	2100a304 	addi	r4,r4,652
    c6cc:	01800804 	movi	r6,32
    c6d0:	1105883a 	add	r2,r2,r4
    c6d4:	10c00003 	ldbu	r3,0(r2)
    c6d8:	28c7883a 	add	r3,r5,r3
    c6dc:	30cbc83a 	sub	r5,r6,r3
    c6e0:	28000626 	beq	r5,zero,c6fc <__udivdi3+0x20c>
    c6e4:	3145c83a 	sub	r2,r6,r5
    c6e8:	e084d83a 	srl	r2,fp,r2
    c6ec:	a146983a 	sll	r3,r20,r5
    c6f0:	e178983a 	sll	fp,fp,r5
    c6f4:	8160983a 	sll	r16,r16,r5
    c6f8:	18a8b03a 	or	r20,r3,r2
    c6fc:	802ad43a 	srli	r21,r16,16
    c700:	a009883a 	mov	r4,r20
    c704:	85ffffcc 	andi	r23,r16,65535
    c708:	a80b883a 	mov	r5,r21
    c70c:	000e2e40 	call	e2e4 <__udivsi3>
    c710:	a009883a 	mov	r4,r20
    c714:	a80b883a 	mov	r5,r21
    c718:	102d883a 	mov	r22,r2
    c71c:	000e2ec0 	call	e2ec <__umodsi3>
    c720:	1004943a 	slli	r2,r2,16
    c724:	e006d43a 	srli	r3,fp,16
    c728:	bda3383a 	mul	r17,r23,r22
    c72c:	10c4b03a 	or	r2,r2,r3
    c730:	1440042e 	bgeu	r2,r17,c744 <__udivdi3+0x254>
    c734:	1405883a 	add	r2,r2,r16
    c738:	b5bfffc4 	addi	r22,r22,-1
    c73c:	14000136 	bltu	r2,r16,c744 <__udivdi3+0x254>
    c740:	1440d536 	bltu	r2,r17,ca98 <__udivdi3+0x5a8>
    c744:	1463c83a 	sub	r17,r2,r17
    c748:	8809883a 	mov	r4,r17
    c74c:	a80b883a 	mov	r5,r21
    c750:	000e2e40 	call	e2e4 <__udivsi3>
    c754:	8809883a 	mov	r4,r17
    c758:	a80b883a 	mov	r5,r21
    c75c:	1029883a 	mov	r20,r2
    c760:	000e2ec0 	call	e2ec <__umodsi3>
    c764:	1004943a 	slli	r2,r2,16
    c768:	bd09383a 	mul	r4,r23,r20
    c76c:	e0ffffcc 	andi	r3,fp,65535
    c770:	10c4b03a 	or	r2,r2,r3
    c774:	1100042e 	bgeu	r2,r4,c788 <__udivdi3+0x298>
    c778:	8085883a 	add	r2,r16,r2
    c77c:	a53fffc4 	addi	r20,r20,-1
    c780:	14000136 	bltu	r2,r16,c788 <__udivdi3+0x298>
    c784:	1100c736 	bltu	r2,r4,caa4 <__udivdi3+0x5b4>
    c788:	b004943a 	slli	r2,r22,16
    c78c:	0009883a 	mov	r4,zero
    c790:	a084b03a 	or	r2,r20,r2
    c794:	003fb706 	br	c674 <__udivdi3+0x184>
    c798:	00804034 	movhi	r2,256
    c79c:	10bfffc4 	addi	r2,r2,-1
    c7a0:	11c0a436 	bltu	r2,r7,ca34 <__udivdi3+0x544>
    c7a4:	01400404 	movi	r5,16
    c7a8:	2805883a 	mov	r2,r5
    c7ac:	003fa406 	br	c640 <__udivdi3+0x150>
    c7b0:	0005883a 	mov	r2,zero
    c7b4:	0009883a 	mov	r4,zero
    c7b8:	003fae06 	br	c674 <__udivdi3+0x184>
    c7bc:	00804034 	movhi	r2,256
    c7c0:	10bfffc4 	addi	r2,r2,-1
    c7c4:	1400a136 	bltu	r2,r16,ca4c <__udivdi3+0x55c>
    c7c8:	01400404 	movi	r5,16
    c7cc:	2805883a 	mov	r2,r5
    c7d0:	003f6006 	br	c554 <__udivdi3+0x64>
    c7d4:	01000044 	movi	r4,1
    c7d8:	000b883a 	mov	r5,zero
    c7dc:	000e2e40 	call	e2e4 <__udivsi3>
    c7e0:	1021883a 	mov	r16,r2
    c7e4:	00bfffd4 	movui	r2,65535
    c7e8:	143ff436 	bltu	r2,r16,c7bc <__udivdi3+0x2cc>
    c7ec:	003f5506 	br	c544 <__udivdi3+0x54>
    c7f0:	00804034 	movhi	r2,256
    c7f4:	10bfffc4 	addi	r2,r2,-1
    c7f8:	12009a36 	bltu	r2,r8,ca64 <__udivdi3+0x574>
    c7fc:	01400404 	movi	r5,16
    c800:	2805883a 	mov	r2,r5
    c804:	003fae06 	br	c6c0 <__udivdi3+0x1d0>
    c808:	3dc5c83a 	sub	r2,r7,r23
    c80c:	35c8983a 	sll	r4,r6,r23
    c810:	8086d83a 	srl	r3,r16,r2
    c814:	a0a2d83a 	srl	r17,r20,r2
    c818:	e084d83a 	srl	r2,fp,r2
    c81c:	20eab03a 	or	r21,r4,r3
    c820:	a82cd43a 	srli	r22,r21,16
    c824:	a5c6983a 	sll	r3,r20,r23
    c828:	8809883a 	mov	r4,r17
    c82c:	b00b883a 	mov	r5,r22
    c830:	1886b03a 	or	r3,r3,r2
    c834:	d8c00215 	stw	r3,8(sp)
    c838:	000e2e40 	call	e2e4 <__udivsi3>
    c83c:	8809883a 	mov	r4,r17
    c840:	b00b883a 	mov	r5,r22
    c844:	1029883a 	mov	r20,r2
    c848:	000e2ec0 	call	e2ec <__umodsi3>
    c84c:	a8ffffcc 	andi	r3,r21,65535
    c850:	d8c00515 	stw	r3,20(sp)
    c854:	d9000217 	ldw	r4,8(sp)
    c858:	d9400517 	ldw	r5,20(sp)
    c85c:	1004943a 	slli	r2,r2,16
    c860:	2006d43a 	srli	r3,r4,16
    c864:	85e0983a 	sll	r16,r16,r23
    c868:	2d23383a 	mul	r17,r5,r20
    c86c:	10c4b03a 	or	r2,r2,r3
    c870:	dc000015 	stw	r16,0(sp)
    c874:	1440032e 	bgeu	r2,r17,c884 <__udivdi3+0x394>
    c878:	1545883a 	add	r2,r2,r21
    c87c:	a53fffc4 	addi	r20,r20,-1
    c880:	15407f2e 	bgeu	r2,r21,ca80 <__udivdi3+0x590>
    c884:	1463c83a 	sub	r17,r2,r17
    c888:	8809883a 	mov	r4,r17
    c88c:	b00b883a 	mov	r5,r22
    c890:	000e2e40 	call	e2e4 <__udivsi3>
    c894:	8809883a 	mov	r4,r17
    c898:	b00b883a 	mov	r5,r22
    c89c:	1021883a 	mov	r16,r2
    c8a0:	000e2ec0 	call	e2ec <__umodsi3>
    c8a4:	d8c00517 	ldw	r3,20(sp)
    c8a8:	d9000217 	ldw	r4,8(sp)
    c8ac:	1004943a 	slli	r2,r2,16
    c8b0:	1c0f383a 	mul	r7,r3,r16
    c8b4:	20ffffcc 	andi	r3,r4,65535
    c8b8:	10e2b03a 	or	r17,r2,r3
    c8bc:	89c0032e 	bgeu	r17,r7,c8cc <__udivdi3+0x3dc>
    c8c0:	8d63883a 	add	r17,r17,r21
    c8c4:	843fffc4 	addi	r16,r16,-1
    c8c8:	8d40692e 	bgeu	r17,r21,ca70 <__udivdi3+0x580>
    c8cc:	a008943a 	slli	r4,r20,16
    c8d0:	d9400017 	ldw	r5,0(sp)
    c8d4:	89e3c83a 	sub	r17,r17,r7
    c8d8:	8110b03a 	or	r8,r16,r4
    c8dc:	280cd43a 	srli	r6,r5,16
    c8e0:	28ffffcc 	andi	r3,r5,65535
    c8e4:	40bfffcc 	andi	r2,r8,65535
    c8e8:	400ad43a 	srli	r5,r8,16
    c8ec:	10d3383a 	mul	r9,r2,r3
    c8f0:	1185383a 	mul	r2,r2,r6
    c8f4:	28c7383a 	mul	r3,r5,r3
    c8f8:	4808d43a 	srli	r4,r9,16
    c8fc:	298b383a 	mul	r5,r5,r6
    c900:	10c5883a 	add	r2,r2,r3
    c904:	2089883a 	add	r4,r4,r2
    c908:	20c0022e 	bgeu	r4,r3,c914 <__udivdi3+0x424>
    c90c:	00800074 	movhi	r2,1
    c910:	288b883a 	add	r5,r5,r2
    c914:	2004d43a 	srli	r2,r4,16
    c918:	288b883a 	add	r5,r5,r2
    c91c:	89403f36 	bltu	r17,r5,ca1c <__udivdi3+0x52c>
    c920:	89403926 	beq	r17,r5,ca08 <__udivdi3+0x518>
    c924:	4005883a 	mov	r2,r8
    c928:	0009883a 	mov	r4,zero
    c92c:	003f5106 	br	c674 <__udivdi3+0x184>
    c930:	85a0983a 	sll	r16,r16,r22
    c934:	3585c83a 	sub	r2,r6,r22
    c938:	a0a2d83a 	srl	r17,r20,r2
    c93c:	802ad43a 	srli	r21,r16,16
    c940:	e084d83a 	srl	r2,fp,r2
    c944:	a586983a 	sll	r3,r20,r22
    c948:	8809883a 	mov	r4,r17
    c94c:	a80b883a 	mov	r5,r21
    c950:	1886b03a 	or	r3,r3,r2
    c954:	d8c00115 	stw	r3,4(sp)
    c958:	000e2e40 	call	e2e4 <__udivsi3>
    c95c:	8809883a 	mov	r4,r17
    c960:	a80b883a 	mov	r5,r21
    c964:	d8800415 	stw	r2,16(sp)
    c968:	000e2ec0 	call	e2ec <__umodsi3>
    c96c:	d9000117 	ldw	r4,4(sp)
    c970:	d9400417 	ldw	r5,16(sp)
    c974:	1004943a 	slli	r2,r2,16
    c978:	85ffffcc 	andi	r23,r16,65535
    c97c:	2006d43a 	srli	r3,r4,16
    c980:	b963383a 	mul	r17,r23,r5
    c984:	10c4b03a 	or	r2,r2,r3
    c988:	1440042e 	bgeu	r2,r17,c99c <__udivdi3+0x4ac>
    c98c:	297fffc4 	addi	r5,r5,-1
    c990:	1405883a 	add	r2,r2,r16
    c994:	d9400415 	stw	r5,16(sp)
    c998:	1400442e 	bgeu	r2,r16,caac <__udivdi3+0x5bc>
    c99c:	1463c83a 	sub	r17,r2,r17
    c9a0:	8809883a 	mov	r4,r17
    c9a4:	a80b883a 	mov	r5,r21
    c9a8:	000e2e40 	call	e2e4 <__udivsi3>
    c9ac:	8809883a 	mov	r4,r17
    c9b0:	a80b883a 	mov	r5,r21
    c9b4:	1029883a 	mov	r20,r2
    c9b8:	000e2ec0 	call	e2ec <__umodsi3>
    c9bc:	d9400117 	ldw	r5,4(sp)
    c9c0:	1004943a 	slli	r2,r2,16
    c9c4:	bd09383a 	mul	r4,r23,r20
    c9c8:	28ffffcc 	andi	r3,r5,65535
    c9cc:	10c6b03a 	or	r3,r2,r3
    c9d0:	1900062e 	bgeu	r3,r4,c9ec <__udivdi3+0x4fc>
    c9d4:	1c07883a 	add	r3,r3,r16
    c9d8:	a53fffc4 	addi	r20,r20,-1
    c9dc:	1c000336 	bltu	r3,r16,c9ec <__udivdi3+0x4fc>
    c9e0:	1900022e 	bgeu	r3,r4,c9ec <__udivdi3+0x4fc>
    c9e4:	a53fffc4 	addi	r20,r20,-1
    c9e8:	1c07883a 	add	r3,r3,r16
    c9ec:	d9400417 	ldw	r5,16(sp)
    c9f0:	e5b8983a 	sll	fp,fp,r22
    c9f4:	1923c83a 	sub	r17,r3,r4
    c9f8:	2804943a 	slli	r2,r5,16
    c9fc:	a0a8b03a 	or	r20,r20,r2
    ca00:	dd000315 	stw	r20,12(sp)
    ca04:	003ee106 	br	c58c <__udivdi3+0x9c>
    ca08:	2004943a 	slli	r2,r4,16
    ca0c:	e5c8983a 	sll	r4,fp,r23
    ca10:	48ffffcc 	andi	r3,r9,65535
    ca14:	10c5883a 	add	r2,r2,r3
    ca18:	20bfc22e 	bgeu	r4,r2,c924 <__udivdi3+0x434>
    ca1c:	40bfffc4 	addi	r2,r8,-1
    ca20:	0009883a 	mov	r4,zero
    ca24:	003f1306 	br	c674 <__udivdi3+0x184>
    ca28:	01400204 	movi	r5,8
    ca2c:	2805883a 	mov	r2,r5
    ca30:	003f0306 	br	c640 <__udivdi3+0x150>
    ca34:	01400604 	movi	r5,24
    ca38:	2805883a 	mov	r2,r5
    ca3c:	003f0006 	br	c640 <__udivdi3+0x150>
    ca40:	01400204 	movi	r5,8
    ca44:	2805883a 	mov	r2,r5
    ca48:	003ec206 	br	c554 <__udivdi3+0x64>
    ca4c:	01400604 	movi	r5,24
    ca50:	2805883a 	mov	r2,r5
    ca54:	003ebf06 	br	c554 <__udivdi3+0x64>
    ca58:	01400204 	movi	r5,8
    ca5c:	2805883a 	mov	r2,r5
    ca60:	003f1706 	br	c6c0 <__udivdi3+0x1d0>
    ca64:	01400604 	movi	r5,24
    ca68:	2805883a 	mov	r2,r5
    ca6c:	003f1406 	br	c6c0 <__udivdi3+0x1d0>
    ca70:	89ff962e 	bgeu	r17,r7,c8cc <__udivdi3+0x3dc>
    ca74:	8d63883a 	add	r17,r17,r21
    ca78:	843fffc4 	addi	r16,r16,-1
    ca7c:	003f9306 	br	c8cc <__udivdi3+0x3dc>
    ca80:	147f802e 	bgeu	r2,r17,c884 <__udivdi3+0x394>
    ca84:	a53fffc4 	addi	r20,r20,-1
    ca88:	1545883a 	add	r2,r2,r21
    ca8c:	003f7d06 	br	c884 <__udivdi3+0x394>
    ca90:	a53fffc4 	addi	r20,r20,-1
    ca94:	003ede06 	br	c610 <__udivdi3+0x120>
    ca98:	b5bfffc4 	addi	r22,r22,-1
    ca9c:	1405883a 	add	r2,r2,r16
    caa0:	003f2806 	br	c744 <__udivdi3+0x254>
    caa4:	a53fffc4 	addi	r20,r20,-1
    caa8:	003f3706 	br	c788 <__udivdi3+0x298>
    caac:	147fbb2e 	bgeu	r2,r17,c99c <__udivdi3+0x4ac>
    cab0:	297fffc4 	addi	r5,r5,-1
    cab4:	1405883a 	add	r2,r2,r16
    cab8:	d9400415 	stw	r5,16(sp)
    cabc:	003fb706 	br	c99c <__udivdi3+0x4ac>
    cac0:	b5bfffc4 	addi	r22,r22,-1
    cac4:	1405883a 	add	r2,r2,r16
    cac8:	003ec006 	br	c5cc <__udivdi3+0xdc>

0000cacc <__umoddi3>:
    cacc:	defff104 	addi	sp,sp,-60
    cad0:	dd800b15 	stw	r22,44(sp)
    cad4:	dd000915 	stw	r20,36(sp)
    cad8:	dc000515 	stw	r16,20(sp)
    cadc:	dfc00e15 	stw	ra,56(sp)
    cae0:	df000d15 	stw	fp,52(sp)
    cae4:	ddc00c15 	stw	r23,48(sp)
    cae8:	dd400a15 	stw	r21,40(sp)
    caec:	dcc00815 	stw	r19,32(sp)
    caf0:	dc800715 	stw	r18,28(sp)
    caf4:	dc400615 	stw	r17,24(sp)
    caf8:	3021883a 	mov	r16,r6
    cafc:	202d883a 	mov	r22,r4
    cb00:	2829883a 	mov	r20,r5
    cb04:	38002b1e 	bne	r7,zero,cbb4 <__umoddi3+0xe8>
    cb08:	29805036 	bltu	r5,r6,cc4c <__umoddi3+0x180>
    cb0c:	30008a26 	beq	r6,zero,cd38 <__umoddi3+0x26c>
    cb10:	00bfffd4 	movui	r2,65535
    cb14:	14008236 	bltu	r2,r16,cd20 <__umoddi3+0x254>
    cb18:	00803fc4 	movi	r2,255
    cb1c:	14013636 	bltu	r2,r16,cff8 <__umoddi3+0x52c>
    cb20:	000b883a 	mov	r5,zero
    cb24:	0005883a 	mov	r2,zero
    cb28:	8084d83a 	srl	r2,r16,r2
    cb2c:	01020034 	movhi	r4,2048
    cb30:	2100a304 	addi	r4,r4,652
    cb34:	01800804 	movi	r6,32
    cb38:	1105883a 	add	r2,r2,r4
    cb3c:	10c00003 	ldbu	r3,0(r2)
    cb40:	28c7883a 	add	r3,r5,r3
    cb44:	30efc83a 	sub	r23,r6,r3
    cb48:	b800941e 	bne	r23,zero,cd9c <__umoddi3+0x2d0>
    cb4c:	802ad43a 	srli	r21,r16,16
    cb50:	a423c83a 	sub	r17,r20,r16
    cb54:	0039883a 	mov	fp,zero
    cb58:	853fffcc 	andi	r20,r16,65535
    cb5c:	8809883a 	mov	r4,r17
    cb60:	a80b883a 	mov	r5,r21
    cb64:	000e2e40 	call	e2e4 <__udivsi3>
    cb68:	8809883a 	mov	r4,r17
    cb6c:	a80b883a 	mov	r5,r21
    cb70:	a0a3383a 	mul	r17,r20,r2
    cb74:	000e2ec0 	call	e2ec <__umodsi3>
    cb78:	1004943a 	slli	r2,r2,16
    cb7c:	b006d43a 	srli	r3,r22,16
    cb80:	10c4b03a 	or	r2,r2,r3
    cb84:	1440032e 	bgeu	r2,r17,cb94 <__umoddi3+0xc8>
    cb88:	1405883a 	add	r2,r2,r16
    cb8c:	14000136 	bltu	r2,r16,cb94 <__umoddi3+0xc8>
    cb90:	14413536 	bltu	r2,r17,d068 <__umoddi3+0x59c>
    cb94:	1463c83a 	sub	r17,r2,r17
    cb98:	8809883a 	mov	r4,r17
    cb9c:	a80b883a 	mov	r5,r21
    cba0:	000e2e40 	call	e2e4 <__udivsi3>
    cba4:	8809883a 	mov	r4,r17
    cba8:	a0a3383a 	mul	r17,r20,r2
    cbac:	a80b883a 	mov	r5,r21
    cbb0:	00004d06 	br	cce8 <__umoddi3+0x21c>
    cbb4:	380d883a 	mov	r6,r7
    cbb8:	29c0102e 	bgeu	r5,r7,cbfc <__umoddi3+0x130>
    cbbc:	2011883a 	mov	r8,r4
    cbc0:	2813883a 	mov	r9,r5
    cbc4:	4005883a 	mov	r2,r8
    cbc8:	4807883a 	mov	r3,r9
    cbcc:	dfc00e17 	ldw	ra,56(sp)
    cbd0:	df000d17 	ldw	fp,52(sp)
    cbd4:	ddc00c17 	ldw	r23,48(sp)
    cbd8:	dd800b17 	ldw	r22,44(sp)
    cbdc:	dd400a17 	ldw	r21,40(sp)
    cbe0:	dd000917 	ldw	r20,36(sp)
    cbe4:	dcc00817 	ldw	r19,32(sp)
    cbe8:	dc800717 	ldw	r18,28(sp)
    cbec:	dc400617 	ldw	r17,24(sp)
    cbf0:	dc000517 	ldw	r16,20(sp)
    cbf4:	dec00f04 	addi	sp,sp,60
    cbf8:	f800283a 	ret
    cbfc:	00bfffd4 	movui	r2,65535
    cc00:	11c05a36 	bltu	r2,r7,cd6c <__umoddi3+0x2a0>
    cc04:	00803fc4 	movi	r2,255
    cc08:	11c0fe36 	bltu	r2,r7,d004 <__umoddi3+0x538>
    cc0c:	000b883a 	mov	r5,zero
    cc10:	0005883a 	mov	r2,zero
    cc14:	3084d83a 	srl	r2,r6,r2
    cc18:	01020034 	movhi	r4,2048
    cc1c:	2100a304 	addi	r4,r4,652
    cc20:	01c00804 	movi	r7,32
    cc24:	1105883a 	add	r2,r2,r4
    cc28:	10c00003 	ldbu	r3,0(r2)
    cc2c:	28c7883a 	add	r3,r5,r3
    cc30:	38ebc83a 	sub	r21,r7,r3
    cc34:	a800851e 	bne	r21,zero,ce4c <__umoddi3+0x380>
    cc38:	35005236 	bltu	r6,r20,cd84 <__umoddi3+0x2b8>
    cc3c:	b400512e 	bgeu	r22,r16,cd84 <__umoddi3+0x2b8>
    cc40:	b011883a 	mov	r8,r22
    cc44:	a013883a 	mov	r9,r20
    cc48:	003fde06 	br	cbc4 <__umoddi3+0xf8>
    cc4c:	00bfffd4 	movui	r2,65535
    cc50:	11804036 	bltu	r2,r6,cd54 <__umoddi3+0x288>
    cc54:	00803fc4 	movi	r2,255
    cc58:	1180ed36 	bltu	r2,r6,d010 <__umoddi3+0x544>
    cc5c:	000b883a 	mov	r5,zero
    cc60:	0005883a 	mov	r2,zero
    cc64:	8084d83a 	srl	r2,r16,r2
    cc68:	01020034 	movhi	r4,2048
    cc6c:	2100a304 	addi	r4,r4,652
    cc70:	01800804 	movi	r6,32
    cc74:	1105883a 	add	r2,r2,r4
    cc78:	10c00003 	ldbu	r3,0(r2)
    cc7c:	28c7883a 	add	r3,r5,r3
    cc80:	30c7c83a 	sub	r3,r6,r3
    cc84:	1800bf1e 	bne	r3,zero,cf84 <__umoddi3+0x4b8>
    cc88:	0039883a 	mov	fp,zero
    cc8c:	802ad43a 	srli	r21,r16,16
    cc90:	a009883a 	mov	r4,r20
    cc94:	85ffffcc 	andi	r23,r16,65535
    cc98:	a80b883a 	mov	r5,r21
    cc9c:	000e2e40 	call	e2e4 <__udivsi3>
    cca0:	a009883a 	mov	r4,r20
    cca4:	a80b883a 	mov	r5,r21
    cca8:	b8a3383a 	mul	r17,r23,r2
    ccac:	000e2ec0 	call	e2ec <__umodsi3>
    ccb0:	1004943a 	slli	r2,r2,16
    ccb4:	b006d43a 	srli	r3,r22,16
    ccb8:	10c4b03a 	or	r2,r2,r3
    ccbc:	1440032e 	bgeu	r2,r17,cccc <__umoddi3+0x200>
    ccc0:	1405883a 	add	r2,r2,r16
    ccc4:	14000136 	bltu	r2,r16,cccc <__umoddi3+0x200>
    ccc8:	1440e536 	bltu	r2,r17,d060 <__umoddi3+0x594>
    cccc:	1463c83a 	sub	r17,r2,r17
    ccd0:	8809883a 	mov	r4,r17
    ccd4:	a80b883a 	mov	r5,r21
    ccd8:	000e2e40 	call	e2e4 <__udivsi3>
    ccdc:	8809883a 	mov	r4,r17
    cce0:	b8a3383a 	mul	r17,r23,r2
    cce4:	a80b883a 	mov	r5,r21
    cce8:	000e2ec0 	call	e2ec <__umodsi3>
    ccec:	1004943a 	slli	r2,r2,16
    ccf0:	b0ffffcc 	andi	r3,r22,65535
    ccf4:	10c4b03a 	or	r2,r2,r3
    ccf8:	1440042e 	bgeu	r2,r17,cd0c <__umoddi3+0x240>
    ccfc:	1405883a 	add	r2,r2,r16
    cd00:	14000236 	bltu	r2,r16,cd0c <__umoddi3+0x240>
    cd04:	1440012e 	bgeu	r2,r17,cd0c <__umoddi3+0x240>
    cd08:	1405883a 	add	r2,r2,r16
    cd0c:	1445c83a 	sub	r2,r2,r17
    cd10:	1724d83a 	srl	r18,r2,fp
    cd14:	0013883a 	mov	r9,zero
    cd18:	9011883a 	mov	r8,r18
    cd1c:	003fa906 	br	cbc4 <__umoddi3+0xf8>
    cd20:	00804034 	movhi	r2,256
    cd24:	10bfffc4 	addi	r2,r2,-1
    cd28:	1400b036 	bltu	r2,r16,cfec <__umoddi3+0x520>
    cd2c:	01400404 	movi	r5,16
    cd30:	2805883a 	mov	r2,r5
    cd34:	003f7c06 	br	cb28 <__umoddi3+0x5c>
    cd38:	01000044 	movi	r4,1
    cd3c:	000b883a 	mov	r5,zero
    cd40:	000e2e40 	call	e2e4 <__udivsi3>
    cd44:	1021883a 	mov	r16,r2
    cd48:	00bfffd4 	movui	r2,65535
    cd4c:	143ff436 	bltu	r2,r16,cd20 <__umoddi3+0x254>
    cd50:	003f7106 	br	cb18 <__umoddi3+0x4c>
    cd54:	00804034 	movhi	r2,256
    cd58:	10bfffc4 	addi	r2,r2,-1
    cd5c:	1180af36 	bltu	r2,r6,d01c <__umoddi3+0x550>
    cd60:	01400404 	movi	r5,16
    cd64:	2805883a 	mov	r2,r5
    cd68:	003fbe06 	br	cc64 <__umoddi3+0x198>
    cd6c:	00804034 	movhi	r2,256
    cd70:	10bfffc4 	addi	r2,r2,-1
    cd74:	11c0ac36 	bltu	r2,r7,d028 <__umoddi3+0x55c>
    cd78:	01400404 	movi	r5,16
    cd7c:	2805883a 	mov	r2,r5
    cd80:	003fa406 	br	cc14 <__umoddi3+0x148>
    cd84:	b409c83a 	sub	r4,r22,r16
    cd88:	b105803a 	cmpltu	r2,r22,r4
    cd8c:	a187c83a 	sub	r3,r20,r6
    cd90:	18a9c83a 	sub	r20,r3,r2
    cd94:	202d883a 	mov	r22,r4
    cd98:	003fa906 	br	cc40 <__umoddi3+0x174>
    cd9c:	85e0983a 	sll	r16,r16,r23
    cda0:	35c5c83a 	sub	r2,r6,r23
    cda4:	a0a2d83a 	srl	r17,r20,r2
    cda8:	802ad43a 	srli	r21,r16,16
    cdac:	b084d83a 	srl	r2,r22,r2
    cdb0:	a5c6983a 	sll	r3,r20,r23
    cdb4:	8809883a 	mov	r4,r17
    cdb8:	a80b883a 	mov	r5,r21
    cdbc:	1886b03a 	or	r3,r3,r2
    cdc0:	d8c00115 	stw	r3,4(sp)
    cdc4:	853fffcc 	andi	r20,r16,65535
    cdc8:	000e2e40 	call	e2e4 <__udivsi3>
    cdcc:	8809883a 	mov	r4,r17
    cdd0:	a80b883a 	mov	r5,r21
    cdd4:	a0a3383a 	mul	r17,r20,r2
    cdd8:	000e2ec0 	call	e2ec <__umodsi3>
    cddc:	d9000117 	ldw	r4,4(sp)
    cde0:	1004943a 	slli	r2,r2,16
    cde4:	b839883a 	mov	fp,r23
    cde8:	2006d43a 	srli	r3,r4,16
    cdec:	10c4b03a 	or	r2,r2,r3
    cdf0:	1440022e 	bgeu	r2,r17,cdfc <__umoddi3+0x330>
    cdf4:	1405883a 	add	r2,r2,r16
    cdf8:	1400962e 	bgeu	r2,r16,d054 <__umoddi3+0x588>
    cdfc:	1463c83a 	sub	r17,r2,r17
    ce00:	8809883a 	mov	r4,r17
    ce04:	a80b883a 	mov	r5,r21
    ce08:	000e2e40 	call	e2e4 <__udivsi3>
    ce0c:	8809883a 	mov	r4,r17
    ce10:	a80b883a 	mov	r5,r21
    ce14:	a0a3383a 	mul	r17,r20,r2
    ce18:	000e2ec0 	call	e2ec <__umodsi3>
    ce1c:	d9400117 	ldw	r5,4(sp)
    ce20:	1004943a 	slli	r2,r2,16
    ce24:	28ffffcc 	andi	r3,r5,65535
    ce28:	10c4b03a 	or	r2,r2,r3
    ce2c:	1440042e 	bgeu	r2,r17,ce40 <__umoddi3+0x374>
    ce30:	1405883a 	add	r2,r2,r16
    ce34:	14000236 	bltu	r2,r16,ce40 <__umoddi3+0x374>
    ce38:	1440012e 	bgeu	r2,r17,ce40 <__umoddi3+0x374>
    ce3c:	1405883a 	add	r2,r2,r16
    ce40:	b5ec983a 	sll	r22,r22,r23
    ce44:	1463c83a 	sub	r17,r2,r17
    ce48:	003f4406 	br	cb5c <__umoddi3+0x90>
    ce4c:	3d4fc83a 	sub	r7,r7,r21
    ce50:	3546983a 	sll	r3,r6,r21
    ce54:	81c4d83a 	srl	r2,r16,r7
    ce58:	a1e2d83a 	srl	r17,r20,r7
    ce5c:	a54c983a 	sll	r6,r20,r21
    ce60:	18aeb03a 	or	r23,r3,r2
    ce64:	b828d43a 	srli	r20,r23,16
    ce68:	b1c4d83a 	srl	r2,r22,r7
    ce6c:	8809883a 	mov	r4,r17
    ce70:	a00b883a 	mov	r5,r20
    ce74:	308cb03a 	or	r6,r6,r2
    ce78:	d9c00315 	stw	r7,12(sp)
    ce7c:	d9800215 	stw	r6,8(sp)
    ce80:	000e2e40 	call	e2e4 <__udivsi3>
    ce84:	8809883a 	mov	r4,r17
    ce88:	a00b883a 	mov	r5,r20
    ce8c:	1039883a 	mov	fp,r2
    ce90:	000e2ec0 	call	e2ec <__umodsi3>
    ce94:	b8ffffcc 	andi	r3,r23,65535
    ce98:	d8c00415 	stw	r3,16(sp)
    ce9c:	d9000217 	ldw	r4,8(sp)
    cea0:	d9400417 	ldw	r5,16(sp)
    cea4:	1004943a 	slli	r2,r2,16
    cea8:	2006d43a 	srli	r3,r4,16
    ceac:	8560983a 	sll	r16,r16,r21
    ceb0:	2f23383a 	mul	r17,r5,fp
    ceb4:	10c4b03a 	or	r2,r2,r3
    ceb8:	dc000015 	stw	r16,0(sp)
    cebc:	b56c983a 	sll	r22,r22,r21
    cec0:	1440032e 	bgeu	r2,r17,ced0 <__umoddi3+0x404>
    cec4:	15c5883a 	add	r2,r2,r23
    cec8:	e73fffc4 	addi	fp,fp,-1
    cecc:	15c05d2e 	bgeu	r2,r23,d044 <__umoddi3+0x578>
    ced0:	1463c83a 	sub	r17,r2,r17
    ced4:	8809883a 	mov	r4,r17
    ced8:	a00b883a 	mov	r5,r20
    cedc:	000e2e40 	call	e2e4 <__udivsi3>
    cee0:	8809883a 	mov	r4,r17
    cee4:	a00b883a 	mov	r5,r20
    cee8:	1021883a 	mov	r16,r2
    ceec:	000e2ec0 	call	e2ec <__umodsi3>
    cef0:	d8c00417 	ldw	r3,16(sp)
    cef4:	d9000217 	ldw	r4,8(sp)
    cef8:	1004943a 	slli	r2,r2,16
    cefc:	1c23383a 	mul	r17,r3,r16
    cf00:	20ffffcc 	andi	r3,r4,65535
    cf04:	10ceb03a 	or	r7,r2,r3
    cf08:	3c40032e 	bgeu	r7,r17,cf18 <__umoddi3+0x44c>
    cf0c:	3dcf883a 	add	r7,r7,r23
    cf10:	843fffc4 	addi	r16,r16,-1
    cf14:	3dc0472e 	bgeu	r7,r23,d034 <__umoddi3+0x568>
    cf18:	e004943a 	slli	r2,fp,16
    cf1c:	d9400017 	ldw	r5,0(sp)
    cf20:	3c4fc83a 	sub	r7,r7,r17
    cf24:	8084b03a 	or	r2,r16,r2
    cf28:	28ffffcc 	andi	r3,r5,65535
    cf2c:	280cd43a 	srli	r6,r5,16
    cf30:	100ad43a 	srli	r5,r2,16
    cf34:	10bfffcc 	andi	r2,r2,65535
    cf38:	10d1383a 	mul	r8,r2,r3
    cf3c:	28c7383a 	mul	r3,r5,r3
    cf40:	1185383a 	mul	r2,r2,r6
    cf44:	4008d43a 	srli	r4,r8,16
    cf48:	298b383a 	mul	r5,r5,r6
    cf4c:	10c5883a 	add	r2,r2,r3
    cf50:	2089883a 	add	r4,r4,r2
    cf54:	20c0022e 	bgeu	r4,r3,cf60 <__umoddi3+0x494>
    cf58:	00800074 	movhi	r2,1
    cf5c:	288b883a 	add	r5,r5,r2
    cf60:	2004d43a 	srli	r2,r4,16
    cf64:	2008943a 	slli	r4,r4,16
    cf68:	40ffffcc 	andi	r3,r8,65535
    cf6c:	288b883a 	add	r5,r5,r2
    cf70:	20c9883a 	add	r4,r4,r3
    cf74:	39400b36 	bltu	r7,r5,cfa4 <__umoddi3+0x4d8>
    cf78:	39403d26 	beq	r7,r5,d070 <__umoddi3+0x5a4>
    cf7c:	394bc83a 	sub	r5,r7,r5
    cf80:	00000f06 	br	cfc0 <__umoddi3+0x4f4>
    cf84:	30c5c83a 	sub	r2,r6,r3
    cf88:	1839883a 	mov	fp,r3
    cf8c:	b084d83a 	srl	r2,r22,r2
    cf90:	a0c6983a 	sll	r3,r20,r3
    cf94:	8720983a 	sll	r16,r16,fp
    cf98:	b72c983a 	sll	r22,r22,fp
    cf9c:	18a8b03a 	or	r20,r3,r2
    cfa0:	003f3a06 	br	cc8c <__umoddi3+0x1c0>
    cfa4:	d8c00017 	ldw	r3,0(sp)
    cfa8:	20c5c83a 	sub	r2,r4,r3
    cfac:	2089803a 	cmpltu	r4,r4,r2
    cfb0:	2dc7c83a 	sub	r3,r5,r23
    cfb4:	1907c83a 	sub	r3,r3,r4
    cfb8:	38cbc83a 	sub	r5,r7,r3
    cfbc:	1009883a 	mov	r4,r2
    cfc0:	b105c83a 	sub	r2,r22,r4
    cfc4:	b087803a 	cmpltu	r3,r22,r2
    cfc8:	28c7c83a 	sub	r3,r5,r3
    cfcc:	d9400317 	ldw	r5,12(sp)
    cfd0:	1544d83a 	srl	r2,r2,r21
    cfd4:	1948983a 	sll	r4,r3,r5
    cfd8:	1d46d83a 	srl	r3,r3,r21
    cfdc:	20a4b03a 	or	r18,r4,r2
    cfe0:	9011883a 	mov	r8,r18
    cfe4:	1813883a 	mov	r9,r3
    cfe8:	003ef606 	br	cbc4 <__umoddi3+0xf8>
    cfec:	01400604 	movi	r5,24
    cff0:	2805883a 	mov	r2,r5
    cff4:	003ecc06 	br	cb28 <__umoddi3+0x5c>
    cff8:	01400204 	movi	r5,8
    cffc:	2805883a 	mov	r2,r5
    d000:	003ec906 	br	cb28 <__umoddi3+0x5c>
    d004:	01400204 	movi	r5,8
    d008:	2805883a 	mov	r2,r5
    d00c:	003f0106 	br	cc14 <__umoddi3+0x148>
    d010:	01400204 	movi	r5,8
    d014:	2805883a 	mov	r2,r5
    d018:	003f1206 	br	cc64 <__umoddi3+0x198>
    d01c:	01400604 	movi	r5,24
    d020:	2805883a 	mov	r2,r5
    d024:	003f0f06 	br	cc64 <__umoddi3+0x198>
    d028:	01400604 	movi	r5,24
    d02c:	2805883a 	mov	r2,r5
    d030:	003ef806 	br	cc14 <__umoddi3+0x148>
    d034:	3c7fb82e 	bgeu	r7,r17,cf18 <__umoddi3+0x44c>
    d038:	843fffc4 	addi	r16,r16,-1
    d03c:	3dcf883a 	add	r7,r7,r23
    d040:	003fb506 	br	cf18 <__umoddi3+0x44c>
    d044:	147fa22e 	bgeu	r2,r17,ced0 <__umoddi3+0x404>
    d048:	e73fffc4 	addi	fp,fp,-1
    d04c:	15c5883a 	add	r2,r2,r23
    d050:	003f9f06 	br	ced0 <__umoddi3+0x404>
    d054:	147f692e 	bgeu	r2,r17,cdfc <__umoddi3+0x330>
    d058:	1405883a 	add	r2,r2,r16
    d05c:	003f6706 	br	cdfc <__umoddi3+0x330>
    d060:	1405883a 	add	r2,r2,r16
    d064:	003f1906 	br	cccc <__umoddi3+0x200>
    d068:	1405883a 	add	r2,r2,r16
    d06c:	003ec906 	br	cb94 <__umoddi3+0xc8>
    d070:	b13fcc36 	bltu	r22,r4,cfa4 <__umoddi3+0x4d8>
    d074:	000b883a 	mov	r5,zero
    d078:	003fd106 	br	cfc0 <__umoddi3+0x4f4>

0000d07c <_fpadd_parts>:
    d07c:	defff804 	addi	sp,sp,-32
    d080:	dcc00315 	stw	r19,12(sp)
    d084:	2027883a 	mov	r19,r4
    d088:	21000017 	ldw	r4,0(r4)
    d08c:	00c00044 	movi	r3,1
    d090:	dd400515 	stw	r21,20(sp)
    d094:	dd000415 	stw	r20,16(sp)
    d098:	ddc00715 	stw	r23,28(sp)
    d09c:	dd800615 	stw	r22,24(sp)
    d0a0:	dc800215 	stw	r18,8(sp)
    d0a4:	dc400115 	stw	r17,4(sp)
    d0a8:	dc000015 	stw	r16,0(sp)
    d0ac:	282b883a 	mov	r21,r5
    d0b0:	3029883a 	mov	r20,r6
    d0b4:	1900632e 	bgeu	r3,r4,d244 <_fpadd_parts+0x1c8>
    d0b8:	28800017 	ldw	r2,0(r5)
    d0bc:	1880812e 	bgeu	r3,r2,d2c4 <_fpadd_parts+0x248>
    d0c0:	00c00104 	movi	r3,4
    d0c4:	20c0dc26 	beq	r4,r3,d438 <_fpadd_parts+0x3bc>
    d0c8:	10c07e26 	beq	r2,r3,d2c4 <_fpadd_parts+0x248>
    d0cc:	00c00084 	movi	r3,2
    d0d0:	10c06726 	beq	r2,r3,d270 <_fpadd_parts+0x1f4>
    d0d4:	20c07b26 	beq	r4,r3,d2c4 <_fpadd_parts+0x248>
    d0d8:	9dc00217 	ldw	r23,8(r19)
    d0dc:	28c00217 	ldw	r3,8(r5)
    d0e0:	9c400317 	ldw	r17,12(r19)
    d0e4:	2bc00317 	ldw	r15,12(r5)
    d0e8:	b8cdc83a 	sub	r6,r23,r3
    d0ec:	9c800417 	ldw	r18,16(r19)
    d0f0:	2c000417 	ldw	r16,16(r5)
    d0f4:	3009883a 	mov	r4,r6
    d0f8:	30009716 	blt	r6,zero,d358 <_fpadd_parts+0x2dc>
    d0fc:	00800fc4 	movi	r2,63
    d100:	11806b16 	blt	r2,r6,d2b0 <_fpadd_parts+0x234>
    d104:	0100a40e 	bge	zero,r4,d398 <_fpadd_parts+0x31c>
    d108:	35bff804 	addi	r22,r6,-32
    d10c:	b000bc16 	blt	r22,zero,d400 <_fpadd_parts+0x384>
    d110:	8596d83a 	srl	r11,r16,r22
    d114:	0019883a 	mov	r12,zero
    d118:	0013883a 	mov	r9,zero
    d11c:	01000044 	movi	r4,1
    d120:	0015883a 	mov	r10,zero
    d124:	b000be16 	blt	r22,zero,d420 <_fpadd_parts+0x3a4>
    d128:	2590983a 	sll	r8,r4,r22
    d12c:	000f883a 	mov	r7,zero
    d130:	00bfffc4 	movi	r2,-1
    d134:	3889883a 	add	r4,r7,r2
    d138:	408b883a 	add	r5,r8,r2
    d13c:	21cd803a 	cmpltu	r6,r4,r7
    d140:	314b883a 	add	r5,r6,r5
    d144:	7904703a 	and	r2,r15,r4
    d148:	8146703a 	and	r3,r16,r5
    d14c:	10c4b03a 	or	r2,r2,r3
    d150:	10000226 	beq	r2,zero,d15c <_fpadd_parts+0xe0>
    d154:	02400044 	movi	r9,1
    d158:	0015883a 	mov	r10,zero
    d15c:	5a5eb03a 	or	r15,r11,r9
    d160:	62a0b03a 	or	r16,r12,r10
    d164:	99400117 	ldw	r5,4(r19)
    d168:	a8800117 	ldw	r2,4(r21)
    d16c:	28806e26 	beq	r5,r2,d328 <_fpadd_parts+0x2ac>
    d170:	28006626 	beq	r5,zero,d30c <_fpadd_parts+0x290>
    d174:	7c45c83a 	sub	r2,r15,r17
    d178:	7889803a 	cmpltu	r4,r15,r2
    d17c:	8487c83a 	sub	r3,r16,r18
    d180:	1909c83a 	sub	r4,r3,r4
    d184:	100d883a 	mov	r6,r2
    d188:	200f883a 	mov	r7,r4
    d18c:	38007716 	blt	r7,zero,d36c <_fpadd_parts+0x2f0>
    d190:	a5c00215 	stw	r23,8(r20)
    d194:	a1c00415 	stw	r7,16(r20)
    d198:	a0000115 	stw	zero,4(r20)
    d19c:	a1800315 	stw	r6,12(r20)
    d1a0:	a2000317 	ldw	r8,12(r20)
    d1a4:	a2400417 	ldw	r9,16(r20)
    d1a8:	00bfffc4 	movi	r2,-1
    d1ac:	408b883a 	add	r5,r8,r2
    d1b0:	2a09803a 	cmpltu	r4,r5,r8
    d1b4:	488d883a 	add	r6,r9,r2
    d1b8:	01c40034 	movhi	r7,4096
    d1bc:	39ffffc4 	addi	r7,r7,-1
    d1c0:	218d883a 	add	r6,r4,r6
    d1c4:	39801736 	bltu	r7,r6,d224 <_fpadd_parts+0x1a8>
    d1c8:	31c06526 	beq	r6,r7,d360 <_fpadd_parts+0x2e4>
    d1cc:	a3000217 	ldw	r12,8(r20)
    d1d0:	4209883a 	add	r4,r8,r8
    d1d4:	00bfffc4 	movi	r2,-1
    d1d8:	220f803a 	cmpltu	r7,r4,r8
    d1dc:	4a4b883a 	add	r5,r9,r9
    d1e0:	394f883a 	add	r7,r7,r5
    d1e4:	2095883a 	add	r10,r4,r2
    d1e8:	3897883a 	add	r11,r7,r2
    d1ec:	510d803a 	cmpltu	r6,r10,r4
    d1f0:	6099883a 	add	r12,r12,r2
    d1f4:	32d7883a 	add	r11,r6,r11
    d1f8:	00840034 	movhi	r2,4096
    d1fc:	10bfffc4 	addi	r2,r2,-1
    d200:	2011883a 	mov	r8,r4
    d204:	3813883a 	mov	r9,r7
    d208:	a1000315 	stw	r4,12(r20)
    d20c:	a1c00415 	stw	r7,16(r20)
    d210:	a3000215 	stw	r12,8(r20)
    d214:	12c00336 	bltu	r2,r11,d224 <_fpadd_parts+0x1a8>
    d218:	58bfed1e 	bne	r11,r2,d1d0 <_fpadd_parts+0x154>
    d21c:	00bfff84 	movi	r2,-2
    d220:	12bfeb2e 	bgeu	r2,r10,d1d0 <_fpadd_parts+0x154>
    d224:	a2800417 	ldw	r10,16(r20)
    d228:	008000c4 	movi	r2,3
    d22c:	00c80034 	movhi	r3,8192
    d230:	18ffffc4 	addi	r3,r3,-1
    d234:	a2400317 	ldw	r9,12(r20)
    d238:	a0800015 	stw	r2,0(r20)
    d23c:	1a802336 	bltu	r3,r10,d2cc <_fpadd_parts+0x250>
    d240:	a027883a 	mov	r19,r20
    d244:	9805883a 	mov	r2,r19
    d248:	ddc00717 	ldw	r23,28(sp)
    d24c:	dd800617 	ldw	r22,24(sp)
    d250:	dd400517 	ldw	r21,20(sp)
    d254:	dd000417 	ldw	r20,16(sp)
    d258:	dcc00317 	ldw	r19,12(sp)
    d25c:	dc800217 	ldw	r18,8(sp)
    d260:	dc400117 	ldw	r17,4(sp)
    d264:	dc000017 	ldw	r16,0(sp)
    d268:	dec00804 	addi	sp,sp,32
    d26c:	f800283a 	ret
    d270:	20fff41e 	bne	r4,r3,d244 <_fpadd_parts+0x1c8>
    d274:	31000015 	stw	r4,0(r6)
    d278:	98800117 	ldw	r2,4(r19)
    d27c:	30800115 	stw	r2,4(r6)
    d280:	98c00217 	ldw	r3,8(r19)
    d284:	30c00215 	stw	r3,8(r6)
    d288:	98800317 	ldw	r2,12(r19)
    d28c:	30800315 	stw	r2,12(r6)
    d290:	98c00417 	ldw	r3,16(r19)
    d294:	30c00415 	stw	r3,16(r6)
    d298:	98800117 	ldw	r2,4(r19)
    d29c:	28c00117 	ldw	r3,4(r5)
    d2a0:	3027883a 	mov	r19,r6
    d2a4:	10c4703a 	and	r2,r2,r3
    d2a8:	30800115 	stw	r2,4(r6)
    d2ac:	003fe506 	br	d244 <_fpadd_parts+0x1c8>
    d2b0:	1dc02616 	blt	r3,r23,d34c <_fpadd_parts+0x2d0>
    d2b4:	0023883a 	mov	r17,zero
    d2b8:	182f883a 	mov	r23,r3
    d2bc:	0025883a 	mov	r18,zero
    d2c0:	003fa806 	br	d164 <_fpadd_parts+0xe8>
    d2c4:	a827883a 	mov	r19,r21
    d2c8:	003fde06 	br	d244 <_fpadd_parts+0x1c8>
    d2cc:	01800044 	movi	r6,1
    d2d0:	500497fa 	slli	r2,r10,31
    d2d4:	4808d07a 	srli	r4,r9,1
    d2d8:	518ad83a 	srl	r5,r10,r6
    d2dc:	a2000217 	ldw	r8,8(r20)
    d2e0:	1108b03a 	or	r4,r2,r4
    d2e4:	0007883a 	mov	r3,zero
    d2e8:	4984703a 	and	r2,r9,r6
    d2ec:	208cb03a 	or	r6,r4,r2
    d2f0:	28ceb03a 	or	r7,r5,r3
    d2f4:	42000044 	addi	r8,r8,1
    d2f8:	a027883a 	mov	r19,r20
    d2fc:	a1c00415 	stw	r7,16(r20)
    d300:	a2000215 	stw	r8,8(r20)
    d304:	a1800315 	stw	r6,12(r20)
    d308:	003fce06 	br	d244 <_fpadd_parts+0x1c8>
    d30c:	8bc5c83a 	sub	r2,r17,r15
    d310:	8889803a 	cmpltu	r4,r17,r2
    d314:	9407c83a 	sub	r3,r18,r16
    d318:	1909c83a 	sub	r4,r3,r4
    d31c:	100d883a 	mov	r6,r2
    d320:	200f883a 	mov	r7,r4
    d324:	003f9906 	br	d18c <_fpadd_parts+0x110>
    d328:	7c45883a 	add	r2,r15,r17
    d32c:	13c9803a 	cmpltu	r4,r2,r15
    d330:	8487883a 	add	r3,r16,r18
    d334:	20c9883a 	add	r4,r4,r3
    d338:	a1400115 	stw	r5,4(r20)
    d33c:	a5c00215 	stw	r23,8(r20)
    d340:	a0800315 	stw	r2,12(r20)
    d344:	a1000415 	stw	r4,16(r20)
    d348:	003fb606 	br	d224 <_fpadd_parts+0x1a8>
    d34c:	001f883a 	mov	r15,zero
    d350:	0021883a 	mov	r16,zero
    d354:	003f8306 	br	d164 <_fpadd_parts+0xe8>
    d358:	018dc83a 	sub	r6,zero,r6
    d35c:	003f6706 	br	d0fc <_fpadd_parts+0x80>
    d360:	00bfff84 	movi	r2,-2
    d364:	117faf36 	bltu	r2,r5,d224 <_fpadd_parts+0x1a8>
    d368:	003f9806 	br	d1cc <_fpadd_parts+0x150>
    d36c:	0005883a 	mov	r2,zero
    d370:	1189c83a 	sub	r4,r2,r6
    d374:	1105803a 	cmpltu	r2,r2,r4
    d378:	01cbc83a 	sub	r5,zero,r7
    d37c:	2885c83a 	sub	r2,r5,r2
    d380:	01800044 	movi	r6,1
    d384:	a1800115 	stw	r6,4(r20)
    d388:	a5c00215 	stw	r23,8(r20)
    d38c:	a1000315 	stw	r4,12(r20)
    d390:	a0800415 	stw	r2,16(r20)
    d394:	003f8206 	br	d1a0 <_fpadd_parts+0x124>
    d398:	203f7226 	beq	r4,zero,d164 <_fpadd_parts+0xe8>
    d39c:	35bff804 	addi	r22,r6,-32
    d3a0:	b9af883a 	add	r23,r23,r6
    d3a4:	b0003116 	blt	r22,zero,d46c <_fpadd_parts+0x3f0>
    d3a8:	959ad83a 	srl	r13,r18,r22
    d3ac:	001d883a 	mov	r14,zero
    d3b0:	000f883a 	mov	r7,zero
    d3b4:	01000044 	movi	r4,1
    d3b8:	0011883a 	mov	r8,zero
    d3bc:	b0002516 	blt	r22,zero,d454 <_fpadd_parts+0x3d8>
    d3c0:	2594983a 	sll	r10,r4,r22
    d3c4:	0013883a 	mov	r9,zero
    d3c8:	00bfffc4 	movi	r2,-1
    d3cc:	4889883a 	add	r4,r9,r2
    d3d0:	508b883a 	add	r5,r10,r2
    d3d4:	224d803a 	cmpltu	r6,r4,r9
    d3d8:	314b883a 	add	r5,r6,r5
    d3dc:	8904703a 	and	r2,r17,r4
    d3e0:	9146703a 	and	r3,r18,r5
    d3e4:	10c4b03a 	or	r2,r2,r3
    d3e8:	10000226 	beq	r2,zero,d3f4 <_fpadd_parts+0x378>
    d3ec:	01c00044 	movi	r7,1
    d3f0:	0011883a 	mov	r8,zero
    d3f4:	69e2b03a 	or	r17,r13,r7
    d3f8:	7224b03a 	or	r18,r14,r8
    d3fc:	003f5906 	br	d164 <_fpadd_parts+0xe8>
    d400:	8407883a 	add	r3,r16,r16
    d404:	008007c4 	movi	r2,31
    d408:	1185c83a 	sub	r2,r2,r6
    d40c:	1886983a 	sll	r3,r3,r2
    d410:	7996d83a 	srl	r11,r15,r6
    d414:	8198d83a 	srl	r12,r16,r6
    d418:	1ad6b03a 	or	r11,r3,r11
    d41c:	003f3e06 	br	d118 <_fpadd_parts+0x9c>
    d420:	2006d07a 	srli	r3,r4,1
    d424:	008007c4 	movi	r2,31
    d428:	1185c83a 	sub	r2,r2,r6
    d42c:	1890d83a 	srl	r8,r3,r2
    d430:	218e983a 	sll	r7,r4,r6
    d434:	003f3e06 	br	d130 <_fpadd_parts+0xb4>
    d438:	113f821e 	bne	r2,r4,d244 <_fpadd_parts+0x1c8>
    d43c:	28c00117 	ldw	r3,4(r5)
    d440:	98800117 	ldw	r2,4(r19)
    d444:	10ff7f26 	beq	r2,r3,d244 <_fpadd_parts+0x1c8>
    d448:	04c20034 	movhi	r19,2048
    d44c:	9cc09e04 	addi	r19,r19,632
    d450:	003f7c06 	br	d244 <_fpadd_parts+0x1c8>
    d454:	2006d07a 	srli	r3,r4,1
    d458:	008007c4 	movi	r2,31
    d45c:	1185c83a 	sub	r2,r2,r6
    d460:	1894d83a 	srl	r10,r3,r2
    d464:	2192983a 	sll	r9,r4,r6
    d468:	003fd706 	br	d3c8 <_fpadd_parts+0x34c>
    d46c:	9487883a 	add	r3,r18,r18
    d470:	008007c4 	movi	r2,31
    d474:	1185c83a 	sub	r2,r2,r6
    d478:	1886983a 	sll	r3,r3,r2
    d47c:	899ad83a 	srl	r13,r17,r6
    d480:	919cd83a 	srl	r14,r18,r6
    d484:	1b5ab03a 	or	r13,r3,r13
    d488:	003fc906 	br	d3b0 <_fpadd_parts+0x334>

0000d48c <__subdf3>:
    d48c:	deffea04 	addi	sp,sp,-88
    d490:	dcc01415 	stw	r19,80(sp)
    d494:	dcc00404 	addi	r19,sp,16
    d498:	2011883a 	mov	r8,r4
    d49c:	2813883a 	mov	r9,r5
    d4a0:	dc401315 	stw	r17,76(sp)
    d4a4:	d809883a 	mov	r4,sp
    d4a8:	980b883a 	mov	r5,r19
    d4ac:	dc400904 	addi	r17,sp,36
    d4b0:	dfc01515 	stw	ra,84(sp)
    d4b4:	da400115 	stw	r9,4(sp)
    d4b8:	d9c00315 	stw	r7,12(sp)
    d4bc:	da000015 	stw	r8,0(sp)
    d4c0:	d9800215 	stw	r6,8(sp)
    d4c4:	000e7200 	call	e720 <__unpack_d>
    d4c8:	d9000204 	addi	r4,sp,8
    d4cc:	880b883a 	mov	r5,r17
    d4d0:	000e7200 	call	e720 <__unpack_d>
    d4d4:	d8800a17 	ldw	r2,40(sp)
    d4d8:	880b883a 	mov	r5,r17
    d4dc:	9809883a 	mov	r4,r19
    d4e0:	d9800e04 	addi	r6,sp,56
    d4e4:	1080005c 	xori	r2,r2,1
    d4e8:	d8800a15 	stw	r2,40(sp)
    d4ec:	000d07c0 	call	d07c <_fpadd_parts>
    d4f0:	1009883a 	mov	r4,r2
    d4f4:	000e40c0 	call	e40c <__pack_d>
    d4f8:	dfc01517 	ldw	ra,84(sp)
    d4fc:	dcc01417 	ldw	r19,80(sp)
    d500:	dc401317 	ldw	r17,76(sp)
    d504:	dec01604 	addi	sp,sp,88
    d508:	f800283a 	ret

0000d50c <__adddf3>:
    d50c:	deffea04 	addi	sp,sp,-88
    d510:	dcc01415 	stw	r19,80(sp)
    d514:	dcc00404 	addi	r19,sp,16
    d518:	2011883a 	mov	r8,r4
    d51c:	2813883a 	mov	r9,r5
    d520:	dc401315 	stw	r17,76(sp)
    d524:	d809883a 	mov	r4,sp
    d528:	980b883a 	mov	r5,r19
    d52c:	dc400904 	addi	r17,sp,36
    d530:	dfc01515 	stw	ra,84(sp)
    d534:	da400115 	stw	r9,4(sp)
    d538:	d9c00315 	stw	r7,12(sp)
    d53c:	da000015 	stw	r8,0(sp)
    d540:	d9800215 	stw	r6,8(sp)
    d544:	000e7200 	call	e720 <__unpack_d>
    d548:	d9000204 	addi	r4,sp,8
    d54c:	880b883a 	mov	r5,r17
    d550:	000e7200 	call	e720 <__unpack_d>
    d554:	d9800e04 	addi	r6,sp,56
    d558:	9809883a 	mov	r4,r19
    d55c:	880b883a 	mov	r5,r17
    d560:	000d07c0 	call	d07c <_fpadd_parts>
    d564:	1009883a 	mov	r4,r2
    d568:	000e40c0 	call	e40c <__pack_d>
    d56c:	dfc01517 	ldw	ra,84(sp)
    d570:	dcc01417 	ldw	r19,80(sp)
    d574:	dc401317 	ldw	r17,76(sp)
    d578:	dec01604 	addi	sp,sp,88
    d57c:	f800283a 	ret

0000d580 <__muldf3>:
    d580:	deffe004 	addi	sp,sp,-128
    d584:	dc401815 	stw	r17,96(sp)
    d588:	dc400404 	addi	r17,sp,16
    d58c:	2011883a 	mov	r8,r4
    d590:	2813883a 	mov	r9,r5
    d594:	dc001715 	stw	r16,92(sp)
    d598:	d809883a 	mov	r4,sp
    d59c:	880b883a 	mov	r5,r17
    d5a0:	dc000904 	addi	r16,sp,36
    d5a4:	dfc01f15 	stw	ra,124(sp)
    d5a8:	da400115 	stw	r9,4(sp)
    d5ac:	d9c00315 	stw	r7,12(sp)
    d5b0:	da000015 	stw	r8,0(sp)
    d5b4:	d9800215 	stw	r6,8(sp)
    d5b8:	ddc01e15 	stw	r23,120(sp)
    d5bc:	dd801d15 	stw	r22,116(sp)
    d5c0:	dd401c15 	stw	r21,112(sp)
    d5c4:	dd001b15 	stw	r20,108(sp)
    d5c8:	dcc01a15 	stw	r19,104(sp)
    d5cc:	dc801915 	stw	r18,100(sp)
    d5d0:	000e7200 	call	e720 <__unpack_d>
    d5d4:	d9000204 	addi	r4,sp,8
    d5d8:	800b883a 	mov	r5,r16
    d5dc:	000e7200 	call	e720 <__unpack_d>
    d5e0:	d9000417 	ldw	r4,16(sp)
    d5e4:	00800044 	movi	r2,1
    d5e8:	1100102e 	bgeu	r2,r4,d62c <__muldf3+0xac>
    d5ec:	d8c00917 	ldw	r3,36(sp)
    d5f0:	10c0062e 	bgeu	r2,r3,d60c <__muldf3+0x8c>
    d5f4:	00800104 	movi	r2,4
    d5f8:	20800a26 	beq	r4,r2,d624 <__muldf3+0xa4>
    d5fc:	1880cc26 	beq	r3,r2,d930 <__muldf3+0x3b0>
    d600:	00800084 	movi	r2,2
    d604:	20800926 	beq	r4,r2,d62c <__muldf3+0xac>
    d608:	1880191e 	bne	r3,r2,d670 <__muldf3+0xf0>
    d60c:	d8c00a17 	ldw	r3,40(sp)
    d610:	d8800517 	ldw	r2,20(sp)
    d614:	8009883a 	mov	r4,r16
    d618:	10c4c03a 	cmpne	r2,r2,r3
    d61c:	d8800a15 	stw	r2,40(sp)
    d620:	00000706 	br	d640 <__muldf3+0xc0>
    d624:	00800084 	movi	r2,2
    d628:	1880c326 	beq	r3,r2,d938 <__muldf3+0x3b8>
    d62c:	d8800517 	ldw	r2,20(sp)
    d630:	d8c00a17 	ldw	r3,40(sp)
    d634:	8809883a 	mov	r4,r17
    d638:	10c4c03a 	cmpne	r2,r2,r3
    d63c:	d8800515 	stw	r2,20(sp)
    d640:	000e40c0 	call	e40c <__pack_d>
    d644:	dfc01f17 	ldw	ra,124(sp)
    d648:	ddc01e17 	ldw	r23,120(sp)
    d64c:	dd801d17 	ldw	r22,116(sp)
    d650:	dd401c17 	ldw	r21,112(sp)
    d654:	dd001b17 	ldw	r20,108(sp)
    d658:	dcc01a17 	ldw	r19,104(sp)
    d65c:	dc801917 	ldw	r18,100(sp)
    d660:	dc401817 	ldw	r17,96(sp)
    d664:	dc001717 	ldw	r16,92(sp)
    d668:	dec02004 	addi	sp,sp,128
    d66c:	f800283a 	ret
    d670:	dd800717 	ldw	r22,28(sp)
    d674:	dc800c17 	ldw	r18,48(sp)
    d678:	002b883a 	mov	r21,zero
    d67c:	0023883a 	mov	r17,zero
    d680:	a80b883a 	mov	r5,r21
    d684:	b00d883a 	mov	r6,r22
    d688:	880f883a 	mov	r7,r17
    d68c:	ddc00817 	ldw	r23,32(sp)
    d690:	dcc00d17 	ldw	r19,52(sp)
    d694:	9009883a 	mov	r4,r18
    d698:	000e2f40 	call	e2f4 <__muldi3>
    d69c:	001b883a 	mov	r13,zero
    d6a0:	680f883a 	mov	r7,r13
    d6a4:	b009883a 	mov	r4,r22
    d6a8:	000b883a 	mov	r5,zero
    d6ac:	980d883a 	mov	r6,r19
    d6b0:	b82d883a 	mov	r22,r23
    d6b4:	002f883a 	mov	r23,zero
    d6b8:	db401615 	stw	r13,88(sp)
    d6bc:	d8801315 	stw	r2,76(sp)
    d6c0:	d8c01415 	stw	r3,80(sp)
    d6c4:	dcc01515 	stw	r19,84(sp)
    d6c8:	000e2f40 	call	e2f4 <__muldi3>
    d6cc:	b00d883a 	mov	r6,r22
    d6d0:	000b883a 	mov	r5,zero
    d6d4:	9009883a 	mov	r4,r18
    d6d8:	b80f883a 	mov	r7,r23
    d6dc:	1021883a 	mov	r16,r2
    d6e0:	1823883a 	mov	r17,r3
    d6e4:	000e2f40 	call	e2f4 <__muldi3>
    d6e8:	8085883a 	add	r2,r16,r2
    d6ec:	140d803a 	cmpltu	r6,r2,r16
    d6f0:	88c7883a 	add	r3,r17,r3
    d6f4:	30cd883a 	add	r6,r6,r3
    d6f8:	1029883a 	mov	r20,r2
    d6fc:	302b883a 	mov	r21,r6
    d700:	da801317 	ldw	r10,76(sp)
    d704:	dac01417 	ldw	r11,80(sp)
    d708:	db001517 	ldw	r12,84(sp)
    d70c:	db401617 	ldw	r13,88(sp)
    d710:	3440612e 	bgeu	r6,r17,d898 <__muldf3+0x318>
    d714:	0009883a 	mov	r4,zero
    d718:	5105883a 	add	r2,r10,r4
    d71c:	128d803a 	cmpltu	r6,r2,r10
    d720:	5d07883a 	add	r3,r11,r20
    d724:	30cd883a 	add	r6,r6,r3
    d728:	0021883a 	mov	r16,zero
    d72c:	04400044 	movi	r17,1
    d730:	1025883a 	mov	r18,r2
    d734:	3027883a 	mov	r19,r6
    d738:	32c06236 	bltu	r6,r11,d8c4 <__muldf3+0x344>
    d73c:	59807a26 	beq	r11,r6,d928 <__muldf3+0x3a8>
    d740:	680b883a 	mov	r5,r13
    d744:	b80f883a 	mov	r7,r23
    d748:	6009883a 	mov	r4,r12
    d74c:	b00d883a 	mov	r6,r22
    d750:	000e2f40 	call	e2f4 <__muldi3>
    d754:	1009883a 	mov	r4,r2
    d758:	000f883a 	mov	r7,zero
    d75c:	1545883a 	add	r2,r2,r21
    d760:	1111803a 	cmpltu	r8,r2,r4
    d764:	19c7883a 	add	r3,r3,r7
    d768:	40c7883a 	add	r3,r8,r3
    d76c:	88cb883a 	add	r5,r17,r3
    d770:	d8c00617 	ldw	r3,24(sp)
    d774:	8089883a 	add	r4,r16,r2
    d778:	d8800b17 	ldw	r2,44(sp)
    d77c:	18c00104 	addi	r3,r3,4
    d780:	240d803a 	cmpltu	r6,r4,r16
    d784:	10c7883a 	add	r3,r2,r3
    d788:	2013883a 	mov	r9,r4
    d78c:	d8800a17 	ldw	r2,40(sp)
    d790:	d9000517 	ldw	r4,20(sp)
    d794:	314d883a 	add	r6,r6,r5
    d798:	3015883a 	mov	r10,r6
    d79c:	2088c03a 	cmpne	r4,r4,r2
    d7a0:	00880034 	movhi	r2,8192
    d7a4:	10bfffc4 	addi	r2,r2,-1
    d7a8:	d9000f15 	stw	r4,60(sp)
    d7ac:	d8c01015 	stw	r3,64(sp)
    d7b0:	1180162e 	bgeu	r2,r6,d80c <__muldf3+0x28c>
    d7b4:	1811883a 	mov	r8,r3
    d7b8:	101f883a 	mov	r15,r2
    d7bc:	980497fa 	slli	r2,r19,31
    d7c0:	9016d07a 	srli	r11,r18,1
    d7c4:	500697fa 	slli	r3,r10,31
    d7c8:	480cd07a 	srli	r6,r9,1
    d7cc:	500ed07a 	srli	r7,r10,1
    d7d0:	12d6b03a 	or	r11,r2,r11
    d7d4:	00800044 	movi	r2,1
    d7d8:	198cb03a 	or	r6,r3,r6
    d7dc:	4888703a 	and	r4,r9,r2
    d7e0:	9818d07a 	srli	r12,r19,1
    d7e4:	001b883a 	mov	r13,zero
    d7e8:	03a00034 	movhi	r14,32768
    d7ec:	3013883a 	mov	r9,r6
    d7f0:	3815883a 	mov	r10,r7
    d7f4:	4091883a 	add	r8,r8,r2
    d7f8:	20000226 	beq	r4,zero,d804 <__muldf3+0x284>
    d7fc:	5b64b03a 	or	r18,r11,r13
    d800:	63a6b03a 	or	r19,r12,r14
    d804:	7abfed36 	bltu	r15,r10,d7bc <__muldf3+0x23c>
    d808:	da001015 	stw	r8,64(sp)
    d80c:	00840034 	movhi	r2,4096
    d810:	10bfffc4 	addi	r2,r2,-1
    d814:	12801436 	bltu	r2,r10,d868 <__muldf3+0x2e8>
    d818:	da001017 	ldw	r8,64(sp)
    d81c:	101f883a 	mov	r15,r2
    d820:	4a45883a 	add	r2,r9,r9
    d824:	124d803a 	cmpltu	r6,r2,r9
    d828:	5287883a 	add	r3,r10,r10
    d82c:	9497883a 	add	r11,r18,r18
    d830:	5c8f803a 	cmpltu	r7,r11,r18
    d834:	9cd9883a 	add	r12,r19,r19
    d838:	01000044 	movi	r4,1
    d83c:	30cd883a 	add	r6,r6,r3
    d840:	3b0f883a 	add	r7,r7,r12
    d844:	423fffc4 	addi	r8,r8,-1
    d848:	1013883a 	mov	r9,r2
    d84c:	3015883a 	mov	r10,r6
    d850:	111ab03a 	or	r13,r2,r4
    d854:	98003016 	blt	r19,zero,d918 <__muldf3+0x398>
    d858:	5825883a 	mov	r18,r11
    d85c:	3827883a 	mov	r19,r7
    d860:	7abfef2e 	bgeu	r15,r10,d820 <__muldf3+0x2a0>
    d864:	da001015 	stw	r8,64(sp)
    d868:	00803fc4 	movi	r2,255
    d86c:	488e703a 	and	r7,r9,r2
    d870:	00802004 	movi	r2,128
    d874:	0007883a 	mov	r3,zero
    d878:	0011883a 	mov	r8,zero
    d87c:	38801826 	beq	r7,r2,d8e0 <__muldf3+0x360>
    d880:	008000c4 	movi	r2,3
    d884:	d9000e04 	addi	r4,sp,56
    d888:	da801215 	stw	r10,72(sp)
    d88c:	d8800e15 	stw	r2,56(sp)
    d890:	da401115 	stw	r9,68(sp)
    d894:	003f6a06 	br	d640 <__muldf3+0xc0>
    d898:	89802126 	beq	r17,r6,d920 <__muldf3+0x3a0>
    d89c:	0009883a 	mov	r4,zero
    d8a0:	5105883a 	add	r2,r10,r4
    d8a4:	128d803a 	cmpltu	r6,r2,r10
    d8a8:	5d07883a 	add	r3,r11,r20
    d8ac:	30cd883a 	add	r6,r6,r3
    d8b0:	0021883a 	mov	r16,zero
    d8b4:	0023883a 	mov	r17,zero
    d8b8:	1025883a 	mov	r18,r2
    d8bc:	3027883a 	mov	r19,r6
    d8c0:	32ff9e2e 	bgeu	r6,r11,d73c <__muldf3+0x1bc>
    d8c4:	00800044 	movi	r2,1
    d8c8:	8089883a 	add	r4,r16,r2
    d8cc:	240d803a 	cmpltu	r6,r4,r16
    d8d0:	344d883a 	add	r6,r6,r17
    d8d4:	2021883a 	mov	r16,r4
    d8d8:	3023883a 	mov	r17,r6
    d8dc:	003f9806 	br	d740 <__muldf3+0x1c0>
    d8e0:	403fe71e 	bne	r8,zero,d880 <__muldf3+0x300>
    d8e4:	01004004 	movi	r4,256
    d8e8:	4904703a 	and	r2,r9,r4
    d8ec:	10c4b03a 	or	r2,r2,r3
    d8f0:	103fe31e 	bne	r2,zero,d880 <__muldf3+0x300>
    d8f4:	94c4b03a 	or	r2,r18,r19
    d8f8:	103fe126 	beq	r2,zero,d880 <__muldf3+0x300>
    d8fc:	49c5883a 	add	r2,r9,r7
    d900:	1251803a 	cmpltu	r8,r2,r9
    d904:	4291883a 	add	r8,r8,r10
    d908:	013fc004 	movi	r4,-256
    d90c:	1112703a 	and	r9,r2,r4
    d910:	4015883a 	mov	r10,r8
    d914:	003fda06 	br	d880 <__muldf3+0x300>
    d918:	6813883a 	mov	r9,r13
    d91c:	003fce06 	br	d858 <__muldf3+0x2d8>
    d920:	143f7c36 	bltu	r2,r16,d714 <__muldf3+0x194>
    d924:	003fdd06 	br	d89c <__muldf3+0x31c>
    d928:	12bf852e 	bgeu	r2,r10,d740 <__muldf3+0x1c0>
    d92c:	003fe506 	br	d8c4 <__muldf3+0x344>
    d930:	00800084 	movi	r2,2
    d934:	20bf351e 	bne	r4,r2,d60c <__muldf3+0x8c>
    d938:	01020034 	movhi	r4,2048
    d93c:	21009e04 	addi	r4,r4,632
    d940:	003f3f06 	br	d640 <__muldf3+0xc0>

0000d944 <__divdf3>:
    d944:	deffed04 	addi	sp,sp,-76
    d948:	dcc01115 	stw	r19,68(sp)
    d94c:	dcc00404 	addi	r19,sp,16
    d950:	2011883a 	mov	r8,r4
    d954:	2813883a 	mov	r9,r5
    d958:	dc000e15 	stw	r16,56(sp)
    d95c:	d809883a 	mov	r4,sp
    d960:	980b883a 	mov	r5,r19
    d964:	dc000904 	addi	r16,sp,36
    d968:	dfc01215 	stw	ra,72(sp)
    d96c:	da400115 	stw	r9,4(sp)
    d970:	d9c00315 	stw	r7,12(sp)
    d974:	da000015 	stw	r8,0(sp)
    d978:	d9800215 	stw	r6,8(sp)
    d97c:	dc801015 	stw	r18,64(sp)
    d980:	dc400f15 	stw	r17,60(sp)
    d984:	000e7200 	call	e720 <__unpack_d>
    d988:	d9000204 	addi	r4,sp,8
    d98c:	800b883a 	mov	r5,r16
    d990:	000e7200 	call	e720 <__unpack_d>
    d994:	d9000417 	ldw	r4,16(sp)
    d998:	00800044 	movi	r2,1
    d99c:	11000b2e 	bgeu	r2,r4,d9cc <__divdf3+0x88>
    d9a0:	d9400917 	ldw	r5,36(sp)
    d9a4:	1140762e 	bgeu	r2,r5,db80 <__divdf3+0x23c>
    d9a8:	d8800517 	ldw	r2,20(sp)
    d9ac:	d8c00a17 	ldw	r3,40(sp)
    d9b0:	01800104 	movi	r6,4
    d9b4:	10c4f03a 	xor	r2,r2,r3
    d9b8:	d8800515 	stw	r2,20(sp)
    d9bc:	21800226 	beq	r4,r6,d9c8 <__divdf3+0x84>
    d9c0:	00800084 	movi	r2,2
    d9c4:	2080141e 	bne	r4,r2,da18 <__divdf3+0xd4>
    d9c8:	29000926 	beq	r5,r4,d9f0 <__divdf3+0xac>
    d9cc:	9809883a 	mov	r4,r19
    d9d0:	000e40c0 	call	e40c <__pack_d>
    d9d4:	dfc01217 	ldw	ra,72(sp)
    d9d8:	dcc01117 	ldw	r19,68(sp)
    d9dc:	dc801017 	ldw	r18,64(sp)
    d9e0:	dc400f17 	ldw	r17,60(sp)
    d9e4:	dc000e17 	ldw	r16,56(sp)
    d9e8:	dec01304 	addi	sp,sp,76
    d9ec:	f800283a 	ret
    d9f0:	01020034 	movhi	r4,2048
    d9f4:	21009e04 	addi	r4,r4,632
    d9f8:	000e40c0 	call	e40c <__pack_d>
    d9fc:	dfc01217 	ldw	ra,72(sp)
    da00:	dcc01117 	ldw	r19,68(sp)
    da04:	dc801017 	ldw	r18,64(sp)
    da08:	dc400f17 	ldw	r17,60(sp)
    da0c:	dc000e17 	ldw	r16,56(sp)
    da10:	dec01304 	addi	sp,sp,76
    da14:	f800283a 	ret
    da18:	29805b26 	beq	r5,r6,db88 <__divdf3+0x244>
    da1c:	28802d26 	beq	r5,r2,dad4 <__divdf3+0x190>
    da20:	d8c00617 	ldw	r3,24(sp)
    da24:	d8800b17 	ldw	r2,44(sp)
    da28:	d9c00817 	ldw	r7,32(sp)
    da2c:	dc400d17 	ldw	r17,52(sp)
    da30:	188bc83a 	sub	r5,r3,r2
    da34:	d9800717 	ldw	r6,28(sp)
    da38:	dc000c17 	ldw	r16,48(sp)
    da3c:	d9400615 	stw	r5,24(sp)
    da40:	3c403836 	bltu	r7,r17,db24 <__divdf3+0x1e0>
    da44:	89c03626 	beq	r17,r7,db20 <__divdf3+0x1dc>
    da48:	0015883a 	mov	r10,zero
    da4c:	001d883a 	mov	r14,zero
    da50:	02c40034 	movhi	r11,4096
    da54:	001f883a 	mov	r15,zero
    da58:	003f883a 	mov	ra,zero
    da5c:	04800f44 	movi	r18,61
    da60:	00000f06 	br	daa0 <__divdf3+0x15c>
    da64:	601d883a 	mov	r14,r12
    da68:	681f883a 	mov	r15,r13
    da6c:	400d883a 	mov	r6,r8
    da70:	100f883a 	mov	r7,r2
    da74:	3191883a 	add	r8,r6,r6
    da78:	5808d07a 	srli	r4,r11,1
    da7c:	4185803a 	cmpltu	r2,r8,r6
    da80:	39d3883a 	add	r9,r7,r7
    da84:	28c6b03a 	or	r3,r5,r3
    da88:	1245883a 	add	r2,r2,r9
    da8c:	1815883a 	mov	r10,r3
    da90:	2017883a 	mov	r11,r4
    da94:	400d883a 	mov	r6,r8
    da98:	100f883a 	mov	r7,r2
    da9c:	fc801726 	beq	ra,r18,dafc <__divdf3+0x1b8>
    daa0:	580a97fa 	slli	r5,r11,31
    daa4:	5006d07a 	srli	r3,r10,1
    daa8:	ffc00044 	addi	ra,ra,1
    daac:	3c7ff136 	bltu	r7,r17,da74 <__divdf3+0x130>
    dab0:	3411c83a 	sub	r8,r6,r16
    dab4:	3205803a 	cmpltu	r2,r6,r8
    dab8:	3c53c83a 	sub	r9,r7,r17
    dabc:	7298b03a 	or	r12,r14,r10
    dac0:	7adab03a 	or	r13,r15,r11
    dac4:	4885c83a 	sub	r2,r9,r2
    dac8:	89ffe61e 	bne	r17,r7,da64 <__divdf3+0x120>
    dacc:	343fe936 	bltu	r6,r16,da74 <__divdf3+0x130>
    dad0:	003fe406 	br	da64 <__divdf3+0x120>
    dad4:	9809883a 	mov	r4,r19
    dad8:	d9800415 	stw	r6,16(sp)
    dadc:	000e40c0 	call	e40c <__pack_d>
    dae0:	dfc01217 	ldw	ra,72(sp)
    dae4:	dcc01117 	ldw	r19,68(sp)
    dae8:	dc801017 	ldw	r18,64(sp)
    daec:	dc400f17 	ldw	r17,60(sp)
    daf0:	dc000e17 	ldw	r16,56(sp)
    daf4:	dec01304 	addi	sp,sp,76
    daf8:	f800283a 	ret
    dafc:	00803fc4 	movi	r2,255
    db00:	7090703a 	and	r8,r14,r2
    db04:	00802004 	movi	r2,128
    db08:	0007883a 	mov	r3,zero
    db0c:	0013883a 	mov	r9,zero
    db10:	40800d26 	beq	r8,r2,db48 <__divdf3+0x204>
    db14:	dbc00815 	stw	r15,32(sp)
    db18:	db800715 	stw	r14,28(sp)
    db1c:	003fab06 	br	d9cc <__divdf3+0x88>
    db20:	343fc92e 	bgeu	r6,r16,da48 <__divdf3+0x104>
    db24:	3185883a 	add	r2,r6,r6
    db28:	1189803a 	cmpltu	r4,r2,r6
    db2c:	39c7883a 	add	r3,r7,r7
    db30:	20c9883a 	add	r4,r4,r3
    db34:	297fffc4 	addi	r5,r5,-1
    db38:	100d883a 	mov	r6,r2
    db3c:	200f883a 	mov	r7,r4
    db40:	d9400615 	stw	r5,24(sp)
    db44:	003fc006 	br	da48 <__divdf3+0x104>
    db48:	483ff21e 	bne	r9,zero,db14 <__divdf3+0x1d0>
    db4c:	01004004 	movi	r4,256
    db50:	7104703a 	and	r2,r14,r4
    db54:	10c4b03a 	or	r2,r2,r3
    db58:	103fee1e 	bne	r2,zero,db14 <__divdf3+0x1d0>
    db5c:	31c4b03a 	or	r2,r6,r7
    db60:	103fec26 	beq	r2,zero,db14 <__divdf3+0x1d0>
    db64:	7205883a 	add	r2,r14,r8
    db68:	1391803a 	cmpltu	r8,r2,r14
    db6c:	43d1883a 	add	r8,r8,r15
    db70:	013fc004 	movi	r4,-256
    db74:	111c703a 	and	r14,r2,r4
    db78:	401f883a 	mov	r15,r8
    db7c:	003fe506 	br	db14 <__divdf3+0x1d0>
    db80:	8009883a 	mov	r4,r16
    db84:	003f9206 	br	d9d0 <__divdf3+0x8c>
    db88:	9809883a 	mov	r4,r19
    db8c:	d8000715 	stw	zero,28(sp)
    db90:	d8000815 	stw	zero,32(sp)
    db94:	d8000615 	stw	zero,24(sp)
    db98:	003f8d06 	br	d9d0 <__divdf3+0x8c>

0000db9c <__eqdf2>:
    db9c:	deffef04 	addi	sp,sp,-68
    dba0:	dc400f15 	stw	r17,60(sp)
    dba4:	dc400404 	addi	r17,sp,16
    dba8:	2005883a 	mov	r2,r4
    dbac:	2807883a 	mov	r3,r5
    dbb0:	dc000e15 	stw	r16,56(sp)
    dbb4:	d809883a 	mov	r4,sp
    dbb8:	880b883a 	mov	r5,r17
    dbbc:	dc000904 	addi	r16,sp,36
    dbc0:	d8c00115 	stw	r3,4(sp)
    dbc4:	d8800015 	stw	r2,0(sp)
    dbc8:	d9800215 	stw	r6,8(sp)
    dbcc:	dfc01015 	stw	ra,64(sp)
    dbd0:	d9c00315 	stw	r7,12(sp)
    dbd4:	000e7200 	call	e720 <__unpack_d>
    dbd8:	d9000204 	addi	r4,sp,8
    dbdc:	800b883a 	mov	r5,r16
    dbe0:	000e7200 	call	e720 <__unpack_d>
    dbe4:	d8800417 	ldw	r2,16(sp)
    dbe8:	00c00044 	movi	r3,1
    dbec:	180d883a 	mov	r6,r3
    dbf0:	1880062e 	bgeu	r3,r2,dc0c <__eqdf2+0x70>
    dbf4:	d8800917 	ldw	r2,36(sp)
    dbf8:	8809883a 	mov	r4,r17
    dbfc:	800b883a 	mov	r5,r16
    dc00:	1880022e 	bgeu	r3,r2,dc0c <__eqdf2+0x70>
    dc04:	000e8580 	call	e858 <__fpcmp_parts_d>
    dc08:	100d883a 	mov	r6,r2
    dc0c:	3005883a 	mov	r2,r6
    dc10:	dfc01017 	ldw	ra,64(sp)
    dc14:	dc400f17 	ldw	r17,60(sp)
    dc18:	dc000e17 	ldw	r16,56(sp)
    dc1c:	dec01104 	addi	sp,sp,68
    dc20:	f800283a 	ret

0000dc24 <__nedf2>:
    dc24:	deffef04 	addi	sp,sp,-68
    dc28:	dc400f15 	stw	r17,60(sp)
    dc2c:	dc400404 	addi	r17,sp,16
    dc30:	2005883a 	mov	r2,r4
    dc34:	2807883a 	mov	r3,r5
    dc38:	dc000e15 	stw	r16,56(sp)
    dc3c:	d809883a 	mov	r4,sp
    dc40:	880b883a 	mov	r5,r17
    dc44:	dc000904 	addi	r16,sp,36
    dc48:	d8c00115 	stw	r3,4(sp)
    dc4c:	d8800015 	stw	r2,0(sp)
    dc50:	d9800215 	stw	r6,8(sp)
    dc54:	dfc01015 	stw	ra,64(sp)
    dc58:	d9c00315 	stw	r7,12(sp)
    dc5c:	000e7200 	call	e720 <__unpack_d>
    dc60:	d9000204 	addi	r4,sp,8
    dc64:	800b883a 	mov	r5,r16
    dc68:	000e7200 	call	e720 <__unpack_d>
    dc6c:	d8800417 	ldw	r2,16(sp)
    dc70:	00c00044 	movi	r3,1
    dc74:	180d883a 	mov	r6,r3
    dc78:	1880062e 	bgeu	r3,r2,dc94 <__nedf2+0x70>
    dc7c:	d8800917 	ldw	r2,36(sp)
    dc80:	8809883a 	mov	r4,r17
    dc84:	800b883a 	mov	r5,r16
    dc88:	1880022e 	bgeu	r3,r2,dc94 <__nedf2+0x70>
    dc8c:	000e8580 	call	e858 <__fpcmp_parts_d>
    dc90:	100d883a 	mov	r6,r2
    dc94:	3005883a 	mov	r2,r6
    dc98:	dfc01017 	ldw	ra,64(sp)
    dc9c:	dc400f17 	ldw	r17,60(sp)
    dca0:	dc000e17 	ldw	r16,56(sp)
    dca4:	dec01104 	addi	sp,sp,68
    dca8:	f800283a 	ret

0000dcac <__gtdf2>:
    dcac:	deffef04 	addi	sp,sp,-68
    dcb0:	dc400f15 	stw	r17,60(sp)
    dcb4:	dc400404 	addi	r17,sp,16
    dcb8:	2005883a 	mov	r2,r4
    dcbc:	2807883a 	mov	r3,r5
    dcc0:	dc000e15 	stw	r16,56(sp)
    dcc4:	d809883a 	mov	r4,sp
    dcc8:	880b883a 	mov	r5,r17
    dccc:	dc000904 	addi	r16,sp,36
    dcd0:	d8c00115 	stw	r3,4(sp)
    dcd4:	d8800015 	stw	r2,0(sp)
    dcd8:	d9800215 	stw	r6,8(sp)
    dcdc:	dfc01015 	stw	ra,64(sp)
    dce0:	d9c00315 	stw	r7,12(sp)
    dce4:	000e7200 	call	e720 <__unpack_d>
    dce8:	d9000204 	addi	r4,sp,8
    dcec:	800b883a 	mov	r5,r16
    dcf0:	000e7200 	call	e720 <__unpack_d>
    dcf4:	d8800417 	ldw	r2,16(sp)
    dcf8:	00c00044 	movi	r3,1
    dcfc:	01bfffc4 	movi	r6,-1
    dd00:	1880062e 	bgeu	r3,r2,dd1c <__gtdf2+0x70>
    dd04:	d8800917 	ldw	r2,36(sp)
    dd08:	8809883a 	mov	r4,r17
    dd0c:	800b883a 	mov	r5,r16
    dd10:	1880022e 	bgeu	r3,r2,dd1c <__gtdf2+0x70>
    dd14:	000e8580 	call	e858 <__fpcmp_parts_d>
    dd18:	100d883a 	mov	r6,r2
    dd1c:	3005883a 	mov	r2,r6
    dd20:	dfc01017 	ldw	ra,64(sp)
    dd24:	dc400f17 	ldw	r17,60(sp)
    dd28:	dc000e17 	ldw	r16,56(sp)
    dd2c:	dec01104 	addi	sp,sp,68
    dd30:	f800283a 	ret

0000dd34 <__gedf2>:
    dd34:	deffef04 	addi	sp,sp,-68
    dd38:	dc400f15 	stw	r17,60(sp)
    dd3c:	dc400404 	addi	r17,sp,16
    dd40:	2005883a 	mov	r2,r4
    dd44:	2807883a 	mov	r3,r5
    dd48:	dc000e15 	stw	r16,56(sp)
    dd4c:	d809883a 	mov	r4,sp
    dd50:	880b883a 	mov	r5,r17
    dd54:	dc000904 	addi	r16,sp,36
    dd58:	d8c00115 	stw	r3,4(sp)
    dd5c:	d8800015 	stw	r2,0(sp)
    dd60:	d9800215 	stw	r6,8(sp)
    dd64:	dfc01015 	stw	ra,64(sp)
    dd68:	d9c00315 	stw	r7,12(sp)
    dd6c:	000e7200 	call	e720 <__unpack_d>
    dd70:	d9000204 	addi	r4,sp,8
    dd74:	800b883a 	mov	r5,r16
    dd78:	000e7200 	call	e720 <__unpack_d>
    dd7c:	d8800417 	ldw	r2,16(sp)
    dd80:	00c00044 	movi	r3,1
    dd84:	01bfffc4 	movi	r6,-1
    dd88:	1880062e 	bgeu	r3,r2,dda4 <__gedf2+0x70>
    dd8c:	d8800917 	ldw	r2,36(sp)
    dd90:	8809883a 	mov	r4,r17
    dd94:	800b883a 	mov	r5,r16
    dd98:	1880022e 	bgeu	r3,r2,dda4 <__gedf2+0x70>
    dd9c:	000e8580 	call	e858 <__fpcmp_parts_d>
    dda0:	100d883a 	mov	r6,r2
    dda4:	3005883a 	mov	r2,r6
    dda8:	dfc01017 	ldw	ra,64(sp)
    ddac:	dc400f17 	ldw	r17,60(sp)
    ddb0:	dc000e17 	ldw	r16,56(sp)
    ddb4:	dec01104 	addi	sp,sp,68
    ddb8:	f800283a 	ret

0000ddbc <__ltdf2>:
    ddbc:	deffef04 	addi	sp,sp,-68
    ddc0:	dc400f15 	stw	r17,60(sp)
    ddc4:	dc400404 	addi	r17,sp,16
    ddc8:	2005883a 	mov	r2,r4
    ddcc:	2807883a 	mov	r3,r5
    ddd0:	dc000e15 	stw	r16,56(sp)
    ddd4:	d809883a 	mov	r4,sp
    ddd8:	880b883a 	mov	r5,r17
    dddc:	dc000904 	addi	r16,sp,36
    dde0:	d8c00115 	stw	r3,4(sp)
    dde4:	d8800015 	stw	r2,0(sp)
    dde8:	d9800215 	stw	r6,8(sp)
    ddec:	dfc01015 	stw	ra,64(sp)
    ddf0:	d9c00315 	stw	r7,12(sp)
    ddf4:	000e7200 	call	e720 <__unpack_d>
    ddf8:	d9000204 	addi	r4,sp,8
    ddfc:	800b883a 	mov	r5,r16
    de00:	000e7200 	call	e720 <__unpack_d>
    de04:	d8800417 	ldw	r2,16(sp)
    de08:	00c00044 	movi	r3,1
    de0c:	180d883a 	mov	r6,r3
    de10:	1880062e 	bgeu	r3,r2,de2c <__ltdf2+0x70>
    de14:	d8800917 	ldw	r2,36(sp)
    de18:	8809883a 	mov	r4,r17
    de1c:	800b883a 	mov	r5,r16
    de20:	1880022e 	bgeu	r3,r2,de2c <__ltdf2+0x70>
    de24:	000e8580 	call	e858 <__fpcmp_parts_d>
    de28:	100d883a 	mov	r6,r2
    de2c:	3005883a 	mov	r2,r6
    de30:	dfc01017 	ldw	ra,64(sp)
    de34:	dc400f17 	ldw	r17,60(sp)
    de38:	dc000e17 	ldw	r16,56(sp)
    de3c:	dec01104 	addi	sp,sp,68
    de40:	f800283a 	ret

0000de44 <__floatsidf>:
    de44:	2006d7fa 	srli	r3,r4,31
    de48:	defff604 	addi	sp,sp,-40
    de4c:	008000c4 	movi	r2,3
    de50:	dfc00915 	stw	ra,36(sp)
    de54:	dcc00815 	stw	r19,32(sp)
    de58:	dc800715 	stw	r18,28(sp)
    de5c:	dc400615 	stw	r17,24(sp)
    de60:	dc000515 	stw	r16,20(sp)
    de64:	d8800015 	stw	r2,0(sp)
    de68:	d8c00115 	stw	r3,4(sp)
    de6c:	20000f1e 	bne	r4,zero,deac <__floatsidf+0x68>
    de70:	00800084 	movi	r2,2
    de74:	d8800015 	stw	r2,0(sp)
    de78:	d809883a 	mov	r4,sp
    de7c:	000e40c0 	call	e40c <__pack_d>
    de80:	1009883a 	mov	r4,r2
    de84:	180b883a 	mov	r5,r3
    de88:	2005883a 	mov	r2,r4
    de8c:	2807883a 	mov	r3,r5
    de90:	dfc00917 	ldw	ra,36(sp)
    de94:	dcc00817 	ldw	r19,32(sp)
    de98:	dc800717 	ldw	r18,28(sp)
    de9c:	dc400617 	ldw	r17,24(sp)
    dea0:	dc000517 	ldw	r16,20(sp)
    dea4:	dec00a04 	addi	sp,sp,40
    dea8:	f800283a 	ret
    deac:	00800f04 	movi	r2,60
    deb0:	1807003a 	cmpeq	r3,r3,zero
    deb4:	d8800215 	stw	r2,8(sp)
    deb8:	18001126 	beq	r3,zero,df00 <__floatsidf+0xbc>
    debc:	0027883a 	mov	r19,zero
    dec0:	2025883a 	mov	r18,r4
    dec4:	d9000315 	stw	r4,12(sp)
    dec8:	dcc00415 	stw	r19,16(sp)
    decc:	000e38c0 	call	e38c <__clzsi2>
    ded0:	11000744 	addi	r4,r2,29
    ded4:	013fe80e 	bge	zero,r4,de78 <__floatsidf+0x34>
    ded8:	10bfff44 	addi	r2,r2,-3
    dedc:	10000c16 	blt	r2,zero,df10 <__floatsidf+0xcc>
    dee0:	90a2983a 	sll	r17,r18,r2
    dee4:	0021883a 	mov	r16,zero
    dee8:	d8800217 	ldw	r2,8(sp)
    deec:	dc400415 	stw	r17,16(sp)
    def0:	dc000315 	stw	r16,12(sp)
    def4:	1105c83a 	sub	r2,r2,r4
    def8:	d8800215 	stw	r2,8(sp)
    defc:	003fde06 	br	de78 <__floatsidf+0x34>
    df00:	00a00034 	movhi	r2,32768
    df04:	20800a26 	beq	r4,r2,df30 <__floatsidf+0xec>
    df08:	0109c83a 	sub	r4,zero,r4
    df0c:	003feb06 	br	debc <__floatsidf+0x78>
    df10:	9006d07a 	srli	r3,r18,1
    df14:	008007c4 	movi	r2,31
    df18:	1105c83a 	sub	r2,r2,r4
    df1c:	1886d83a 	srl	r3,r3,r2
    df20:	9922983a 	sll	r17,r19,r4
    df24:	9120983a 	sll	r16,r18,r4
    df28:	1c62b03a 	or	r17,r3,r17
    df2c:	003fee06 	br	dee8 <__floatsidf+0xa4>
    df30:	0009883a 	mov	r4,zero
    df34:	01707834 	movhi	r5,49632
    df38:	003fd306 	br	de88 <__floatsidf+0x44>

0000df3c <__fixdfsi>:
    df3c:	defff804 	addi	sp,sp,-32
    df40:	2005883a 	mov	r2,r4
    df44:	2807883a 	mov	r3,r5
    df48:	d809883a 	mov	r4,sp
    df4c:	d9400204 	addi	r5,sp,8
    df50:	d8c00115 	stw	r3,4(sp)
    df54:	d8800015 	stw	r2,0(sp)
    df58:	dfc00715 	stw	ra,28(sp)
    df5c:	000e7200 	call	e720 <__unpack_d>
    df60:	d8c00217 	ldw	r3,8(sp)
    df64:	00800084 	movi	r2,2
    df68:	1880051e 	bne	r3,r2,df80 <__fixdfsi+0x44>
    df6c:	0007883a 	mov	r3,zero
    df70:	1805883a 	mov	r2,r3
    df74:	dfc00717 	ldw	ra,28(sp)
    df78:	dec00804 	addi	sp,sp,32
    df7c:	f800283a 	ret
    df80:	00800044 	movi	r2,1
    df84:	10fff92e 	bgeu	r2,r3,df6c <__fixdfsi+0x30>
    df88:	00800104 	movi	r2,4
    df8c:	18800426 	beq	r3,r2,dfa0 <__fixdfsi+0x64>
    df90:	d8c00417 	ldw	r3,16(sp)
    df94:	183ff516 	blt	r3,zero,df6c <__fixdfsi+0x30>
    df98:	00800784 	movi	r2,30
    df9c:	10c0080e 	bge	r2,r3,dfc0 <__fixdfsi+0x84>
    dfa0:	d8800317 	ldw	r2,12(sp)
    dfa4:	1000121e 	bne	r2,zero,dff0 <__fixdfsi+0xb4>
    dfa8:	00e00034 	movhi	r3,32768
    dfac:	18ffffc4 	addi	r3,r3,-1
    dfb0:	1805883a 	mov	r2,r3
    dfb4:	dfc00717 	ldw	ra,28(sp)
    dfb8:	dec00804 	addi	sp,sp,32
    dfbc:	f800283a 	ret
    dfc0:	00800f04 	movi	r2,60
    dfc4:	10d1c83a 	sub	r8,r2,r3
    dfc8:	40bff804 	addi	r2,r8,-32
    dfcc:	d9800517 	ldw	r6,20(sp)
    dfd0:	d9c00617 	ldw	r7,24(sp)
    dfd4:	10000816 	blt	r2,zero,dff8 <__fixdfsi+0xbc>
    dfd8:	3888d83a 	srl	r4,r7,r2
    dfdc:	d8800317 	ldw	r2,12(sp)
    dfe0:	2007883a 	mov	r3,r4
    dfe4:	103fe226 	beq	r2,zero,df70 <__fixdfsi+0x34>
    dfe8:	0107c83a 	sub	r3,zero,r4
    dfec:	003fe006 	br	df70 <__fixdfsi+0x34>
    dff0:	00e00034 	movhi	r3,32768
    dff4:	003fde06 	br	df70 <__fixdfsi+0x34>
    dff8:	39c7883a 	add	r3,r7,r7
    dffc:	008007c4 	movi	r2,31
    e000:	1205c83a 	sub	r2,r2,r8
    e004:	1886983a 	sll	r3,r3,r2
    e008:	3208d83a 	srl	r4,r6,r8
    e00c:	1908b03a 	or	r4,r3,r4
    e010:	003ff206 	br	dfdc <__fixdfsi+0xa0>

0000e014 <__floatunsidf>:
    e014:	defff204 	addi	sp,sp,-56
    e018:	dfc00d15 	stw	ra,52(sp)
    e01c:	ddc00c15 	stw	r23,48(sp)
    e020:	dd800b15 	stw	r22,44(sp)
    e024:	dd400a15 	stw	r21,40(sp)
    e028:	dd000915 	stw	r20,36(sp)
    e02c:	dcc00815 	stw	r19,32(sp)
    e030:	dc800715 	stw	r18,28(sp)
    e034:	dc400615 	stw	r17,24(sp)
    e038:	dc000515 	stw	r16,20(sp)
    e03c:	d8000115 	stw	zero,4(sp)
    e040:	20000f1e 	bne	r4,zero,e080 <__floatunsidf+0x6c>
    e044:	00800084 	movi	r2,2
    e048:	d8800015 	stw	r2,0(sp)
    e04c:	d809883a 	mov	r4,sp
    e050:	000e40c0 	call	e40c <__pack_d>
    e054:	dfc00d17 	ldw	ra,52(sp)
    e058:	ddc00c17 	ldw	r23,48(sp)
    e05c:	dd800b17 	ldw	r22,44(sp)
    e060:	dd400a17 	ldw	r21,40(sp)
    e064:	dd000917 	ldw	r20,36(sp)
    e068:	dcc00817 	ldw	r19,32(sp)
    e06c:	dc800717 	ldw	r18,28(sp)
    e070:	dc400617 	ldw	r17,24(sp)
    e074:	dc000517 	ldw	r16,20(sp)
    e078:	dec00e04 	addi	sp,sp,56
    e07c:	f800283a 	ret
    e080:	008000c4 	movi	r2,3
    e084:	00c00f04 	movi	r3,60
    e088:	002f883a 	mov	r23,zero
    e08c:	202d883a 	mov	r22,r4
    e090:	d8800015 	stw	r2,0(sp)
    e094:	d8c00215 	stw	r3,8(sp)
    e098:	d9000315 	stw	r4,12(sp)
    e09c:	ddc00415 	stw	r23,16(sp)
    e0a0:	000e38c0 	call	e38c <__clzsi2>
    e0a4:	12400744 	addi	r9,r2,29
    e0a8:	48000b16 	blt	r9,zero,e0d8 <__floatunsidf+0xc4>
    e0ac:	483fe726 	beq	r9,zero,e04c <__floatunsidf+0x38>
    e0b0:	10bfff44 	addi	r2,r2,-3
    e0b4:	10002e16 	blt	r2,zero,e170 <__floatunsidf+0x15c>
    e0b8:	b0a2983a 	sll	r17,r22,r2
    e0bc:	0021883a 	mov	r16,zero
    e0c0:	d8800217 	ldw	r2,8(sp)
    e0c4:	dc400415 	stw	r17,16(sp)
    e0c8:	dc000315 	stw	r16,12(sp)
    e0cc:	1245c83a 	sub	r2,r2,r9
    e0d0:	d8800215 	stw	r2,8(sp)
    e0d4:	003fdd06 	br	e04c <__floatunsidf+0x38>
    e0d8:	0255c83a 	sub	r10,zero,r9
    e0dc:	51bff804 	addi	r6,r10,-32
    e0e0:	30001b16 	blt	r6,zero,e150 <__floatunsidf+0x13c>
    e0e4:	b9a8d83a 	srl	r20,r23,r6
    e0e8:	002b883a 	mov	r21,zero
    e0ec:	000f883a 	mov	r7,zero
    e0f0:	01000044 	movi	r4,1
    e0f4:	0011883a 	mov	r8,zero
    e0f8:	30002516 	blt	r6,zero,e190 <__floatunsidf+0x17c>
    e0fc:	21a6983a 	sll	r19,r4,r6
    e100:	0025883a 	mov	r18,zero
    e104:	00bfffc4 	movi	r2,-1
    e108:	9089883a 	add	r4,r18,r2
    e10c:	988b883a 	add	r5,r19,r2
    e110:	248d803a 	cmpltu	r6,r4,r18
    e114:	314b883a 	add	r5,r6,r5
    e118:	b104703a 	and	r2,r22,r4
    e11c:	b946703a 	and	r3,r23,r5
    e120:	10c4b03a 	or	r2,r2,r3
    e124:	10000226 	beq	r2,zero,e130 <__floatunsidf+0x11c>
    e128:	01c00044 	movi	r7,1
    e12c:	0011883a 	mov	r8,zero
    e130:	d9000217 	ldw	r4,8(sp)
    e134:	a1c4b03a 	or	r2,r20,r7
    e138:	aa06b03a 	or	r3,r21,r8
    e13c:	2249c83a 	sub	r4,r4,r9
    e140:	d8c00415 	stw	r3,16(sp)
    e144:	d9000215 	stw	r4,8(sp)
    e148:	d8800315 	stw	r2,12(sp)
    e14c:	003fbf06 	br	e04c <__floatunsidf+0x38>
    e150:	bdc7883a 	add	r3,r23,r23
    e154:	008007c4 	movi	r2,31
    e158:	1285c83a 	sub	r2,r2,r10
    e15c:	1886983a 	sll	r3,r3,r2
    e160:	b2a8d83a 	srl	r20,r22,r10
    e164:	baaad83a 	srl	r21,r23,r10
    e168:	1d28b03a 	or	r20,r3,r20
    e16c:	003fdf06 	br	e0ec <__floatunsidf+0xd8>
    e170:	b006d07a 	srli	r3,r22,1
    e174:	008007c4 	movi	r2,31
    e178:	1245c83a 	sub	r2,r2,r9
    e17c:	1886d83a 	srl	r3,r3,r2
    e180:	ba62983a 	sll	r17,r23,r9
    e184:	b260983a 	sll	r16,r22,r9
    e188:	1c62b03a 	or	r17,r3,r17
    e18c:	003fcc06 	br	e0c0 <__floatunsidf+0xac>
    e190:	2006d07a 	srli	r3,r4,1
    e194:	008007c4 	movi	r2,31
    e198:	1285c83a 	sub	r2,r2,r10
    e19c:	18a6d83a 	srl	r19,r3,r2
    e1a0:	22a4983a 	sll	r18,r4,r10
    e1a4:	003fd706 	br	e104 <__floatunsidf+0xf0>

0000e1a8 <udivmodsi4>:
    e1a8:	29001b2e 	bgeu	r5,r4,e218 <udivmodsi4+0x70>
    e1ac:	28001a16 	blt	r5,zero,e218 <udivmodsi4+0x70>
    e1b0:	00800044 	movi	r2,1
    e1b4:	0007883a 	mov	r3,zero
    e1b8:	01c007c4 	movi	r7,31
    e1bc:	00000306 	br	e1cc <udivmodsi4+0x24>
    e1c0:	19c01326 	beq	r3,r7,e210 <udivmodsi4+0x68>
    e1c4:	18c00044 	addi	r3,r3,1
    e1c8:	28000416 	blt	r5,zero,e1dc <udivmodsi4+0x34>
    e1cc:	294b883a 	add	r5,r5,r5
    e1d0:	1085883a 	add	r2,r2,r2
    e1d4:	293ffa36 	bltu	r5,r4,e1c0 <udivmodsi4+0x18>
    e1d8:	10000d26 	beq	r2,zero,e210 <udivmodsi4+0x68>
    e1dc:	0007883a 	mov	r3,zero
    e1e0:	21400236 	bltu	r4,r5,e1ec <udivmodsi4+0x44>
    e1e4:	2149c83a 	sub	r4,r4,r5
    e1e8:	1886b03a 	or	r3,r3,r2
    e1ec:	1004d07a 	srli	r2,r2,1
    e1f0:	280ad07a 	srli	r5,r5,1
    e1f4:	103ffa1e 	bne	r2,zero,e1e0 <udivmodsi4+0x38>
    e1f8:	30000226 	beq	r6,zero,e204 <udivmodsi4+0x5c>
    e1fc:	2005883a 	mov	r2,r4
    e200:	f800283a 	ret
    e204:	1809883a 	mov	r4,r3
    e208:	2005883a 	mov	r2,r4
    e20c:	f800283a 	ret
    e210:	0007883a 	mov	r3,zero
    e214:	003ff806 	br	e1f8 <udivmodsi4+0x50>
    e218:	00800044 	movi	r2,1
    e21c:	0007883a 	mov	r3,zero
    e220:	003fef06 	br	e1e0 <udivmodsi4+0x38>

0000e224 <__divsi3>:
    e224:	defffe04 	addi	sp,sp,-8
    e228:	dc000015 	stw	r16,0(sp)
    e22c:	dfc00115 	stw	ra,4(sp)
    e230:	0021883a 	mov	r16,zero
    e234:	20000c16 	blt	r4,zero,e268 <__divsi3+0x44>
    e238:	000d883a 	mov	r6,zero
    e23c:	28000e16 	blt	r5,zero,e278 <__divsi3+0x54>
    e240:	000e1a80 	call	e1a8 <udivmodsi4>
    e244:	1007883a 	mov	r3,r2
    e248:	8005003a 	cmpeq	r2,r16,zero
    e24c:	1000011e 	bne	r2,zero,e254 <__divsi3+0x30>
    e250:	00c7c83a 	sub	r3,zero,r3
    e254:	1805883a 	mov	r2,r3
    e258:	dfc00117 	ldw	ra,4(sp)
    e25c:	dc000017 	ldw	r16,0(sp)
    e260:	dec00204 	addi	sp,sp,8
    e264:	f800283a 	ret
    e268:	0109c83a 	sub	r4,zero,r4
    e26c:	04000044 	movi	r16,1
    e270:	000d883a 	mov	r6,zero
    e274:	283ff20e 	bge	r5,zero,e240 <__divsi3+0x1c>
    e278:	014bc83a 	sub	r5,zero,r5
    e27c:	8021003a 	cmpeq	r16,r16,zero
    e280:	003fef06 	br	e240 <__divsi3+0x1c>

0000e284 <__modsi3>:
    e284:	deffff04 	addi	sp,sp,-4
    e288:	dfc00015 	stw	ra,0(sp)
    e28c:	01800044 	movi	r6,1
    e290:	2807883a 	mov	r3,r5
    e294:	20000416 	blt	r4,zero,e2a8 <__modsi3+0x24>
    e298:	28000c16 	blt	r5,zero,e2cc <__modsi3+0x48>
    e29c:	dfc00017 	ldw	ra,0(sp)
    e2a0:	dec00104 	addi	sp,sp,4
    e2a4:	000e1a81 	jmpi	e1a8 <udivmodsi4>
    e2a8:	0109c83a 	sub	r4,zero,r4
    e2ac:	28000b16 	blt	r5,zero,e2dc <__modsi3+0x58>
    e2b0:	180b883a 	mov	r5,r3
    e2b4:	01800044 	movi	r6,1
    e2b8:	000e1a80 	call	e1a8 <udivmodsi4>
    e2bc:	0085c83a 	sub	r2,zero,r2
    e2c0:	dfc00017 	ldw	ra,0(sp)
    e2c4:	dec00104 	addi	sp,sp,4
    e2c8:	f800283a 	ret
    e2cc:	014bc83a 	sub	r5,zero,r5
    e2d0:	dfc00017 	ldw	ra,0(sp)
    e2d4:	dec00104 	addi	sp,sp,4
    e2d8:	000e1a81 	jmpi	e1a8 <udivmodsi4>
    e2dc:	0147c83a 	sub	r3,zero,r5
    e2e0:	003ff306 	br	e2b0 <__modsi3+0x2c>

0000e2e4 <__udivsi3>:
    e2e4:	000d883a 	mov	r6,zero
    e2e8:	000e1a81 	jmpi	e1a8 <udivmodsi4>

0000e2ec <__umodsi3>:
    e2ec:	01800044 	movi	r6,1
    e2f0:	000e1a81 	jmpi	e1a8 <udivmodsi4>

0000e2f4 <__muldi3>:
    e2f4:	2011883a 	mov	r8,r4
    e2f8:	427fffcc 	andi	r9,r8,65535
    e2fc:	4018d43a 	srli	r12,r8,16
    e300:	32bfffcc 	andi	r10,r6,65535
    e304:	3016d43a 	srli	r11,r6,16
    e308:	4a85383a 	mul	r2,r9,r10
    e30c:	6295383a 	mul	r10,r12,r10
    e310:	4ad3383a 	mul	r9,r9,r11
    e314:	113fffcc 	andi	r4,r2,65535
    e318:	1004d43a 	srli	r2,r2,16
    e31c:	4a93883a 	add	r9,r9,r10
    e320:	3807883a 	mov	r3,r7
    e324:	1245883a 	add	r2,r2,r9
    e328:	280f883a 	mov	r7,r5
    e32c:	180b883a 	mov	r5,r3
    e330:	1006943a 	slli	r3,r2,16
    e334:	defffd04 	addi	sp,sp,-12
    e338:	dc800215 	stw	r18,8(sp)
    e33c:	1907883a 	add	r3,r3,r4
    e340:	dc400115 	stw	r17,4(sp)
    e344:	dc000015 	stw	r16,0(sp)
    e348:	4165383a 	mul	r18,r8,r5
    e34c:	31e3383a 	mul	r17,r6,r7
    e350:	1012d43a 	srli	r9,r2,16
    e354:	62d9383a 	mul	r12,r12,r11
    e358:	181f883a 	mov	r15,r3
    e35c:	1280022e 	bgeu	r2,r10,e368 <__muldi3+0x74>
    e360:	00800074 	movhi	r2,1
    e364:	6099883a 	add	r12,r12,r2
    e368:	624d883a 	add	r6,r12,r9
    e36c:	9187883a 	add	r3,r18,r6
    e370:	88c7883a 	add	r3,r17,r3
    e374:	7805883a 	mov	r2,r15
    e378:	dc800217 	ldw	r18,8(sp)
    e37c:	dc400117 	ldw	r17,4(sp)
    e380:	dc000017 	ldw	r16,0(sp)
    e384:	dec00304 	addi	sp,sp,12
    e388:	f800283a 	ret

0000e38c <__clzsi2>:
    e38c:	00bfffd4 	movui	r2,65535
    e390:	11000e36 	bltu	r2,r4,e3cc <__clzsi2+0x40>
    e394:	00803fc4 	movi	r2,255
    e398:	01400204 	movi	r5,8
    e39c:	0007883a 	mov	r3,zero
    e3a0:	11001036 	bltu	r2,r4,e3e4 <__clzsi2+0x58>
    e3a4:	000b883a 	mov	r5,zero
    e3a8:	20c6d83a 	srl	r3,r4,r3
    e3ac:	00820034 	movhi	r2,2048
    e3b0:	1080a304 	addi	r2,r2,652
    e3b4:	1887883a 	add	r3,r3,r2
    e3b8:	18800003 	ldbu	r2,0(r3)
    e3bc:	00c00804 	movi	r3,32
    e3c0:	2885883a 	add	r2,r5,r2
    e3c4:	1885c83a 	sub	r2,r3,r2
    e3c8:	f800283a 	ret
    e3cc:	01400404 	movi	r5,16
    e3d0:	00804034 	movhi	r2,256
    e3d4:	10bfffc4 	addi	r2,r2,-1
    e3d8:	2807883a 	mov	r3,r5
    e3dc:	113ff22e 	bgeu	r2,r4,e3a8 <__clzsi2+0x1c>
    e3e0:	01400604 	movi	r5,24
    e3e4:	2807883a 	mov	r3,r5
    e3e8:	20c6d83a 	srl	r3,r4,r3
    e3ec:	00820034 	movhi	r2,2048
    e3f0:	1080a304 	addi	r2,r2,652
    e3f4:	1887883a 	add	r3,r3,r2
    e3f8:	18800003 	ldbu	r2,0(r3)
    e3fc:	00c00804 	movi	r3,32
    e400:	2885883a 	add	r2,r5,r2
    e404:	1885c83a 	sub	r2,r3,r2
    e408:	f800283a 	ret

0000e40c <__pack_d>:
    e40c:	20c00017 	ldw	r3,0(r4)
    e410:	defffd04 	addi	sp,sp,-12
    e414:	dc000015 	stw	r16,0(sp)
    e418:	dc800215 	stw	r18,8(sp)
    e41c:	dc400115 	stw	r17,4(sp)
    e420:	00800044 	movi	r2,1
    e424:	22000317 	ldw	r8,12(r4)
    e428:	001f883a 	mov	r15,zero
    e42c:	22400417 	ldw	r9,16(r4)
    e430:	24000117 	ldw	r16,4(r4)
    e434:	10c0552e 	bgeu	r2,r3,e58c <__pack_d+0x180>
    e438:	00800104 	movi	r2,4
    e43c:	18804f26 	beq	r3,r2,e57c <__pack_d+0x170>
    e440:	00800084 	movi	r2,2
    e444:	18800226 	beq	r3,r2,e450 <__pack_d+0x44>
    e448:	4244b03a 	or	r2,r8,r9
    e44c:	10001a1e 	bne	r2,zero,e4b8 <__pack_d+0xac>
    e450:	000d883a 	mov	r6,zero
    e454:	000f883a 	mov	r7,zero
    e458:	0011883a 	mov	r8,zero
    e45c:	00800434 	movhi	r2,16
    e460:	10bfffc4 	addi	r2,r2,-1
    e464:	301d883a 	mov	r14,r6
    e468:	3884703a 	and	r2,r7,r2
    e46c:	400a953a 	slli	r5,r8,20
    e470:	79bffc2c 	andhi	r6,r15,65520
    e474:	308cb03a 	or	r6,r6,r2
    e478:	00e00434 	movhi	r3,32784
    e47c:	18ffffc4 	addi	r3,r3,-1
    e480:	800497fa 	slli	r2,r16,31
    e484:	30c6703a 	and	r3,r6,r3
    e488:	1946b03a 	or	r3,r3,r5
    e48c:	01600034 	movhi	r5,32768
    e490:	297fffc4 	addi	r5,r5,-1
    e494:	194a703a 	and	r5,r3,r5
    e498:	288ab03a 	or	r5,r5,r2
    e49c:	2807883a 	mov	r3,r5
    e4a0:	7005883a 	mov	r2,r14
    e4a4:	dc800217 	ldw	r18,8(sp)
    e4a8:	dc400117 	ldw	r17,4(sp)
    e4ac:	dc000017 	ldw	r16,0(sp)
    e4b0:	dec00304 	addi	sp,sp,12
    e4b4:	f800283a 	ret
    e4b8:	21000217 	ldw	r4,8(r4)
    e4bc:	00bf0084 	movi	r2,-1022
    e4c0:	20803f16 	blt	r4,r2,e5c0 <__pack_d+0x1b4>
    e4c4:	0080ffc4 	movi	r2,1023
    e4c8:	11002c16 	blt	r2,r4,e57c <__pack_d+0x170>
    e4cc:	00803fc4 	movi	r2,255
    e4d0:	408c703a 	and	r6,r8,r2
    e4d4:	00802004 	movi	r2,128
    e4d8:	0007883a 	mov	r3,zero
    e4dc:	000f883a 	mov	r7,zero
    e4e0:	2280ffc4 	addi	r10,r4,1023
    e4e4:	30801e26 	beq	r6,r2,e560 <__pack_d+0x154>
    e4e8:	00801fc4 	movi	r2,127
    e4ec:	4089883a 	add	r4,r8,r2
    e4f0:	220d803a 	cmpltu	r6,r4,r8
    e4f4:	324d883a 	add	r6,r6,r9
    e4f8:	2011883a 	mov	r8,r4
    e4fc:	3013883a 	mov	r9,r6
    e500:	00880034 	movhi	r2,8192
    e504:	10bfffc4 	addi	r2,r2,-1
    e508:	12400d36 	bltu	r2,r9,e540 <__pack_d+0x134>
    e50c:	4804963a 	slli	r2,r9,24
    e510:	400cd23a 	srli	r6,r8,8
    e514:	480ed23a 	srli	r7,r9,8
    e518:	013fffc4 	movi	r4,-1
    e51c:	118cb03a 	or	r6,r2,r6
    e520:	01400434 	movhi	r5,16
    e524:	297fffc4 	addi	r5,r5,-1
    e528:	3104703a 	and	r2,r6,r4
    e52c:	3946703a 	and	r3,r7,r5
    e530:	5201ffcc 	andi	r8,r10,2047
    e534:	100d883a 	mov	r6,r2
    e538:	180f883a 	mov	r7,r3
    e53c:	003fc706 	br	e45c <__pack_d+0x50>
    e540:	480897fa 	slli	r4,r9,31
    e544:	4004d07a 	srli	r2,r8,1
    e548:	4806d07a 	srli	r3,r9,1
    e54c:	52800044 	addi	r10,r10,1
    e550:	2084b03a 	or	r2,r4,r2
    e554:	1011883a 	mov	r8,r2
    e558:	1813883a 	mov	r9,r3
    e55c:	003feb06 	br	e50c <__pack_d+0x100>
    e560:	383fe11e 	bne	r7,zero,e4e8 <__pack_d+0xdc>
    e564:	01004004 	movi	r4,256
    e568:	4104703a 	and	r2,r8,r4
    e56c:	10c4b03a 	or	r2,r2,r3
    e570:	103fe326 	beq	r2,zero,e500 <__pack_d+0xf4>
    e574:	3005883a 	mov	r2,r6
    e578:	003fdc06 	br	e4ec <__pack_d+0xe0>
    e57c:	000d883a 	mov	r6,zero
    e580:	000f883a 	mov	r7,zero
    e584:	0201ffc4 	movi	r8,2047
    e588:	003fb406 	br	e45c <__pack_d+0x50>
    e58c:	0005883a 	mov	r2,zero
    e590:	00c00234 	movhi	r3,8
    e594:	408cb03a 	or	r6,r8,r2
    e598:	48ceb03a 	or	r7,r9,r3
    e59c:	013fffc4 	movi	r4,-1
    e5a0:	01400434 	movhi	r5,16
    e5a4:	297fffc4 	addi	r5,r5,-1
    e5a8:	3104703a 	and	r2,r6,r4
    e5ac:	3946703a 	and	r3,r7,r5
    e5b0:	100d883a 	mov	r6,r2
    e5b4:	180f883a 	mov	r7,r3
    e5b8:	0201ffc4 	movi	r8,2047
    e5bc:	003fa706 	br	e45c <__pack_d+0x50>
    e5c0:	1109c83a 	sub	r4,r2,r4
    e5c4:	00800e04 	movi	r2,56
    e5c8:	11004316 	blt	r2,r4,e6d8 <__pack_d+0x2cc>
    e5cc:	21fff804 	addi	r7,r4,-32
    e5d0:	38004516 	blt	r7,zero,e6e8 <__pack_d+0x2dc>
    e5d4:	49d8d83a 	srl	r12,r9,r7
    e5d8:	001b883a 	mov	r13,zero
    e5dc:	0023883a 	mov	r17,zero
    e5e0:	01400044 	movi	r5,1
    e5e4:	0025883a 	mov	r18,zero
    e5e8:	38004716 	blt	r7,zero,e708 <__pack_d+0x2fc>
    e5ec:	29d6983a 	sll	r11,r5,r7
    e5f0:	0015883a 	mov	r10,zero
    e5f4:	00bfffc4 	movi	r2,-1
    e5f8:	5089883a 	add	r4,r10,r2
    e5fc:	588b883a 	add	r5,r11,r2
    e600:	228d803a 	cmpltu	r6,r4,r10
    e604:	314b883a 	add	r5,r6,r5
    e608:	4104703a 	and	r2,r8,r4
    e60c:	4946703a 	and	r3,r9,r5
    e610:	10c4b03a 	or	r2,r2,r3
    e614:	10000226 	beq	r2,zero,e620 <__pack_d+0x214>
    e618:	04400044 	movi	r17,1
    e61c:	0025883a 	mov	r18,zero
    e620:	00803fc4 	movi	r2,255
    e624:	644eb03a 	or	r7,r12,r17
    e628:	3892703a 	and	r9,r7,r2
    e62c:	00802004 	movi	r2,128
    e630:	6c90b03a 	or	r8,r13,r18
    e634:	0015883a 	mov	r10,zero
    e638:	48801626 	beq	r9,r2,e694 <__pack_d+0x288>
    e63c:	01001fc4 	movi	r4,127
    e640:	3905883a 	add	r2,r7,r4
    e644:	11cd803a 	cmpltu	r6,r2,r7
    e648:	320d883a 	add	r6,r6,r8
    e64c:	100f883a 	mov	r7,r2
    e650:	00840034 	movhi	r2,4096
    e654:	10bfffc4 	addi	r2,r2,-1
    e658:	3011883a 	mov	r8,r6
    e65c:	0007883a 	mov	r3,zero
    e660:	11801b36 	bltu	r2,r6,e6d0 <__pack_d+0x2c4>
    e664:	4004963a 	slli	r2,r8,24
    e668:	3808d23a 	srli	r4,r7,8
    e66c:	400ad23a 	srli	r5,r8,8
    e670:	1813883a 	mov	r9,r3
    e674:	1108b03a 	or	r4,r2,r4
    e678:	00bfffc4 	movi	r2,-1
    e67c:	00c00434 	movhi	r3,16
    e680:	18ffffc4 	addi	r3,r3,-1
    e684:	208c703a 	and	r6,r4,r2
    e688:	28ce703a 	and	r7,r5,r3
    e68c:	4a01ffcc 	andi	r8,r9,2047
    e690:	003f7206 	br	e45c <__pack_d+0x50>
    e694:	503fe91e 	bne	r10,zero,e63c <__pack_d+0x230>
    e698:	01004004 	movi	r4,256
    e69c:	3904703a 	and	r2,r7,r4
    e6a0:	0007883a 	mov	r3,zero
    e6a4:	10c4b03a 	or	r2,r2,r3
    e6a8:	10000626 	beq	r2,zero,e6c4 <__pack_d+0x2b8>
    e6ac:	3a45883a 	add	r2,r7,r9
    e6b0:	11cd803a 	cmpltu	r6,r2,r7
    e6b4:	320d883a 	add	r6,r6,r8
    e6b8:	100f883a 	mov	r7,r2
    e6bc:	3011883a 	mov	r8,r6
    e6c0:	0007883a 	mov	r3,zero
    e6c4:	00840034 	movhi	r2,4096
    e6c8:	10bfffc4 	addi	r2,r2,-1
    e6cc:	123fe52e 	bgeu	r2,r8,e664 <__pack_d+0x258>
    e6d0:	00c00044 	movi	r3,1
    e6d4:	003fe306 	br	e664 <__pack_d+0x258>
    e6d8:	0009883a 	mov	r4,zero
    e6dc:	0013883a 	mov	r9,zero
    e6e0:	000b883a 	mov	r5,zero
    e6e4:	003fe406 	br	e678 <__pack_d+0x26c>
    e6e8:	4a47883a 	add	r3,r9,r9
    e6ec:	008007c4 	movi	r2,31
    e6f0:	1105c83a 	sub	r2,r2,r4
    e6f4:	1886983a 	sll	r3,r3,r2
    e6f8:	4118d83a 	srl	r12,r8,r4
    e6fc:	491ad83a 	srl	r13,r9,r4
    e700:	1b18b03a 	or	r12,r3,r12
    e704:	003fb506 	br	e5dc <__pack_d+0x1d0>
    e708:	2806d07a 	srli	r3,r5,1
    e70c:	008007c4 	movi	r2,31
    e710:	1105c83a 	sub	r2,r2,r4
    e714:	1896d83a 	srl	r11,r3,r2
    e718:	2914983a 	sll	r10,r5,r4
    e71c:	003fb506 	br	e5f4 <__pack_d+0x1e8>

0000e720 <__unpack_d>:
    e720:	20c00117 	ldw	r3,4(r4)
    e724:	22400017 	ldw	r9,0(r4)
    e728:	00800434 	movhi	r2,16
    e72c:	10bfffc4 	addi	r2,r2,-1
    e730:	1808d53a 	srli	r4,r3,20
    e734:	180cd7fa 	srli	r6,r3,31
    e738:	1894703a 	and	r10,r3,r2
    e73c:	2201ffcc 	andi	r8,r4,2047
    e740:	281b883a 	mov	r13,r5
    e744:	4817883a 	mov	r11,r9
    e748:	29800115 	stw	r6,4(r5)
    e74c:	5019883a 	mov	r12,r10
    e750:	40001e1e 	bne	r8,zero,e7cc <__unpack_d+0xac>
    e754:	4a84b03a 	or	r2,r9,r10
    e758:	10001926 	beq	r2,zero,e7c0 <__unpack_d+0xa0>
    e75c:	4804d63a 	srli	r2,r9,24
    e760:	500c923a 	slli	r6,r10,8
    e764:	013f0084 	movi	r4,-1022
    e768:	00c40034 	movhi	r3,4096
    e76c:	18ffffc4 	addi	r3,r3,-1
    e770:	118cb03a 	or	r6,r2,r6
    e774:	008000c4 	movi	r2,3
    e778:	480a923a 	slli	r5,r9,8
    e77c:	68800015 	stw	r2,0(r13)
    e780:	69000215 	stw	r4,8(r13)
    e784:	19800b36 	bltu	r3,r6,e7b4 <__unpack_d+0x94>
    e788:	200f883a 	mov	r7,r4
    e78c:	1811883a 	mov	r8,r3
    e790:	2945883a 	add	r2,r5,r5
    e794:	1149803a 	cmpltu	r4,r2,r5
    e798:	3187883a 	add	r3,r6,r6
    e79c:	20c9883a 	add	r4,r4,r3
    e7a0:	100b883a 	mov	r5,r2
    e7a4:	200d883a 	mov	r6,r4
    e7a8:	39ffffc4 	addi	r7,r7,-1
    e7ac:	413ff82e 	bgeu	r8,r4,e790 <__unpack_d+0x70>
    e7b0:	69c00215 	stw	r7,8(r13)
    e7b4:	69800415 	stw	r6,16(r13)
    e7b8:	69400315 	stw	r5,12(r13)
    e7bc:	f800283a 	ret
    e7c0:	00800084 	movi	r2,2
    e7c4:	28800015 	stw	r2,0(r5)
    e7c8:	f800283a 	ret
    e7cc:	0081ffc4 	movi	r2,2047
    e7d0:	40800f26 	beq	r8,r2,e810 <__unpack_d+0xf0>
    e7d4:	480cd63a 	srli	r6,r9,24
    e7d8:	5006923a 	slli	r3,r10,8
    e7dc:	4804923a 	slli	r2,r9,8
    e7e0:	0009883a 	mov	r4,zero
    e7e4:	30c6b03a 	or	r3,r6,r3
    e7e8:	01440034 	movhi	r5,4096
    e7ec:	110cb03a 	or	r6,r2,r4
    e7f0:	423f0044 	addi	r8,r8,-1023
    e7f4:	194eb03a 	or	r7,r3,r5
    e7f8:	008000c4 	movi	r2,3
    e7fc:	69c00415 	stw	r7,16(r13)
    e800:	6a000215 	stw	r8,8(r13)
    e804:	68800015 	stw	r2,0(r13)
    e808:	69800315 	stw	r6,12(r13)
    e80c:	f800283a 	ret
    e810:	4a84b03a 	or	r2,r9,r10
    e814:	1000031e 	bne	r2,zero,e824 <__unpack_d+0x104>
    e818:	00800104 	movi	r2,4
    e81c:	28800015 	stw	r2,0(r5)
    e820:	f800283a 	ret
    e824:	0009883a 	mov	r4,zero
    e828:	01400234 	movhi	r5,8
    e82c:	4904703a 	and	r2,r9,r4
    e830:	5146703a 	and	r3,r10,r5
    e834:	10c4b03a 	or	r2,r2,r3
    e838:	10000526 	beq	r2,zero,e850 <__unpack_d+0x130>
    e83c:	00800044 	movi	r2,1
    e840:	68800015 	stw	r2,0(r13)
    e844:	6b000415 	stw	r12,16(r13)
    e848:	6ac00315 	stw	r11,12(r13)
    e84c:	f800283a 	ret
    e850:	68000015 	stw	zero,0(r13)
    e854:	003ffb06 	br	e844 <__unpack_d+0x124>

0000e858 <__fpcmp_parts_d>:
    e858:	21800017 	ldw	r6,0(r4)
    e85c:	00c00044 	movi	r3,1
    e860:	19800a2e 	bgeu	r3,r6,e88c <__fpcmp_parts_d+0x34>
    e864:	28800017 	ldw	r2,0(r5)
    e868:	1880082e 	bgeu	r3,r2,e88c <__fpcmp_parts_d+0x34>
    e86c:	00c00104 	movi	r3,4
    e870:	30c02626 	beq	r6,r3,e90c <__fpcmp_parts_d+0xb4>
    e874:	10c02226 	beq	r2,r3,e900 <__fpcmp_parts_d+0xa8>
    e878:	00c00084 	movi	r3,2
    e87c:	30c00526 	beq	r6,r3,e894 <__fpcmp_parts_d+0x3c>
    e880:	10c0071e 	bne	r2,r3,e8a0 <__fpcmp_parts_d+0x48>
    e884:	20800117 	ldw	r2,4(r4)
    e888:	1000091e 	bne	r2,zero,e8b0 <__fpcmp_parts_d+0x58>
    e88c:	00800044 	movi	r2,1
    e890:	f800283a 	ret
    e894:	10c01a1e 	bne	r2,r3,e900 <__fpcmp_parts_d+0xa8>
    e898:	0005883a 	mov	r2,zero
    e89c:	f800283a 	ret
    e8a0:	22000117 	ldw	r8,4(r4)
    e8a4:	28800117 	ldw	r2,4(r5)
    e8a8:	40800326 	beq	r8,r2,e8b8 <__fpcmp_parts_d+0x60>
    e8ac:	403ff726 	beq	r8,zero,e88c <__fpcmp_parts_d+0x34>
    e8b0:	00bfffc4 	movi	r2,-1
    e8b4:	f800283a 	ret
    e8b8:	20c00217 	ldw	r3,8(r4)
    e8bc:	28800217 	ldw	r2,8(r5)
    e8c0:	10fffa16 	blt	r2,r3,e8ac <__fpcmp_parts_d+0x54>
    e8c4:	18800916 	blt	r3,r2,e8ec <__fpcmp_parts_d+0x94>
    e8c8:	21c00417 	ldw	r7,16(r4)
    e8cc:	28c00417 	ldw	r3,16(r5)
    e8d0:	21800317 	ldw	r6,12(r4)
    e8d4:	28800317 	ldw	r2,12(r5)
    e8d8:	19fff436 	bltu	r3,r7,e8ac <__fpcmp_parts_d+0x54>
    e8dc:	38c00526 	beq	r7,r3,e8f4 <__fpcmp_parts_d+0x9c>
    e8e0:	38c00236 	bltu	r7,r3,e8ec <__fpcmp_parts_d+0x94>
    e8e4:	19ffec1e 	bne	r3,r7,e898 <__fpcmp_parts_d+0x40>
    e8e8:	30bfeb2e 	bgeu	r6,r2,e898 <__fpcmp_parts_d+0x40>
    e8ec:	403fe71e 	bne	r8,zero,e88c <__fpcmp_parts_d+0x34>
    e8f0:	003fef06 	br	e8b0 <__fpcmp_parts_d+0x58>
    e8f4:	11bffa2e 	bgeu	r2,r6,e8e0 <__fpcmp_parts_d+0x88>
    e8f8:	403fe426 	beq	r8,zero,e88c <__fpcmp_parts_d+0x34>
    e8fc:	003fec06 	br	e8b0 <__fpcmp_parts_d+0x58>
    e900:	28800117 	ldw	r2,4(r5)
    e904:	103fe11e 	bne	r2,zero,e88c <__fpcmp_parts_d+0x34>
    e908:	003fe906 	br	e8b0 <__fpcmp_parts_d+0x58>
    e90c:	11bfdd1e 	bne	r2,r6,e884 <__fpcmp_parts_d+0x2c>
    e910:	28c00117 	ldw	r3,4(r5)
    e914:	20800117 	ldw	r2,4(r4)
    e918:	1885c83a 	sub	r2,r3,r2
    e91c:	f800283a 	ret

0000e920 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    e920:	defff804 	addi	sp,sp,-32
    e924:	dfc00715 	stw	ra,28(sp)
    e928:	df000615 	stw	fp,24(sp)
    e92c:	df000604 	addi	fp,sp,24
    e930:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    e934:	e0bffc17 	ldw	r2,-16(fp)
    e938:	1004803a 	cmplt	r2,r2,zero
    e93c:	1000081e 	bne	r2,zero,e960 <close+0x40>
    e940:	e0bffc17 	ldw	r2,-16(fp)
    e944:	10800324 	muli	r2,r2,12
    e948:	1007883a 	mov	r3,r2
    e94c:	00820034 	movhi	r2,2048
    e950:	1083cd04 	addi	r2,r2,3892
    e954:	1887883a 	add	r3,r3,r2
    e958:	e0ffff15 	stw	r3,-4(fp)
    e95c:	00000106 	br	e964 <close+0x44>
    e960:	e03fff15 	stw	zero,-4(fp)
    e964:	e0bfff17 	ldw	r2,-4(fp)
    e968:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    e96c:	e0bffb17 	ldw	r2,-20(fp)
    e970:	1005003a 	cmpeq	r2,r2,zero
    e974:	10001d1e 	bne	r2,zero,e9ec <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    e978:	e0bffb17 	ldw	r2,-20(fp)
    e97c:	10800017 	ldw	r2,0(r2)
    e980:	10800417 	ldw	r2,16(r2)
    e984:	1005003a 	cmpeq	r2,r2,zero
    e988:	1000071e 	bne	r2,zero,e9a8 <close+0x88>
    e98c:	e0bffb17 	ldw	r2,-20(fp)
    e990:	10800017 	ldw	r2,0(r2)
    e994:	10800417 	ldw	r2,16(r2)
    e998:	e13ffb17 	ldw	r4,-20(fp)
    e99c:	103ee83a 	callr	r2
    e9a0:	e0bffe15 	stw	r2,-8(fp)
    e9a4:	00000106 	br	e9ac <close+0x8c>
    e9a8:	e03ffe15 	stw	zero,-8(fp)
    e9ac:	e0bffe17 	ldw	r2,-8(fp)
    e9b0:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    e9b4:	e13ffc17 	ldw	r4,-16(fp)
    e9b8:	000f0780 	call	f078 <alt_release_fd>
    if (rval < 0)
    e9bc:	e0bffa17 	ldw	r2,-24(fp)
    e9c0:	1004403a 	cmpge	r2,r2,zero
    e9c4:	1000071e 	bne	r2,zero,e9e4 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    e9c8:	000ea1c0 	call	ea1c <alt_get_errno>
    e9cc:	e0fffa17 	ldw	r3,-24(fp)
    e9d0:	00c7c83a 	sub	r3,zero,r3
    e9d4:	10c00015 	stw	r3,0(r2)
      return -1;
    e9d8:	00bfffc4 	movi	r2,-1
    e9dc:	e0bffd15 	stw	r2,-12(fp)
    e9e0:	00000806 	br	ea04 <close+0xe4>
    }
    return 0;
    e9e4:	e03ffd15 	stw	zero,-12(fp)
    e9e8:	00000606 	br	ea04 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    e9ec:	000ea1c0 	call	ea1c <alt_get_errno>
    e9f0:	1007883a 	mov	r3,r2
    e9f4:	00801444 	movi	r2,81
    e9f8:	18800015 	stw	r2,0(r3)
    return -1;
    e9fc:	00bfffc4 	movi	r2,-1
    ea00:	e0bffd15 	stw	r2,-12(fp)
    ea04:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    ea08:	e037883a 	mov	sp,fp
    ea0c:	dfc00117 	ldw	ra,4(sp)
    ea10:	df000017 	ldw	fp,0(sp)
    ea14:	dec00204 	addi	sp,sp,8
    ea18:	f800283a 	ret

0000ea1c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ea1c:	defffd04 	addi	sp,sp,-12
    ea20:	dfc00215 	stw	ra,8(sp)
    ea24:	df000115 	stw	fp,4(sp)
    ea28:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ea2c:	00820034 	movhi	r2,2048
    ea30:	10893804 	addi	r2,r2,9440
    ea34:	10800017 	ldw	r2,0(r2)
    ea38:	1005003a 	cmpeq	r2,r2,zero
    ea3c:	1000061e 	bne	r2,zero,ea58 <alt_get_errno+0x3c>
    ea40:	00820034 	movhi	r2,2048
    ea44:	10893804 	addi	r2,r2,9440
    ea48:	10800017 	ldw	r2,0(r2)
    ea4c:	103ee83a 	callr	r2
    ea50:	e0bfff15 	stw	r2,-4(fp)
    ea54:	00000306 	br	ea64 <alt_get_errno+0x48>
    ea58:	00820034 	movhi	r2,2048
    ea5c:	10896204 	addi	r2,r2,9608
    ea60:	e0bfff15 	stw	r2,-4(fp)
    ea64:	e0bfff17 	ldw	r2,-4(fp)
}
    ea68:	e037883a 	mov	sp,fp
    ea6c:	dfc00117 	ldw	ra,4(sp)
    ea70:	df000017 	ldw	fp,0(sp)
    ea74:	dec00204 	addi	sp,sp,8
    ea78:	f800283a 	ret

0000ea7c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    ea7c:	defffc04 	addi	sp,sp,-16
    ea80:	df000315 	stw	fp,12(sp)
    ea84:	df000304 	addi	fp,sp,12
    ea88:	e13ffd15 	stw	r4,-12(fp)
    ea8c:	e17ffe15 	stw	r5,-8(fp)
    ea90:	e1bfff15 	stw	r6,-4(fp)
  return len;
    ea94:	e0bfff17 	ldw	r2,-4(fp)
}
    ea98:	e037883a 	mov	sp,fp
    ea9c:	df000017 	ldw	fp,0(sp)
    eaa0:	dec00104 	addi	sp,sp,4
    eaa4:	f800283a 	ret

0000eaa8 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    eaa8:	defff904 	addi	sp,sp,-28
    eaac:	dfc00615 	stw	ra,24(sp)
    eab0:	df000515 	stw	fp,20(sp)
    eab4:	df000504 	addi	fp,sp,20
    eab8:	e13ffc15 	stw	r4,-16(fp)
    eabc:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    eac0:	e0bffc17 	ldw	r2,-16(fp)
    eac4:	1004803a 	cmplt	r2,r2,zero
    eac8:	1000081e 	bne	r2,zero,eaec <fstat+0x44>
    eacc:	e0bffc17 	ldw	r2,-16(fp)
    ead0:	10800324 	muli	r2,r2,12
    ead4:	1007883a 	mov	r3,r2
    ead8:	00820034 	movhi	r2,2048
    eadc:	1083cd04 	addi	r2,r2,3892
    eae0:	1887883a 	add	r3,r3,r2
    eae4:	e0ffff15 	stw	r3,-4(fp)
    eae8:	00000106 	br	eaf0 <fstat+0x48>
    eaec:	e03fff15 	stw	zero,-4(fp)
    eaf0:	e0bfff17 	ldw	r2,-4(fp)
    eaf4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    eaf8:	e0bffb17 	ldw	r2,-20(fp)
    eafc:	1005003a 	cmpeq	r2,r2,zero
    eb00:	1000121e 	bne	r2,zero,eb4c <fstat+0xa4>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    eb04:	e0bffb17 	ldw	r2,-20(fp)
    eb08:	10800017 	ldw	r2,0(r2)
    eb0c:	10800817 	ldw	r2,32(r2)
    eb10:	1005003a 	cmpeq	r2,r2,zero
    eb14:	1000081e 	bne	r2,zero,eb38 <fstat+0x90>
    {
      return fd->dev->fstat(fd, st);
    eb18:	e0bffb17 	ldw	r2,-20(fp)
    eb1c:	10800017 	ldw	r2,0(r2)
    eb20:	10800817 	ldw	r2,32(r2)
    eb24:	e13ffb17 	ldw	r4,-20(fp)
    eb28:	e17ffd17 	ldw	r5,-12(fp)
    eb2c:	103ee83a 	callr	r2
    eb30:	e0bffe15 	stw	r2,-8(fp)
    eb34:	00000b06 	br	eb64 <fstat+0xbc>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    eb38:	e0fffd17 	ldw	r3,-12(fp)
    eb3c:	00880004 	movi	r2,8192
    eb40:	18800115 	stw	r2,4(r3)
      return 0;
    eb44:	e03ffe15 	stw	zero,-8(fp)
    eb48:	00000606 	br	eb64 <fstat+0xbc>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    eb4c:	000eb7c0 	call	eb7c <alt_get_errno>
    eb50:	1007883a 	mov	r3,r2
    eb54:	00801444 	movi	r2,81
    eb58:	18800015 	stw	r2,0(r3)
    return -1;
    eb5c:	00bfffc4 	movi	r2,-1
    eb60:	e0bffe15 	stw	r2,-8(fp)
    eb64:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    eb68:	e037883a 	mov	sp,fp
    eb6c:	dfc00117 	ldw	ra,4(sp)
    eb70:	df000017 	ldw	fp,0(sp)
    eb74:	dec00204 	addi	sp,sp,8
    eb78:	f800283a 	ret

0000eb7c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    eb7c:	defffd04 	addi	sp,sp,-12
    eb80:	dfc00215 	stw	ra,8(sp)
    eb84:	df000115 	stw	fp,4(sp)
    eb88:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    eb8c:	00820034 	movhi	r2,2048
    eb90:	10893804 	addi	r2,r2,9440
    eb94:	10800017 	ldw	r2,0(r2)
    eb98:	1005003a 	cmpeq	r2,r2,zero
    eb9c:	1000061e 	bne	r2,zero,ebb8 <alt_get_errno+0x3c>
    eba0:	00820034 	movhi	r2,2048
    eba4:	10893804 	addi	r2,r2,9440
    eba8:	10800017 	ldw	r2,0(r2)
    ebac:	103ee83a 	callr	r2
    ebb0:	e0bfff15 	stw	r2,-4(fp)
    ebb4:	00000306 	br	ebc4 <alt_get_errno+0x48>
    ebb8:	00820034 	movhi	r2,2048
    ebbc:	10896204 	addi	r2,r2,9608
    ebc0:	e0bfff15 	stw	r2,-4(fp)
    ebc4:	e0bfff17 	ldw	r2,-4(fp)
}
    ebc8:	e037883a 	mov	sp,fp
    ebcc:	dfc00117 	ldw	ra,4(sp)
    ebd0:	df000017 	ldw	fp,0(sp)
    ebd4:	dec00204 	addi	sp,sp,8
    ebd8:	f800283a 	ret

0000ebdc <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
    ebdc:	deffeb04 	addi	sp,sp,-84
    ebe0:	dfc01415 	stw	ra,80(sp)
    ebe4:	df001315 	stw	fp,76(sp)
    ebe8:	df001304 	addi	fp,sp,76
    ebec:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ebf0:	e0bffd17 	ldw	r2,-12(fp)
    ebf4:	1004803a 	cmplt	r2,r2,zero
    ebf8:	1000081e 	bne	r2,zero,ec1c <isatty+0x40>
    ebfc:	e0bffd17 	ldw	r2,-12(fp)
    ec00:	10800324 	muli	r2,r2,12
    ec04:	1007883a 	mov	r3,r2
    ec08:	00820034 	movhi	r2,2048
    ec0c:	1083cd04 	addi	r2,r2,3892
    ec10:	1887883a 	add	r3,r3,r2
    ec14:	e0ffff15 	stw	r3,-4(fp)
    ec18:	00000106 	br	ec20 <isatty+0x44>
    ec1c:	e03fff15 	stw	zero,-4(fp)
    ec20:	e0bfff17 	ldw	r2,-4(fp)
    ec24:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
    ec28:	e0bfed17 	ldw	r2,-76(fp)
    ec2c:	1005003a 	cmpeq	r2,r2,zero
    ec30:	10000f1e 	bne	r2,zero,ec70 <isatty+0x94>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    ec34:	e0bfed17 	ldw	r2,-76(fp)
    ec38:	10800017 	ldw	r2,0(r2)
    ec3c:	10800817 	ldw	r2,32(r2)
    ec40:	1004c03a 	cmpne	r2,r2,zero
    ec44:	1000031e 	bne	r2,zero,ec54 <isatty+0x78>
    {
      return 1;
    ec48:	00800044 	movi	r2,1
    ec4c:	e0bffe15 	stw	r2,-8(fp)
    ec50:	00000c06 	br	ec84 <isatty+0xa8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
    ec54:	e17fee04 	addi	r5,fp,-72
    ec58:	e13ffd17 	ldw	r4,-12(fp)
    ec5c:	000eaa80 	call	eaa8 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    ec60:	e0bfef17 	ldw	r2,-68(fp)
    ec64:	10880020 	cmpeqi	r2,r2,8192
    ec68:	e0bffe15 	stw	r2,-8(fp)
    ec6c:	00000506 	br	ec84 <isatty+0xa8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    ec70:	000ec9c0 	call	ec9c <alt_get_errno>
    ec74:	1007883a 	mov	r3,r2
    ec78:	00801444 	movi	r2,81
    ec7c:	18800015 	stw	r2,0(r3)
    return 0;
    ec80:	e03ffe15 	stw	zero,-8(fp)
    ec84:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    ec88:	e037883a 	mov	sp,fp
    ec8c:	dfc00117 	ldw	ra,4(sp)
    ec90:	df000017 	ldw	fp,0(sp)
    ec94:	dec00204 	addi	sp,sp,8
    ec98:	f800283a 	ret

0000ec9c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ec9c:	defffd04 	addi	sp,sp,-12
    eca0:	dfc00215 	stw	ra,8(sp)
    eca4:	df000115 	stw	fp,4(sp)
    eca8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ecac:	00820034 	movhi	r2,2048
    ecb0:	10893804 	addi	r2,r2,9440
    ecb4:	10800017 	ldw	r2,0(r2)
    ecb8:	1005003a 	cmpeq	r2,r2,zero
    ecbc:	1000061e 	bne	r2,zero,ecd8 <alt_get_errno+0x3c>
    ecc0:	00820034 	movhi	r2,2048
    ecc4:	10893804 	addi	r2,r2,9440
    ecc8:	10800017 	ldw	r2,0(r2)
    eccc:	103ee83a 	callr	r2
    ecd0:	e0bfff15 	stw	r2,-4(fp)
    ecd4:	00000306 	br	ece4 <alt_get_errno+0x48>
    ecd8:	00820034 	movhi	r2,2048
    ecdc:	10896204 	addi	r2,r2,9608
    ece0:	e0bfff15 	stw	r2,-4(fp)
    ece4:	e0bfff17 	ldw	r2,-4(fp)
}
    ece8:	e037883a 	mov	sp,fp
    ecec:	dfc00117 	ldw	ra,4(sp)
    ecf0:	df000017 	ldw	fp,0(sp)
    ecf4:	dec00204 	addi	sp,sp,8
    ecf8:	f800283a 	ret

0000ecfc <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
    ecfc:	defff804 	addi	sp,sp,-32
    ed00:	dfc00715 	stw	ra,28(sp)
    ed04:	df000615 	stw	fp,24(sp)
    ed08:	df000604 	addi	fp,sp,24
    ed0c:	e13ffc15 	stw	r4,-16(fp)
    ed10:	e17ffd15 	stw	r5,-12(fp)
    ed14:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
    ed18:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ed1c:	e0bffc17 	ldw	r2,-16(fp)
    ed20:	1004803a 	cmplt	r2,r2,zero
    ed24:	1000081e 	bne	r2,zero,ed48 <lseek+0x4c>
    ed28:	e0bffc17 	ldw	r2,-16(fp)
    ed2c:	10800324 	muli	r2,r2,12
    ed30:	1007883a 	mov	r3,r2
    ed34:	00820034 	movhi	r2,2048
    ed38:	1083cd04 	addi	r2,r2,3892
    ed3c:	1887883a 	add	r3,r3,r2
    ed40:	e0ffff15 	stw	r3,-4(fp)
    ed44:	00000106 	br	ed4c <lseek+0x50>
    ed48:	e03fff15 	stw	zero,-4(fp)
    ed4c:	e0bfff17 	ldw	r2,-4(fp)
    ed50:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
    ed54:	e0bffb17 	ldw	r2,-20(fp)
    ed58:	1005003a 	cmpeq	r2,r2,zero
    ed5c:	1000111e 	bne	r2,zero,eda4 <lseek+0xa8>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    ed60:	e0bffb17 	ldw	r2,-20(fp)
    ed64:	10800017 	ldw	r2,0(r2)
    ed68:	10800717 	ldw	r2,28(r2)
    ed6c:	1005003a 	cmpeq	r2,r2,zero
    ed70:	1000091e 	bne	r2,zero,ed98 <lseek+0x9c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    ed74:	e0bffb17 	ldw	r2,-20(fp)
    ed78:	10800017 	ldw	r2,0(r2)
    ed7c:	10800717 	ldw	r2,28(r2)
    ed80:	e13ffb17 	ldw	r4,-20(fp)
    ed84:	e17ffd17 	ldw	r5,-12(fp)
    ed88:	e1bffe17 	ldw	r6,-8(fp)
    ed8c:	103ee83a 	callr	r2
    ed90:	e0bffa15 	stw	r2,-24(fp)
    ed94:	00000506 	br	edac <lseek+0xb0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    ed98:	00bfde84 	movi	r2,-134
    ed9c:	e0bffa15 	stw	r2,-24(fp)
    eda0:	00000206 	br	edac <lseek+0xb0>
    }
  }
  else  
  {
    rc = -EBADFD;
    eda4:	00bfebc4 	movi	r2,-81
    eda8:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
    edac:	e0bffa17 	ldw	r2,-24(fp)
    edb0:	1004403a 	cmpge	r2,r2,zero
    edb4:	1000071e 	bne	r2,zero,edd4 <lseek+0xd8>
  {
    ALT_ERRNO = -rc;
    edb8:	000edec0 	call	edec <alt_get_errno>
    edbc:	1007883a 	mov	r3,r2
    edc0:	e0bffa17 	ldw	r2,-24(fp)
    edc4:	0085c83a 	sub	r2,zero,r2
    edc8:	18800015 	stw	r2,0(r3)
    rc = -1;
    edcc:	00bfffc4 	movi	r2,-1
    edd0:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
    edd4:	e0bffa17 	ldw	r2,-24(fp)
}
    edd8:	e037883a 	mov	sp,fp
    eddc:	dfc00117 	ldw	ra,4(sp)
    ede0:	df000017 	ldw	fp,0(sp)
    ede4:	dec00204 	addi	sp,sp,8
    ede8:	f800283a 	ret

0000edec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    edec:	defffd04 	addi	sp,sp,-12
    edf0:	dfc00215 	stw	ra,8(sp)
    edf4:	df000115 	stw	fp,4(sp)
    edf8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    edfc:	00820034 	movhi	r2,2048
    ee00:	10893804 	addi	r2,r2,9440
    ee04:	10800017 	ldw	r2,0(r2)
    ee08:	1005003a 	cmpeq	r2,r2,zero
    ee0c:	1000061e 	bne	r2,zero,ee28 <alt_get_errno+0x3c>
    ee10:	00820034 	movhi	r2,2048
    ee14:	10893804 	addi	r2,r2,9440
    ee18:	10800017 	ldw	r2,0(r2)
    ee1c:	103ee83a 	callr	r2
    ee20:	e0bfff15 	stw	r2,-4(fp)
    ee24:	00000306 	br	ee34 <alt_get_errno+0x48>
    ee28:	00820034 	movhi	r2,2048
    ee2c:	10896204 	addi	r2,r2,9608
    ee30:	e0bfff15 	stw	r2,-4(fp)
    ee34:	e0bfff17 	ldw	r2,-4(fp)
}
    ee38:	e037883a 	mov	sp,fp
    ee3c:	dfc00117 	ldw	ra,4(sp)
    ee40:	df000017 	ldw	fp,0(sp)
    ee44:	dec00204 	addi	sp,sp,8
    ee48:	f800283a 	ret

0000ee4c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    ee4c:	defffd04 	addi	sp,sp,-12
    ee50:	dfc00215 	stw	ra,8(sp)
    ee54:	df000115 	stw	fp,4(sp)
    ee58:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    ee5c:	0009883a 	mov	r4,zero
    ee60:	000f3140 	call	f314 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    ee64:	000f3480 	call	f348 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    ee68:	01020034 	movhi	r4,2048
    ee6c:	2100e604 	addi	r4,r4,920
    ee70:	01420034 	movhi	r5,2048
    ee74:	2940e604 	addi	r5,r5,920
    ee78:	01820034 	movhi	r6,2048
    ee7c:	3180e604 	addi	r6,r6,920
    ee80:	00148c80 	call	148c8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    ee84:	00145d80 	call	145d8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    ee88:	01000074 	movhi	r4,1
    ee8c:	21118f04 	addi	r4,r4,17980
    ee90:	00159bc0 	call	159bc <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    ee94:	d1203b17 	ldw	r4,-32532(gp)
    ee98:	d1603c17 	ldw	r5,-32528(gp)
    ee9c:	d1a03d17 	ldw	r6,-32524(gp)
    eea0:	00002900 	call	290 <main>
    eea4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    eea8:	01000044 	movi	r4,1
    eeac:	000e9200 	call	e920 <close>
  exit (result);
    eeb0:	e13fff17 	ldw	r4,-4(fp)
    eeb4:	00159d00 	call	159d0 <exit>

0000eeb8 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
    eeb8:	defffe04 	addi	sp,sp,-8
    eebc:	df000115 	stw	fp,4(sp)
    eec0:	df000104 	addi	fp,sp,4
    eec4:	e13fff15 	stw	r4,-4(fp)
}
    eec8:	e037883a 	mov	sp,fp
    eecc:	df000017 	ldw	fp,0(sp)
    eed0:	dec00104 	addi	sp,sp,4
    eed4:	f800283a 	ret

0000eed8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
    eed8:	defffe04 	addi	sp,sp,-8
    eedc:	df000115 	stw	fp,4(sp)
    eee0:	df000104 	addi	fp,sp,4
    eee4:	e13fff15 	stw	r4,-4(fp)
}
    eee8:	e037883a 	mov	sp,fp
    eeec:	df000017 	ldw	fp,0(sp)
    eef0:	dec00104 	addi	sp,sp,4
    eef4:	f800283a 	ret

0000eef8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    eef8:	defff704 	addi	sp,sp,-36
    eefc:	dfc00815 	stw	ra,32(sp)
    ef00:	df000715 	stw	fp,28(sp)
    ef04:	df000704 	addi	fp,sp,28
    ef08:	e13ffb15 	stw	r4,-20(fp)
    ef0c:	e17ffc15 	stw	r5,-16(fp)
    ef10:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ef14:	e0bffb17 	ldw	r2,-20(fp)
    ef18:	1004803a 	cmplt	r2,r2,zero
    ef1c:	1000081e 	bne	r2,zero,ef40 <read+0x48>
    ef20:	e0bffb17 	ldw	r2,-20(fp)
    ef24:	10800324 	muli	r2,r2,12
    ef28:	1007883a 	mov	r3,r2
    ef2c:	00820034 	movhi	r2,2048
    ef30:	1083cd04 	addi	r2,r2,3892
    ef34:	1887883a 	add	r3,r3,r2
    ef38:	e0ffff15 	stw	r3,-4(fp)
    ef3c:	00000106 	br	ef44 <read+0x4c>
    ef40:	e03fff15 	stw	zero,-4(fp)
    ef44:	e0bfff17 	ldw	r2,-4(fp)
    ef48:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    ef4c:	e0bffa17 	ldw	r2,-24(fp)
    ef50:	1005003a 	cmpeq	r2,r2,zero
    ef54:	1000241e 	bne	r2,zero,efe8 <read+0xf0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    ef58:	e0bffa17 	ldw	r2,-24(fp)
    ef5c:	10800217 	ldw	r2,8(r2)
    ef60:	108000cc 	andi	r2,r2,3
    ef64:	10800060 	cmpeqi	r2,r2,1
    ef68:	10001a1e 	bne	r2,zero,efd4 <read+0xdc>
    ef6c:	e0bffa17 	ldw	r2,-24(fp)
    ef70:	10800017 	ldw	r2,0(r2)
    ef74:	10800517 	ldw	r2,20(r2)
    ef78:	1005003a 	cmpeq	r2,r2,zero
    ef7c:	1000151e 	bne	r2,zero,efd4 <read+0xdc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    ef80:	e0bffa17 	ldw	r2,-24(fp)
    ef84:	10800017 	ldw	r2,0(r2)
    ef88:	10800517 	ldw	r2,20(r2)
    ef8c:	e17ffc17 	ldw	r5,-16(fp)
    ef90:	e1bffd17 	ldw	r6,-12(fp)
    ef94:	e13ffa17 	ldw	r4,-24(fp)
    ef98:	103ee83a 	callr	r2
    ef9c:	e0bff915 	stw	r2,-28(fp)
    efa0:	e0bff917 	ldw	r2,-28(fp)
    efa4:	1004403a 	cmpge	r2,r2,zero
    efa8:	1000071e 	bne	r2,zero,efc8 <read+0xd0>
        {
          ALT_ERRNO = -rval;
    efac:	000f0180 	call	f018 <alt_get_errno>
    efb0:	e0fff917 	ldw	r3,-28(fp)
    efb4:	00c7c83a 	sub	r3,zero,r3
    efb8:	10c00015 	stw	r3,0(r2)
          return -1;
    efbc:	00bfffc4 	movi	r2,-1
    efc0:	e0bffe15 	stw	r2,-8(fp)
    efc4:	00000e06 	br	f000 <read+0x108>
        }
        return rval;
    efc8:	e0bff917 	ldw	r2,-28(fp)
    efcc:	e0bffe15 	stw	r2,-8(fp)
    efd0:	00000b06 	br	f000 <read+0x108>
      }
      else
      {
        ALT_ERRNO = EACCES;
    efd4:	000f0180 	call	f018 <alt_get_errno>
    efd8:	1007883a 	mov	r3,r2
    efdc:	00800344 	movi	r2,13
    efe0:	18800015 	stw	r2,0(r3)
    efe4:	00000406 	br	eff8 <read+0x100>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    efe8:	000f0180 	call	f018 <alt_get_errno>
    efec:	1007883a 	mov	r3,r2
    eff0:	00801444 	movi	r2,81
    eff4:	18800015 	stw	r2,0(r3)
  }
  return -1;
    eff8:	00bfffc4 	movi	r2,-1
    effc:	e0bffe15 	stw	r2,-8(fp)
    f000:	e0bffe17 	ldw	r2,-8(fp)
}
    f004:	e037883a 	mov	sp,fp
    f008:	dfc00117 	ldw	ra,4(sp)
    f00c:	df000017 	ldw	fp,0(sp)
    f010:	dec00204 	addi	sp,sp,8
    f014:	f800283a 	ret

0000f018 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f018:	defffd04 	addi	sp,sp,-12
    f01c:	dfc00215 	stw	ra,8(sp)
    f020:	df000115 	stw	fp,4(sp)
    f024:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f028:	00820034 	movhi	r2,2048
    f02c:	10893804 	addi	r2,r2,9440
    f030:	10800017 	ldw	r2,0(r2)
    f034:	1005003a 	cmpeq	r2,r2,zero
    f038:	1000061e 	bne	r2,zero,f054 <alt_get_errno+0x3c>
    f03c:	00820034 	movhi	r2,2048
    f040:	10893804 	addi	r2,r2,9440
    f044:	10800017 	ldw	r2,0(r2)
    f048:	103ee83a 	callr	r2
    f04c:	e0bfff15 	stw	r2,-4(fp)
    f050:	00000306 	br	f060 <alt_get_errno+0x48>
    f054:	00820034 	movhi	r2,2048
    f058:	10896204 	addi	r2,r2,9608
    f05c:	e0bfff15 	stw	r2,-4(fp)
    f060:	e0bfff17 	ldw	r2,-4(fp)
}
    f064:	e037883a 	mov	sp,fp
    f068:	dfc00117 	ldw	ra,4(sp)
    f06c:	df000017 	ldw	fp,0(sp)
    f070:	dec00204 	addi	sp,sp,8
    f074:	f800283a 	ret

0000f078 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    f078:	defffe04 	addi	sp,sp,-8
    f07c:	df000115 	stw	fp,4(sp)
    f080:	df000104 	addi	fp,sp,4
    f084:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    f088:	e0bfff17 	ldw	r2,-4(fp)
    f08c:	108000d0 	cmplti	r2,r2,3
    f090:	10000d1e 	bne	r2,zero,f0c8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    f094:	e0bfff17 	ldw	r2,-4(fp)
    f098:	00c20034 	movhi	r3,2048
    f09c:	18c3cd04 	addi	r3,r3,3892
    f0a0:	10800324 	muli	r2,r2,12
    f0a4:	10c5883a 	add	r2,r2,r3
    f0a8:	10800204 	addi	r2,r2,8
    f0ac:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    f0b0:	e0bfff17 	ldw	r2,-4(fp)
    f0b4:	00c20034 	movhi	r3,2048
    f0b8:	18c3cd04 	addi	r3,r3,3892
    f0bc:	10800324 	muli	r2,r2,12
    f0c0:	10c5883a 	add	r2,r2,r3
    f0c4:	10000015 	stw	zero,0(r2)
  }
}
    f0c8:	e037883a 	mov	sp,fp
    f0cc:	df000017 	ldw	fp,0(sp)
    f0d0:	dec00104 	addi	sp,sp,4
    f0d4:	f800283a 	ret

0000f0d8 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    f0d8:	defff804 	addi	sp,sp,-32
    f0dc:	df000715 	stw	fp,28(sp)
    f0e0:	df000704 	addi	fp,sp,28
    f0e4:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    f0e8:	0005303a 	rdctl	r2,status
    f0ec:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    f0f0:	e0fffb17 	ldw	r3,-20(fp)
    f0f4:	00bfff84 	movi	r2,-2
    f0f8:	1884703a 	and	r2,r3,r2
    f0fc:	1001703a 	wrctl	status,r2
  
  return context;
    f100:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    f104:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    f108:	d0a01117 	ldw	r2,-32700(gp)
    f10c:	10c000c4 	addi	r3,r2,3
    f110:	00bfff04 	movi	r2,-4
    f114:	1884703a 	and	r2,r3,r2
    f118:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    f11c:	d0e01117 	ldw	r3,-32700(gp)
    f120:	e0bffe17 	ldw	r2,-8(fp)
    f124:	1887883a 	add	r3,r3,r2
    f128:	00840034 	movhi	r2,4096
    f12c:	10800004 	addi	r2,r2,0
    f130:	10c0072e 	bgeu	r2,r3,f150 <sbrk+0x78>
    f134:	e0bffd17 	ldw	r2,-12(fp)
    f138:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    f13c:	e0bffa17 	ldw	r2,-24(fp)
    f140:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    f144:	00bfffc4 	movi	r2,-1
    f148:	e0bfff15 	stw	r2,-4(fp)
    f14c:	00000c06 	br	f180 <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
    f150:	d0a01117 	ldw	r2,-32700(gp)
    f154:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
    f158:	d0e01117 	ldw	r3,-32700(gp)
    f15c:	e0bffe17 	ldw	r2,-8(fp)
    f160:	1885883a 	add	r2,r3,r2
    f164:	d0a01115 	stw	r2,-32700(gp)
    f168:	e0bffd17 	ldw	r2,-12(fp)
    f16c:	e0bff915 	stw	r2,-28(fp)
    f170:	e0bff917 	ldw	r2,-28(fp)
    f174:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    f178:	e0bffc17 	ldw	r2,-16(fp)
    f17c:	e0bfff15 	stw	r2,-4(fp)
    f180:	e0bfff17 	ldw	r2,-4(fp)
} 
    f184:	e037883a 	mov	sp,fp
    f188:	df000017 	ldw	fp,0(sp)
    f18c:	dec00104 	addi	sp,sp,4
    f190:	f800283a 	ret

0000f194 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    f194:	defff704 	addi	sp,sp,-36
    f198:	dfc00815 	stw	ra,32(sp)
    f19c:	df000715 	stw	fp,28(sp)
    f1a0:	df000704 	addi	fp,sp,28
    f1a4:	e13ffb15 	stw	r4,-20(fp)
    f1a8:	e17ffc15 	stw	r5,-16(fp)
    f1ac:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f1b0:	e0bffb17 	ldw	r2,-20(fp)
    f1b4:	1004803a 	cmplt	r2,r2,zero
    f1b8:	1000081e 	bne	r2,zero,f1dc <write+0x48>
    f1bc:	e0bffb17 	ldw	r2,-20(fp)
    f1c0:	10800324 	muli	r2,r2,12
    f1c4:	1007883a 	mov	r3,r2
    f1c8:	00820034 	movhi	r2,2048
    f1cc:	1083cd04 	addi	r2,r2,3892
    f1d0:	1887883a 	add	r3,r3,r2
    f1d4:	e0ffff15 	stw	r3,-4(fp)
    f1d8:	00000106 	br	f1e0 <write+0x4c>
    f1dc:	e03fff15 	stw	zero,-4(fp)
    f1e0:	e0bfff17 	ldw	r2,-4(fp)
    f1e4:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f1e8:	e0bffa17 	ldw	r2,-24(fp)
    f1ec:	1005003a 	cmpeq	r2,r2,zero
    f1f0:	1000241e 	bne	r2,zero,f284 <write+0xf0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    f1f4:	e0bffa17 	ldw	r2,-24(fp)
    f1f8:	10800217 	ldw	r2,8(r2)
    f1fc:	108000cc 	andi	r2,r2,3
    f200:	1005003a 	cmpeq	r2,r2,zero
    f204:	10001a1e 	bne	r2,zero,f270 <write+0xdc>
    f208:	e0bffa17 	ldw	r2,-24(fp)
    f20c:	10800017 	ldw	r2,0(r2)
    f210:	10800617 	ldw	r2,24(r2)
    f214:	1005003a 	cmpeq	r2,r2,zero
    f218:	1000151e 	bne	r2,zero,f270 <write+0xdc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    f21c:	e0bffa17 	ldw	r2,-24(fp)
    f220:	10800017 	ldw	r2,0(r2)
    f224:	10800617 	ldw	r2,24(r2)
    f228:	e17ffc17 	ldw	r5,-16(fp)
    f22c:	e1bffd17 	ldw	r6,-12(fp)
    f230:	e13ffa17 	ldw	r4,-24(fp)
    f234:	103ee83a 	callr	r2
    f238:	e0bff915 	stw	r2,-28(fp)
    f23c:	e0bff917 	ldw	r2,-28(fp)
    f240:	1004403a 	cmpge	r2,r2,zero
    f244:	1000071e 	bne	r2,zero,f264 <write+0xd0>
      {
        ALT_ERRNO = -rval;
    f248:	000f2b40 	call	f2b4 <alt_get_errno>
    f24c:	e0fff917 	ldw	r3,-28(fp)
    f250:	00c7c83a 	sub	r3,zero,r3
    f254:	10c00015 	stw	r3,0(r2)
        return -1;
    f258:	00bfffc4 	movi	r2,-1
    f25c:	e0bffe15 	stw	r2,-8(fp)
    f260:	00000e06 	br	f29c <write+0x108>
      }
      return rval;
    f264:	e0bff917 	ldw	r2,-28(fp)
    f268:	e0bffe15 	stw	r2,-8(fp)
    f26c:	00000b06 	br	f29c <write+0x108>
    }
    else
    {
      ALT_ERRNO = EACCES;
    f270:	000f2b40 	call	f2b4 <alt_get_errno>
    f274:	1007883a 	mov	r3,r2
    f278:	00800344 	movi	r2,13
    f27c:	18800015 	stw	r2,0(r3)
    f280:	00000406 	br	f294 <write+0x100>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    f284:	000f2b40 	call	f2b4 <alt_get_errno>
    f288:	1007883a 	mov	r3,r2
    f28c:	00801444 	movi	r2,81
    f290:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f294:	00bfffc4 	movi	r2,-1
    f298:	e0bffe15 	stw	r2,-8(fp)
    f29c:	e0bffe17 	ldw	r2,-8(fp)
}
    f2a0:	e037883a 	mov	sp,fp
    f2a4:	dfc00117 	ldw	ra,4(sp)
    f2a8:	df000017 	ldw	fp,0(sp)
    f2ac:	dec00204 	addi	sp,sp,8
    f2b0:	f800283a 	ret

0000f2b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f2b4:	defffd04 	addi	sp,sp,-12
    f2b8:	dfc00215 	stw	ra,8(sp)
    f2bc:	df000115 	stw	fp,4(sp)
    f2c0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f2c4:	00820034 	movhi	r2,2048
    f2c8:	10893804 	addi	r2,r2,9440
    f2cc:	10800017 	ldw	r2,0(r2)
    f2d0:	1005003a 	cmpeq	r2,r2,zero
    f2d4:	1000061e 	bne	r2,zero,f2f0 <alt_get_errno+0x3c>
    f2d8:	00820034 	movhi	r2,2048
    f2dc:	10893804 	addi	r2,r2,9440
    f2e0:	10800017 	ldw	r2,0(r2)
    f2e4:	103ee83a 	callr	r2
    f2e8:	e0bfff15 	stw	r2,-4(fp)
    f2ec:	00000306 	br	f2fc <alt_get_errno+0x48>
    f2f0:	00820034 	movhi	r2,2048
    f2f4:	10896204 	addi	r2,r2,9608
    f2f8:	e0bfff15 	stw	r2,-4(fp)
    f2fc:	e0bfff17 	ldw	r2,-4(fp)
}
    f300:	e037883a 	mov	sp,fp
    f304:	dfc00117 	ldw	ra,4(sp)
    f308:	df000017 	ldw	fp,0(sp)
    f30c:	dec00204 	addi	sp,sp,8
    f310:	f800283a 	ret

0000f314 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    f314:	defffd04 	addi	sp,sp,-12
    f318:	dfc00215 	stw	ra,8(sp)
    f31c:	df000115 	stw	fp,4(sp)
    f320:	df000104 	addi	fp,sp,4
    f324:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
    f328:	0014dd80 	call	14dd8 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    f32c:	00800044 	movi	r2,1
    f330:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    f334:	e037883a 	mov	sp,fp
    f338:	dfc00117 	ldw	ra,4(sp)
    f33c:	df000017 	ldw	fp,0(sp)
    f340:	dec00204 	addi	sp,sp,8
    f344:	f800283a 	ret

0000f348 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    f348:	defffd04 	addi	sp,sp,-12
    f34c:	dfc00215 	stw	ra,8(sp)
    f350:	df000115 	stw	fp,4(sp)
    f354:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
    f358:	01000134 	movhi	r4,4
    f35c:	210c1004 	addi	r4,r4,12352
    f360:	000b883a 	mov	r5,zero
    f364:	000d883a 	mov	r6,zero
    f368:	01c0fa04 	movi	r7,1000
    f36c:	0012ec00 	call	12ec0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
    f370:	01020034 	movhi	r4,2048
    f374:	21042d04 	addi	r4,r4,4276
    f378:	000f6ec0 	call	f6ec <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    f37c:	01020034 	movhi	r4,2048
    f380:	21046d04 	addi	r4,r4,4532
    f384:	000b883a 	mov	r5,zero
    f388:	01800144 	movi	r6,5
    f38c:	00115b40 	call	115b4 <altera_avalon_jtag_uart_init>
    f390:	01020034 	movhi	r4,2048
    f394:	21046304 	addi	r4,r4,4492
    f398:	000f6b40 	call	f6b4 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
    f39c:	01020034 	movhi	r4,2048
    f3a0:	21088504 	addi	r4,r4,8724
    f3a4:	0012cb80 	call	12cb8 <altera_avalon_lcd_16207_init>
    f3a8:	01020034 	movhi	r4,2048
    f3ac:	21087b04 	addi	r4,r4,8684
    f3b0:	000f6b40 	call	f6b4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
    ALTERA_AVALON_UART_INIT ( UART, uart);
    f3b4:	01020034 	movhi	r4,2048
    f3b8:	2108cd04 	addi	r4,r4,9012
    f3bc:	000b883a 	mov	r5,zero
    f3c0:	018000c4 	movi	r6,3
    f3c4:	00130400 	call	13040 <altera_avalon_uart_init>
    f3c8:	01020034 	movhi	r4,2048
    f3cc:	2108c304 	addi	r4,r4,8972
    f3d0:	000f6b40 	call	f6b4 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
    f3d4:	01020034 	movhi	r4,2048
    f3d8:	2108f404 	addi	r4,r4,9168
    f3dc:	0013a200 	call	13a20 <alt_up_ps2_init>
    f3e0:	01020034 	movhi	r4,2048
    f3e4:	2108f404 	addi	r4,r4,9168
    f3e8:	000f6b40 	call	f6b4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
    f3ec:	00820034 	movhi	r2,2048
    f3f0:	10890204 	addi	r2,r2,9224
    f3f4:	10800a17 	ldw	r2,40(r2)
    f3f8:	10800104 	addi	r2,r2,4
    f3fc:	10800017 	ldw	r2,0(r2)
    f400:	10ffffcc 	andi	r3,r2,65535
    f404:	00820034 	movhi	r2,2048
    f408:	10890204 	addi	r2,r2,9224
    f40c:	10c00c15 	stw	r3,48(r2)
    f410:	00820034 	movhi	r2,2048
    f414:	10890204 	addi	r2,r2,9224
    f418:	10800a17 	ldw	r2,40(r2)
    f41c:	10800104 	addi	r2,r2,4
    f420:	10800017 	ldw	r2,0(r2)
    f424:	1005d43a 	srai	r2,r2,16
    f428:	10ffffcc 	andi	r3,r2,65535
    f42c:	00820034 	movhi	r2,2048
    f430:	10890204 	addi	r2,r2,9224
    f434:	10c00d15 	stw	r3,52(r2)
    f438:	00820034 	movhi	r2,2048
    f43c:	10890204 	addi	r2,r2,9224
    f440:	10800c17 	ldw	r2,48(r2)
    f444:	10801068 	cmpgeui	r2,r2,65
    f448:	1000081e 	bne	r2,zero,f46c <alt_sys_init+0x124>
    f44c:	00c20034 	movhi	r3,2048
    f450:	18c90204 	addi	r3,r3,9224
    f454:	00800fc4 	movi	r2,63
    f458:	18800f15 	stw	r2,60(r3)
    f45c:	00c20034 	movhi	r3,2048
    f460:	18c90204 	addi	r3,r3,9224
    f464:	00800184 	movi	r2,6
    f468:	18801015 	stw	r2,64(r3)
    f46c:	00820034 	movhi	r2,2048
    f470:	10890204 	addi	r2,r2,9224
    f474:	10800d17 	ldw	r2,52(r2)
    f478:	10800868 	cmpgeui	r2,r2,33
    f47c:	1000041e 	bne	r2,zero,f490 <alt_sys_init+0x148>
    f480:	00c20034 	movhi	r3,2048
    f484:	18c90204 	addi	r3,r3,9224
    f488:	008007c4 	movi	r2,31
    f48c:	18801115 	stw	r2,68(r3)
    f490:	01020034 	movhi	r4,2048
    f494:	21090204 	addi	r4,r4,9224
    f498:	0013ff40 	call	13ff4 <alt_up_char_buffer_init>
    f49c:	01020034 	movhi	r4,2048
    f4a0:	21090204 	addi	r4,r4,9224
    f4a4:	000f6b40 	call	f6b4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
    f4a8:	00820034 	movhi	r2,2048
    f4ac:	10891404 	addi	r2,r2,9296
    f4b0:	10800a17 	ldw	r2,40(r2)
    f4b4:	10800017 	ldw	r2,0(r2)
    f4b8:	1007883a 	mov	r3,r2
    f4bc:	00820034 	movhi	r2,2048
    f4c0:	10891404 	addi	r2,r2,9296
    f4c4:	10c00b15 	stw	r3,44(r2)
    f4c8:	00820034 	movhi	r2,2048
    f4cc:	10891404 	addi	r2,r2,9296
    f4d0:	10800a17 	ldw	r2,40(r2)
    f4d4:	10800104 	addi	r2,r2,4
    f4d8:	10800017 	ldw	r2,0(r2)
    f4dc:	1007883a 	mov	r3,r2
    f4e0:	00820034 	movhi	r2,2048
    f4e4:	10891404 	addi	r2,r2,9296
    f4e8:	10c00c15 	stw	r3,48(r2)
    f4ec:	00820034 	movhi	r2,2048
    f4f0:	10891404 	addi	r2,r2,9296
    f4f4:	10800a17 	ldw	r2,40(r2)
    f4f8:	10800204 	addi	r2,r2,8
    f4fc:	10800017 	ldw	r2,0(r2)
    f500:	10ffffcc 	andi	r3,r2,65535
    f504:	00820034 	movhi	r2,2048
    f508:	10891404 	addi	r2,r2,9296
    f50c:	10c00f15 	stw	r3,60(r2)
    f510:	00820034 	movhi	r2,2048
    f514:	10891404 	addi	r2,r2,9296
    f518:	10800a17 	ldw	r2,40(r2)
    f51c:	10800204 	addi	r2,r2,8
    f520:	10800017 	ldw	r2,0(r2)
    f524:	1005d43a 	srai	r2,r2,16
    f528:	10ffffcc 	andi	r3,r2,65535
    f52c:	00820034 	movhi	r2,2048
    f530:	10891404 	addi	r2,r2,9296
    f534:	10c01015 	stw	r3,64(r2)
    f538:	00820034 	movhi	r2,2048
    f53c:	10891404 	addi	r2,r2,9296
    f540:	10800a17 	ldw	r2,40(r2)
    f544:	10800304 	addi	r2,r2,12
    f548:	10800017 	ldw	r2,0(r2)
    f54c:	1005d07a 	srai	r2,r2,1
    f550:	10c0004c 	andi	r3,r2,1
    f554:	00820034 	movhi	r2,2048
    f558:	10891404 	addi	r2,r2,9296
    f55c:	10c00d15 	stw	r3,52(r2)
    f560:	00820034 	movhi	r2,2048
    f564:	10891404 	addi	r2,r2,9296
    f568:	10800a17 	ldw	r2,40(r2)
    f56c:	10800304 	addi	r2,r2,12
    f570:	10800017 	ldw	r2,0(r2)
    f574:	1005d13a 	srai	r2,r2,4
    f578:	10c003cc 	andi	r3,r2,15
    f57c:	00820034 	movhi	r2,2048
    f580:	10891404 	addi	r2,r2,9296
    f584:	10c00e15 	stw	r3,56(r2)
    f588:	00820034 	movhi	r2,2048
    f58c:	10891404 	addi	r2,r2,9296
    f590:	10800a17 	ldw	r2,40(r2)
    f594:	10800304 	addi	r2,r2,12
    f598:	10800017 	ldw	r2,0(r2)
    f59c:	1005d43a 	srai	r2,r2,16
    f5a0:	1007883a 	mov	r3,r2
    f5a4:	00bfffc4 	movi	r2,-1
    f5a8:	1884703a 	and	r2,r3,r2
    f5ac:	e0bfff45 	stb	r2,-3(fp)
    f5b0:	00820034 	movhi	r2,2048
    f5b4:	10891404 	addi	r2,r2,9296
    f5b8:	10800a17 	ldw	r2,40(r2)
    f5bc:	10800304 	addi	r2,r2,12
    f5c0:	10800017 	ldw	r2,0(r2)
    f5c4:	1005d63a 	srai	r2,r2,24
    f5c8:	1007883a 	mov	r3,r2
    f5cc:	00bfffc4 	movi	r2,-1
    f5d0:	1884703a 	and	r2,r3,r2
    f5d4:	e0bfff05 	stb	r2,-4(fp)
    f5d8:	00820034 	movhi	r2,2048
    f5dc:	10891404 	addi	r2,r2,9296
    f5e0:	10800e17 	ldw	r2,56(r2)
    f5e4:	10800058 	cmpnei	r2,r2,1
    f5e8:	1000041e 	bne	r2,zero,f5fc <alt_sys_init+0x2b4>
    f5ec:	00820034 	movhi	r2,2048
    f5f0:	10891404 	addi	r2,r2,9296
    f5f4:	10001115 	stw	zero,68(r2)
    f5f8:	00000e06 	br	f634 <alt_sys_init+0x2ec>
    f5fc:	00820034 	movhi	r2,2048
    f600:	10891404 	addi	r2,r2,9296
    f604:	10800e17 	ldw	r2,56(r2)
    f608:	10800098 	cmpnei	r2,r2,2
    f60c:	1000051e 	bne	r2,zero,f624 <alt_sys_init+0x2dc>
    f610:	00c20034 	movhi	r3,2048
    f614:	18c91404 	addi	r3,r3,9296
    f618:	00800044 	movi	r2,1
    f61c:	18801115 	stw	r2,68(r3)
    f620:	00000406 	br	f634 <alt_sys_init+0x2ec>
    f624:	00c20034 	movhi	r3,2048
    f628:	18c91404 	addi	r3,r3,9296
    f62c:	00800084 	movi	r2,2
    f630:	18801115 	stw	r2,68(r3)
    f634:	e0ffff43 	ldbu	r3,-3(fp)
    f638:	00800804 	movi	r2,32
    f63c:	10c7c83a 	sub	r3,r2,r3
    f640:	00bfffc4 	movi	r2,-1
    f644:	10c6d83a 	srl	r3,r2,r3
    f648:	00820034 	movhi	r2,2048
    f64c:	10891404 	addi	r2,r2,9296
    f650:	10c01215 	stw	r3,72(r2)
    f654:	e0ffff43 	ldbu	r3,-3(fp)
    f658:	00820034 	movhi	r2,2048
    f65c:	10891404 	addi	r2,r2,9296
    f660:	10801117 	ldw	r2,68(r2)
    f664:	1887883a 	add	r3,r3,r2
    f668:	00820034 	movhi	r2,2048
    f66c:	10891404 	addi	r2,r2,9296
    f670:	10c01315 	stw	r3,76(r2)
    f674:	e0ffff03 	ldbu	r3,-4(fp)
    f678:	00800804 	movi	r2,32
    f67c:	10c7c83a 	sub	r3,r2,r3
    f680:	00bfffc4 	movi	r2,-1
    f684:	10c6d83a 	srl	r3,r2,r3
    f688:	00820034 	movhi	r2,2048
    f68c:	10891404 	addi	r2,r2,9296
    f690:	10c01415 	stw	r3,80(r2)
    f694:	01020034 	movhi	r4,2048
    f698:	21091404 	addi	r4,r4,9296
    f69c:	000f6b40 	call	f6b4 <alt_dev_reg>
}
    f6a0:	e037883a 	mov	sp,fp
    f6a4:	dfc00117 	ldw	ra,4(sp)
    f6a8:	df000017 	ldw	fp,0(sp)
    f6ac:	dec00204 	addi	sp,sp,8
    f6b0:	f800283a 	ret

0000f6b4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    f6b4:	defffd04 	addi	sp,sp,-12
    f6b8:	dfc00215 	stw	ra,8(sp)
    f6bc:	df000115 	stw	fp,4(sp)
    f6c0:	df000104 	addi	fp,sp,4
    f6c4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    f6c8:	e13fff17 	ldw	r4,-4(fp)
    f6cc:	01420034 	movhi	r5,2048
    f6d0:	29493504 	addi	r5,r5,9428
    f6d4:	00144c40 	call	144c4 <alt_dev_llist_insert>
}
    f6d8:	e037883a 	mov	sp,fp
    f6dc:	dfc00117 	ldw	ra,4(sp)
    f6e0:	df000017 	ldw	fp,0(sp)
    f6e4:	dec00204 	addi	sp,sp,8
    f6e8:	f800283a 	ret

0000f6ec <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
    f6ec:	defffc04 	addi	sp,sp,-16
    f6f0:	dfc00315 	stw	ra,12(sp)
    f6f4:	df000215 	stw	fp,8(sp)
    f6f8:	df000204 	addi	fp,sp,8
    f6fc:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    f700:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
    f704:	e13fff17 	ldw	r4,-4(fp)
    f708:	0010be40 	call	10be4 <alt_read_cfi_width>
    f70c:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f710:	e0bffe17 	ldw	r2,-8(fp)
    f714:	1004c03a 	cmpne	r2,r2,zero
    f718:	1000031e 	bne	r2,zero,f728 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
    f71c:	e13fff17 	ldw	r4,-4(fp)
    f720:	00102fc0 	call	102fc <alt_set_flash_width_func>
    f724:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f728:	e0bffe17 	ldw	r2,-8(fp)
    f72c:	1004c03a 	cmpne	r2,r2,zero
    f730:	1000031e 	bne	r2,zero,f740 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
    f734:	e13fff17 	ldw	r4,-4(fp)
    f738:	00106040 	call	10604 <alt_read_cfi_table>
    f73c:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
    f740:	e0bffe17 	ldw	r2,-8(fp)
    f744:	1004c03a 	cmpne	r2,r2,zero
    f748:	1000031e 	bne	r2,zero,f758 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
    f74c:	e13fff17 	ldw	r4,-4(fp)
    f750:	00104dc0 	call	104dc <alt_set_flash_algorithm_func>
    f754:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
    f758:	e0bffe17 	ldw	r2,-8(fp)
    f75c:	1004c03a 	cmpne	r2,r2,zero
    f760:	1000031e 	bne	r2,zero,f770 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
    f764:	e13fff17 	ldw	r4,-4(fp)
    f768:	000f7880 	call	f788 <alt_flash_device_register>
    f76c:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
    f770:	e0bffe17 	ldw	r2,-8(fp)
}
    f774:	e037883a 	mov	sp,fp
    f778:	dfc00117 	ldw	ra,4(sp)
    f77c:	df000017 	ldw	fp,0(sp)
    f780:	dec00204 	addi	sp,sp,8
    f784:	f800283a 	ret

0000f788 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    f788:	defffd04 	addi	sp,sp,-12
    f78c:	dfc00215 	stw	ra,8(sp)
    f790:	df000115 	stw	fp,4(sp)
    f794:	df000104 	addi	fp,sp,4
    f798:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    f79c:	e13fff17 	ldw	r4,-4(fp)
    f7a0:	01420034 	movhi	r5,2048
    f7a4:	29493c04 	addi	r5,r5,9456
    f7a8:	00144c40 	call	144c4 <alt_dev_llist_insert>
}
    f7ac:	e037883a 	mov	sp,fp
    f7b0:	dfc00117 	ldw	ra,4(sp)
    f7b4:	df000017 	ldw	fp,0(sp)
    f7b8:	dec00204 	addi	sp,sp,8
    f7bc:	f800283a 	ret

0000f7c0 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
    f7c0:	deffef04 	addi	sp,sp,-68
    f7c4:	dfc01015 	stw	ra,64(sp)
    f7c8:	df000f15 	stw	fp,60(sp)
    f7cc:	df000f04 	addi	fp,sp,60
    f7d0:	e13ffa15 	stw	r4,-24(fp)
    f7d4:	e17ffb15 	stw	r5,-20(fp)
    f7d8:	e1bffc15 	stw	r6,-16(fp)
    f7dc:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
    f7e0:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
    f7e4:	e0bffd17 	ldw	r2,-12(fp)
    f7e8:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
    f7ec:	e0bffb17 	ldw	r2,-20(fp)
    f7f0:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    f7f4:	e0bffa17 	ldw	r2,-24(fp)
    f7f8:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    f7fc:	e03ff815 	stw	zero,-32(fp)
    f800:	00008e06 	br	fa3c <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    f804:	e0bff817 	ldw	r2,-32(fp)
    f808:	e0fff217 	ldw	r3,-56(fp)
    f80c:	1004913a 	slli	r2,r2,4
    f810:	10c5883a 	add	r2,r2,r3
    f814:	10800d04 	addi	r2,r2,52
    f818:	10c00017 	ldw	r3,0(r2)
    f81c:	e0bffb17 	ldw	r2,-20(fp)
    f820:	10c08316 	blt	r2,r3,fa30 <alt_flash_cfi_write+0x270>
    f824:	e0bff817 	ldw	r2,-32(fp)
    f828:	e0fff217 	ldw	r3,-56(fp)
    f82c:	1004913a 	slli	r2,r2,4
    f830:	10c5883a 	add	r2,r2,r3
    f834:	10800d04 	addi	r2,r2,52
    f838:	11000017 	ldw	r4,0(r2)
    f83c:	e0bff817 	ldw	r2,-32(fp)
    f840:	e0fff217 	ldw	r3,-56(fp)
    f844:	1004913a 	slli	r2,r2,4
    f848:	10c5883a 	add	r2,r2,r3
    f84c:	10800e04 	addi	r2,r2,56
    f850:	10800017 	ldw	r2,0(r2)
    f854:	2087883a 	add	r3,r4,r2
    f858:	e0bffb17 	ldw	r2,-20(fp)
    f85c:	10c0740e 	bge	r2,r3,fa30 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
    f860:	e0bff817 	ldw	r2,-32(fp)
    f864:	e0fff217 	ldw	r3,-56(fp)
    f868:	1004913a 	slli	r2,r2,4
    f86c:	10c5883a 	add	r2,r2,r3
    f870:	10800d04 	addi	r2,r2,52
    f874:	10800017 	ldw	r2,0(r2)
    f878:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    f87c:	e03ff715 	stw	zero,-36(fp)
    f880:	00006306 	br	fa10 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
    f884:	e0fffb17 	ldw	r3,-20(fp)
    f888:	e0bff417 	ldw	r2,-48(fp)
    f88c:	18805416 	blt	r3,r2,f9e0 <alt_flash_cfi_write+0x220>
    f890:	e0bff817 	ldw	r2,-32(fp)
    f894:	e0fff217 	ldw	r3,-56(fp)
    f898:	1004913a 	slli	r2,r2,4
    f89c:	10c5883a 	add	r2,r2,r3
    f8a0:	10801004 	addi	r2,r2,64
    f8a4:	10c00017 	ldw	r3,0(r2)
    f8a8:	e0bff417 	ldw	r2,-48(fp)
    f8ac:	1887883a 	add	r3,r3,r2
    f8b0:	e0bffb17 	ldw	r2,-20(fp)
    f8b4:	10c04a0e 	bge	r2,r3,f9e0 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
    f8b8:	e0bff817 	ldw	r2,-32(fp)
    f8bc:	e0fff217 	ldw	r3,-56(fp)
    f8c0:	1004913a 	slli	r2,r2,4
    f8c4:	10c5883a 	add	r2,r2,r3
    f8c8:	10801004 	addi	r2,r2,64
    f8cc:	10c00017 	ldw	r3,0(r2)
    f8d0:	e0bff417 	ldw	r2,-48(fp)
    f8d4:	1887883a 	add	r3,r3,r2
    f8d8:	e0bffb17 	ldw	r2,-20(fp)
    f8dc:	1885c83a 	sub	r2,r3,r2
    f8e0:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
    f8e4:	e0bff617 	ldw	r2,-40(fp)
    f8e8:	e0bfff15 	stw	r2,-4(fp)
    f8ec:	e0fffd17 	ldw	r3,-12(fp)
    f8f0:	e0fffe15 	stw	r3,-8(fp)
    f8f4:	e0bfff17 	ldw	r2,-4(fp)
    f8f8:	e0fffe17 	ldw	r3,-8(fp)
    f8fc:	10c0020e 	bge	r2,r3,f908 <alt_flash_cfi_write+0x148>
    f900:	e0bfff17 	ldw	r2,-4(fp)
    f904:	e0bffe15 	stw	r2,-8(fp)
    f908:	e0fffe17 	ldw	r3,-8(fp)
    f90c:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
    f910:	e0bff217 	ldw	r2,-56(fp)
    f914:	10800a17 	ldw	r2,40(r2)
    f918:	1007883a 	mov	r3,r2
    f91c:	e0bffb17 	ldw	r2,-20(fp)
    f920:	188b883a 	add	r5,r3,r2
    f924:	e1bff617 	ldw	r6,-40(fp)
    f928:	e13ffc17 	ldw	r4,-16(fp)
    f92c:	000521c0 	call	521c <memcmp>
    f930:	1005003a 	cmpeq	r2,r2,zero
    f934:	1000131e 	bne	r2,zero,f984 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
    f938:	e0bff217 	ldw	r2,-56(fp)
    f93c:	10800817 	ldw	r2,32(r2)
    f940:	e13ff217 	ldw	r4,-56(fp)
    f944:	e17ff417 	ldw	r5,-48(fp)
    f948:	103ee83a 	callr	r2
    f94c:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
    f950:	e0bff917 	ldw	r2,-28(fp)
    f954:	1004c03a 	cmpne	r2,r2,zero
    f958:	10000a1e 	bne	r2,zero,f984 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
    f95c:	e0bff217 	ldw	r2,-56(fp)
    f960:	10c00917 	ldw	r3,36(r2)
    f964:	e13ff217 	ldw	r4,-56(fp)
    f968:	e0bff617 	ldw	r2,-40(fp)
    f96c:	d8800015 	stw	r2,0(sp)
    f970:	e17ff417 	ldw	r5,-48(fp)
    f974:	e1bffb17 	ldw	r6,-20(fp)
    f978:	e1fffc17 	ldw	r7,-16(fp)
    f97c:	183ee83a 	callr	r3
    f980:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
    f984:	e0fffd17 	ldw	r3,-12(fp)
    f988:	e0bff617 	ldw	r2,-40(fp)
    f98c:	18802f26 	beq	r3,r2,fa4c <alt_flash_cfi_write+0x28c>
    f990:	e0bff917 	ldw	r2,-28(fp)
    f994:	1004c03a 	cmpne	r2,r2,zero
    f998:	10002c1e 	bne	r2,zero,fa4c <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
    f99c:	e0fffd17 	ldw	r3,-12(fp)
    f9a0:	e0bff617 	ldw	r2,-40(fp)
    f9a4:	1885c83a 	sub	r2,r3,r2
    f9a8:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
    f9ac:	e0bff817 	ldw	r2,-32(fp)
    f9b0:	e0fff217 	ldw	r3,-56(fp)
    f9b4:	1004913a 	slli	r2,r2,4
    f9b8:	10c5883a 	add	r2,r2,r3
    f9bc:	10801004 	addi	r2,r2,64
    f9c0:	10c00017 	ldw	r3,0(r2)
    f9c4:	e0bff417 	ldw	r2,-48(fp)
    f9c8:	1885883a 	add	r2,r3,r2
    f9cc:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    f9d0:	e0fffc17 	ldw	r3,-16(fp)
    f9d4:	e0bff617 	ldw	r2,-40(fp)
    f9d8:	1885883a 	add	r2,r3,r2
    f9dc:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
    f9e0:	e0bff817 	ldw	r2,-32(fp)
    f9e4:	e0fff217 	ldw	r3,-56(fp)
    f9e8:	1004913a 	slli	r2,r2,4
    f9ec:	10c5883a 	add	r2,r2,r3
    f9f0:	10801004 	addi	r2,r2,64
    f9f4:	10c00017 	ldw	r3,0(r2)
    f9f8:	e0bff417 	ldw	r2,-48(fp)
    f9fc:	10c5883a 	add	r2,r2,r3
    fa00:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    fa04:	e0bff717 	ldw	r2,-36(fp)
    fa08:	10800044 	addi	r2,r2,1
    fa0c:	e0bff715 	stw	r2,-36(fp)
    fa10:	e0bff817 	ldw	r2,-32(fp)
    fa14:	e0fff217 	ldw	r3,-56(fp)
    fa18:	1004913a 	slli	r2,r2,4
    fa1c:	10c5883a 	add	r2,r2,r3
    fa20:	10800f04 	addi	r2,r2,60
    fa24:	10c00017 	ldw	r3,0(r2)
    fa28:	e0bff717 	ldw	r2,-36(fp)
    fa2c:	10ff9516 	blt	r2,r3,f884 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    fa30:	e0bff817 	ldw	r2,-32(fp)
    fa34:	10800044 	addi	r2,r2,1
    fa38:	e0bff815 	stw	r2,-32(fp)
    fa3c:	e0bff217 	ldw	r2,-56(fp)
    fa40:	10c00c17 	ldw	r3,48(r2)
    fa44:	e0bff817 	ldw	r2,-32(fp)
    fa48:	10ff6e16 	blt	r2,r3,f804 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
    fa4c:	e0bff217 	ldw	r2,-56(fp)
    fa50:	10800a17 	ldw	r2,40(r2)
    fa54:	1007883a 	mov	r3,r2
    fa58:	e0bff317 	ldw	r2,-52(fp)
    fa5c:	1889883a 	add	r4,r3,r2
    fa60:	e17ff517 	ldw	r5,-44(fp)
    fa64:	001444c0 	call	1444c <alt_dcache_flush>
  return ret_code;
    fa68:	e0bff917 	ldw	r2,-28(fp)
}
    fa6c:	e037883a 	mov	sp,fp
    fa70:	dfc00117 	ldw	ra,4(sp)
    fa74:	df000017 	ldw	fp,0(sp)
    fa78:	dec00204 	addi	sp,sp,8
    fa7c:	f800283a 	ret

0000fa80 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
    fa80:	defffa04 	addi	sp,sp,-24
    fa84:	df000515 	stw	fp,20(sp)
    fa88:	df000504 	addi	fp,sp,20
    fa8c:	e13ffd15 	stw	r4,-12(fp)
    fa90:	e17ffe15 	stw	r5,-8(fp)
    fa94:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    fa98:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
    fa9c:	e0bffd17 	ldw	r2,-12(fp)
    faa0:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
    faa4:	e0bffb17 	ldw	r2,-20(fp)
    faa8:	10c00c17 	ldw	r3,48(r2)
    faac:	e0bfff17 	ldw	r2,-4(fp)
    fab0:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    fab4:	e0bffb17 	ldw	r2,-20(fp)
    fab8:	10800c17 	ldw	r2,48(r2)
    fabc:	1004c03a 	cmpne	r2,r2,zero
    fac0:	1000031e 	bne	r2,zero,fad0 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
    fac4:	00bffec4 	movi	r2,-5
    fac8:	e0bffc15 	stw	r2,-16(fp)
    facc:	00000b06 	br	fafc <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    fad0:	e0bffb17 	ldw	r2,-20(fp)
    fad4:	10800c17 	ldw	r2,48(r2)
    fad8:	10800250 	cmplti	r2,r2,9
    fadc:	1000031e 	bne	r2,zero,faec <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
    fae0:	00bffd04 	movi	r2,-12
    fae4:	e0bffc15 	stw	r2,-16(fp)
    fae8:	00000406 	br	fafc <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
    faec:	e0bffb17 	ldw	r2,-20(fp)
    faf0:	10c00d04 	addi	r3,r2,52
    faf4:	e0bffe17 	ldw	r2,-8(fp)
    faf8:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    fafc:	e0bffc17 	ldw	r2,-16(fp)
}
    fb00:	e037883a 	mov	sp,fp
    fb04:	df000017 	ldw	fp,0(sp)
    fb08:	dec00104 	addi	sp,sp,4
    fb0c:	f800283a 	ret

0000fb10 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
    fb10:	defff904 	addi	sp,sp,-28
    fb14:	dfc00615 	stw	ra,24(sp)
    fb18:	df000515 	stw	fp,20(sp)
    fb1c:	df000504 	addi	fp,sp,20
    fb20:	e13ffc15 	stw	r4,-16(fp)
    fb24:	e17ffd15 	stw	r5,-12(fp)
    fb28:	e1bffe15 	stw	r6,-8(fp)
    fb2c:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    fb30:	e0bffc17 	ldw	r2,-16(fp)
    fb34:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
    fb38:	e0bffb17 	ldw	r2,-20(fp)
    fb3c:	10800a17 	ldw	r2,40(r2)
    fb40:	1007883a 	mov	r3,r2
    fb44:	e0bffd17 	ldw	r2,-12(fp)
    fb48:	1887883a 	add	r3,r3,r2
    fb4c:	e1bfff17 	ldw	r6,-4(fp)
    fb50:	e0bffe17 	ldw	r2,-8(fp)
    fb54:	1009883a 	mov	r4,r2
    fb58:	180b883a 	mov	r5,r3
    fb5c:	00052900 	call	5290 <memcpy>
  return 0;
    fb60:	0005883a 	mov	r2,zero
}
    fb64:	e037883a 	mov	sp,fp
    fb68:	dfc00117 	ldw	ra,4(sp)
    fb6c:	df000017 	ldw	fp,0(sp)
    fb70:	dec00204 	addi	sp,sp,8
    fb74:	f800283a 	ret

0000fb78 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
    fb78:	defffa04 	addi	sp,sp,-24
    fb7c:	df000515 	stw	fp,20(sp)
    fb80:	df000504 	addi	fp,sp,20
    fb84:	e13ffd15 	stw	r4,-12(fp)
    fb88:	e17ffe15 	stw	r5,-8(fp)
    fb8c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
    fb90:	e0bffd17 	ldw	r2,-12(fp)
    fb94:	10802e17 	ldw	r2,184(r2)
    fb98:	10800058 	cmpnei	r2,r2,1
    fb9c:	10000b1e 	bne	r2,zero,fbcc <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
    fba0:	e0bffd17 	ldw	r2,-12(fp)
    fba4:	10800a17 	ldw	r2,40(r2)
    fba8:	1007883a 	mov	r3,r2
    fbac:	e0bffe17 	ldw	r2,-8(fp)
    fbb0:	1889883a 	add	r4,r3,r2
    fbb4:	e0bfff17 	ldw	r2,-4(fp)
    fbb8:	10800003 	ldbu	r2,0(r2)
    fbbc:	10c03fcc 	andi	r3,r2,255
    fbc0:	2005883a 	mov	r2,r4
    fbc4:	10c00025 	stbio	r3,0(r2)
    fbc8:	00004006 	br	fccc <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
    fbcc:	e0bffd17 	ldw	r2,-12(fp)
    fbd0:	10802e17 	ldw	r2,184(r2)
    fbd4:	10800098 	cmpnei	r2,r2,2
    fbd8:	1000151e 	bne	r2,zero,fc30 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
    fbdc:	e0bfff17 	ldw	r2,-4(fp)
    fbe0:	10800003 	ldbu	r2,0(r2)
    fbe4:	10803fcc 	andi	r2,r2,255
    fbe8:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    fbec:	e0bfff17 	ldw	r2,-4(fp)
    fbf0:	10800044 	addi	r2,r2,1
    fbf4:	10800003 	ldbu	r2,0(r2)
    fbf8:	10803fcc 	andi	r2,r2,255
    fbfc:	1004923a 	slli	r2,r2,8
    fc00:	1007883a 	mov	r3,r2
    fc04:	e0bffc0b 	ldhu	r2,-16(fp)
    fc08:	1884b03a 	or	r2,r3,r2
    fc0c:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
    fc10:	e0bffd17 	ldw	r2,-12(fp)
    fc14:	10800a17 	ldw	r2,40(r2)
    fc18:	1007883a 	mov	r3,r2
    fc1c:	e0bffe17 	ldw	r2,-8(fp)
    fc20:	1885883a 	add	r2,r3,r2
    fc24:	e0fffc0b 	ldhu	r3,-16(fp)
    fc28:	10c0002d 	sthio	r3,0(r2)
    fc2c:	00002706 	br	fccc <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
    fc30:	e0bffd17 	ldw	r2,-12(fp)
    fc34:	10802e17 	ldw	r2,184(r2)
    fc38:	10800118 	cmpnei	r2,r2,4
    fc3c:	1000231e 	bne	r2,zero,fccc <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
    fc40:	e0bfff17 	ldw	r2,-4(fp)
    fc44:	10800003 	ldbu	r2,0(r2)
    fc48:	10803fcc 	andi	r2,r2,255
    fc4c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    fc50:	e0bfff17 	ldw	r2,-4(fp)
    fc54:	10800044 	addi	r2,r2,1
    fc58:	10800003 	ldbu	r2,0(r2)
    fc5c:	10803fcc 	andi	r2,r2,255
    fc60:	1006923a 	slli	r3,r2,8
    fc64:	e0bffb17 	ldw	r2,-20(fp)
    fc68:	10c4b03a 	or	r2,r2,r3
    fc6c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    fc70:	e0bfff17 	ldw	r2,-4(fp)
    fc74:	10800084 	addi	r2,r2,2
    fc78:	10800003 	ldbu	r2,0(r2)
    fc7c:	10803fcc 	andi	r2,r2,255
    fc80:	1006943a 	slli	r3,r2,16
    fc84:	e0bffb17 	ldw	r2,-20(fp)
    fc88:	10c4b03a 	or	r2,r2,r3
    fc8c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    fc90:	e0bfff17 	ldw	r2,-4(fp)
    fc94:	108000c4 	addi	r2,r2,3
    fc98:	10800003 	ldbu	r2,0(r2)
    fc9c:	10803fcc 	andi	r2,r2,255
    fca0:	1006963a 	slli	r3,r2,24
    fca4:	e0bffb17 	ldw	r2,-20(fp)
    fca8:	10c4b03a 	or	r2,r2,r3
    fcac:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
    fcb0:	e0bffd17 	ldw	r2,-12(fp)
    fcb4:	10800a17 	ldw	r2,40(r2)
    fcb8:	1007883a 	mov	r3,r2
    fcbc:	e0bffe17 	ldw	r2,-8(fp)
    fcc0:	1885883a 	add	r2,r3,r2
    fcc4:	e0fffb17 	ldw	r3,-20(fp)
    fcc8:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
    fccc:	e037883a 	mov	sp,fp
    fcd0:	df000017 	ldw	fp,0(sp)
    fcd4:	dec00104 	addi	sp,sp,4
    fcd8:	f800283a 	ret

0000fcdc <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
    fcdc:	defff304 	addi	sp,sp,-52
    fce0:	dfc00c15 	stw	ra,48(sp)
    fce4:	df000b15 	stw	fp,44(sp)
    fce8:	df000b04 	addi	fp,sp,44
    fcec:	e13ffc15 	stw	r4,-16(fp)
    fcf0:	e17ffd15 	stw	r5,-12(fp)
    fcf4:	e1bffe15 	stw	r6,-8(fp)
    fcf8:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
    fcfc:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    fd00:	e0bffc17 	ldw	r2,-16(fp)
    fd04:	10800a17 	ldw	r2,40(r2)
    fd08:	1007883a 	mov	r3,r2
    fd0c:	e0bffd17 	ldw	r2,-12(fp)
    fd10:	1885883a 	add	r2,r3,r2
    fd14:	1009883a 	mov	r4,r2
    fd18:	e0bffc17 	ldw	r2,-16(fp)
    fd1c:	10c02e17 	ldw	r3,184(r2)
    fd20:	20c5283a 	div	r2,r4,r3
    fd24:	10c5383a 	mul	r2,r2,r3
    fd28:	2085c83a 	sub	r2,r4,r2
    fd2c:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
    fd30:	e0bff917 	ldw	r2,-28(fp)
    fd34:	1005003a 	cmpeq	r2,r2,zero
    fd38:	10003a1e 	bne	r2,zero,fe24 <alt_flash_program_block+0x148>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    fd3c:	e0bffc17 	ldw	r2,-16(fp)
    fd40:	10c02e17 	ldw	r3,184(r2)
    fd44:	e0bff917 	ldw	r2,-28(fp)
    fd48:	1885c83a 	sub	r2,r3,r2
    fd4c:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    fd50:	e03ff615 	stw	zero,-40(fp)
    fd54:	00001206 	br	fda0 <alt_flash_program_block+0xc4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
    fd58:	e17ff617 	ldw	r5,-40(fp)
    fd5c:	e0bffc17 	ldw	r2,-16(fp)
    fd60:	10800a17 	ldw	r2,40(r2)
    fd64:	1009883a 	mov	r4,r2
    fd68:	e0fffd17 	ldw	r3,-12(fp)
    fd6c:	e0bff917 	ldw	r2,-28(fp)
    fd70:	1887c83a 	sub	r3,r3,r2
    fd74:	e0bff617 	ldw	r2,-40(fp)
    fd78:	1885883a 	add	r2,r3,r2
    fd7c:	2085883a 	add	r2,r4,r2
    fd80:	10800023 	ldbuio	r2,0(r2)
    fd84:	1007883a 	mov	r3,r2
    fd88:	e0bffb04 	addi	r2,fp,-20
    fd8c:	1145883a 	add	r2,r2,r5
    fd90:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    fd94:	e0bff617 	ldw	r2,-40(fp)
    fd98:	10800044 	addi	r2,r2,1
    fd9c:	e0bff615 	stw	r2,-40(fp)
    fda0:	e0fff617 	ldw	r3,-40(fp)
    fda4:	e0bff917 	ldw	r2,-28(fp)
    fda8:	18bfeb16 	blt	r3,r2,fd58 <alt_flash_program_block+0x7c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    fdac:	e03ff615 	stw	zero,-40(fp)
    fdb0:	00000e06 	br	fdec <alt_flash_program_block+0x110>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    fdb4:	e0fff917 	ldw	r3,-28(fp)
    fdb8:	e0bff617 	ldw	r2,-40(fp)
    fdbc:	1889883a 	add	r4,r3,r2
    fdc0:	e0bff617 	ldw	r2,-40(fp)
    fdc4:	1007883a 	mov	r3,r2
    fdc8:	e0bffe17 	ldw	r2,-8(fp)
    fdcc:	1885883a 	add	r2,r3,r2
    fdd0:	10c00003 	ldbu	r3,0(r2)
    fdd4:	e0bffb04 	addi	r2,fp,-20
    fdd8:	1105883a 	add	r2,r2,r4
    fddc:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    fde0:	e0bff617 	ldw	r2,-40(fp)
    fde4:	10800044 	addi	r2,r2,1
    fde8:	e0bff615 	stw	r2,-40(fp)
    fdec:	e0fff617 	ldw	r3,-40(fp)
    fdf0:	e0bff817 	ldw	r2,-32(fp)
    fdf4:	18bfef16 	blt	r3,r2,fdb4 <alt_flash_program_block+0xd8>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    fdf8:	e0fffd17 	ldw	r3,-12(fp)
    fdfc:	e0bff917 	ldw	r2,-28(fp)
    fe00:	188bc83a 	sub	r5,r3,r2
    fe04:	e1bffb04 	addi	r6,fp,-20
    fe08:	e0800217 	ldw	r2,8(fp)
    fe0c:	e13ffc17 	ldw	r4,-16(fp)
    fe10:	103ee83a 	callr	r2
    fe14:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
    fe18:	e0bff817 	ldw	r2,-32(fp)
    fe1c:	e0bff615 	stw	r2,-40(fp)
    fe20:	00000106 	br	fe28 <alt_flash_program_block+0x14c>
  }
  else
  {
    i = 0;
    fe24:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
    fe28:	e0fffd17 	ldw	r3,-12(fp)
    fe2c:	e0bfff17 	ldw	r2,-4(fp)
    fe30:	1889883a 	add	r4,r3,r2
    fe34:	e0bffc17 	ldw	r2,-16(fp)
    fe38:	10c02e17 	ldw	r3,184(r2)
    fe3c:	20c5283a 	div	r2,r4,r3
    fe40:	10c5383a 	mul	r2,r2,r3
    fe44:	2085c83a 	sub	r2,r4,r2
    fe48:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    fe4c:	00001006 	br	fe90 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
    fe50:	e0fffd17 	ldw	r3,-12(fp)
    fe54:	e0bff617 	ldw	r2,-40(fp)
    fe58:	188b883a 	add	r5,r3,r2
    fe5c:	e0bff617 	ldw	r2,-40(fp)
    fe60:	1007883a 	mov	r3,r2
    fe64:	e0bffe17 	ldw	r2,-8(fp)
    fe68:	188d883a 	add	r6,r3,r2
    fe6c:	e0800217 	ldw	r2,8(fp)
    fe70:	e13ffc17 	ldw	r4,-16(fp)
    fe74:	103ee83a 	callr	r2
    fe78:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
    fe7c:	e0bffc17 	ldw	r2,-16(fp)
    fe80:	10c02e17 	ldw	r3,184(r2)
    fe84:	e0bff617 	ldw	r2,-40(fp)
    fe88:	10c5883a 	add	r2,r2,r3
    fe8c:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    fe90:	e0bffa17 	ldw	r2,-24(fp)
    fe94:	1004c03a 	cmpne	r2,r2,zero
    fe98:	1000051e 	bne	r2,zero,feb0 <alt_flash_program_block+0x1d4>
    fe9c:	e0ffff17 	ldw	r3,-4(fp)
    fea0:	e0bff717 	ldw	r2,-36(fp)
    fea4:	1887c83a 	sub	r3,r3,r2
    fea8:	e0bff617 	ldw	r2,-40(fp)
    feac:	10ffe816 	blt	r2,r3,fe50 <alt_flash_program_block+0x174>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
    feb0:	e0bff717 	ldw	r2,-36(fp)
    feb4:	1005003a 	cmpeq	r2,r2,zero
    feb8:	10003c1e 	bne	r2,zero,ffac <alt_flash_program_block+0x2d0>
    febc:	e0bffa17 	ldw	r2,-24(fp)
    fec0:	1004c03a 	cmpne	r2,r2,zero
    fec4:	1000391e 	bne	r2,zero,ffac <alt_flash_program_block+0x2d0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    fec8:	e0bffc17 	ldw	r2,-16(fp)
    fecc:	10c02e17 	ldw	r3,184(r2)
    fed0:	e0bff717 	ldw	r2,-36(fp)
    fed4:	1885c83a 	sub	r2,r3,r2
    fed8:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
    fedc:	e03ff515 	stw	zero,-44(fp)
    fee0:	00000e06 	br	ff1c <alt_flash_program_block+0x240>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    fee4:	e13ff517 	ldw	r4,-44(fp)
    fee8:	e0bff617 	ldw	r2,-40(fp)
    feec:	1007883a 	mov	r3,r2
    fef0:	e0bffe17 	ldw	r2,-8(fp)
    fef4:	1887883a 	add	r3,r3,r2
    fef8:	e0bff517 	ldw	r2,-44(fp)
    fefc:	1885883a 	add	r2,r3,r2
    ff00:	10c00003 	ldbu	r3,0(r2)
    ff04:	e0bffb04 	addi	r2,fp,-20
    ff08:	1105883a 	add	r2,r2,r4
    ff0c:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
    ff10:	e0bff517 	ldw	r2,-44(fp)
    ff14:	10800044 	addi	r2,r2,1
    ff18:	e0bff515 	stw	r2,-44(fp)
    ff1c:	e0fff517 	ldw	r3,-44(fp)
    ff20:	e0bff717 	ldw	r2,-36(fp)
    ff24:	18bfef16 	blt	r3,r2,fee4 <alt_flash_program_block+0x208>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    ff28:	e03ff515 	stw	zero,-44(fp)
    ff2c:	00001406 	br	ff80 <alt_flash_program_block+0x2a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
    ff30:	e0fff717 	ldw	r3,-36(fp)
    ff34:	e0bff517 	ldw	r2,-44(fp)
    ff38:	188b883a 	add	r5,r3,r2
    ff3c:	e0bffc17 	ldw	r2,-16(fp)
    ff40:	10800a17 	ldw	r2,40(r2)
    ff44:	1009883a 	mov	r4,r2
    ff48:	e0fffd17 	ldw	r3,-12(fp)
    ff4c:	e0bfff17 	ldw	r2,-4(fp)
    ff50:	1887883a 	add	r3,r3,r2
    ff54:	e0bff517 	ldw	r2,-44(fp)
    ff58:	1885883a 	add	r2,r3,r2
    ff5c:	2085883a 	add	r2,r4,r2
    ff60:	10800023 	ldbuio	r2,0(r2)
    ff64:	1007883a 	mov	r3,r2
    ff68:	e0bffb04 	addi	r2,fp,-20
    ff6c:	1145883a 	add	r2,r2,r5
    ff70:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    ff74:	e0bff517 	ldw	r2,-44(fp)
    ff78:	10800044 	addi	r2,r2,1
    ff7c:	e0bff515 	stw	r2,-44(fp)
    ff80:	e0fff517 	ldw	r3,-44(fp)
    ff84:	e0bff917 	ldw	r2,-28(fp)
    ff88:	18bfe916 	blt	r3,r2,ff30 <alt_flash_program_block+0x254>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
    ff8c:	e0fffd17 	ldw	r3,-12(fp)
    ff90:	e0bff617 	ldw	r2,-40(fp)
    ff94:	188b883a 	add	r5,r3,r2
    ff98:	e1bffb04 	addi	r6,fp,-20
    ff9c:	e0800217 	ldw	r2,8(fp)
    ffa0:	e13ffc17 	ldw	r4,-16(fp)
    ffa4:	103ee83a 	callr	r2
    ffa8:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
    ffac:	e0bffa17 	ldw	r2,-24(fp)
}
    ffb0:	e037883a 	mov	sp,fp
    ffb4:	dfc00117 	ldw	ra,4(sp)
    ffb8:	df000017 	ldw	fp,0(sp)
    ffbc:	dec00204 	addi	sp,sp,8
    ffc0:	f800283a 	ret

0000ffc4 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
    ffc4:	defffd04 	addi	sp,sp,-12
    ffc8:	df000215 	stw	fp,8(sp)
    ffcc:	df000204 	addi	fp,sp,8
    ffd0:	e13ffe15 	stw	r4,-8(fp)
    ffd4:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
    ffd8:	e0bffe17 	ldw	r2,-8(fp)
    ffdc:	10800a17 	ldw	r2,40(r2)
    ffe0:	1007883a 	mov	r3,r2
    ffe4:	e0bfff17 	ldw	r2,-4(fp)
    ffe8:	1885883a 	add	r2,r3,r2
    ffec:	10800023 	ldbuio	r2,0(r2)
    fff0:	10803fcc 	andi	r2,r2,255
}
    fff4:	e037883a 	mov	sp,fp
    fff8:	df000017 	ldw	fp,0(sp)
    fffc:	dec00104 	addi	sp,sp,4
   10000:	f800283a 	ret

00010004 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   10004:	defffd04 	addi	sp,sp,-12
   10008:	df000215 	stw	fp,8(sp)
   1000c:	df000204 	addi	fp,sp,8
   10010:	e13ffe15 	stw	r4,-8(fp)
   10014:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   10018:	e0bffe17 	ldw	r2,-8(fp)
   1001c:	10800a17 	ldw	r2,40(r2)
   10020:	1007883a 	mov	r3,r2
   10024:	e0bfff17 	ldw	r2,-4(fp)
   10028:	1085883a 	add	r2,r2,r2
   1002c:	1885883a 	add	r2,r3,r2
   10030:	1080002b 	ldhuio	r2,0(r2)
   10034:	10803fcc 	andi	r2,r2,255
}
   10038:	e037883a 	mov	sp,fp
   1003c:	df000017 	ldw	fp,0(sp)
   10040:	dec00104 	addi	sp,sp,4
   10044:	f800283a 	ret

00010048 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   10048:	defffd04 	addi	sp,sp,-12
   1004c:	df000215 	stw	fp,8(sp)
   10050:	df000204 	addi	fp,sp,8
   10054:	e13ffe15 	stw	r4,-8(fp)
   10058:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   1005c:	e0bffe17 	ldw	r2,-8(fp)
   10060:	10800a17 	ldw	r2,40(r2)
   10064:	1007883a 	mov	r3,r2
   10068:	e0bfff17 	ldw	r2,-4(fp)
   1006c:	1085883a 	add	r2,r2,r2
   10070:	1085883a 	add	r2,r2,r2
   10074:	1885883a 	add	r2,r3,r2
   10078:	10800037 	ldwio	r2,0(r2)
   1007c:	10803fcc 	andi	r2,r2,255
}
   10080:	e037883a 	mov	sp,fp
   10084:	df000017 	ldw	fp,0(sp)
   10088:	dec00104 	addi	sp,sp,4
   1008c:	f800283a 	ret

00010090 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10090:	defffc04 	addi	sp,sp,-16
   10094:	df000315 	stw	fp,12(sp)
   10098:	df000304 	addi	fp,sp,12
   1009c:	e13ffd15 	stw	r4,-12(fp)
   100a0:	e17ffe15 	stw	r5,-8(fp)
   100a4:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   100a8:	e0fffd17 	ldw	r3,-12(fp)
   100ac:	e0bffe17 	ldw	r2,-8(fp)
   100b0:	1885883a 	add	r2,r3,r2
   100b4:	e0ffff03 	ldbu	r3,-4(fp)
   100b8:	10c00025 	stbio	r3,0(r2)
  return;
}
   100bc:	e037883a 	mov	sp,fp
   100c0:	df000017 	ldw	fp,0(sp)
   100c4:	dec00104 	addi	sp,sp,4
   100c8:	f800283a 	ret

000100cc <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   100cc:	defffc04 	addi	sp,sp,-16
   100d0:	df000315 	stw	fp,12(sp)
   100d4:	df000304 	addi	fp,sp,12
   100d8:	e13ffd15 	stw	r4,-12(fp)
   100dc:	e17ffe15 	stw	r5,-8(fp)
   100e0:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
   100e4:	e0bffe17 	ldw	r2,-8(fp)
   100e8:	1080004c 	andi	r2,r2,1
   100ec:	10803fcc 	andi	r2,r2,255
   100f0:	1005003a 	cmpeq	r2,r2,zero
   100f4:	1000081e 	bne	r2,zero,10118 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   100f8:	e0bffe17 	ldw	r2,-8(fp)
   100fc:	1085883a 	add	r2,r2,r2
   10100:	1007883a 	mov	r3,r2
   10104:	e0bffd17 	ldw	r2,-12(fp)
   10108:	1885883a 	add	r2,r3,r2
   1010c:	e0ffff03 	ldbu	r3,-4(fp)
   10110:	10c00025 	stbio	r3,0(r2)
   10114:	00000806 	br	10138 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   10118:	e0bffe17 	ldw	r2,-8(fp)
   1011c:	1085883a 	add	r2,r2,r2
   10120:	1007883a 	mov	r3,r2
   10124:	e0bffd17 	ldw	r2,-12(fp)
   10128:	1885883a 	add	r2,r3,r2
   1012c:	10800044 	addi	r2,r2,1
   10130:	e0ffff03 	ldbu	r3,-4(fp)
   10134:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
   10138:	e037883a 	mov	sp,fp
   1013c:	df000017 	ldw	fp,0(sp)
   10140:	dec00104 	addi	sp,sp,4
   10144:	f800283a 	ret

00010148 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10148:	defffc04 	addi	sp,sp,-16
   1014c:	df000315 	stw	fp,12(sp)
   10150:	df000304 	addi	fp,sp,12
   10154:	e13ffd15 	stw	r4,-12(fp)
   10158:	e17ffe15 	stw	r5,-8(fp)
   1015c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   10160:	e0bffe17 	ldw	r2,-8(fp)
   10164:	1085883a 	add	r2,r2,r2
   10168:	1085883a 	add	r2,r2,r2
   1016c:	1007883a 	mov	r3,r2
   10170:	e0bffd17 	ldw	r2,-12(fp)
   10174:	1885883a 	add	r2,r3,r2
   10178:	e0ffff03 	ldbu	r3,-4(fp)
   1017c:	10c00025 	stbio	r3,0(r2)
  return;
}
   10180:	e037883a 	mov	sp,fp
   10184:	df000017 	ldw	fp,0(sp)
   10188:	dec00104 	addi	sp,sp,4
   1018c:	f800283a 	ret

00010190 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10190:	defffc04 	addi	sp,sp,-16
   10194:	df000315 	stw	fp,12(sp)
   10198:	df000304 	addi	fp,sp,12
   1019c:	e13ffd15 	stw	r4,-12(fp)
   101a0:	e17ffe15 	stw	r5,-8(fp)
   101a4:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   101a8:	e0bffe17 	ldw	r2,-8(fp)
   101ac:	1085883a 	add	r2,r2,r2
   101b0:	1007883a 	mov	r3,r2
   101b4:	e0bffd17 	ldw	r2,-12(fp)
   101b8:	1885883a 	add	r2,r3,r2
   101bc:	e0ffff03 	ldbu	r3,-4(fp)
   101c0:	10c0002d 	sthio	r3,0(r2)
  return;
}
   101c4:	e037883a 	mov	sp,fp
   101c8:	df000017 	ldw	fp,0(sp)
   101cc:	dec00104 	addi	sp,sp,4
   101d0:	f800283a 	ret

000101d4 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   101d4:	defffc04 	addi	sp,sp,-16
   101d8:	df000315 	stw	fp,12(sp)
   101dc:	df000304 	addi	fp,sp,12
   101e0:	e13ffd15 	stw	r4,-12(fp)
   101e4:	e17ffe15 	stw	r5,-8(fp)
   101e8:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   101ec:	e0bffe17 	ldw	r2,-8(fp)
   101f0:	1085883a 	add	r2,r2,r2
   101f4:	1085883a 	add	r2,r2,r2
   101f8:	1007883a 	mov	r3,r2
   101fc:	e0bffd17 	ldw	r2,-12(fp)
   10200:	1885883a 	add	r2,r3,r2
   10204:	e0ffff03 	ldbu	r3,-4(fp)
   10208:	10c0002d 	sthio	r3,0(r2)
  return;
}
   1020c:	e037883a 	mov	sp,fp
   10210:	df000017 	ldw	fp,0(sp)
   10214:	dec00104 	addi	sp,sp,4
   10218:	f800283a 	ret

0001021c <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1021c:	defffc04 	addi	sp,sp,-16
   10220:	df000315 	stw	fp,12(sp)
   10224:	df000304 	addi	fp,sp,12
   10228:	e13ffd15 	stw	r4,-12(fp)
   1022c:	e17ffe15 	stw	r5,-8(fp)
   10230:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   10234:	e0bffe17 	ldw	r2,-8(fp)
   10238:	1085883a 	add	r2,r2,r2
   1023c:	1085883a 	add	r2,r2,r2
   10240:	1007883a 	mov	r3,r2
   10244:	e0bffd17 	ldw	r2,-12(fp)
   10248:	1885883a 	add	r2,r3,r2
   1024c:	e0ffff03 	ldbu	r3,-4(fp)
   10250:	10c00035 	stwio	r3,0(r2)
  return;
}
   10254:	e037883a 	mov	sp,fp
   10258:	df000017 	ldw	fp,0(sp)
   1025c:	dec00104 	addi	sp,sp,4
   10260:	f800283a 	ret

00010264 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   10264:	defffd04 	addi	sp,sp,-12
   10268:	df000215 	stw	fp,8(sp)
   1026c:	df000204 	addi	fp,sp,8
   10270:	e13ffe15 	stw	r4,-8(fp)
   10274:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   10278:	e0bfff17 	ldw	r2,-4(fp)
   1027c:	10c03fcc 	andi	r3,r2,255
   10280:	e0bffe17 	ldw	r2,-8(fp)
   10284:	10c00025 	stbio	r3,0(r2)
  return;
}
   10288:	e037883a 	mov	sp,fp
   1028c:	df000017 	ldw	fp,0(sp)
   10290:	dec00104 	addi	sp,sp,4
   10294:	f800283a 	ret

00010298 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   10298:	defffd04 	addi	sp,sp,-12
   1029c:	df000215 	stw	fp,8(sp)
   102a0:	df000204 	addi	fp,sp,8
   102a4:	e13ffe15 	stw	r4,-8(fp)
   102a8:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   102ac:	e0bfff17 	ldw	r2,-4(fp)
   102b0:	10ffffcc 	andi	r3,r2,65535
   102b4:	e0bffe17 	ldw	r2,-8(fp)
   102b8:	10c0002d 	sthio	r3,0(r2)
  return;
}
   102bc:	e037883a 	mov	sp,fp
   102c0:	df000017 	ldw	fp,0(sp)
   102c4:	dec00104 	addi	sp,sp,4
   102c8:	f800283a 	ret

000102cc <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   102cc:	defffd04 	addi	sp,sp,-12
   102d0:	df000215 	stw	fp,8(sp)
   102d4:	df000204 	addi	fp,sp,8
   102d8:	e13ffe15 	stw	r4,-8(fp)
   102dc:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   102e0:	e0ffff17 	ldw	r3,-4(fp)
   102e4:	e0bffe17 	ldw	r2,-8(fp)
   102e8:	10c00035 	stwio	r3,0(r2)
  return;
}
   102ec:	e037883a 	mov	sp,fp
   102f0:	df000017 	ldw	fp,0(sp)
   102f4:	dec00104 	addi	sp,sp,4
   102f8:	f800283a 	ret

000102fc <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   102fc:	defffb04 	addi	sp,sp,-20
   10300:	df000415 	stw	fp,16(sp)
   10304:	df000404 	addi	fp,sp,16
   10308:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
   1030c:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
   10310:	e0bffd17 	ldw	r2,-12(fp)
   10314:	10802e17 	ldw	r2,184(r2)
   10318:	e0bfff15 	stw	r2,-4(fp)
   1031c:	e0ffff17 	ldw	r3,-4(fp)
   10320:	188000a0 	cmpeqi	r2,r3,2
   10324:	1000261e 	bne	r2,zero,103c0 <alt_set_flash_width_func+0xc4>
   10328:	e0ffff17 	ldw	r3,-4(fp)
   1032c:	18800120 	cmpeqi	r2,r3,4
   10330:	1000391e 	bne	r2,zero,10418 <alt_set_flash_width_func+0x11c>
   10334:	e0ffff17 	ldw	r3,-4(fp)
   10338:	18800060 	cmpeqi	r2,r3,1
   1033c:	1000011e 	bne	r2,zero,10344 <alt_set_flash_width_func+0x48>
   10340:	00003e06 	br	1043c <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   10344:	e0fffd17 	ldw	r3,-12(fp)
   10348:	00800074 	movhi	r2,1
   1034c:	10809904 	addi	r2,r2,612
   10350:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
   10354:	e0bffd17 	ldw	r2,-12(fp)
   10358:	10802f17 	ldw	r2,188(r2)
   1035c:	10800058 	cmpnei	r2,r2,1
   10360:	1000051e 	bne	r2,zero,10378 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   10364:	e0fffd17 	ldw	r3,-12(fp)
   10368:	00800074 	movhi	r2,1
   1036c:	10802404 	addi	r2,r2,144
   10370:	18803315 	stw	r2,204(r3)
   10374:	00003306 	br	10444 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
   10378:	e0bffd17 	ldw	r2,-12(fp)
   1037c:	10802f17 	ldw	r2,188(r2)
   10380:	10800098 	cmpnei	r2,r2,2
   10384:	1000051e 	bne	r2,zero,1039c <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   10388:	e0fffd17 	ldw	r3,-12(fp)
   1038c:	00800074 	movhi	r2,1
   10390:	10803304 	addi	r2,r2,204
   10394:	18803315 	stw	r2,204(r3)
   10398:	00002a06 	br	10444 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   1039c:	e0bffd17 	ldw	r2,-12(fp)
   103a0:	10802f17 	ldw	r2,188(r2)
   103a4:	10800118 	cmpnei	r2,r2,4
   103a8:	1000261e 	bne	r2,zero,10444 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   103ac:	e0fffd17 	ldw	r3,-12(fp)
   103b0:	00800074 	movhi	r2,1
   103b4:	10805204 	addi	r2,r2,328
   103b8:	18803315 	stw	r2,204(r3)
      }
      break;
   103bc:	00002106 	br	10444 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   103c0:	e0fffd17 	ldw	r3,-12(fp)
   103c4:	00800074 	movhi	r2,1
   103c8:	1080a604 	addi	r2,r2,664
   103cc:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
   103d0:	e0bffd17 	ldw	r2,-12(fp)
   103d4:	10802f17 	ldw	r2,188(r2)
   103d8:	10800098 	cmpnei	r2,r2,2
   103dc:	1000051e 	bne	r2,zero,103f4 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   103e0:	e0fffd17 	ldw	r3,-12(fp)
   103e4:	00800074 	movhi	r2,1
   103e8:	10806404 	addi	r2,r2,400
   103ec:	18803315 	stw	r2,204(r3)
   103f0:	00001406 	br	10444 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   103f4:	e0bffd17 	ldw	r2,-12(fp)
   103f8:	10802f17 	ldw	r2,188(r2)
   103fc:	10800118 	cmpnei	r2,r2,4
   10400:	1000101e 	bne	r2,zero,10444 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   10404:	e0fffd17 	ldw	r3,-12(fp)
   10408:	00800074 	movhi	r2,1
   1040c:	10807504 	addi	r2,r2,468
   10410:	18803315 	stw	r2,204(r3)
      }

      break;
   10414:	00000b06 	br	10444 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   10418:	e0fffd17 	ldw	r3,-12(fp)
   1041c:	00800074 	movhi	r2,1
   10420:	1080b304 	addi	r2,r2,716
   10424:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   10428:	e0fffd17 	ldw	r3,-12(fp)
   1042c:	00800074 	movhi	r2,1
   10430:	10808704 	addi	r2,r2,540
   10434:	18803315 	stw	r2,204(r3)
      break;
   10438:	00000206 	br	10444 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
   1043c:	00bffcc4 	movi	r2,-13
   10440:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
   10444:	e0bffc17 	ldw	r2,-16(fp)
   10448:	1004c03a 	cmpne	r2,r2,zero
   1044c:	10001e1e 	bne	r2,zero,104c8 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
   10450:	e0bffd17 	ldw	r2,-12(fp)
   10454:	10802f17 	ldw	r2,188(r2)
   10458:	e0bffe15 	stw	r2,-8(fp)
   1045c:	e0fffe17 	ldw	r3,-8(fp)
   10460:	188000a0 	cmpeqi	r2,r3,2
   10464:	10000c1e 	bne	r2,zero,10498 <alt_set_flash_width_func+0x19c>
   10468:	e0fffe17 	ldw	r3,-8(fp)
   1046c:	18800120 	cmpeqi	r2,r3,4
   10470:	10000e1e 	bne	r2,zero,104ac <alt_set_flash_width_func+0x1b0>
   10474:	e0fffe17 	ldw	r3,-8(fp)
   10478:	18800060 	cmpeqi	r2,r3,1
   1047c:	1000011e 	bne	r2,zero,10484 <alt_set_flash_width_func+0x188>
   10480:	00000f06 	br	104c0 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   10484:	e0fffd17 	ldw	r3,-12(fp)
   10488:	00800074 	movhi	r2,1
   1048c:	10bff104 	addi	r2,r2,-60
   10490:	18803415 	stw	r2,208(r3)
        break;
   10494:	00000c06 	br	104c8 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   10498:	e0fffd17 	ldw	r3,-12(fp)
   1049c:	00800074 	movhi	r2,1
   104a0:	10800104 	addi	r2,r2,4
   104a4:	18803415 	stw	r2,208(r3)
        break;
   104a8:	00000706 	br	104c8 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   104ac:	e0fffd17 	ldw	r3,-12(fp)
   104b0:	00800074 	movhi	r2,1
   104b4:	10801204 	addi	r2,r2,72
   104b8:	18803415 	stw	r2,208(r3)
        break;
   104bc:	00000206 	br	104c8 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
   104c0:	00bffcc4 	movi	r2,-13
   104c4:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
   104c8:	e0bffc17 	ldw	r2,-16(fp)
}
   104cc:	e037883a 	mov	sp,fp
   104d0:	df000017 	ldw	fp,0(sp)
   104d4:	dec00104 	addi	sp,sp,4
   104d8:	f800283a 	ret

000104dc <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   104dc:	defffc04 	addi	sp,sp,-16
   104e0:	df000315 	stw	fp,12(sp)
   104e4:	df000304 	addi	fp,sp,12
   104e8:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
   104ec:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
   104f0:	e0bffe17 	ldw	r2,-8(fp)
   104f4:	10802d17 	ldw	r2,180(r2)
   104f8:	e0bfff15 	stw	r2,-4(fp)
   104fc:	e0ffff17 	ldw	r3,-4(fp)
   10500:	188000a0 	cmpeqi	r2,r3,2
   10504:	1000071e 	bne	r2,zero,10524 <alt_set_flash_algorithm_func+0x48>
   10508:	e0ffff17 	ldw	r3,-4(fp)
   1050c:	188000e0 	cmpeqi	r2,r3,3
   10510:	10000d1e 	bne	r2,zero,10548 <alt_set_flash_algorithm_func+0x6c>
   10514:	e0ffff17 	ldw	r3,-4(fp)
   10518:	18800060 	cmpeqi	r2,r3,1
   1051c:	10000a1e 	bne	r2,zero,10548 <alt_set_flash_algorithm_func+0x6c>
   10520:	00001206 	br	1056c <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   10524:	e0fffe17 	ldw	r3,-8(fp)
   10528:	00800074 	movhi	r2,1
   1052c:	10939804 	addi	r2,r2,20064
   10530:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   10534:	e0fffe17 	ldw	r3,-8(fp)
   10538:	00800074 	movhi	r2,1
   1053c:	10937e04 	addi	r2,r2,19960
   10540:	18800915 	stw	r2,36(r3)
      break;
   10544:	00000b06 	br	10574 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   10548:	e0fffe17 	ldw	r3,-8(fp)
   1054c:	00800074 	movhi	r2,1
   10550:	1094b704 	addi	r2,r2,21212
   10554:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   10558:	e0fffe17 	ldw	r3,-8(fp)
   1055c:	00800074 	movhi	r2,1
   10560:	10949604 	addi	r2,r2,21080
   10564:	18800915 	stw	r2,36(r3)
      break;
   10568:	00000206 	br	10574 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
   1056c:	00bffec4 	movi	r2,-5
   10570:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
   10574:	e0bffd17 	ldw	r2,-12(fp)
}
   10578:	e037883a 	mov	sp,fp
   1057c:	df000017 	ldw	fp,0(sp)
   10580:	dec00104 	addi	sp,sp,4
   10584:	f800283a 	ret

00010588 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   10588:	defffb04 	addi	sp,sp,-20
   1058c:	dfc00415 	stw	ra,16(sp)
   10590:	df000315 	stw	fp,12(sp)
   10594:	df000304 	addi	fp,sp,12
   10598:	e13ffe15 	stw	r4,-8(fp)
   1059c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   105a0:	e0bffe17 	ldw	r2,-8(fp)
   105a4:	10803417 	ldw	r2,208(r2)
   105a8:	e13ffe17 	ldw	r4,-8(fp)
   105ac:	e17fff17 	ldw	r5,-4(fp)
   105b0:	103ee83a 	callr	r2
   105b4:	10803fcc 	andi	r2,r2,255
   105b8:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   105bc:	e0bffe17 	ldw	r2,-8(fp)
   105c0:	10c03417 	ldw	r3,208(r2)
   105c4:	e0bfff17 	ldw	r2,-4(fp)
   105c8:	11400044 	addi	r5,r2,1
   105cc:	e13ffe17 	ldw	r4,-8(fp)
   105d0:	183ee83a 	callr	r3
   105d4:	10803fcc 	andi	r2,r2,255
   105d8:	1004923a 	slli	r2,r2,8
   105dc:	1007883a 	mov	r3,r2
   105e0:	e0bffd0b 	ldhu	r2,-12(fp)
   105e4:	1884b03a 	or	r2,r3,r2
   105e8:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   105ec:	e0bffd0b 	ldhu	r2,-12(fp)
}
   105f0:	e037883a 	mov	sp,fp
   105f4:	dfc00117 	ldw	ra,4(sp)
   105f8:	df000017 	ldw	fp,0(sp)
   105fc:	dec00204 	addi	sp,sp,8
   10600:	f800283a 	ret

00010604 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   10604:	defff104 	addi	sp,sp,-60
   10608:	dfc00e15 	stw	ra,56(sp)
   1060c:	df000d15 	stw	fp,52(sp)
   10610:	dc000c15 	stw	r16,48(sp)
   10614:	df000c04 	addi	fp,sp,48
   10618:	e13ffe15 	stw	r4,-8(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   1061c:	e03ffa15 	stw	zero,-24(fp)
  int   size = 0;
   10620:	e03ff915 	stw	zero,-28(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   10624:	e03ff515 	stw	zero,-44(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   10628:	e13ffe17 	ldw	r4,-8(fp)
   1062c:	00113900 	call	11390 <alt_check_primary_table>
   10630:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   10634:	e0bffa17 	ldw	r2,-24(fp)
   10638:	1004c03a 	cmpne	r2,r2,zero
   1063c:	1001621e 	bne	r2,zero,10bc8 <alt_read_cfi_table+0x5c4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   10640:	e0bffe17 	ldw	r2,-8(fp)
   10644:	10803417 	ldw	r2,208(r2)
   10648:	e13ffe17 	ldw	r4,-8(fp)
   1064c:	014004c4 	movi	r5,19
   10650:	103ee83a 	callr	r2
   10654:	10c03fcc 	andi	r3,r2,255
   10658:	e0bffe17 	ldw	r2,-8(fp)
   1065c:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   10660:	e0bffe17 	ldw	r2,-8(fp)
   10664:	10803417 	ldw	r2,208(r2)
   10668:	e13ffe17 	ldw	r4,-8(fp)
   1066c:	014007c4 	movi	r5,31
   10670:	103ee83a 	callr	r2
   10674:	10803fcc 	andi	r2,r2,255
   10678:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   1067c:	e0bffe17 	ldw	r2,-8(fp)
   10680:	10803417 	ldw	r2,208(r2)
   10684:	e13ffe17 	ldw	r4,-8(fp)
   10688:	014008c4 	movi	r5,35
   1068c:	103ee83a 	callr	r2
   10690:	10803fcc 	andi	r2,r2,255
   10694:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10698:	e0bff717 	ldw	r2,-36(fp)
   1069c:	1005003a 	cmpeq	r2,r2,zero
   106a0:	1000031e 	bne	r2,zero,106b0 <alt_read_cfi_table+0xac>
   106a4:	e0bff617 	ldw	r2,-40(fp)
   106a8:	1004c03a 	cmpne	r2,r2,zero
   106ac:	1000041e 	bne	r2,zero,106c0 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   106b0:	e0fffe17 	ldw	r3,-8(fp)
   106b4:	0080fa04 	movi	r2,1000
   106b8:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   106bc:	00000706 	br	106dc <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   106c0:	00c00044 	movi	r3,1
   106c4:	e0bff717 	ldw	r2,-36(fp)
   106c8:	1886983a 	sll	r3,r3,r2
   106cc:	e0bff617 	ldw	r2,-40(fp)
   106d0:	1886983a 	sll	r3,r3,r2
   106d4:	e0bffe17 	ldw	r2,-8(fp)
   106d8:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   106dc:	e0bffe17 	ldw	r2,-8(fp)
   106e0:	10803417 	ldw	r2,208(r2)
   106e4:	e13ffe17 	ldw	r4,-8(fp)
   106e8:	01400844 	movi	r5,33
   106ec:	103ee83a 	callr	r2
   106f0:	10803fcc 	andi	r2,r2,255
   106f4:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   106f8:	e0bffe17 	ldw	r2,-8(fp)
   106fc:	10803417 	ldw	r2,208(r2)
   10700:	e13ffe17 	ldw	r4,-8(fp)
   10704:	01400944 	movi	r5,37
   10708:	103ee83a 	callr	r2
   1070c:	10803fcc 	andi	r2,r2,255
   10710:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10714:	e0bff717 	ldw	r2,-36(fp)
   10718:	1005003a 	cmpeq	r2,r2,zero
   1071c:	1000031e 	bne	r2,zero,1072c <alt_read_cfi_table+0x128>
   10720:	e0bff617 	ldw	r2,-40(fp)
   10724:	1004c03a 	cmpne	r2,r2,zero
   10728:	1000051e 	bne	r2,zero,10740 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   1072c:	e0fffe17 	ldw	r3,-8(fp)
   10730:	00804c74 	movhi	r2,305
   10734:	108b4004 	addi	r2,r2,11520
   10738:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   1073c:	00000806 	br	10760 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   10740:	00c00044 	movi	r3,1
   10744:	e0bff717 	ldw	r2,-36(fp)
   10748:	1886983a 	sll	r3,r3,r2
   1074c:	e0bff617 	ldw	r2,-40(fp)
   10750:	1884983a 	sll	r2,r3,r2
   10754:	10c0fa24 	muli	r3,r2,1000
   10758:	e0bffe17 	ldw	r2,-8(fp)
   1075c:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   10760:	e0bffe17 	ldw	r2,-8(fp)
   10764:	10803417 	ldw	r2,208(r2)
   10768:	e13ffe17 	ldw	r4,-8(fp)
   1076c:	014009c4 	movi	r5,39
   10770:	103ee83a 	callr	r2
   10774:	10c03fcc 	andi	r3,r2,255
   10778:	00800044 	movi	r2,1
   1077c:	10c4983a 	sll	r2,r2,r3
   10780:	e0bffb15 	stw	r2,-20(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   10784:	e0bffe17 	ldw	r2,-8(fp)
   10788:	10803417 	ldw	r2,208(r2)
   1078c:	e13ffe17 	ldw	r4,-8(fp)
   10790:	01400b04 	movi	r5,44
   10794:	103ee83a 	callr	r2
   10798:	10c03fcc 	andi	r3,r2,255
   1079c:	e0bffe17 	ldw	r2,-8(fp)
   107a0:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   107a4:	e0bffe17 	ldw	r2,-8(fp)
   107a8:	10800c17 	ldw	r2,48(r2)
   107ac:	10800250 	cmplti	r2,r2,9
   107b0:	1000031e 	bne	r2,zero,107c0 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
   107b4:	00bffd04 	movi	r2,-12
   107b8:	e0bffa15 	stw	r2,-24(fp)
   107bc:	00005e06 	br	10938 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   107c0:	e03ffd15 	stw	zero,-12(fp)
   107c4:	00005306 	br	10914 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   107c8:	e43ffd17 	ldw	r16,-12(fp)
   107cc:	e0bffd17 	ldw	r2,-12(fp)
   107d0:	1085883a 	add	r2,r2,r2
   107d4:	1085883a 	add	r2,r2,r2
   107d8:	11400b44 	addi	r5,r2,45
   107dc:	e13ffe17 	ldw	r4,-8(fp)
   107e0:	00105880 	call	10588 <alt_read_16bit_query_entry>
   107e4:	113fffcc 	andi	r4,r2,65535
   107e8:	e0fffe17 	ldw	r3,-8(fp)
   107ec:	8004913a 	slli	r2,r16,4
   107f0:	10c5883a 	add	r2,r2,r3
   107f4:	10800f04 	addi	r2,r2,60
   107f8:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   107fc:	e17ffd17 	ldw	r5,-12(fp)
   10800:	e0bffd17 	ldw	r2,-12(fp)
   10804:	e0fffe17 	ldw	r3,-8(fp)
   10808:	1004913a 	slli	r2,r2,4
   1080c:	10c5883a 	add	r2,r2,r3
   10810:	10800f04 	addi	r2,r2,60
   10814:	10800017 	ldw	r2,0(r2)
   10818:	11000044 	addi	r4,r2,1
   1081c:	e0fffe17 	ldw	r3,-8(fp)
   10820:	2804913a 	slli	r2,r5,4
   10824:	10c5883a 	add	r2,r2,r3
   10828:	10800f04 	addi	r2,r2,60
   1082c:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   10830:	e43ffd17 	ldw	r16,-12(fp)
   10834:	e0bffd17 	ldw	r2,-12(fp)
   10838:	1085883a 	add	r2,r2,r2
   1083c:	1085883a 	add	r2,r2,r2
   10840:	11400bc4 	addi	r5,r2,47
   10844:	e13ffe17 	ldw	r4,-8(fp)
   10848:	00105880 	call	10588 <alt_read_16bit_query_entry>
   1084c:	113fffcc 	andi	r4,r2,65535
   10850:	e0fffe17 	ldw	r3,-8(fp)
   10854:	8004913a 	slli	r2,r16,4
   10858:	10c5883a 	add	r2,r2,r3
   1085c:	10801004 	addi	r2,r2,64
   10860:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   10864:	e17ffd17 	ldw	r5,-12(fp)
   10868:	e0bffd17 	ldw	r2,-12(fp)
   1086c:	e0fffe17 	ldw	r3,-8(fp)
   10870:	1004913a 	slli	r2,r2,4
   10874:	10c5883a 	add	r2,r2,r3
   10878:	10801004 	addi	r2,r2,64
   1087c:	10800017 	ldw	r2,0(r2)
   10880:	1008923a 	slli	r4,r2,8
   10884:	e0fffe17 	ldw	r3,-8(fp)
   10888:	2804913a 	slli	r2,r5,4
   1088c:	10c5883a 	add	r2,r2,r3
   10890:	10801004 	addi	r2,r2,64
   10894:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
   10898:	e17ffd17 	ldw	r5,-12(fp)
   1089c:	e0bffd17 	ldw	r2,-12(fp)
   108a0:	e0fffe17 	ldw	r3,-8(fp)
   108a4:	1004913a 	slli	r2,r2,4
   108a8:	10c5883a 	add	r2,r2,r3
   108ac:	10800f04 	addi	r2,r2,60
   108b0:	11000017 	ldw	r4,0(r2)
   108b4:	e0bffd17 	ldw	r2,-12(fp)
   108b8:	e0fffe17 	ldw	r3,-8(fp)
   108bc:	1004913a 	slli	r2,r2,4
   108c0:	10c5883a 	add	r2,r2,r3
   108c4:	10801004 	addi	r2,r2,64
   108c8:	10800017 	ldw	r2,0(r2)
   108cc:	2089383a 	mul	r4,r4,r2
   108d0:	e0fffe17 	ldw	r3,-8(fp)
   108d4:	2804913a 	slli	r2,r5,4
   108d8:	10c5883a 	add	r2,r2,r3
   108dc:	10800e04 	addi	r2,r2,56
   108e0:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   108e4:	e0bffd17 	ldw	r2,-12(fp)
   108e8:	e0fffe17 	ldw	r3,-8(fp)
   108ec:	1004913a 	slli	r2,r2,4
   108f0:	10c5883a 	add	r2,r2,r3
   108f4:	10800e04 	addi	r2,r2,56
   108f8:	10c00017 	ldw	r3,0(r2)
   108fc:	e0bff917 	ldw	r2,-28(fp)
   10900:	10c5883a 	add	r2,r2,r3
   10904:	e0bff915 	stw	r2,-28(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   10908:	e0bffd17 	ldw	r2,-12(fp)
   1090c:	10800044 	addi	r2,r2,1
   10910:	e0bffd15 	stw	r2,-12(fp)
   10914:	e0bffe17 	ldw	r2,-8(fp)
   10918:	10c00c17 	ldw	r3,48(r2)
   1091c:	e0bffd17 	ldw	r2,-12(fp)
   10920:	10ffa916 	blt	r2,r3,107c8 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   10924:	e0fff917 	ldw	r3,-28(fp)
   10928:	e0bffb17 	ldw	r2,-20(fp)
   1092c:	18800226 	beq	r3,r2,10938 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
   10930:	00bffb44 	movi	r2,-19
   10934:	e0bffa15 	stw	r2,-24(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   10938:	e0bffe17 	ldw	r2,-8(fp)
   1093c:	10c03417 	ldw	r3,208(r2)
   10940:	e0bffe17 	ldw	r2,-8(fp)
   10944:	10803217 	ldw	r2,200(r2)
   10948:	114003c4 	addi	r5,r2,15
   1094c:	e13ffe17 	ldw	r4,-8(fp)
   10950:	183ee83a 	callr	r3
   10954:	e0bff405 	stb	r2,-48(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   10958:	e0bffe17 	ldw	r2,-8(fp)
   1095c:	10802d17 	ldw	r2,180(r2)
   10960:	10800098 	cmpnei	r2,r2,2
   10964:	1000601e 	bne	r2,zero,10ae8 <alt_read_cfi_table+0x4e4>
   10968:	e0bff403 	ldbu	r2,-48(fp)
   1096c:	108000d8 	cmpnei	r2,r2,3
   10970:	10005d1e 	bne	r2,zero,10ae8 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   10974:	e0bffe17 	ldw	r2,-8(fp)
   10978:	10800c17 	ldw	r2,48(r2)
   1097c:	10bfffc4 	addi	r2,r2,-1
   10980:	e0bffd15 	stw	r2,-12(fp)
   10984:	e03ffc15 	stw	zero,-16(fp)
          j<=i;i--,j++)
   10988:	00005406 	br	10adc <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
   1098c:	e0bffd17 	ldw	r2,-12(fp)
   10990:	e0fffe17 	ldw	r3,-8(fp)
   10994:	1004913a 	slli	r2,r2,4
   10998:	10c5883a 	add	r2,r2,r3
   1099c:	10800e04 	addi	r2,r2,56
   109a0:	10800017 	ldw	r2,0(r2)
   109a4:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].region_size =  
   109a8:	e17ffd17 	ldw	r5,-12(fp)
   109ac:	e0bffc17 	ldw	r2,-16(fp)
   109b0:	e0fffe17 	ldw	r3,-8(fp)
   109b4:	1004913a 	slli	r2,r2,4
   109b8:	10c5883a 	add	r2,r2,r3
   109bc:	10800e04 	addi	r2,r2,56
   109c0:	11000017 	ldw	r4,0(r2)
   109c4:	e0fffe17 	ldw	r3,-8(fp)
   109c8:	2804913a 	slli	r2,r5,4
   109cc:	10c5883a 	add	r2,r2,r3
   109d0:	10800e04 	addi	r2,r2,56
   109d4:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   109d8:	e0bffc17 	ldw	r2,-16(fp)
   109dc:	e0fffe17 	ldw	r3,-8(fp)
   109e0:	1004913a 	slli	r2,r2,4
   109e4:	10c5883a 	add	r2,r2,r3
   109e8:	10c00e04 	addi	r3,r2,56
   109ec:	e0bff817 	ldw	r2,-32(fp)
   109f0:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
   109f4:	e0bffd17 	ldw	r2,-12(fp)
   109f8:	e0fffe17 	ldw	r3,-8(fp)
   109fc:	1004913a 	slli	r2,r2,4
   10a00:	10c5883a 	add	r2,r2,r3
   10a04:	10801004 	addi	r2,r2,64
   10a08:	10800017 	ldw	r2,0(r2)
   10a0c:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].block_size =  
   10a10:	e17ffd17 	ldw	r5,-12(fp)
   10a14:	e0bffc17 	ldw	r2,-16(fp)
   10a18:	e0fffe17 	ldw	r3,-8(fp)
   10a1c:	1004913a 	slli	r2,r2,4
   10a20:	10c5883a 	add	r2,r2,r3
   10a24:	10801004 	addi	r2,r2,64
   10a28:	11000017 	ldw	r4,0(r2)
   10a2c:	e0fffe17 	ldw	r3,-8(fp)
   10a30:	2804913a 	slli	r2,r5,4
   10a34:	10c5883a 	add	r2,r2,r3
   10a38:	10801004 	addi	r2,r2,64
   10a3c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   10a40:	e0bffc17 	ldw	r2,-16(fp)
   10a44:	e0fffe17 	ldw	r3,-8(fp)
   10a48:	1004913a 	slli	r2,r2,4
   10a4c:	10c5883a 	add	r2,r2,r3
   10a50:	10c01004 	addi	r3,r2,64
   10a54:	e0bff817 	ldw	r2,-32(fp)
   10a58:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   10a5c:	e0bffd17 	ldw	r2,-12(fp)
   10a60:	e0fffe17 	ldw	r3,-8(fp)
   10a64:	1004913a 	slli	r2,r2,4
   10a68:	10c5883a 	add	r2,r2,r3
   10a6c:	10800f04 	addi	r2,r2,60
   10a70:	10800017 	ldw	r2,0(r2)
   10a74:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].number_of_blocks =  
   10a78:	e17ffd17 	ldw	r5,-12(fp)
   10a7c:	e0bffc17 	ldw	r2,-16(fp)
   10a80:	e0fffe17 	ldw	r3,-8(fp)
   10a84:	1004913a 	slli	r2,r2,4
   10a88:	10c5883a 	add	r2,r2,r3
   10a8c:	10800f04 	addi	r2,r2,60
   10a90:	11000017 	ldw	r4,0(r2)
   10a94:	e0fffe17 	ldw	r3,-8(fp)
   10a98:	2804913a 	slli	r2,r5,4
   10a9c:	10c5883a 	add	r2,r2,r3
   10aa0:	10800f04 	addi	r2,r2,60
   10aa4:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   10aa8:	e0bffc17 	ldw	r2,-16(fp)
   10aac:	e0fffe17 	ldw	r3,-8(fp)
   10ab0:	1004913a 	slli	r2,r2,4
   10ab4:	10c5883a 	add	r2,r2,r3
   10ab8:	10c00f04 	addi	r3,r2,60
   10abc:	e0bff817 	ldw	r2,-32(fp)
   10ac0:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   10ac4:	e0bffd17 	ldw	r2,-12(fp)
   10ac8:	10bfffc4 	addi	r2,r2,-1
   10acc:	e0bffd15 	stw	r2,-12(fp)
   10ad0:	e0bffc17 	ldw	r2,-16(fp)
   10ad4:	10800044 	addi	r2,r2,1
   10ad8:	e0bffc15 	stw	r2,-16(fp)
   10adc:	e0fffc17 	ldw	r3,-16(fp)
   10ae0:	e0bffd17 	ldw	r2,-12(fp)
   10ae4:	10ffa90e 	bge	r2,r3,1098c <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10ae8:	e03ffd15 	stw	zero,-12(fp)
   10aec:	00001306 	br	10b3c <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
   10af0:	e0bffd17 	ldw	r2,-12(fp)
   10af4:	e0fffe17 	ldw	r3,-8(fp)
   10af8:	1004913a 	slli	r2,r2,4
   10afc:	10c5883a 	add	r2,r2,r3
   10b00:	10c00d04 	addi	r3,r2,52
   10b04:	e0bff517 	ldw	r2,-44(fp)
   10b08:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
   10b0c:	e0bffd17 	ldw	r2,-12(fp)
   10b10:	e0fffe17 	ldw	r3,-8(fp)
   10b14:	1004913a 	slli	r2,r2,4
   10b18:	10c5883a 	add	r2,r2,r3
   10b1c:	10800e04 	addi	r2,r2,56
   10b20:	10c00017 	ldw	r3,0(r2)
   10b24:	e0bff517 	ldw	r2,-44(fp)
   10b28:	10c5883a 	add	r2,r2,r3
   10b2c:	e0bff515 	stw	r2,-44(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10b30:	e0bffd17 	ldw	r2,-12(fp)
   10b34:	10800044 	addi	r2,r2,1
   10b38:	e0bffd15 	stw	r2,-12(fp)
   10b3c:	e0bffe17 	ldw	r2,-8(fp)
   10b40:	10c00c17 	ldw	r3,48(r2)
   10b44:	e0bffd17 	ldw	r2,-12(fp)
   10b48:	10ffe916 	blt	r2,r3,10af0 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   10b4c:	e0bffe17 	ldw	r2,-8(fp)
   10b50:	10802d17 	ldw	r2,180(r2)
   10b54:	e0bfff15 	stw	r2,-4(fp)
   10b58:	e0ffff17 	ldw	r3,-4(fp)
   10b5c:	188000a0 	cmpeqi	r2,r3,2
   10b60:	1000071e 	bne	r2,zero,10b80 <alt_read_cfi_table+0x57c>
   10b64:	e0ffff17 	ldw	r3,-4(fp)
   10b68:	188000e0 	cmpeqi	r2,r3,3
   10b6c:	10000c1e 	bne	r2,zero,10ba0 <alt_read_cfi_table+0x59c>
   10b70:	e0ffff17 	ldw	r3,-4(fp)
   10b74:	18800060 	cmpeqi	r2,r3,1
   10b78:	1000091e 	bne	r2,zero,10ba0 <alt_read_cfi_table+0x59c>
   10b7c:	00001006 	br	10bc0 <alt_read_cfi_table+0x5bc>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10b80:	e0bffe17 	ldw	r2,-8(fp)
   10b84:	10c03317 	ldw	r3,204(r2)
   10b88:	e0bffe17 	ldw	r2,-8(fp)
   10b8c:	11000a17 	ldw	r4,40(r2)
   10b90:	01401544 	movi	r5,85
   10b94:	01803c04 	movi	r6,240
   10b98:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   10b9c:	00000a06 	br	10bc8 <alt_read_cfi_table+0x5c4>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10ba0:	e0bffe17 	ldw	r2,-8(fp)
   10ba4:	10c03317 	ldw	r3,204(r2)
   10ba8:	e0bffe17 	ldw	r2,-8(fp)
   10bac:	11000a17 	ldw	r4,40(r2)
   10bb0:	01401544 	movi	r5,85
   10bb4:	01803fc4 	movi	r6,255
   10bb8:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   10bbc:	00000206 	br	10bc8 <alt_read_cfi_table+0x5c4>
      }
      default:
      {
        ret_code = -EIO;
   10bc0:	00bffec4 	movi	r2,-5
   10bc4:	e0bffa15 	stw	r2,-24(fp)
      }
    } 
  }  

  return ret_code;
   10bc8:	e0bffa17 	ldw	r2,-24(fp)
}
   10bcc:	e037883a 	mov	sp,fp
   10bd0:	dfc00217 	ldw	ra,8(sp)
   10bd4:	df000117 	ldw	fp,4(sp)
   10bd8:	dc000017 	ldw	r16,0(sp)
   10bdc:	dec00304 	addi	sp,sp,12
   10be0:	f800283a 	ret

00010be4 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   10be4:	defff704 	addi	sp,sp,-36
   10be8:	dfc00815 	stw	ra,32(sp)
   10bec:	df000715 	stw	fp,28(sp)
   10bf0:	df000704 	addi	fp,sp,28
   10bf4:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   10bf8:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10bfc:	e0bfff17 	ldw	r2,-4(fp)
   10c00:	11000a17 	ldw	r4,40(r2)
   10c04:	01401544 	movi	r5,85
   10c08:	01802604 	movi	r6,152
   10c0c:	00100900 	call	10090 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   10c10:	e03ffb15 	stw	zero,-20(fp)
   10c14:	00000f06 	br	10c54 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   10c18:	e13ffb17 	ldw	r4,-20(fp)
   10c1c:	e0bfff17 	ldw	r2,-4(fp)
   10c20:	10800a17 	ldw	r2,40(r2)
   10c24:	1007883a 	mov	r3,r2
   10c28:	e0bffb17 	ldw	r2,-20(fp)
   10c2c:	1885883a 	add	r2,r3,r2
   10c30:	10800404 	addi	r2,r2,16
   10c34:	10800023 	ldbuio	r2,0(r2)
   10c38:	1007883a 	mov	r3,r2
   10c3c:	e0bffc04 	addi	r2,fp,-16
   10c40:	1105883a 	add	r2,r2,r4
   10c44:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   10c48:	e0bffb17 	ldw	r2,-20(fp)
   10c4c:	10800044 	addi	r2,r2,1
   10c50:	e0bffb15 	stw	r2,-20(fp)
   10c54:	e0bffb17 	ldw	r2,-20(fp)
   10c58:	108000d0 	cmplti	r2,r2,3
   10c5c:	103fee1e 	bne	r2,zero,10c18 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10c60:	e0bffc03 	ldbu	r2,-16(fp)
   10c64:	10803fcc 	andi	r2,r2,255
   10c68:	10801458 	cmpnei	r2,r2,81
   10c6c:	10001d1e 	bne	r2,zero,10ce4 <alt_read_cfi_width+0x100>
   10c70:	e0bffc43 	ldbu	r2,-15(fp)
   10c74:	10803fcc 	andi	r2,r2,255
   10c78:	10801498 	cmpnei	r2,r2,82
   10c7c:	1000191e 	bne	r2,zero,10ce4 <alt_read_cfi_width+0x100>
   10c80:	e0bffc83 	ldbu	r2,-14(fp)
   10c84:	10803fcc 	andi	r2,r2,255
   10c88:	10801658 	cmpnei	r2,r2,89
   10c8c:	1000151e 	bne	r2,zero,10ce4 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   10c90:	e0ffff17 	ldw	r3,-4(fp)
   10c94:	00800044 	movi	r2,1
   10c98:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
   10c9c:	e0ffff17 	ldw	r3,-4(fp)
   10ca0:	00800044 	movi	r2,1
   10ca4:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   10ca8:	e0bfff17 	ldw	r2,-4(fp)
   10cac:	10800a17 	ldw	r2,40(r2)
   10cb0:	10800a04 	addi	r2,r2,40
   10cb4:	1080002b 	ldhuio	r2,0(r2)
   10cb8:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
   10cbc:	e0bffa0b 	ldhu	r2,-24(fp)
   10cc0:	10800044 	addi	r2,r2,1
   10cc4:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
   10cc8:	e0bffa0b 	ldhu	r2,-24(fp)
   10ccc:	1080004c 	andi	r2,r2,1
   10cd0:	1004c03a 	cmpne	r2,r2,zero
   10cd4:	1001a81e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
   10cd8:	00bffb44 	movi	r2,-19
   10cdc:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10ce0:	0001a506 	br	11378 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10ce4:	e0bfff17 	ldw	r2,-4(fp)
   10ce8:	11000a17 	ldw	r4,40(r2)
   10cec:	01401544 	movi	r5,85
   10cf0:	01802604 	movi	r6,152
   10cf4:	00100cc0 	call	100cc <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   10cf8:	e03ffb15 	stw	zero,-20(fp)
   10cfc:	00000f06 	br	10d3c <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10d00:	e13ffb17 	ldw	r4,-20(fp)
   10d04:	e0bfff17 	ldw	r2,-4(fp)
   10d08:	10800a17 	ldw	r2,40(r2)
   10d0c:	1007883a 	mov	r3,r2
   10d10:	e0bffb17 	ldw	r2,-20(fp)
   10d14:	1885883a 	add	r2,r3,r2
   10d18:	10800804 	addi	r2,r2,32
   10d1c:	10800023 	ldbuio	r2,0(r2)
   10d20:	1007883a 	mov	r3,r2
   10d24:	e0bffc04 	addi	r2,fp,-16
   10d28:	1105883a 	add	r2,r2,r4
   10d2c:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   10d30:	e0bffb17 	ldw	r2,-20(fp)
   10d34:	10800044 	addi	r2,r2,1
   10d38:	e0bffb15 	stw	r2,-20(fp)
   10d3c:	e0bffb17 	ldw	r2,-20(fp)
   10d40:	10800190 	cmplti	r2,r2,6
   10d44:	103fee1e 	bne	r2,zero,10d00 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10d48:	e0bffc03 	ldbu	r2,-16(fp)
   10d4c:	10803fcc 	andi	r2,r2,255
   10d50:	10801458 	cmpnei	r2,r2,81
   10d54:	1000291e 	bne	r2,zero,10dfc <alt_read_cfi_width+0x218>
   10d58:	e0bffc43 	ldbu	r2,-15(fp)
   10d5c:	10803fcc 	andi	r2,r2,255
   10d60:	10801458 	cmpnei	r2,r2,81
   10d64:	1000251e 	bne	r2,zero,10dfc <alt_read_cfi_width+0x218>
   10d68:	e0bffc83 	ldbu	r2,-14(fp)
   10d6c:	10803fcc 	andi	r2,r2,255
   10d70:	10801498 	cmpnei	r2,r2,82
   10d74:	1000211e 	bne	r2,zero,10dfc <alt_read_cfi_width+0x218>
   10d78:	e0bffcc3 	ldbu	r2,-13(fp)
   10d7c:	10803fcc 	andi	r2,r2,255
   10d80:	10801498 	cmpnei	r2,r2,82
   10d84:	10001d1e 	bne	r2,zero,10dfc <alt_read_cfi_width+0x218>
   10d88:	e0bffd03 	ldbu	r2,-12(fp)
   10d8c:	10803fcc 	andi	r2,r2,255
   10d90:	10801658 	cmpnei	r2,r2,89
   10d94:	1000191e 	bne	r2,zero,10dfc <alt_read_cfi_width+0x218>
   10d98:	e0bffd43 	ldbu	r2,-11(fp)
   10d9c:	10803fcc 	andi	r2,r2,255
   10da0:	10801658 	cmpnei	r2,r2,89
   10da4:	1000151e 	bne	r2,zero,10dfc <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   10da8:	e0ffff17 	ldw	r3,-4(fp)
   10dac:	00800044 	movi	r2,1
   10db0:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
   10db4:	e0ffff17 	ldw	r3,-4(fp)
   10db8:	00800084 	movi	r2,2
   10dbc:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10dc0:	e0bfff17 	ldw	r2,-4(fp)
   10dc4:	10800a17 	ldw	r2,40(r2)
   10dc8:	10801404 	addi	r2,r2,80
   10dcc:	1080002b 	ldhuio	r2,0(r2)
   10dd0:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
   10dd4:	e0bffa0b 	ldhu	r2,-24(fp)
   10dd8:	10800044 	addi	r2,r2,1
   10ddc:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
   10de0:	e0bffa0b 	ldhu	r2,-24(fp)
   10de4:	1080004c 	andi	r2,r2,1
   10de8:	1004c03a 	cmpne	r2,r2,zero
   10dec:	1001621e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
   10df0:	00bffb44 	movi	r2,-19
   10df4:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10df8:	00015f06 	br	11378 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10dfc:	e0bfff17 	ldw	r2,-4(fp)
   10e00:	11000a17 	ldw	r4,40(r2)
   10e04:	01401544 	movi	r5,85
   10e08:	01802604 	movi	r6,152
   10e0c:	00101900 	call	10190 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   10e10:	e03ffb15 	stw	zero,-20(fp)
   10e14:	00000f06 	br	10e54 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10e18:	e13ffb17 	ldw	r4,-20(fp)
   10e1c:	e0bfff17 	ldw	r2,-4(fp)
   10e20:	10800a17 	ldw	r2,40(r2)
   10e24:	1007883a 	mov	r3,r2
   10e28:	e0bffb17 	ldw	r2,-20(fp)
   10e2c:	1885883a 	add	r2,r3,r2
   10e30:	10800804 	addi	r2,r2,32
   10e34:	10800023 	ldbuio	r2,0(r2)
   10e38:	1007883a 	mov	r3,r2
   10e3c:	e0bffc04 	addi	r2,fp,-16
   10e40:	1105883a 	add	r2,r2,r4
   10e44:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   10e48:	e0bffb17 	ldw	r2,-20(fp)
   10e4c:	10800044 	addi	r2,r2,1
   10e50:	e0bffb15 	stw	r2,-20(fp)
   10e54:	e0bffb17 	ldw	r2,-20(fp)
   10e58:	10800190 	cmplti	r2,r2,6
   10e5c:	103fee1e 	bne	r2,zero,10e18 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10e60:	e0bffc03 	ldbu	r2,-16(fp)
   10e64:	10803fcc 	andi	r2,r2,255
   10e68:	10801458 	cmpnei	r2,r2,81
   10e6c:	1000291e 	bne	r2,zero,10f14 <alt_read_cfi_width+0x330>
   10e70:	e0bffc43 	ldbu	r2,-15(fp)
   10e74:	10803fcc 	andi	r2,r2,255
   10e78:	1004c03a 	cmpne	r2,r2,zero
   10e7c:	1000251e 	bne	r2,zero,10f14 <alt_read_cfi_width+0x330>
   10e80:	e0bffc83 	ldbu	r2,-14(fp)
   10e84:	10803fcc 	andi	r2,r2,255
   10e88:	10801498 	cmpnei	r2,r2,82
   10e8c:	1000211e 	bne	r2,zero,10f14 <alt_read_cfi_width+0x330>
   10e90:	e0bffcc3 	ldbu	r2,-13(fp)
   10e94:	10803fcc 	andi	r2,r2,255
   10e98:	1004c03a 	cmpne	r2,r2,zero
   10e9c:	10001d1e 	bne	r2,zero,10f14 <alt_read_cfi_width+0x330>
   10ea0:	e0bffd03 	ldbu	r2,-12(fp)
   10ea4:	10803fcc 	andi	r2,r2,255
   10ea8:	10801658 	cmpnei	r2,r2,89
   10eac:	1000191e 	bne	r2,zero,10f14 <alt_read_cfi_width+0x330>
   10eb0:	e0bffd43 	ldbu	r2,-11(fp)
   10eb4:	10803fcc 	andi	r2,r2,255
   10eb8:	1004c03a 	cmpne	r2,r2,zero
   10ebc:	1000151e 	bne	r2,zero,10f14 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   10ec0:	e0ffff17 	ldw	r3,-4(fp)
   10ec4:	00800084 	movi	r2,2
   10ec8:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
   10ecc:	e0ffff17 	ldw	r3,-4(fp)
   10ed0:	00800084 	movi	r2,2
   10ed4:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10ed8:	e0bfff17 	ldw	r2,-4(fp)
   10edc:	10800a17 	ldw	r2,40(r2)
   10ee0:	10801404 	addi	r2,r2,80
   10ee4:	1080002b 	ldhuio	r2,0(r2)
   10ee8:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
   10eec:	e0bffa0b 	ldhu	r2,-24(fp)
   10ef0:	10800044 	addi	r2,r2,1
   10ef4:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
   10ef8:	e0bffa0b 	ldhu	r2,-24(fp)
   10efc:	1080008c 	andi	r2,r2,2
   10f00:	1004c03a 	cmpne	r2,r2,zero
   10f04:	10011c1e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
   10f08:	00bffb44 	movi	r2,-19
   10f0c:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10f10:	00011906 	br	11378 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10f14:	e0bfff17 	ldw	r2,-4(fp)
   10f18:	11000a17 	ldw	r4,40(r2)
   10f1c:	01401544 	movi	r5,85
   10f20:	01802604 	movi	r6,152
   10f24:	001021c0 	call	1021c <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   10f28:	e03ffb15 	stw	zero,-20(fp)
   10f2c:	00000f06 	br	10f6c <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   10f30:	e13ffb17 	ldw	r4,-20(fp)
   10f34:	e0bfff17 	ldw	r2,-4(fp)
   10f38:	10800a17 	ldw	r2,40(r2)
   10f3c:	1007883a 	mov	r3,r2
   10f40:	e0bffb17 	ldw	r2,-20(fp)
   10f44:	1885883a 	add	r2,r3,r2
   10f48:	10801004 	addi	r2,r2,64
   10f4c:	10800023 	ldbuio	r2,0(r2)
   10f50:	1007883a 	mov	r3,r2
   10f54:	e0bffc04 	addi	r2,fp,-16
   10f58:	1105883a 	add	r2,r2,r4
   10f5c:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   10f60:	e0bffb17 	ldw	r2,-20(fp)
   10f64:	10800044 	addi	r2,r2,1
   10f68:	e0bffb15 	stw	r2,-20(fp)
   10f6c:	e0bffb17 	ldw	r2,-20(fp)
   10f70:	10800310 	cmplti	r2,r2,12
   10f74:	103fee1e 	bne	r2,zero,10f30 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   10f78:	e0bffc03 	ldbu	r2,-16(fp)
   10f7c:	10803fcc 	andi	r2,r2,255
   10f80:	10801458 	cmpnei	r2,r2,81
   10f84:	1000411e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   10f88:	e0bffc43 	ldbu	r2,-15(fp)
   10f8c:	10803fcc 	andi	r2,r2,255
   10f90:	1004c03a 	cmpne	r2,r2,zero
   10f94:	10003d1e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   10f98:	e0bffc83 	ldbu	r2,-14(fp)
   10f9c:	10803fcc 	andi	r2,r2,255
   10fa0:	1004c03a 	cmpne	r2,r2,zero
   10fa4:	1000391e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   10fa8:	e0bffcc3 	ldbu	r2,-13(fp)
   10fac:	10803fcc 	andi	r2,r2,255
   10fb0:	1004c03a 	cmpne	r2,r2,zero
   10fb4:	1000351e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   10fb8:	e0bffd03 	ldbu	r2,-12(fp)
   10fbc:	10803fcc 	andi	r2,r2,255
   10fc0:	10801498 	cmpnei	r2,r2,82
   10fc4:	1000311e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   10fc8:	e0bffd43 	ldbu	r2,-11(fp)
   10fcc:	10803fcc 	andi	r2,r2,255
   10fd0:	1004c03a 	cmpne	r2,r2,zero
   10fd4:	10002d1e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   10fd8:	e0bffd83 	ldbu	r2,-10(fp)
   10fdc:	10803fcc 	andi	r2,r2,255
   10fe0:	1004c03a 	cmpne	r2,r2,zero
   10fe4:	1000291e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   10fe8:	e0bffdc3 	ldbu	r2,-9(fp)
   10fec:	10803fcc 	andi	r2,r2,255
   10ff0:	1004c03a 	cmpne	r2,r2,zero
   10ff4:	1000251e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   10ff8:	e0bffe03 	ldbu	r2,-8(fp)
   10ffc:	10803fcc 	andi	r2,r2,255
   11000:	10801658 	cmpnei	r2,r2,89
   11004:	1000211e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   11008:	e0bffe43 	ldbu	r2,-7(fp)
   1100c:	10803fcc 	andi	r2,r2,255
   11010:	1004c03a 	cmpne	r2,r2,zero
   11014:	10001d1e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   11018:	e0bffe83 	ldbu	r2,-6(fp)
   1101c:	10803fcc 	andi	r2,r2,255
   11020:	1004c03a 	cmpne	r2,r2,zero
   11024:	1000191e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
   11028:	e0bffec3 	ldbu	r2,-5(fp)
   1102c:	10803fcc 	andi	r2,r2,255
   11030:	1004c03a 	cmpne	r2,r2,zero
   11034:	1000151e 	bne	r2,zero,1108c <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   11038:	e0ffff17 	ldw	r3,-4(fp)
   1103c:	00800104 	movi	r2,4
   11040:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
   11044:	e0ffff17 	ldw	r3,-4(fp)
   11048:	00800104 	movi	r2,4
   1104c:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   11050:	e0bfff17 	ldw	r2,-4(fp)
   11054:	10800a17 	ldw	r2,40(r2)
   11058:	10802804 	addi	r2,r2,160
   1105c:	10800037 	ldwio	r2,0(r2)
   11060:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
   11064:	e0bffa0b 	ldhu	r2,-24(fp)
   11068:	10800044 	addi	r2,r2,1
   1106c:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
   11070:	e0bffa0b 	ldhu	r2,-24(fp)
   11074:	1080010c 	andi	r2,r2,4
   11078:	1004c03a 	cmpne	r2,r2,zero
   1107c:	1000be1e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
   11080:	00bffb44 	movi	r2,-19
   11084:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   11088:	0000bb06 	br	11378 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   1108c:	e0bfff17 	ldw	r2,-4(fp)
   11090:	11000a17 	ldw	r4,40(r2)
   11094:	01401544 	movi	r5,85
   11098:	01802604 	movi	r6,152
   1109c:	00101d40 	call	101d4 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   110a0:	e03ffb15 	stw	zero,-20(fp)
   110a4:	00000f06 	br	110e4 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   110a8:	e13ffb17 	ldw	r4,-20(fp)
   110ac:	e0bfff17 	ldw	r2,-4(fp)
   110b0:	10800a17 	ldw	r2,40(r2)
   110b4:	1007883a 	mov	r3,r2
   110b8:	e0bffb17 	ldw	r2,-20(fp)
   110bc:	1885883a 	add	r2,r3,r2
   110c0:	10801004 	addi	r2,r2,64
   110c4:	10800023 	ldbuio	r2,0(r2)
   110c8:	1007883a 	mov	r3,r2
   110cc:	e0bffc04 	addi	r2,fp,-16
   110d0:	1105883a 	add	r2,r2,r4
   110d4:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   110d8:	e0bffb17 	ldw	r2,-20(fp)
   110dc:	10800044 	addi	r2,r2,1
   110e0:	e0bffb15 	stw	r2,-20(fp)
   110e4:	e0bffb17 	ldw	r2,-20(fp)
   110e8:	10800310 	cmplti	r2,r2,12
   110ec:	103fee1e 	bne	r2,zero,110a8 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   110f0:	e0bffc03 	ldbu	r2,-16(fp)
   110f4:	10803fcc 	andi	r2,r2,255
   110f8:	10801458 	cmpnei	r2,r2,81
   110fc:	1000411e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11100:	e0bffc43 	ldbu	r2,-15(fp)
   11104:	10803fcc 	andi	r2,r2,255
   11108:	1004c03a 	cmpne	r2,r2,zero
   1110c:	10003d1e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11110:	e0bffc83 	ldbu	r2,-14(fp)
   11114:	10803fcc 	andi	r2,r2,255
   11118:	10801458 	cmpnei	r2,r2,81
   1111c:	1000391e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11120:	e0bffcc3 	ldbu	r2,-13(fp)
   11124:	10803fcc 	andi	r2,r2,255
   11128:	1004c03a 	cmpne	r2,r2,zero
   1112c:	1000351e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11130:	e0bffd03 	ldbu	r2,-12(fp)
   11134:	10803fcc 	andi	r2,r2,255
   11138:	10801498 	cmpnei	r2,r2,82
   1113c:	1000311e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11140:	e0bffd43 	ldbu	r2,-11(fp)
   11144:	10803fcc 	andi	r2,r2,255
   11148:	1004c03a 	cmpne	r2,r2,zero
   1114c:	10002d1e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11150:	e0bffd83 	ldbu	r2,-10(fp)
   11154:	10803fcc 	andi	r2,r2,255
   11158:	10801498 	cmpnei	r2,r2,82
   1115c:	1000291e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11160:	e0bffdc3 	ldbu	r2,-9(fp)
   11164:	10803fcc 	andi	r2,r2,255
   11168:	1004c03a 	cmpne	r2,r2,zero
   1116c:	1000251e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11170:	e0bffe03 	ldbu	r2,-8(fp)
   11174:	10803fcc 	andi	r2,r2,255
   11178:	10801658 	cmpnei	r2,r2,89
   1117c:	1000211e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11180:	e0bffe43 	ldbu	r2,-7(fp)
   11184:	10803fcc 	andi	r2,r2,255
   11188:	1004c03a 	cmpne	r2,r2,zero
   1118c:	10001d1e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   11190:	e0bffe83 	ldbu	r2,-6(fp)
   11194:	10803fcc 	andi	r2,r2,255
   11198:	10801658 	cmpnei	r2,r2,89
   1119c:	1000191e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
   111a0:	e0bffec3 	ldbu	r2,-5(fp)
   111a4:	10803fcc 	andi	r2,r2,255
   111a8:	1004c03a 	cmpne	r2,r2,zero
   111ac:	1000151e 	bne	r2,zero,11204 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   111b0:	e0ffff17 	ldw	r3,-4(fp)
   111b4:	00800084 	movi	r2,2
   111b8:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
   111bc:	e0ffff17 	ldw	r3,-4(fp)
   111c0:	00800104 	movi	r2,4
   111c4:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   111c8:	e0bfff17 	ldw	r2,-4(fp)
   111cc:	10800a17 	ldw	r2,40(r2)
   111d0:	10802804 	addi	r2,r2,160
   111d4:	10800037 	ldwio	r2,0(r2)
   111d8:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
   111dc:	e0bffa0b 	ldhu	r2,-24(fp)
   111e0:	10800044 	addi	r2,r2,1
   111e4:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
   111e8:	e0bffa0b 	ldhu	r2,-24(fp)
   111ec:	1080010c 	andi	r2,r2,4
   111f0:	1004c03a 	cmpne	r2,r2,zero
   111f4:	1000601e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
   111f8:	00bffb44 	movi	r2,-19
   111fc:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   11200:	00005d06 	br	11378 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   11204:	e0bfff17 	ldw	r2,-4(fp)
   11208:	11000a17 	ldw	r4,40(r2)
   1120c:	01401544 	movi	r5,85
   11210:	01802604 	movi	r6,152
   11214:	00101480 	call	10148 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   11218:	e03ffb15 	stw	zero,-20(fp)
   1121c:	00000f06 	br	1125c <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   11220:	e13ffb17 	ldw	r4,-20(fp)
   11224:	e0bfff17 	ldw	r2,-4(fp)
   11228:	10800a17 	ldw	r2,40(r2)
   1122c:	1007883a 	mov	r3,r2
   11230:	e0bffb17 	ldw	r2,-20(fp)
   11234:	1885883a 	add	r2,r3,r2
   11238:	10801004 	addi	r2,r2,64
   1123c:	10800023 	ldbuio	r2,0(r2)
   11240:	1007883a 	mov	r3,r2
   11244:	e0bffc04 	addi	r2,fp,-16
   11248:	1105883a 	add	r2,r2,r4
   1124c:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   11250:	e0bffb17 	ldw	r2,-20(fp)
   11254:	10800044 	addi	r2,r2,1
   11258:	e0bffb15 	stw	r2,-20(fp)
   1125c:	e0bffb17 	ldw	r2,-20(fp)
   11260:	10800310 	cmplti	r2,r2,12
   11264:	103fee1e 	bne	r2,zero,11220 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   11268:	e0bffc03 	ldbu	r2,-16(fp)
   1126c:	10803fcc 	andi	r2,r2,255
   11270:	10801458 	cmpnei	r2,r2,81
   11274:	1000401e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   11278:	e0bffc43 	ldbu	r2,-15(fp)
   1127c:	10803fcc 	andi	r2,r2,255
   11280:	10801458 	cmpnei	r2,r2,81
   11284:	10003c1e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   11288:	e0bffc83 	ldbu	r2,-14(fp)
   1128c:	10803fcc 	andi	r2,r2,255
   11290:	10801458 	cmpnei	r2,r2,81
   11294:	1000381e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   11298:	e0bffcc3 	ldbu	r2,-13(fp)
   1129c:	10803fcc 	andi	r2,r2,255
   112a0:	10801458 	cmpnei	r2,r2,81
   112a4:	1000341e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   112a8:	e0bffd03 	ldbu	r2,-12(fp)
   112ac:	10803fcc 	andi	r2,r2,255
   112b0:	10801498 	cmpnei	r2,r2,82
   112b4:	1000301e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   112b8:	e0bffd43 	ldbu	r2,-11(fp)
   112bc:	10803fcc 	andi	r2,r2,255
   112c0:	10801498 	cmpnei	r2,r2,82
   112c4:	10002c1e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   112c8:	e0bffd83 	ldbu	r2,-10(fp)
   112cc:	10803fcc 	andi	r2,r2,255
   112d0:	10801498 	cmpnei	r2,r2,82
   112d4:	1000281e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   112d8:	e0bffdc3 	ldbu	r2,-9(fp)
   112dc:	10803fcc 	andi	r2,r2,255
   112e0:	10801498 	cmpnei	r2,r2,82
   112e4:	1000241e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   112e8:	e0bffe03 	ldbu	r2,-8(fp)
   112ec:	10803fcc 	andi	r2,r2,255
   112f0:	10801658 	cmpnei	r2,r2,89
   112f4:	1000201e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   112f8:	e0bffe43 	ldbu	r2,-7(fp)
   112fc:	10803fcc 	andi	r2,r2,255
   11300:	10801658 	cmpnei	r2,r2,89
   11304:	10001c1e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   11308:	e0bffe83 	ldbu	r2,-6(fp)
   1130c:	10803fcc 	andi	r2,r2,255
   11310:	10801658 	cmpnei	r2,r2,89
   11314:	1000181e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
   11318:	e0bffec3 	ldbu	r2,-5(fp)
   1131c:	10803fcc 	andi	r2,r2,255
   11320:	10801658 	cmpnei	r2,r2,89
   11324:	1000141e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   11328:	e0ffff17 	ldw	r3,-4(fp)
   1132c:	00800044 	movi	r2,1
   11330:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
   11334:	e0ffff17 	ldw	r3,-4(fp)
   11338:	00800104 	movi	r2,4
   1133c:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   11340:	e0bfff17 	ldw	r2,-4(fp)
   11344:	10800a17 	ldw	r2,40(r2)
   11348:	10802804 	addi	r2,r2,160
   1134c:	10800037 	ldwio	r2,0(r2)
   11350:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
   11354:	e0bffa0b 	ldhu	r2,-24(fp)
   11358:	10800044 	addi	r2,r2,1
   1135c:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
   11360:	e0bffa0b 	ldhu	r2,-24(fp)
   11364:	1080010c 	andi	r2,r2,4
   11368:	1004c03a 	cmpne	r2,r2,zero
   1136c:	1000021e 	bne	r2,zero,11378 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
   11370:	00bffb44 	movi	r2,-19
   11374:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
   11378:	e0bff917 	ldw	r2,-28(fp)
}
   1137c:	e037883a 	mov	sp,fp
   11380:	dfc00117 	ldw	ra,4(sp)
   11384:	df000017 	ldw	fp,0(sp)
   11388:	dec00204 	addi	sp,sp,8
   1138c:	f800283a 	ret

00011390 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   11390:	defff904 	addi	sp,sp,-28
   11394:	dfc00615 	stw	ra,24(sp)
   11398:	df000515 	stw	fp,20(sp)
   1139c:	dc000415 	stw	r16,16(sp)
   113a0:	df000404 	addi	fp,sp,16
   113a4:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   113a8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   113ac:	e13fff17 	ldw	r4,-4(fp)
   113b0:	01400544 	movi	r5,21
   113b4:	00105880 	call	10588 <alt_read_16bit_query_entry>
   113b8:	10ffffcc 	andi	r3,r2,65535
   113bc:	e0bfff17 	ldw	r2,-4(fp)
   113c0:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   113c4:	e03ffd15 	stw	zero,-12(fp)
   113c8:	00001006 	br	1140c <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
   113cc:	e43ffd17 	ldw	r16,-12(fp)
   113d0:	e0bfff17 	ldw	r2,-4(fp)
   113d4:	11803417 	ldw	r6,208(r2)
   113d8:	e0bfff17 	ldw	r2,-4(fp)
   113dc:	10c03217 	ldw	r3,200(r2)
   113e0:	e0bffd17 	ldw	r2,-12(fp)
   113e4:	188b883a 	add	r5,r3,r2
   113e8:	e13fff17 	ldw	r4,-4(fp)
   113ec:	303ee83a 	callr	r6
   113f0:	1007883a 	mov	r3,r2
   113f4:	e0bffe04 	addi	r2,fp,-8
   113f8:	1405883a 	add	r2,r2,r16
   113fc:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   11400:	e0bffd17 	ldw	r2,-12(fp)
   11404:	10800044 	addi	r2,r2,1
   11408:	e0bffd15 	stw	r2,-12(fp)
   1140c:	e0bffd17 	ldw	r2,-12(fp)
   11410:	108000d0 	cmplti	r2,r2,3
   11414:	103fed1e 	bne	r2,zero,113cc <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   11418:	e0bffe03 	ldbu	r2,-8(fp)
   1141c:	10803fcc 	andi	r2,r2,255
   11420:	10801418 	cmpnei	r2,r2,80
   11424:	1000081e 	bne	r2,zero,11448 <alt_check_primary_table+0xb8>
   11428:	e0bffe43 	ldbu	r2,-7(fp)
   1142c:	10803fcc 	andi	r2,r2,255
   11430:	10801498 	cmpnei	r2,r2,82
   11434:	1000041e 	bne	r2,zero,11448 <alt_check_primary_table+0xb8>
   11438:	e0bffe83 	ldbu	r2,-6(fp)
   1143c:	10803fcc 	andi	r2,r2,255
   11440:	10801260 	cmpeqi	r2,r2,73
   11444:	1000021e 	bne	r2,zero,11450 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   11448:	00bffb44 	movi	r2,-19
   1144c:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
   11450:	e0bffc17 	ldw	r2,-16(fp)
}
   11454:	e037883a 	mov	sp,fp
   11458:	dfc00217 	ldw	ra,8(sp)
   1145c:	df000117 	ldw	fp,4(sp)
   11460:	dc000017 	ldw	r16,0(sp)
   11464:	dec00304 	addi	sp,sp,12
   11468:	f800283a 	ret

0001146c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1146c:	defffa04 	addi	sp,sp,-24
   11470:	dfc00515 	stw	ra,20(sp)
   11474:	df000415 	stw	fp,16(sp)
   11478:	df000404 	addi	fp,sp,16
   1147c:	e13ffd15 	stw	r4,-12(fp)
   11480:	e17ffe15 	stw	r5,-8(fp)
   11484:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11488:	e0bffd17 	ldw	r2,-12(fp)
   1148c:	10800017 	ldw	r2,0(r2)
   11490:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   11494:	e0bffc17 	ldw	r2,-16(fp)
   11498:	11000a04 	addi	r4,r2,40
   1149c:	e0bffd17 	ldw	r2,-12(fp)
   114a0:	11c00217 	ldw	r7,8(r2)
   114a4:	e17ffe17 	ldw	r5,-8(fp)
   114a8:	e1bfff17 	ldw	r6,-4(fp)
   114ac:	0011ab00 	call	11ab0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   114b0:	e037883a 	mov	sp,fp
   114b4:	dfc00117 	ldw	ra,4(sp)
   114b8:	df000017 	ldw	fp,0(sp)
   114bc:	dec00204 	addi	sp,sp,8
   114c0:	f800283a 	ret

000114c4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   114c4:	defffa04 	addi	sp,sp,-24
   114c8:	dfc00515 	stw	ra,20(sp)
   114cc:	df000415 	stw	fp,16(sp)
   114d0:	df000404 	addi	fp,sp,16
   114d4:	e13ffd15 	stw	r4,-12(fp)
   114d8:	e17ffe15 	stw	r5,-8(fp)
   114dc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   114e0:	e0bffd17 	ldw	r2,-12(fp)
   114e4:	10800017 	ldw	r2,0(r2)
   114e8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   114ec:	e0bffc17 	ldw	r2,-16(fp)
   114f0:	11000a04 	addi	r4,r2,40
   114f4:	e0bffd17 	ldw	r2,-12(fp)
   114f8:	11c00217 	ldw	r7,8(r2)
   114fc:	e17ffe17 	ldw	r5,-8(fp)
   11500:	e1bfff17 	ldw	r6,-4(fp)
   11504:	0011cd40 	call	11cd4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   11508:	e037883a 	mov	sp,fp
   1150c:	dfc00117 	ldw	ra,4(sp)
   11510:	df000017 	ldw	fp,0(sp)
   11514:	dec00204 	addi	sp,sp,8
   11518:	f800283a 	ret

0001151c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   1151c:	defffc04 	addi	sp,sp,-16
   11520:	dfc00315 	stw	ra,12(sp)
   11524:	df000215 	stw	fp,8(sp)
   11528:	df000204 	addi	fp,sp,8
   1152c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11530:	e0bfff17 	ldw	r2,-4(fp)
   11534:	10800017 	ldw	r2,0(r2)
   11538:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   1153c:	e0bffe17 	ldw	r2,-8(fp)
   11540:	11000a04 	addi	r4,r2,40
   11544:	e0bfff17 	ldw	r2,-4(fp)
   11548:	11400217 	ldw	r5,8(r2)
   1154c:	00119480 	call	11948 <altera_avalon_jtag_uart_close>
}
   11550:	e037883a 	mov	sp,fp
   11554:	dfc00117 	ldw	ra,4(sp)
   11558:	df000017 	ldw	fp,0(sp)
   1155c:	dec00204 	addi	sp,sp,8
   11560:	f800283a 	ret

00011564 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   11564:	defffa04 	addi	sp,sp,-24
   11568:	dfc00515 	stw	ra,20(sp)
   1156c:	df000415 	stw	fp,16(sp)
   11570:	df000404 	addi	fp,sp,16
   11574:	e13ffd15 	stw	r4,-12(fp)
   11578:	e17ffe15 	stw	r5,-8(fp)
   1157c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   11580:	e0bffd17 	ldw	r2,-12(fp)
   11584:	10800017 	ldw	r2,0(r2)
   11588:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   1158c:	e0bffc17 	ldw	r2,-16(fp)
   11590:	11000a04 	addi	r4,r2,40
   11594:	e17ffe17 	ldw	r5,-8(fp)
   11598:	e1bfff17 	ldw	r6,-4(fp)
   1159c:	00119bc0 	call	119bc <altera_avalon_jtag_uart_ioctl>
}
   115a0:	e037883a 	mov	sp,fp
   115a4:	dfc00117 	ldw	ra,4(sp)
   115a8:	df000017 	ldw	fp,0(sp)
   115ac:	dec00204 	addi	sp,sp,8
   115b0:	f800283a 	ret

000115b4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   115b4:	defffb04 	addi	sp,sp,-20
   115b8:	dfc00415 	stw	ra,16(sp)
   115bc:	df000315 	stw	fp,12(sp)
   115c0:	df000304 	addi	fp,sp,12
   115c4:	e13ffd15 	stw	r4,-12(fp)
   115c8:	e17ffe15 	stw	r5,-8(fp)
   115cc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   115d0:	e0fffd17 	ldw	r3,-12(fp)
   115d4:	00800044 	movi	r2,1
   115d8:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   115dc:	e0bffd17 	ldw	r2,-12(fp)
   115e0:	10800017 	ldw	r2,0(r2)
   115e4:	11000104 	addi	r4,r2,4
   115e8:	e0bffd17 	ldw	r2,-12(fp)
   115ec:	10800817 	ldw	r2,32(r2)
   115f0:	1007883a 	mov	r3,r2
   115f4:	2005883a 	mov	r2,r4
   115f8:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   115fc:	e13fff17 	ldw	r4,-4(fp)
   11600:	e17ffd17 	ldw	r5,-12(fp)
   11604:	01800074 	movhi	r6,1
   11608:	31859b04 	addi	r6,r6,5740
   1160c:	00019f40 	call	19f4 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   11610:	e0bffd17 	ldw	r2,-12(fp)
   11614:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   11618:	e0bffd17 	ldw	r2,-12(fp)
   1161c:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   11620:	00820034 	movhi	r2,2048
   11624:	10896704 	addi	r2,r2,9628
   11628:	10800017 	ldw	r2,0(r2)
   1162c:	100b883a 	mov	r5,r2
   11630:	01800074 	movhi	r6,1
   11634:	31862604 	addi	r6,r6,6296
   11638:	e1fffd17 	ldw	r7,-12(fp)
   1163c:	00142f80 	call	142f8 <alt_alarm_start>
   11640:	1004403a 	cmpge	r2,r2,zero
   11644:	1000041e 	bne	r2,zero,11658 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   11648:	e0fffd17 	ldw	r3,-12(fp)
   1164c:	00a00034 	movhi	r2,32768
   11650:	10bfffc4 	addi	r2,r2,-1
   11654:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   11658:	e037883a 	mov	sp,fp
   1165c:	dfc00117 	ldw	ra,4(sp)
   11660:	df000017 	ldw	fp,0(sp)
   11664:	dec00204 	addi	sp,sp,8
   11668:	f800283a 	ret

0001166c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   1166c:	defff704 	addi	sp,sp,-36
   11670:	df000815 	stw	fp,32(sp)
   11674:	df000804 	addi	fp,sp,32
   11678:	e13ffe15 	stw	r4,-8(fp)
   1167c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   11680:	e0bffe17 	ldw	r2,-8(fp)
   11684:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
   11688:	e0bffd17 	ldw	r2,-12(fp)
   1168c:	10800017 	ldw	r2,0(r2)
   11690:	e0bffc15 	stw	r2,-16(fp)
   11694:	00000006 	br	11698 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11698:	e0bffc17 	ldw	r2,-16(fp)
   1169c:	10800104 	addi	r2,r2,4
   116a0:	10800037 	ldwio	r2,0(r2)
   116a4:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   116a8:	e0bffb17 	ldw	r2,-20(fp)
   116ac:	1080c00c 	andi	r2,r2,768
   116b0:	1005003a 	cmpeq	r2,r2,zero
   116b4:	1000741e 	bne	r2,zero,11888 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   116b8:	e0bffb17 	ldw	r2,-20(fp)
   116bc:	1080400c 	andi	r2,r2,256
   116c0:	1005003a 	cmpeq	r2,r2,zero
   116c4:	1000351e 	bne	r2,zero,1179c <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   116c8:	00800074 	movhi	r2,1
   116cc:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   116d0:	e0bffd17 	ldw	r2,-12(fp)
   116d4:	10800a17 	ldw	r2,40(r2)
   116d8:	10800044 	addi	r2,r2,1
   116dc:	1081ffcc 	andi	r2,r2,2047
   116e0:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
   116e4:	e0bffd17 	ldw	r2,-12(fp)
   116e8:	10c00b17 	ldw	r3,44(r2)
   116ec:	e0bff917 	ldw	r2,-28(fp)
   116f0:	18801626 	beq	r3,r2,1174c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   116f4:	e0bffc17 	ldw	r2,-16(fp)
   116f8:	10800037 	ldwio	r2,0(r2)
   116fc:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   11700:	e0bffa17 	ldw	r2,-24(fp)
   11704:	10a0000c 	andi	r2,r2,32768
   11708:	1005003a 	cmpeq	r2,r2,zero
   1170c:	10000f1e 	bne	r2,zero,1174c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   11710:	e0bffd17 	ldw	r2,-12(fp)
   11714:	10c00a17 	ldw	r3,40(r2)
   11718:	e0bffa17 	ldw	r2,-24(fp)
   1171c:	1009883a 	mov	r4,r2
   11720:	e0bffd17 	ldw	r2,-12(fp)
   11724:	1885883a 	add	r2,r3,r2
   11728:	10800e04 	addi	r2,r2,56
   1172c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11730:	e0bffd17 	ldw	r2,-12(fp)
   11734:	10800a17 	ldw	r2,40(r2)
   11738:	10800044 	addi	r2,r2,1
   1173c:	10c1ffcc 	andi	r3,r2,2047
   11740:	e0bffd17 	ldw	r2,-12(fp)
   11744:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   11748:	003fe106 	br	116d0 <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   1174c:	e0bffa17 	ldw	r2,-24(fp)
   11750:	10bfffec 	andhi	r2,r2,65535
   11754:	1005003a 	cmpeq	r2,r2,zero
   11758:	1000101e 	bne	r2,zero,1179c <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1175c:	e0bffd17 	ldw	r2,-12(fp)
   11760:	10c00817 	ldw	r3,32(r2)
   11764:	00bfff84 	movi	r2,-2
   11768:	1886703a 	and	r3,r3,r2
   1176c:	e0bffd17 	ldw	r2,-12(fp)
   11770:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   11774:	e0bffc17 	ldw	r2,-16(fp)
   11778:	11000104 	addi	r4,r2,4
   1177c:	e0bffd17 	ldw	r2,-12(fp)
   11780:	10800817 	ldw	r2,32(r2)
   11784:	1007883a 	mov	r3,r2
   11788:	2005883a 	mov	r2,r4
   1178c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11790:	e0bffc17 	ldw	r2,-16(fp)
   11794:	10800104 	addi	r2,r2,4
   11798:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   1179c:	e0bffb17 	ldw	r2,-20(fp)
   117a0:	1080800c 	andi	r2,r2,512
   117a4:	1005003a 	cmpeq	r2,r2,zero
   117a8:	103fbb1e 	bne	r2,zero,11698 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   117ac:	e0bffb17 	ldw	r2,-20(fp)
   117b0:	10bfffec 	andhi	r2,r2,65535
   117b4:	1004d43a 	srli	r2,r2,16
   117b8:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   117bc:	00001506 	br	11814 <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   117c0:	e13ffc17 	ldw	r4,-16(fp)
   117c4:	e0bffd17 	ldw	r2,-12(fp)
   117c8:	10c00d17 	ldw	r3,52(r2)
   117cc:	e0bffd17 	ldw	r2,-12(fp)
   117d0:	1885883a 	add	r2,r3,r2
   117d4:	10820e04 	addi	r2,r2,2104
   117d8:	10800003 	ldbu	r2,0(r2)
   117dc:	10c03fcc 	andi	r3,r2,255
   117e0:	18c0201c 	xori	r3,r3,128
   117e4:	18ffe004 	addi	r3,r3,-128
   117e8:	2005883a 	mov	r2,r4
   117ec:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   117f0:	e0bffd17 	ldw	r2,-12(fp)
   117f4:	10800d17 	ldw	r2,52(r2)
   117f8:	10800044 	addi	r2,r2,1
   117fc:	10c1ffcc 	andi	r3,r2,2047
   11800:	e0bffd17 	ldw	r2,-12(fp)
   11804:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   11808:	e0bff817 	ldw	r2,-32(fp)
   1180c:	10bfffc4 	addi	r2,r2,-1
   11810:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   11814:	e0bff817 	ldw	r2,-32(fp)
   11818:	1005003a 	cmpeq	r2,r2,zero
   1181c:	1000051e 	bne	r2,zero,11834 <altera_avalon_jtag_uart_irq+0x1c8>
   11820:	e0bffd17 	ldw	r2,-12(fp)
   11824:	10c00d17 	ldw	r3,52(r2)
   11828:	e0bffd17 	ldw	r2,-12(fp)
   1182c:	10800c17 	ldw	r2,48(r2)
   11830:	18bfe31e 	bne	r3,r2,117c0 <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   11834:	e0bff817 	ldw	r2,-32(fp)
   11838:	1005003a 	cmpeq	r2,r2,zero
   1183c:	103f961e 	bne	r2,zero,11698 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11840:	e0bffd17 	ldw	r2,-12(fp)
   11844:	10c00817 	ldw	r3,32(r2)
   11848:	00bfff44 	movi	r2,-3
   1184c:	1886703a 	and	r3,r3,r2
   11850:	e0bffd17 	ldw	r2,-12(fp)
   11854:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11858:	e0bffd17 	ldw	r2,-12(fp)
   1185c:	10800017 	ldw	r2,0(r2)
   11860:	11000104 	addi	r4,r2,4
   11864:	e0bffd17 	ldw	r2,-12(fp)
   11868:	10800817 	ldw	r2,32(r2)
   1186c:	1007883a 	mov	r3,r2
   11870:	2005883a 	mov	r2,r4
   11874:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11878:	e0bffc17 	ldw	r2,-16(fp)
   1187c:	10800104 	addi	r2,r2,4
   11880:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   11884:	003f8406 	br	11698 <altera_avalon_jtag_uart_irq+0x2c>
}
   11888:	e037883a 	mov	sp,fp
   1188c:	df000017 	ldw	fp,0(sp)
   11890:	dec00104 	addi	sp,sp,4
   11894:	f800283a 	ret

00011898 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   11898:	defffc04 	addi	sp,sp,-16
   1189c:	df000315 	stw	fp,12(sp)
   118a0:	df000304 	addi	fp,sp,12
   118a4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   118a8:	e0bfff17 	ldw	r2,-4(fp)
   118ac:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   118b0:	e0bffe17 	ldw	r2,-8(fp)
   118b4:	10800017 	ldw	r2,0(r2)
   118b8:	10800104 	addi	r2,r2,4
   118bc:	10800037 	ldwio	r2,0(r2)
   118c0:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   118c4:	e0bffd17 	ldw	r2,-12(fp)
   118c8:	1081000c 	andi	r2,r2,1024
   118cc:	1005003a 	cmpeq	r2,r2,zero
   118d0:	10000c1e 	bne	r2,zero,11904 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   118d4:	e0bffe17 	ldw	r2,-8(fp)
   118d8:	10800017 	ldw	r2,0(r2)
   118dc:	11000104 	addi	r4,r2,4
   118e0:	e0bffe17 	ldw	r2,-8(fp)
   118e4:	10800817 	ldw	r2,32(r2)
   118e8:	10810014 	ori	r2,r2,1024
   118ec:	1007883a 	mov	r3,r2
   118f0:	2005883a 	mov	r2,r4
   118f4:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
   118f8:	e0bffe17 	ldw	r2,-8(fp)
   118fc:	10000915 	stw	zero,36(r2)
   11900:	00000a06 	br	1192c <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   11904:	e0bffe17 	ldw	r2,-8(fp)
   11908:	10c00917 	ldw	r3,36(r2)
   1190c:	00a00034 	movhi	r2,32768
   11910:	10bfff04 	addi	r2,r2,-4
   11914:	10c00536 	bltu	r2,r3,1192c <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
   11918:	e0bffe17 	ldw	r2,-8(fp)
   1191c:	10800917 	ldw	r2,36(r2)
   11920:	10c00044 	addi	r3,r2,1
   11924:	e0bffe17 	ldw	r2,-8(fp)
   11928:	10c00915 	stw	r3,36(r2)
   1192c:	00820034 	movhi	r2,2048
   11930:	10896704 	addi	r2,r2,9628
   11934:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   11938:	e037883a 	mov	sp,fp
   1193c:	df000017 	ldw	fp,0(sp)
   11940:	dec00104 	addi	sp,sp,4
   11944:	f800283a 	ret

00011948 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   11948:	defffc04 	addi	sp,sp,-16
   1194c:	df000315 	stw	fp,12(sp)
   11950:	df000304 	addi	fp,sp,12
   11954:	e13ffd15 	stw	r4,-12(fp)
   11958:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1195c:	00000706 	br	1197c <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   11960:	e0bffe17 	ldw	r2,-8(fp)
   11964:	1090000c 	andi	r2,r2,16384
   11968:	1005003a 	cmpeq	r2,r2,zero
   1196c:	1000031e 	bne	r2,zero,1197c <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
   11970:	00bffd44 	movi	r2,-11
   11974:	e0bfff15 	stw	r2,-4(fp)
   11978:	00000b06 	br	119a8 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1197c:	e0bffd17 	ldw	r2,-12(fp)
   11980:	10c00d17 	ldw	r3,52(r2)
   11984:	e0bffd17 	ldw	r2,-12(fp)
   11988:	10800c17 	ldw	r2,48(r2)
   1198c:	18800526 	beq	r3,r2,119a4 <altera_avalon_jtag_uart_close+0x5c>
   11990:	e0bffd17 	ldw	r2,-12(fp)
   11994:	10c00917 	ldw	r3,36(r2)
   11998:	e0bffd17 	ldw	r2,-12(fp)
   1199c:	10800117 	ldw	r2,4(r2)
   119a0:	18bfef36 	bltu	r3,r2,11960 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   119a4:	e03fff15 	stw	zero,-4(fp)
   119a8:	e0bfff17 	ldw	r2,-4(fp)
}
   119ac:	e037883a 	mov	sp,fp
   119b0:	df000017 	ldw	fp,0(sp)
   119b4:	dec00104 	addi	sp,sp,4
   119b8:	f800283a 	ret

000119bc <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   119bc:	defff804 	addi	sp,sp,-32
   119c0:	df000715 	stw	fp,28(sp)
   119c4:	df000704 	addi	fp,sp,28
   119c8:	e13ffb15 	stw	r4,-20(fp)
   119cc:	e17ffc15 	stw	r5,-16(fp)
   119d0:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
   119d4:	00bff9c4 	movi	r2,-25
   119d8:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
   119dc:	e0bffc17 	ldw	r2,-16(fp)
   119e0:	e0bfff15 	stw	r2,-4(fp)
   119e4:	e0ffff17 	ldw	r3,-4(fp)
   119e8:	189a8060 	cmpeqi	r2,r3,27137
   119ec:	1000041e 	bne	r2,zero,11a00 <altera_avalon_jtag_uart_ioctl+0x44>
   119f0:	e0ffff17 	ldw	r3,-4(fp)
   119f4:	189a80a0 	cmpeqi	r2,r3,27138
   119f8:	10001b1e 	bne	r2,zero,11a68 <altera_avalon_jtag_uart_ioctl+0xac>
   119fc:	00002706 	br	11a9c <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   11a00:	e0bffb17 	ldw	r2,-20(fp)
   11a04:	10c00117 	ldw	r3,4(r2)
   11a08:	00a00034 	movhi	r2,32768
   11a0c:	10bfffc4 	addi	r2,r2,-1
   11a10:	18802226 	beq	r3,r2,11a9c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
   11a14:	e0bffd17 	ldw	r2,-12(fp)
   11a18:	10800017 	ldw	r2,0(r2)
   11a1c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   11a20:	e0bff917 	ldw	r2,-28(fp)
   11a24:	10800090 	cmplti	r2,r2,2
   11a28:	1000071e 	bne	r2,zero,11a48 <altera_avalon_jtag_uart_ioctl+0x8c>
   11a2c:	e0fff917 	ldw	r3,-28(fp)
   11a30:	00a00034 	movhi	r2,32768
   11a34:	10bfffc4 	addi	r2,r2,-1
   11a38:	18800326 	beq	r3,r2,11a48 <altera_avalon_jtag_uart_ioctl+0x8c>
   11a3c:	e0bff917 	ldw	r2,-28(fp)
   11a40:	e0bffe15 	stw	r2,-8(fp)
   11a44:	00000306 	br	11a54 <altera_avalon_jtag_uart_ioctl+0x98>
   11a48:	00e00034 	movhi	r3,32768
   11a4c:	18ffff84 	addi	r3,r3,-2
   11a50:	e0fffe15 	stw	r3,-8(fp)
   11a54:	e0bffb17 	ldw	r2,-20(fp)
   11a58:	e0fffe17 	ldw	r3,-8(fp)
   11a5c:	10c00115 	stw	r3,4(r2)
      rc = 0;
   11a60:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
   11a64:	00000d06 	br	11a9c <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   11a68:	e0bffb17 	ldw	r2,-20(fp)
   11a6c:	10c00117 	ldw	r3,4(r2)
   11a70:	00a00034 	movhi	r2,32768
   11a74:	10bfffc4 	addi	r2,r2,-1
   11a78:	18800826 	beq	r3,r2,11a9c <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   11a7c:	e13ffd17 	ldw	r4,-12(fp)
   11a80:	e0bffb17 	ldw	r2,-20(fp)
   11a84:	10c00917 	ldw	r3,36(r2)
   11a88:	e0bffb17 	ldw	r2,-20(fp)
   11a8c:	10800117 	ldw	r2,4(r2)
   11a90:	1885803a 	cmpltu	r2,r3,r2
   11a94:	20800015 	stw	r2,0(r4)
      rc = 0;
   11a98:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
   11a9c:	e0bffa17 	ldw	r2,-24(fp)
}
   11aa0:	e037883a 	mov	sp,fp
   11aa4:	df000017 	ldw	fp,0(sp)
   11aa8:	dec00104 	addi	sp,sp,4
   11aac:	f800283a 	ret

00011ab0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   11ab0:	defff204 	addi	sp,sp,-56
   11ab4:	dfc00d15 	stw	ra,52(sp)
   11ab8:	df000c15 	stw	fp,48(sp)
   11abc:	df000c04 	addi	fp,sp,48
   11ac0:	e13ffb15 	stw	r4,-20(fp)
   11ac4:	e17ffc15 	stw	r5,-16(fp)
   11ac8:	e1bffd15 	stw	r6,-12(fp)
   11acc:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
   11ad0:	e0bffc17 	ldw	r2,-16(fp)
   11ad4:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11ad8:	00004806 	br	11bfc <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   11adc:	e0bffb17 	ldw	r2,-20(fp)
   11ae0:	10800a17 	ldw	r2,40(r2)
   11ae4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   11ae8:	e0bffb17 	ldw	r2,-20(fp)
   11aec:	10800b17 	ldw	r2,44(r2)
   11af0:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
   11af4:	e0fff717 	ldw	r3,-36(fp)
   11af8:	e0bff617 	ldw	r2,-40(fp)
   11afc:	18800536 	bltu	r3,r2,11b14 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   11b00:	e0bff717 	ldw	r2,-36(fp)
   11b04:	e0fff617 	ldw	r3,-40(fp)
   11b08:	10c5c83a 	sub	r2,r2,r3
   11b0c:	e0bff815 	stw	r2,-32(fp)
   11b10:	00000406 	br	11b24 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   11b14:	00820004 	movi	r2,2048
   11b18:	e0fff617 	ldw	r3,-40(fp)
   11b1c:	10c5c83a 	sub	r2,r2,r3
   11b20:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11b24:	e0bff817 	ldw	r2,-32(fp)
   11b28:	1005003a 	cmpeq	r2,r2,zero
   11b2c:	10001f1e 	bne	r2,zero,11bac <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
   11b30:	e0fffd17 	ldw	r3,-12(fp)
   11b34:	e0bff817 	ldw	r2,-32(fp)
   11b38:	1880022e 	bgeu	r3,r2,11b44 <altera_avalon_jtag_uart_read+0x94>
        n = space;
   11b3c:	e0bffd17 	ldw	r2,-12(fp)
   11b40:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   11b44:	e0bffb17 	ldw	r2,-20(fp)
   11b48:	10c00e04 	addi	r3,r2,56
   11b4c:	e0bff617 	ldw	r2,-40(fp)
   11b50:	1887883a 	add	r3,r3,r2
   11b54:	e0bffa17 	ldw	r2,-24(fp)
   11b58:	1009883a 	mov	r4,r2
   11b5c:	180b883a 	mov	r5,r3
   11b60:	e1bff817 	ldw	r6,-32(fp)
   11b64:	00052900 	call	5290 <memcpy>
      ptr   += n;
   11b68:	e0fff817 	ldw	r3,-32(fp)
   11b6c:	e0bffa17 	ldw	r2,-24(fp)
   11b70:	10c5883a 	add	r2,r2,r3
   11b74:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
   11b78:	e0fffd17 	ldw	r3,-12(fp)
   11b7c:	e0bff817 	ldw	r2,-32(fp)
   11b80:	1885c83a 	sub	r2,r3,r2
   11b84:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11b88:	e0fff617 	ldw	r3,-40(fp)
   11b8c:	e0bff817 	ldw	r2,-32(fp)
   11b90:	1885883a 	add	r2,r3,r2
   11b94:	10c1ffcc 	andi	r3,r2,2047
   11b98:	e0bffb17 	ldw	r2,-20(fp)
   11b9c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   11ba0:	e0bffd17 	ldw	r2,-12(fp)
   11ba4:	10800048 	cmpgei	r2,r2,1
   11ba8:	103fcc1e 	bne	r2,zero,11adc <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
   11bac:	e0fffa17 	ldw	r3,-24(fp)
   11bb0:	e0bffc17 	ldw	r2,-16(fp)
   11bb4:	1880141e 	bne	r3,r2,11c08 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   11bb8:	e0bffe17 	ldw	r2,-8(fp)
   11bbc:	1090000c 	andi	r2,r2,16384
   11bc0:	1004c03a 	cmpne	r2,r2,zero
   11bc4:	1000101e 	bne	r2,zero,11c08 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   11bc8:	e0bffb17 	ldw	r2,-20(fp)
   11bcc:	10c00a17 	ldw	r3,40(r2)
   11bd0:	e0bff717 	ldw	r2,-36(fp)
   11bd4:	1880051e 	bne	r3,r2,11bec <altera_avalon_jtag_uart_read+0x13c>
   11bd8:	e0bffb17 	ldw	r2,-20(fp)
   11bdc:	10c00917 	ldw	r3,36(r2)
   11be0:	e0bffb17 	ldw	r2,-20(fp)
   11be4:	10800117 	ldw	r2,4(r2)
   11be8:	18bff736 	bltu	r3,r2,11bc8 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   11bec:	e0bffb17 	ldw	r2,-20(fp)
   11bf0:	10c00a17 	ldw	r3,40(r2)
   11bf4:	e0bff717 	ldw	r2,-36(fp)
   11bf8:	18800326 	beq	r3,r2,11c08 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11bfc:	e0bffd17 	ldw	r2,-12(fp)
   11c00:	10800048 	cmpgei	r2,r2,1
   11c04:	103fb51e 	bne	r2,zero,11adc <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   11c08:	e0fffa17 	ldw	r3,-24(fp)
   11c0c:	e0bffc17 	ldw	r2,-16(fp)
   11c10:	18801926 	beq	r3,r2,11c78 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11c14:	0005303a 	rdctl	r2,status
   11c18:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11c1c:	e0fff517 	ldw	r3,-44(fp)
   11c20:	00bfff84 	movi	r2,-2
   11c24:	1884703a 	and	r2,r3,r2
   11c28:	1001703a 	wrctl	status,r2
  
  return context;
   11c2c:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   11c30:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   11c34:	e0bffb17 	ldw	r2,-20(fp)
   11c38:	10800817 	ldw	r2,32(r2)
   11c3c:	10c00054 	ori	r3,r2,1
   11c40:	e0bffb17 	ldw	r2,-20(fp)
   11c44:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11c48:	e0bffb17 	ldw	r2,-20(fp)
   11c4c:	10800017 	ldw	r2,0(r2)
   11c50:	11000104 	addi	r4,r2,4
   11c54:	e0bffb17 	ldw	r2,-20(fp)
   11c58:	10800817 	ldw	r2,32(r2)
   11c5c:	1007883a 	mov	r3,r2
   11c60:	2005883a 	mov	r2,r4
   11c64:	10c00035 	stwio	r3,0(r2)
   11c68:	e0bff917 	ldw	r2,-28(fp)
   11c6c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11c70:	e0bff417 	ldw	r2,-48(fp)
   11c74:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   11c78:	e0fffa17 	ldw	r3,-24(fp)
   11c7c:	e0bffc17 	ldw	r2,-16(fp)
   11c80:	18800526 	beq	r3,r2,11c98 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
   11c84:	e0fffa17 	ldw	r3,-24(fp)
   11c88:	e0bffc17 	ldw	r2,-16(fp)
   11c8c:	1887c83a 	sub	r3,r3,r2
   11c90:	e0ffff15 	stw	r3,-4(fp)
   11c94:	00000906 	br	11cbc <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
   11c98:	e0bffe17 	ldw	r2,-8(fp)
   11c9c:	1090000c 	andi	r2,r2,16384
   11ca0:	1005003a 	cmpeq	r2,r2,zero
   11ca4:	1000031e 	bne	r2,zero,11cb4 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   11ca8:	00bffd44 	movi	r2,-11
   11cac:	e0bfff15 	stw	r2,-4(fp)
   11cb0:	00000206 	br	11cbc <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
   11cb4:	00bffec4 	movi	r2,-5
   11cb8:	e0bfff15 	stw	r2,-4(fp)
   11cbc:	e0bfff17 	ldw	r2,-4(fp)
}
   11cc0:	e037883a 	mov	sp,fp
   11cc4:	dfc00117 	ldw	ra,4(sp)
   11cc8:	df000017 	ldw	fp,0(sp)
   11ccc:	dec00204 	addi	sp,sp,8
   11cd0:	f800283a 	ret

00011cd4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   11cd4:	defff204 	addi	sp,sp,-56
   11cd8:	dfc00d15 	stw	ra,52(sp)
   11cdc:	df000c15 	stw	fp,48(sp)
   11ce0:	df000c04 	addi	fp,sp,48
   11ce4:	e13ffb15 	stw	r4,-20(fp)
   11ce8:	e17ffc15 	stw	r5,-16(fp)
   11cec:	e1bffd15 	stw	r6,-12(fp)
   11cf0:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   11cf4:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   11cf8:	e0bffc17 	ldw	r2,-16(fp)
   11cfc:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11d00:	00003a06 	br	11dec <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   11d04:	e0bffb17 	ldw	r2,-20(fp)
   11d08:	10800c17 	ldw	r2,48(r2)
   11d0c:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
   11d10:	e0bffb17 	ldw	r2,-20(fp)
   11d14:	10800d17 	ldw	r2,52(r2)
   11d18:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
   11d1c:	e0fffa17 	ldw	r3,-24(fp)
   11d20:	e0bff917 	ldw	r2,-28(fp)
   11d24:	1880062e 	bgeu	r3,r2,11d40 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   11d28:	e0fff917 	ldw	r3,-28(fp)
   11d2c:	e0bffa17 	ldw	r2,-24(fp)
   11d30:	1885c83a 	sub	r2,r3,r2
   11d34:	10bfffc4 	addi	r2,r2,-1
   11d38:	e0bff815 	stw	r2,-32(fp)
   11d3c:	00000c06 	br	11d70 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
   11d40:	e0bff917 	ldw	r2,-28(fp)
   11d44:	1005003a 	cmpeq	r2,r2,zero
   11d48:	1000051e 	bne	r2,zero,11d60 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   11d4c:	00820004 	movi	r2,2048
   11d50:	e0fffa17 	ldw	r3,-24(fp)
   11d54:	10c5c83a 	sub	r2,r2,r3
   11d58:	e0bff815 	stw	r2,-32(fp)
   11d5c:	00000406 	br	11d70 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   11d60:	0081ffc4 	movi	r2,2047
   11d64:	e0fffa17 	ldw	r3,-24(fp)
   11d68:	10c5c83a 	sub	r2,r2,r3
   11d6c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11d70:	e0bff817 	ldw	r2,-32(fp)
   11d74:	1005003a 	cmpeq	r2,r2,zero
   11d78:	10001f1e 	bne	r2,zero,11df8 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
   11d7c:	e0fffd17 	ldw	r3,-12(fp)
   11d80:	e0bff817 	ldw	r2,-32(fp)
   11d84:	1880022e 	bgeu	r3,r2,11d90 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
   11d88:	e0bffd17 	ldw	r2,-12(fp)
   11d8c:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   11d90:	e0bffb17 	ldw	r2,-20(fp)
   11d94:	10c20e04 	addi	r3,r2,2104
   11d98:	e0bffa17 	ldw	r2,-24(fp)
   11d9c:	1885883a 	add	r2,r3,r2
   11da0:	e0fffc17 	ldw	r3,-16(fp)
   11da4:	1009883a 	mov	r4,r2
   11da8:	180b883a 	mov	r5,r3
   11dac:	e1bff817 	ldw	r6,-32(fp)
   11db0:	00052900 	call	5290 <memcpy>
      ptr   += n;
   11db4:	e0fff817 	ldw	r3,-32(fp)
   11db8:	e0bffc17 	ldw	r2,-16(fp)
   11dbc:	10c5883a 	add	r2,r2,r3
   11dc0:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
   11dc4:	e0fffd17 	ldw	r3,-12(fp)
   11dc8:	e0bff817 	ldw	r2,-32(fp)
   11dcc:	1885c83a 	sub	r2,r3,r2
   11dd0:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11dd4:	e0fffa17 	ldw	r3,-24(fp)
   11dd8:	e0bff817 	ldw	r2,-32(fp)
   11ddc:	1885883a 	add	r2,r3,r2
   11de0:	10c1ffcc 	andi	r3,r2,2047
   11de4:	e0bffb17 	ldw	r2,-20(fp)
   11de8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11dec:	e0bffd17 	ldw	r2,-12(fp)
   11df0:	10800048 	cmpgei	r2,r2,1
   11df4:	103fc31e 	bne	r2,zero,11d04 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11df8:	0005303a 	rdctl	r2,status
   11dfc:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11e00:	e0fff517 	ldw	r3,-44(fp)
   11e04:	00bfff84 	movi	r2,-2
   11e08:	1884703a 	and	r2,r3,r2
   11e0c:	1001703a 	wrctl	status,r2
  
  return context;
   11e10:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   11e14:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11e18:	e0bffb17 	ldw	r2,-20(fp)
   11e1c:	10800817 	ldw	r2,32(r2)
   11e20:	10c00094 	ori	r3,r2,2
   11e24:	e0bffb17 	ldw	r2,-20(fp)
   11e28:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11e2c:	e0bffb17 	ldw	r2,-20(fp)
   11e30:	10800017 	ldw	r2,0(r2)
   11e34:	11000104 	addi	r4,r2,4
   11e38:	e0bffb17 	ldw	r2,-20(fp)
   11e3c:	10800817 	ldw	r2,32(r2)
   11e40:	1007883a 	mov	r3,r2
   11e44:	2005883a 	mov	r2,r4
   11e48:	10c00035 	stwio	r3,0(r2)
   11e4c:	e0bff717 	ldw	r2,-36(fp)
   11e50:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11e54:	e0bff417 	ldw	r2,-48(fp)
   11e58:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   11e5c:	e0bffd17 	ldw	r2,-12(fp)
   11e60:	10800050 	cmplti	r2,r2,1
   11e64:	1000111e 	bne	r2,zero,11eac <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
   11e68:	e0bffe17 	ldw	r2,-8(fp)
   11e6c:	1090000c 	andi	r2,r2,16384
   11e70:	1004c03a 	cmpne	r2,r2,zero
   11e74:	1000101e 	bne	r2,zero,11eb8 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   11e78:	e0bffb17 	ldw	r2,-20(fp)
   11e7c:	10c00d17 	ldw	r3,52(r2)
   11e80:	e0bff917 	ldw	r2,-28(fp)
   11e84:	1880051e 	bne	r3,r2,11e9c <altera_avalon_jtag_uart_write+0x1c8>
   11e88:	e0bffb17 	ldw	r2,-20(fp)
   11e8c:	10c00917 	ldw	r3,36(r2)
   11e90:	e0bffb17 	ldw	r2,-20(fp)
   11e94:	10800117 	ldw	r2,4(r2)
   11e98:	18bff736 	bltu	r3,r2,11e78 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
   11e9c:	e0bffb17 	ldw	r2,-20(fp)
   11ea0:	10c00d17 	ldw	r3,52(r2)
   11ea4:	e0bff917 	ldw	r2,-28(fp)
   11ea8:	18800326 	beq	r3,r2,11eb8 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
   11eac:	e0bffd17 	ldw	r2,-12(fp)
   11eb0:	10800048 	cmpgei	r2,r2,1
   11eb4:	103fcd1e 	bne	r2,zero,11dec <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   11eb8:	e0fffc17 	ldw	r3,-16(fp)
   11ebc:	e0bff617 	ldw	r2,-40(fp)
   11ec0:	18800526 	beq	r3,r2,11ed8 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
   11ec4:	e0fffc17 	ldw	r3,-16(fp)
   11ec8:	e0bff617 	ldw	r2,-40(fp)
   11ecc:	1887c83a 	sub	r3,r3,r2
   11ed0:	e0ffff15 	stw	r3,-4(fp)
   11ed4:	00000906 	br	11efc <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
   11ed8:	e0bffe17 	ldw	r2,-8(fp)
   11edc:	1090000c 	andi	r2,r2,16384
   11ee0:	1005003a 	cmpeq	r2,r2,zero
   11ee4:	1000031e 	bne	r2,zero,11ef4 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
   11ee8:	00bffd44 	movi	r2,-11
   11eec:	e0bfff15 	stw	r2,-4(fp)
   11ef0:	00000206 	br	11efc <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   11ef4:	00bffec4 	movi	r2,-5
   11ef8:	e0bfff15 	stw	r2,-4(fp)
   11efc:	e0bfff17 	ldw	r2,-4(fp)
}
   11f00:	e037883a 	mov	sp,fp
   11f04:	dfc00117 	ldw	ra,4(sp)
   11f08:	df000017 	ldw	fp,0(sp)
   11f0c:	dec00204 	addi	sp,sp,8
   11f10:	f800283a 	ret

00011f14 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   11f14:	defffa04 	addi	sp,sp,-24
   11f18:	dfc00515 	stw	ra,20(sp)
   11f1c:	df000415 	stw	fp,16(sp)
   11f20:	df000404 	addi	fp,sp,16
   11f24:	e13ffe15 	stw	r4,-8(fp)
   11f28:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   11f2c:	e0bffe17 	ldw	r2,-8(fp)
   11f30:	10800017 	ldw	r2,0(r2)
   11f34:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   11f38:	008003f4 	movhi	r2,15
   11f3c:	10909004 	addi	r2,r2,16960
   11f40:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   11f44:	e0bffe17 	ldw	r2,-8(fp)
   11f48:	10800803 	ldbu	r2,32(r2)
   11f4c:	10803fcc 	andi	r2,r2,255
   11f50:	1080201c 	xori	r2,r2,128
   11f54:	10bfe004 	addi	r2,r2,-128
   11f58:	1004c03a 	cmpne	r2,r2,zero
   11f5c:	1000161e 	bne	r2,zero,11fb8 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   11f60:	00000a06 	br	11f8c <lcd_write_command+0x78>
    if (--i == 0)
   11f64:	e0bffc17 	ldw	r2,-16(fp)
   11f68:	10bfffc4 	addi	r2,r2,-1
   11f6c:	e0bffc15 	stw	r2,-16(fp)
   11f70:	e0bffc17 	ldw	r2,-16(fp)
   11f74:	1004c03a 	cmpne	r2,r2,zero
   11f78:	1000041e 	bne	r2,zero,11f8c <lcd_write_command+0x78>
    {
      sp->broken = 1;
   11f7c:	e0fffe17 	ldw	r3,-8(fp)
   11f80:	00800044 	movi	r2,1
   11f84:	18800805 	stb	r2,32(r3)
      return;
   11f88:	00000b06 	br	11fb8 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   11f8c:	e0bffd17 	ldw	r2,-12(fp)
   11f90:	10800104 	addi	r2,r2,4
   11f94:	10800037 	ldwio	r2,0(r2)
   11f98:	1080200c 	andi	r2,r2,128
   11f9c:	1004c03a 	cmpne	r2,r2,zero
   11fa0:	103ff01e 	bne	r2,zero,11f64 <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   11fa4:	01001904 	movi	r4,100
   11fa8:	0014da80 	call	14da8 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   11fac:	e0bffd17 	ldw	r2,-12(fp)
   11fb0:	e0ffff03 	ldbu	r3,-4(fp)
   11fb4:	10c00035 	stwio	r3,0(r2)
}
   11fb8:	e037883a 	mov	sp,fp
   11fbc:	dfc00117 	ldw	ra,4(sp)
   11fc0:	df000017 	ldw	fp,0(sp)
   11fc4:	dec00204 	addi	sp,sp,8
   11fc8:	f800283a 	ret

00011fcc <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   11fcc:	defffa04 	addi	sp,sp,-24
   11fd0:	dfc00515 	stw	ra,20(sp)
   11fd4:	df000415 	stw	fp,16(sp)
   11fd8:	df000404 	addi	fp,sp,16
   11fdc:	e13ffe15 	stw	r4,-8(fp)
   11fe0:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   11fe4:	e0bffe17 	ldw	r2,-8(fp)
   11fe8:	10800017 	ldw	r2,0(r2)
   11fec:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   11ff0:	008003f4 	movhi	r2,15
   11ff4:	10909004 	addi	r2,r2,16960
   11ff8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   11ffc:	e0bffe17 	ldw	r2,-8(fp)
   12000:	10800803 	ldbu	r2,32(r2)
   12004:	10803fcc 	andi	r2,r2,255
   12008:	1080201c 	xori	r2,r2,128
   1200c:	10bfe004 	addi	r2,r2,-128
   12010:	1004c03a 	cmpne	r2,r2,zero
   12014:	10001d1e 	bne	r2,zero,1208c <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12018:	00000a06 	br	12044 <lcd_write_data+0x78>
    if (--i == 0)
   1201c:	e0bffc17 	ldw	r2,-16(fp)
   12020:	10bfffc4 	addi	r2,r2,-1
   12024:	e0bffc15 	stw	r2,-16(fp)
   12028:	e0bffc17 	ldw	r2,-16(fp)
   1202c:	1004c03a 	cmpne	r2,r2,zero
   12030:	1000041e 	bne	r2,zero,12044 <lcd_write_data+0x78>
    {
      sp->broken = 1;
   12034:	e0fffe17 	ldw	r3,-8(fp)
   12038:	00800044 	movi	r2,1
   1203c:	18800805 	stb	r2,32(r3)
      return;
   12040:	00001206 	br	1208c <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12044:	e0bffd17 	ldw	r2,-12(fp)
   12048:	10800104 	addi	r2,r2,4
   1204c:	10800037 	ldwio	r2,0(r2)
   12050:	1080200c 	andi	r2,r2,128
   12054:	1004c03a 	cmpne	r2,r2,zero
   12058:	103ff01e 	bne	r2,zero,1201c <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   1205c:	01001904 	movi	r4,100
   12060:	0014da80 	call	14da8 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   12064:	e0bffd17 	ldw	r2,-12(fp)
   12068:	10800204 	addi	r2,r2,8
   1206c:	e0ffff03 	ldbu	r3,-4(fp)
   12070:	10c00035 	stwio	r3,0(r2)

  sp->address++;
   12074:	e0bffe17 	ldw	r2,-8(fp)
   12078:	108008c3 	ldbu	r2,35(r2)
   1207c:	10800044 	addi	r2,r2,1
   12080:	1007883a 	mov	r3,r2
   12084:	e0bffe17 	ldw	r2,-8(fp)
   12088:	10c008c5 	stb	r3,35(r2)
}
   1208c:	e037883a 	mov	sp,fp
   12090:	dfc00117 	ldw	ra,4(sp)
   12094:	df000017 	ldw	fp,0(sp)
   12098:	dec00204 	addi	sp,sp,8
   1209c:	f800283a 	ret

000120a0 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   120a0:	defffc04 	addi	sp,sp,-16
   120a4:	dfc00315 	stw	ra,12(sp)
   120a8:	df000215 	stw	fp,8(sp)
   120ac:	df000204 	addi	fp,sp,8
   120b0:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   120b4:	e13fff17 	ldw	r4,-4(fp)
   120b8:	01400044 	movi	r5,1
   120bc:	0011f140 	call	11f14 <lcd_write_command>

  sp->x = 0;
   120c0:	e0bfff17 	ldw	r2,-4(fp)
   120c4:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   120c8:	e0bfff17 	ldw	r2,-4(fp)
   120cc:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   120d0:	e0bfff17 	ldw	r2,-4(fp)
   120d4:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   120d8:	e03ffe15 	stw	zero,-8(fp)
   120dc:	00001906 	br	12144 <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   120e0:	e0bffe17 	ldw	r2,-8(fp)
   120e4:	10801924 	muli	r2,r2,100
   120e8:	10c01004 	addi	r3,r2,64
   120ec:	e0bfff17 	ldw	r2,-4(fp)
   120f0:	1889883a 	add	r4,r3,r2
   120f4:	01400804 	movi	r5,32
   120f8:	01801444 	movi	r6,81
   120fc:	00053300 	call	5330 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   12100:	e0bffe17 	ldw	r2,-8(fp)
   12104:	10801924 	muli	r2,r2,100
   12108:	10c00c04 	addi	r3,r2,48
   1210c:	e0bfff17 	ldw	r2,-4(fp)
   12110:	1889883a 	add	r4,r3,r2
   12114:	01400804 	movi	r5,32
   12118:	01800404 	movi	r6,16
   1211c:	00053300 	call	5330 <memset>
    sp->line[y].width = 0;
   12120:	e0bffe17 	ldw	r2,-8(fp)
   12124:	e0ffff17 	ldw	r3,-4(fp)
   12128:	10801924 	muli	r2,r2,100
   1212c:	10c5883a 	add	r2,r2,r3
   12130:	10802404 	addi	r2,r2,144
   12134:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12138:	e0bffe17 	ldw	r2,-8(fp)
   1213c:	10800044 	addi	r2,r2,1
   12140:	e0bffe15 	stw	r2,-8(fp)
   12144:	e0bffe17 	ldw	r2,-8(fp)
   12148:	10800090 	cmplti	r2,r2,2
   1214c:	103fe41e 	bne	r2,zero,120e0 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   12150:	e037883a 	mov	sp,fp
   12154:	dfc00117 	ldw	ra,4(sp)
   12158:	df000017 	ldw	fp,0(sp)
   1215c:	dec00204 	addi	sp,sp,8
   12160:	f800283a 	ret

00012164 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   12164:	defff704 	addi	sp,sp,-36
   12168:	dfc00815 	stw	ra,32(sp)
   1216c:	df000715 	stw	fp,28(sp)
   12170:	df000704 	addi	fp,sp,28
   12174:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   12178:	e0bfff17 	ldw	r2,-4(fp)
   1217c:	10800943 	ldbu	r2,37(r2)
   12180:	10803fcc 	andi	r2,r2,255
   12184:	1080201c 	xori	r2,r2,128
   12188:	10bfe004 	addi	r2,r2,-128
   1218c:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12190:	e03ffe15 	stw	zero,-8(fp)
   12194:	00006606 	br	12330 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   12198:	e0bffe17 	ldw	r2,-8(fp)
   1219c:	e0ffff17 	ldw	r3,-4(fp)
   121a0:	10801924 	muli	r2,r2,100
   121a4:	10c5883a 	add	r2,r2,r3
   121a8:	10802404 	addi	r2,r2,144
   121ac:	10800043 	ldbu	r2,1(r2)
   121b0:	10803fcc 	andi	r2,r2,255
   121b4:	1080201c 	xori	r2,r2,128
   121b8:	10bfe004 	addi	r2,r2,-128
   121bc:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   121c0:	e0bffe17 	ldw	r2,-8(fp)
   121c4:	e0ffff17 	ldw	r3,-4(fp)
   121c8:	10801924 	muli	r2,r2,100
   121cc:	10c5883a 	add	r2,r2,r3
   121d0:	10802404 	addi	r2,r2,144
   121d4:	10800083 	ldbu	r2,2(r2)
   121d8:	10c03fcc 	andi	r3,r2,255
   121dc:	e0bffc17 	ldw	r2,-16(fp)
   121e0:	1885383a 	mul	r2,r3,r2
   121e4:	1005d23a 	srai	r2,r2,8
   121e8:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
   121ec:	e0fffa17 	ldw	r3,-24(fp)
   121f0:	e0bffb17 	ldw	r2,-20(fp)
   121f4:	18800116 	blt	r3,r2,121fc <lcd_repaint_screen+0x98>
      offset = 0;
   121f8:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   121fc:	e03ffd15 	stw	zero,-12(fp)
   12200:	00004506 	br	12318 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   12204:	e17ffe17 	ldw	r5,-8(fp)
   12208:	e0fffd17 	ldw	r3,-12(fp)
   1220c:	e0bffa17 	ldw	r2,-24(fp)
   12210:	1889883a 	add	r4,r3,r2
   12214:	e0bffb17 	ldw	r2,-20(fp)
   12218:	2087283a 	div	r3,r4,r2
   1221c:	e0bffb17 	ldw	r2,-20(fp)
   12220:	1885383a 	mul	r2,r3,r2
   12224:	2089c83a 	sub	r4,r4,r2
   12228:	e0ffff17 	ldw	r3,-4(fp)
   1222c:	28801924 	muli	r2,r5,100
   12230:	10c5883a 	add	r2,r2,r3
   12234:	1105883a 	add	r2,r2,r4
   12238:	10801004 	addi	r2,r2,64
   1223c:	10800003 	ldbu	r2,0(r2)
   12240:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   12244:	e0bffe17 	ldw	r2,-8(fp)
   12248:	e13ffd17 	ldw	r4,-12(fp)
   1224c:	e0ffff17 	ldw	r3,-4(fp)
   12250:	10801924 	muli	r2,r2,100
   12254:	10c5883a 	add	r2,r2,r3
   12258:	1105883a 	add	r2,r2,r4
   1225c:	10800c04 	addi	r2,r2,48
   12260:	10800003 	ldbu	r2,0(r2)
   12264:	10c03fcc 	andi	r3,r2,255
   12268:	18c0201c 	xori	r3,r3,128
   1226c:	18ffe004 	addi	r3,r3,-128
   12270:	e0bff947 	ldb	r2,-27(fp)
   12274:	18802526 	beq	r3,r2,1230c <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   12278:	e0fffe17 	ldw	r3,-8(fp)
   1227c:	d0a01204 	addi	r2,gp,-32696
   12280:	1885883a 	add	r2,r3,r2
   12284:	10800003 	ldbu	r2,0(r2)
   12288:	1007883a 	mov	r3,r2
   1228c:	e0bffd17 	ldw	r2,-12(fp)
   12290:	1885883a 	add	r2,r3,r2
   12294:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
   12298:	e0fff903 	ldbu	r3,-28(fp)
   1229c:	e0bfff17 	ldw	r2,-4(fp)
   122a0:	108008c3 	ldbu	r2,35(r2)
   122a4:	10803fcc 	andi	r2,r2,255
   122a8:	1080201c 	xori	r2,r2,128
   122ac:	10bfe004 	addi	r2,r2,-128
   122b0:	18800926 	beq	r3,r2,122d8 <lcd_repaint_screen+0x174>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   122b4:	e0fff903 	ldbu	r3,-28(fp)
   122b8:	00bfe004 	movi	r2,-128
   122bc:	1884b03a 	or	r2,r3,r2
   122c0:	11403fcc 	andi	r5,r2,255
   122c4:	e13fff17 	ldw	r4,-4(fp)
   122c8:	0011f140 	call	11f14 <lcd_write_command>
          sp->address = address;
   122cc:	e0fff903 	ldbu	r3,-28(fp)
   122d0:	e0bfff17 	ldw	r2,-4(fp)
   122d4:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   122d8:	e0bff943 	ldbu	r2,-27(fp)
   122dc:	11403fcc 	andi	r5,r2,255
   122e0:	e13fff17 	ldw	r4,-4(fp)
   122e4:	0011fcc0 	call	11fcc <lcd_write_data>
        sp->line[y].visible[x] = c;
   122e8:	e0bffe17 	ldw	r2,-8(fp)
   122ec:	e13ffd17 	ldw	r4,-12(fp)
   122f0:	e0ffff17 	ldw	r3,-4(fp)
   122f4:	10801924 	muli	r2,r2,100
   122f8:	10c5883a 	add	r2,r2,r3
   122fc:	1105883a 	add	r2,r2,r4
   12300:	10c00c04 	addi	r3,r2,48
   12304:	e0bff943 	ldbu	r2,-27(fp)
   12308:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   1230c:	e0bffd17 	ldw	r2,-12(fp)
   12310:	10800044 	addi	r2,r2,1
   12314:	e0bffd15 	stw	r2,-12(fp)
   12318:	e0bffd17 	ldw	r2,-12(fp)
   1231c:	10800410 	cmplti	r2,r2,16
   12320:	103fb81e 	bne	r2,zero,12204 <lcd_repaint_screen+0xa0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12324:	e0bffe17 	ldw	r2,-8(fp)
   12328:	10800044 	addi	r2,r2,1
   1232c:	e0bffe15 	stw	r2,-8(fp)
   12330:	e0bffe17 	ldw	r2,-8(fp)
   12334:	10800090 	cmplti	r2,r2,2
   12338:	103f971e 	bne	r2,zero,12198 <lcd_repaint_screen+0x34>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   1233c:	e037883a 	mov	sp,fp
   12340:	dfc00117 	ldw	ra,4(sp)
   12344:	df000017 	ldw	fp,0(sp)
   12348:	dec00204 	addi	sp,sp,8
   1234c:	f800283a 	ret

00012350 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   12350:	defffc04 	addi	sp,sp,-16
   12354:	dfc00315 	stw	ra,12(sp)
   12358:	df000215 	stw	fp,8(sp)
   1235c:	df000204 	addi	fp,sp,8
   12360:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12364:	e03ffe15 	stw	zero,-8(fp)
   12368:	00001d06 	br	123e0 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   1236c:	e0bffe17 	ldw	r2,-8(fp)
   12370:	10800048 	cmpgei	r2,r2,1
   12374:	10000f1e 	bne	r2,zero,123b4 <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   12378:	e0bffe17 	ldw	r2,-8(fp)
   1237c:	10801924 	muli	r2,r2,100
   12380:	10c01004 	addi	r3,r2,64
   12384:	e0bfff17 	ldw	r2,-4(fp)
   12388:	1889883a 	add	r4,r3,r2
   1238c:	e0bffe17 	ldw	r2,-8(fp)
   12390:	10800044 	addi	r2,r2,1
   12394:	10801924 	muli	r2,r2,100
   12398:	10c01004 	addi	r3,r2,64
   1239c:	e0bfff17 	ldw	r2,-4(fp)
   123a0:	1885883a 	add	r2,r3,r2
   123a4:	100b883a 	mov	r5,r2
   123a8:	01801404 	movi	r6,80
   123ac:	00052900 	call	5290 <memcpy>
   123b0:	00000806 	br	123d4 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   123b4:	e0bffe17 	ldw	r2,-8(fp)
   123b8:	10801924 	muli	r2,r2,100
   123bc:	10c01004 	addi	r3,r2,64
   123c0:	e0bfff17 	ldw	r2,-4(fp)
   123c4:	1889883a 	add	r4,r3,r2
   123c8:	01400804 	movi	r5,32
   123cc:	01801404 	movi	r6,80
   123d0:	00053300 	call	5330 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   123d4:	e0bffe17 	ldw	r2,-8(fp)
   123d8:	10800044 	addi	r2,r2,1
   123dc:	e0bffe15 	stw	r2,-8(fp)
   123e0:	e0bffe17 	ldw	r2,-8(fp)
   123e4:	10800090 	cmplti	r2,r2,2
   123e8:	103fe01e 	bne	r2,zero,1236c <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   123ec:	e0bfff17 	ldw	r2,-4(fp)
   123f0:	10800883 	ldbu	r2,34(r2)
   123f4:	10bfffc4 	addi	r2,r2,-1
   123f8:	1007883a 	mov	r3,r2
   123fc:	e0bfff17 	ldw	r2,-4(fp)
   12400:	10c00885 	stb	r3,34(r2)
}
   12404:	e037883a 	mov	sp,fp
   12408:	dfc00117 	ldw	ra,4(sp)
   1240c:	df000017 	ldw	fp,0(sp)
   12410:	dec00204 	addi	sp,sp,8
   12414:	f800283a 	ret

00012418 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   12418:	defff804 	addi	sp,sp,-32
   1241c:	dfc00715 	stw	ra,28(sp)
   12420:	df000615 	stw	fp,24(sp)
   12424:	df000604 	addi	fp,sp,24
   12428:	e13ffd15 	stw	r4,-12(fp)
   1242c:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
   12430:	e03ffc15 	stw	zero,-16(fp)
   12434:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
   12438:	e0bffd17 	ldw	r2,-12(fp)
   1243c:	10800a03 	ldbu	r2,40(r2)
   12440:	10803fcc 	andi	r2,r2,255
   12444:	1080201c 	xori	r2,r2,128
   12448:	10bfe004 	addi	r2,r2,-128
   1244c:	108016d8 	cmpnei	r2,r2,91
   12450:	1000491e 	bne	r2,zero,12578 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
   12454:	e0bffd17 	ldw	r2,-12(fp)
   12458:	10800a04 	addi	r2,r2,40
   1245c:	10800044 	addi	r2,r2,1
   12460:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
   12464:	00000d06 	br	1249c <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   12468:	e0bffc17 	ldw	r2,-16(fp)
   1246c:	10c002a4 	muli	r3,r2,10
   12470:	e0bffa17 	ldw	r2,-24(fp)
   12474:	10800003 	ldbu	r2,0(r2)
   12478:	10803fcc 	andi	r2,r2,255
   1247c:	1080201c 	xori	r2,r2,128
   12480:	10bfe004 	addi	r2,r2,-128
   12484:	1885883a 	add	r2,r3,r2
   12488:	10bff404 	addi	r2,r2,-48
   1248c:	e0bffc15 	stw	r2,-16(fp)
   12490:	e0bffa17 	ldw	r2,-24(fp)
   12494:	10800044 	addi	r2,r2,1
   12498:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   1249c:	e0bffa17 	ldw	r2,-24(fp)
   124a0:	10800003 	ldbu	r2,0(r2)
   124a4:	10803fcc 	andi	r2,r2,255
   124a8:	1080201c 	xori	r2,r2,128
   124ac:	10bfe004 	addi	r2,r2,-128
   124b0:	1007883a 	mov	r3,r2
   124b4:	00820034 	movhi	r2,2048
   124b8:	10894004 	addi	r2,r2,9472
   124bc:	10800017 	ldw	r2,0(r2)
   124c0:	1885883a 	add	r2,r3,r2
   124c4:	10800003 	ldbu	r2,0(r2)
   124c8:	10803fcc 	andi	r2,r2,255
   124cc:	1080010c 	andi	r2,r2,4
   124d0:	1004c03a 	cmpne	r2,r2,zero
   124d4:	103fe41e 	bne	r2,zero,12468 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   124d8:	e0bffa17 	ldw	r2,-24(fp)
   124dc:	10800003 	ldbu	r2,0(r2)
   124e0:	10803fcc 	andi	r2,r2,255
   124e4:	1080201c 	xori	r2,r2,128
   124e8:	10bfe004 	addi	r2,r2,-128
   124ec:	10800ed8 	cmpnei	r2,r2,59
   124f0:	1000231e 	bne	r2,zero,12580 <lcd_handle_escape+0x168>
    {
      ptr++;
   124f4:	e0bffa17 	ldw	r2,-24(fp)
   124f8:	10800044 	addi	r2,r2,1
   124fc:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
   12500:	00000d06 	br	12538 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   12504:	e0bffb17 	ldw	r2,-20(fp)
   12508:	10c002a4 	muli	r3,r2,10
   1250c:	e0bffa17 	ldw	r2,-24(fp)
   12510:	10800003 	ldbu	r2,0(r2)
   12514:	10803fcc 	andi	r2,r2,255
   12518:	1080201c 	xori	r2,r2,128
   1251c:	10bfe004 	addi	r2,r2,-128
   12520:	1885883a 	add	r2,r3,r2
   12524:	10bff404 	addi	r2,r2,-48
   12528:	e0bffb15 	stw	r2,-20(fp)
   1252c:	e0bffa17 	ldw	r2,-24(fp)
   12530:	10800044 	addi	r2,r2,1
   12534:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   12538:	e0bffa17 	ldw	r2,-24(fp)
   1253c:	10800003 	ldbu	r2,0(r2)
   12540:	10803fcc 	andi	r2,r2,255
   12544:	1080201c 	xori	r2,r2,128
   12548:	10bfe004 	addi	r2,r2,-128
   1254c:	1007883a 	mov	r3,r2
   12550:	00820034 	movhi	r2,2048
   12554:	10894004 	addi	r2,r2,9472
   12558:	10800017 	ldw	r2,0(r2)
   1255c:	1885883a 	add	r2,r3,r2
   12560:	10800003 	ldbu	r2,0(r2)
   12564:	10803fcc 	andi	r2,r2,255
   12568:	1080010c 	andi	r2,r2,4
   1256c:	1004c03a 	cmpne	r2,r2,zero
   12570:	103fe41e 	bne	r2,zero,12504 <lcd_handle_escape+0xec>
   12574:	00000206 	br	12580 <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   12578:	00bfffc4 	movi	r2,-1
   1257c:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
   12580:	e0bffe07 	ldb	r2,-8(fp)
   12584:	e0bfff15 	stw	r2,-4(fp)
   12588:	e0ffff17 	ldw	r3,-4(fp)
   1258c:	188012a0 	cmpeqi	r2,r3,74
   12590:	10002f1e 	bne	r2,zero,12650 <lcd_handle_escape+0x238>
   12594:	e0ffff17 	ldw	r3,-4(fp)
   12598:	188012c8 	cmpgei	r2,r3,75
   1259c:	1000041e 	bne	r2,zero,125b0 <lcd_handle_escape+0x198>
   125a0:	e0ffff17 	ldw	r3,-4(fp)
   125a4:	18801220 	cmpeqi	r2,r3,72
   125a8:	1000081e 	bne	r2,zero,125cc <lcd_handle_escape+0x1b4>
   125ac:	00004906 	br	126d4 <lcd_handle_escape+0x2bc>
   125b0:	e0ffff17 	ldw	r3,-4(fp)
   125b4:	188012e0 	cmpeqi	r2,r3,75
   125b8:	10002b1e 	bne	r2,zero,12668 <lcd_handle_escape+0x250>
   125bc:	e0ffff17 	ldw	r3,-4(fp)
   125c0:	188019a0 	cmpeqi	r2,r3,102
   125c4:	1000011e 	bne	r2,zero,125cc <lcd_handle_escape+0x1b4>
   125c8:	00004206 	br	126d4 <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   125cc:	e0bffb17 	ldw	r2,-20(fp)
   125d0:	10800050 	cmplti	r2,r2,1
   125d4:	1000051e 	bne	r2,zero,125ec <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
   125d8:	e0bffb17 	ldw	r2,-20(fp)
   125dc:	10bfffc4 	addi	r2,r2,-1
   125e0:	1007883a 	mov	r3,r2
   125e4:	e0bffd17 	ldw	r2,-12(fp)
   125e8:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   125ec:	e0bffc17 	ldw	r2,-16(fp)
   125f0:	10800050 	cmplti	r2,r2,1
   125f4:	1000371e 	bne	r2,zero,126d4 <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
   125f8:	e0bffc17 	ldw	r2,-16(fp)
   125fc:	10bfffc4 	addi	r2,r2,-1
   12600:	1007883a 	mov	r3,r2
   12604:	e0bffd17 	ldw	r2,-12(fp)
   12608:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   1260c:	e0bffd17 	ldw	r2,-12(fp)
   12610:	10800883 	ldbu	r2,34(r2)
   12614:	10803fcc 	andi	r2,r2,255
   12618:	10800170 	cmpltui	r2,r2,5
   1261c:	1000061e 	bne	r2,zero,12638 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
   12620:	e0fffd17 	ldw	r3,-12(fp)
   12624:	00800104 	movi	r2,4
   12628:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
   1262c:	00000206 	br	12638 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
   12630:	e13ffd17 	ldw	r4,-12(fp)
   12634:	00123500 	call	12350 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   12638:	e0bffd17 	ldw	r2,-12(fp)
   1263c:	10800883 	ldbu	r2,34(r2)
   12640:	10803fcc 	andi	r2,r2,255
   12644:	108000e8 	cmpgeui	r2,r2,3
   12648:	103ff91e 	bne	r2,zero,12630 <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
   1264c:	00002106 	br	126d4 <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   12650:	e0bffc17 	ldw	r2,-16(fp)
   12654:	10800098 	cmpnei	r2,r2,2
   12658:	10001e1e 	bne	r2,zero,126d4 <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
   1265c:	e13ffd17 	ldw	r4,-12(fp)
   12660:	00120a00 	call	120a0 <lcd_clear_screen>
    break;
   12664:	00001b06 	br	126d4 <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   12668:	e0bffc17 	ldw	r2,-16(fp)
   1266c:	10800048 	cmpgei	r2,r2,1
   12670:	1000181e 	bne	r2,zero,126d4 <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   12674:	e0bffd17 	ldw	r2,-12(fp)
   12678:	10800843 	ldbu	r2,33(r2)
   1267c:	10803fcc 	andi	r2,r2,255
   12680:	10801428 	cmpgeui	r2,r2,80
   12684:	1000131e 	bne	r2,zero,126d4 <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   12688:	e0bffd17 	ldw	r2,-12(fp)
   1268c:	10800883 	ldbu	r2,34(r2)
   12690:	10803fcc 	andi	r2,r2,255
   12694:	10801924 	muli	r2,r2,100
   12698:	10c01004 	addi	r3,r2,64
   1269c:	e0bffd17 	ldw	r2,-12(fp)
   126a0:	1887883a 	add	r3,r3,r2
   126a4:	e0bffd17 	ldw	r2,-12(fp)
   126a8:	10800843 	ldbu	r2,33(r2)
   126ac:	10803fcc 	andi	r2,r2,255
   126b0:	1889883a 	add	r4,r3,r2
   126b4:	e0bffd17 	ldw	r2,-12(fp)
   126b8:	10800843 	ldbu	r2,33(r2)
   126bc:	10c03fcc 	andi	r3,r2,255
   126c0:	00801404 	movi	r2,80
   126c4:	10c5c83a 	sub	r2,r2,r3
   126c8:	100d883a 	mov	r6,r2
   126cc:	01400804 	movi	r5,32
   126d0:	00053300 	call	5330 <memset>
    }
    break;
  }
}
   126d4:	e037883a 	mov	sp,fp
   126d8:	dfc00117 	ldw	ra,4(sp)
   126dc:	df000017 	ldw	fp,0(sp)
   126e0:	dec00204 	addi	sp,sp,8
   126e4:	f800283a 	ret

000126e8 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   126e8:	defff304 	addi	sp,sp,-52
   126ec:	dfc00c15 	stw	ra,48(sp)
   126f0:	df000b15 	stw	fp,44(sp)
   126f4:	df000b04 	addi	fp,sp,44
   126f8:	e13ffc15 	stw	r4,-16(fp)
   126fc:	e17ffd15 	stw	r5,-12(fp)
   12700:	e1bffe15 	stw	r6,-8(fp)
   12704:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   12708:	e0bffe17 	ldw	r2,-8(fp)
   1270c:	1007883a 	mov	r3,r2
   12710:	e0bffd17 	ldw	r2,-12(fp)
   12714:	10c5883a 	add	r2,r2,r3
   12718:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1271c:	e0fffc17 	ldw	r3,-16(fp)
   12720:	00800044 	movi	r2,1
   12724:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
   12728:	0000a206 	br	129b4 <altera_avalon_lcd_16207_write+0x2cc>
  {
    char c = *ptr;
   1272c:	e0bffd17 	ldw	r2,-12(fp)
   12730:	10800003 	ldbu	r2,0(r2)
   12734:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
   12738:	e0bffc17 	ldw	r2,-16(fp)
   1273c:	10800903 	ldbu	r2,36(r2)
   12740:	10803fcc 	andi	r2,r2,255
   12744:	1080201c 	xori	r2,r2,128
   12748:	10bfe004 	addi	r2,r2,-128
   1274c:	1004803a 	cmplt	r2,r2,zero
   12750:	10003b1e 	bne	r2,zero,12840 <altera_avalon_lcd_16207_write+0x158>
    {
      unsigned int esccount = sp->esccount;
   12754:	e0bffc17 	ldw	r2,-16(fp)
   12758:	10800903 	ldbu	r2,36(r2)
   1275c:	10803fcc 	andi	r2,r2,255
   12760:	1080201c 	xori	r2,r2,128
   12764:	10bfe004 	addi	r2,r2,-128
   12768:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   1276c:	e0bff717 	ldw	r2,-36(fp)
   12770:	1004c03a 	cmpne	r2,r2,zero
   12774:	1000031e 	bne	r2,zero,12784 <altera_avalon_lcd_16207_write+0x9c>
   12778:	e0bff807 	ldb	r2,-32(fp)
   1277c:	108016d8 	cmpnei	r2,r2,91
   12780:	1000111e 	bne	r2,zero,127c8 <altera_avalon_lcd_16207_write+0xe0>
   12784:	e0bff717 	ldw	r2,-36(fp)
   12788:	1005003a 	cmpeq	r2,r2,zero
   1278c:	10001a1e 	bne	r2,zero,127f8 <altera_avalon_lcd_16207_write+0x110>
   12790:	e0bff807 	ldb	r2,-32(fp)
   12794:	1007883a 	mov	r3,r2
   12798:	00820034 	movhi	r2,2048
   1279c:	10894004 	addi	r2,r2,9472
   127a0:	10800017 	ldw	r2,0(r2)
   127a4:	1885883a 	add	r2,r3,r2
   127a8:	10800003 	ldbu	r2,0(r2)
   127ac:	10803fcc 	andi	r2,r2,255
   127b0:	1080010c 	andi	r2,r2,4
   127b4:	1004c03a 	cmpne	r2,r2,zero
   127b8:	10000f1e 	bne	r2,zero,127f8 <altera_avalon_lcd_16207_write+0x110>
   127bc:	e0bff807 	ldb	r2,-32(fp)
   127c0:	10800ee0 	cmpeqi	r2,r2,59
   127c4:	10000c1e 	bne	r2,zero,127f8 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
   127c8:	e0fff717 	ldw	r3,-36(fp)
   127cc:	e0bffc17 	ldw	r2,-16(fp)
   127d0:	1885883a 	add	r2,r3,r2
   127d4:	10800a04 	addi	r2,r2,40
   127d8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   127dc:	e17ff807 	ldb	r5,-32(fp)
   127e0:	e13ffc17 	ldw	r4,-16(fp)
   127e4:	00124180 	call	12418 <lcd_handle_escape>

        sp->esccount = -1;
   127e8:	e0fffc17 	ldw	r3,-16(fp)
   127ec:	00bfffc4 	movi	r2,-1
   127f0:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   127f4:	00006c06 	br	129a8 <altera_avalon_lcd_16207_write+0x2c0>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   127f8:	e0bffc17 	ldw	r2,-16(fp)
   127fc:	10800903 	ldbu	r2,36(r2)
   12800:	10803fcc 	andi	r2,r2,255
   12804:	108001e8 	cmpgeui	r2,r2,7
   12808:	1000671e 	bne	r2,zero,129a8 <altera_avalon_lcd_16207_write+0x2c0>
      {
        sp->escape[esccount] = c;
   1280c:	e0fff717 	ldw	r3,-36(fp)
   12810:	e0bffc17 	ldw	r2,-16(fp)
   12814:	1885883a 	add	r2,r3,r2
   12818:	10c00a04 	addi	r3,r2,40
   1281c:	e0bff803 	ldbu	r2,-32(fp)
   12820:	18800005 	stb	r2,0(r3)
        sp->esccount++;
   12824:	e0bffc17 	ldw	r2,-16(fp)
   12828:	10800903 	ldbu	r2,36(r2)
   1282c:	10800044 	addi	r2,r2,1
   12830:	1007883a 	mov	r3,r2
   12834:	e0bffc17 	ldw	r2,-16(fp)
   12838:	10c00905 	stb	r3,36(r2)
   1283c:	00005a06 	br	129a8 <altera_avalon_lcd_16207_write+0x2c0>
      }
    }
    else if (c == 27) /* ESC */
   12840:	e0bff807 	ldb	r2,-32(fp)
   12844:	108006d8 	cmpnei	r2,r2,27
   12848:	1000031e 	bne	r2,zero,12858 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->esccount = 0;
   1284c:	e0bffc17 	ldw	r2,-16(fp)
   12850:	10000905 	stb	zero,36(r2)
   12854:	00005406 	br	129a8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\r')
   12858:	e0bff807 	ldb	r2,-32(fp)
   1285c:	10800358 	cmpnei	r2,r2,13
   12860:	1000031e 	bne	r2,zero,12870 <altera_avalon_lcd_16207_write+0x188>
    {
      sp->x = 0;
   12864:	e0bffc17 	ldw	r2,-16(fp)
   12868:	10000845 	stb	zero,33(r2)
   1286c:	00004e06 	br	129a8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\n')
   12870:	e0bff807 	ldb	r2,-32(fp)
   12874:	10800298 	cmpnei	r2,r2,10
   12878:	1000101e 	bne	r2,zero,128bc <altera_avalon_lcd_16207_write+0x1d4>
    {
      sp->x = 0;
   1287c:	e0bffc17 	ldw	r2,-16(fp)
   12880:	10000845 	stb	zero,33(r2)
      sp->y++;
   12884:	e0bffc17 	ldw	r2,-16(fp)
   12888:	10800883 	ldbu	r2,34(r2)
   1288c:	10800044 	addi	r2,r2,1
   12890:	1007883a 	mov	r3,r2
   12894:	e0bffc17 	ldw	r2,-16(fp)
   12898:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   1289c:	e0bffc17 	ldw	r2,-16(fp)
   128a0:	10800883 	ldbu	r2,34(r2)
   128a4:	10803fcc 	andi	r2,r2,255
   128a8:	108000f0 	cmpltui	r2,r2,3
   128ac:	10003e1e 	bne	r2,zero,129a8 <altera_avalon_lcd_16207_write+0x2c0>
        lcd_scroll_up(sp);
   128b0:	e13ffc17 	ldw	r4,-16(fp)
   128b4:	00123500 	call	12350 <lcd_scroll_up>
   128b8:	00003b06 	br	129a8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\b')
   128bc:	e0bff807 	ldb	r2,-32(fp)
   128c0:	10800218 	cmpnei	r2,r2,8
   128c4:	10000c1e 	bne	r2,zero,128f8 <altera_avalon_lcd_16207_write+0x210>
    {
      if (sp->x > 0)
   128c8:	e0bffc17 	ldw	r2,-16(fp)
   128cc:	10800843 	ldbu	r2,33(r2)
   128d0:	10803fcc 	andi	r2,r2,255
   128d4:	1005003a 	cmpeq	r2,r2,zero
   128d8:	1000331e 	bne	r2,zero,129a8 <altera_avalon_lcd_16207_write+0x2c0>
        sp->x--;
   128dc:	e0bffc17 	ldw	r2,-16(fp)
   128e0:	10800843 	ldbu	r2,33(r2)
   128e4:	10bfffc4 	addi	r2,r2,-1
   128e8:	1007883a 	mov	r3,r2
   128ec:	e0bffc17 	ldw	r2,-16(fp)
   128f0:	10c00845 	stb	r3,33(r2)
   128f4:	00002c06 	br	129a8 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (isprint(c))
   128f8:	e0bff807 	ldb	r2,-32(fp)
   128fc:	1007883a 	mov	r3,r2
   12900:	00820034 	movhi	r2,2048
   12904:	10894004 	addi	r2,r2,9472
   12908:	10800017 	ldw	r2,0(r2)
   1290c:	1885883a 	add	r2,r3,r2
   12910:	10800003 	ldbu	r2,0(r2)
   12914:	10803fcc 	andi	r2,r2,255
   12918:	1080201c 	xori	r2,r2,128
   1291c:	10bfe004 	addi	r2,r2,-128
   12920:	108025cc 	andi	r2,r2,151
   12924:	1005003a 	cmpeq	r2,r2,zero
   12928:	10001f1e 	bne	r2,zero,129a8 <altera_avalon_lcd_16207_write+0x2c0>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   1292c:	e0bffc17 	ldw	r2,-16(fp)
   12930:	10800883 	ldbu	r2,34(r2)
   12934:	10803fcc 	andi	r2,r2,255
   12938:	108000b0 	cmpltui	r2,r2,2
   1293c:	1000021e 	bne	r2,zero,12948 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
   12940:	e13ffc17 	ldw	r4,-16(fp)
   12944:	00123500 	call	12350 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   12948:	e0bffc17 	ldw	r2,-16(fp)
   1294c:	10800843 	ldbu	r2,33(r2)
   12950:	10803fcc 	andi	r2,r2,255
   12954:	10801428 	cmpgeui	r2,r2,80
   12958:	10000d1e 	bne	r2,zero,12990 <altera_avalon_lcd_16207_write+0x2a8>
        sp->line[sp->y].data[sp->x] = c;
   1295c:	e0bffc17 	ldw	r2,-16(fp)
   12960:	10800883 	ldbu	r2,34(r2)
   12964:	11003fcc 	andi	r4,r2,255
   12968:	e0bffc17 	ldw	r2,-16(fp)
   1296c:	10800843 	ldbu	r2,33(r2)
   12970:	11403fcc 	andi	r5,r2,255
   12974:	e0fffc17 	ldw	r3,-16(fp)
   12978:	20801924 	muli	r2,r4,100
   1297c:	10c5883a 	add	r2,r2,r3
   12980:	1145883a 	add	r2,r2,r5
   12984:	10c01004 	addi	r3,r2,64
   12988:	e0bff803 	ldbu	r2,-32(fp)
   1298c:	18800005 	stb	r2,0(r3)

      sp->x++;
   12990:	e0bffc17 	ldw	r2,-16(fp)
   12994:	10800843 	ldbu	r2,33(r2)
   12998:	10800044 	addi	r2,r2,1
   1299c:	1007883a 	mov	r3,r2
   129a0:	e0bffc17 	ldw	r2,-16(fp)
   129a4:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   129a8:	e0bffd17 	ldw	r2,-12(fp)
   129ac:	10800044 	addi	r2,r2,1
   129b0:	e0bffd15 	stw	r2,-12(fp)
   129b4:	e0fffd17 	ldw	r3,-12(fp)
   129b8:	e0bffb17 	ldw	r2,-20(fp)
   129bc:	18bf5b36 	bltu	r3,r2,1272c <altera_avalon_lcd_16207_write+0x44>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   129c0:	00800404 	movi	r2,16
   129c4:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   129c8:	e03ffa15 	stw	zero,-24(fp)
   129cc:	00003606 	br	12aa8 <altera_avalon_lcd_16207_write+0x3c0>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   129d0:	00801404 	movi	r2,80
   129d4:	e0bff615 	stw	r2,-40(fp)
   129d8:	00001106 	br	12a20 <altera_avalon_lcd_16207_write+0x338>
      if (sp->line[y].data[width-1] != ' ')
   129dc:	e13ffa17 	ldw	r4,-24(fp)
   129e0:	e0bff617 	ldw	r2,-40(fp)
   129e4:	117fffc4 	addi	r5,r2,-1
   129e8:	e0fffc17 	ldw	r3,-16(fp)
   129ec:	20801924 	muli	r2,r4,100
   129f0:	10c5883a 	add	r2,r2,r3
   129f4:	1145883a 	add	r2,r2,r5
   129f8:	10801004 	addi	r2,r2,64
   129fc:	10800003 	ldbu	r2,0(r2)
   12a00:	10803fcc 	andi	r2,r2,255
   12a04:	1080201c 	xori	r2,r2,128
   12a08:	10bfe004 	addi	r2,r2,-128
   12a0c:	10800818 	cmpnei	r2,r2,32
   12a10:	1000061e 	bne	r2,zero,12a2c <altera_avalon_lcd_16207_write+0x344>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12a14:	e0bff617 	ldw	r2,-40(fp)
   12a18:	10bfffc4 	addi	r2,r2,-1
   12a1c:	e0bff615 	stw	r2,-40(fp)
   12a20:	e0bff617 	ldw	r2,-40(fp)
   12a24:	10800048 	cmpgei	r2,r2,1
   12a28:	103fec1e 	bne	r2,zero,129dc <altera_avalon_lcd_16207_write+0x2f4>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   12a2c:	e0bff617 	ldw	r2,-40(fp)
   12a30:	10800448 	cmpgei	r2,r2,17
   12a34:	1000031e 	bne	r2,zero,12a44 <altera_avalon_lcd_16207_write+0x35c>
      width = ALT_LCD_WIDTH;
   12a38:	00800404 	movi	r2,16
   12a3c:	e0bff615 	stw	r2,-40(fp)
   12a40:	00000306 	br	12a50 <altera_avalon_lcd_16207_write+0x368>
    else
      width++;
   12a44:	e0bff617 	ldw	r2,-40(fp)
   12a48:	10800044 	addi	r2,r2,1
   12a4c:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
   12a50:	e13ffa17 	ldw	r4,-24(fp)
   12a54:	e0bff617 	ldw	r2,-40(fp)
   12a58:	100b883a 	mov	r5,r2
   12a5c:	e0fffc17 	ldw	r3,-16(fp)
   12a60:	20801924 	muli	r2,r4,100
   12a64:	10c5883a 	add	r2,r2,r3
   12a68:	10802404 	addi	r2,r2,144
   12a6c:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
   12a70:	e0fff917 	ldw	r3,-28(fp)
   12a74:	e0bff617 	ldw	r2,-40(fp)
   12a78:	1880020e 	bge	r3,r2,12a84 <altera_avalon_lcd_16207_write+0x39c>
      widthmax = width;
   12a7c:	e0bff617 	ldw	r2,-40(fp)
   12a80:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   12a84:	e0bffa17 	ldw	r2,-24(fp)
   12a88:	e0fffc17 	ldw	r3,-16(fp)
   12a8c:	10801924 	muli	r2,r2,100
   12a90:	10c5883a 	add	r2,r2,r3
   12a94:	10802404 	addi	r2,r2,144
   12a98:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12a9c:	e0bffa17 	ldw	r2,-24(fp)
   12aa0:	10800044 	addi	r2,r2,1
   12aa4:	e0bffa15 	stw	r2,-24(fp)
   12aa8:	e0bffa17 	ldw	r2,-24(fp)
   12aac:	10800090 	cmplti	r2,r2,2
   12ab0:	103fc71e 	bne	r2,zero,129d0 <altera_avalon_lcd_16207_write+0x2e8>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   12ab4:	e0bff917 	ldw	r2,-28(fp)
   12ab8:	10800448 	cmpgei	r2,r2,17
   12abc:	1000031e 	bne	r2,zero,12acc <altera_avalon_lcd_16207_write+0x3e4>
    sp->scrollmax = 0;
   12ac0:	e0bffc17 	ldw	r2,-16(fp)
   12ac4:	10000985 	stb	zero,38(r2)
   12ac8:	00002d06 	br	12b80 <altera_avalon_lcd_16207_write+0x498>
  else
  {
    widthmax *= 2;
   12acc:	e0bff917 	ldw	r2,-28(fp)
   12ad0:	1085883a 	add	r2,r2,r2
   12ad4:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
   12ad8:	e0bff917 	ldw	r2,-28(fp)
   12adc:	1007883a 	mov	r3,r2
   12ae0:	e0bffc17 	ldw	r2,-16(fp)
   12ae4:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12ae8:	e03ffa15 	stw	zero,-24(fp)
   12aec:	00002106 	br	12b74 <altera_avalon_lcd_16207_write+0x48c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   12af0:	e0bffa17 	ldw	r2,-24(fp)
   12af4:	e0fffc17 	ldw	r3,-16(fp)
   12af8:	10801924 	muli	r2,r2,100
   12afc:	10c5883a 	add	r2,r2,r3
   12b00:	10802404 	addi	r2,r2,144
   12b04:	10800043 	ldbu	r2,1(r2)
   12b08:	10803fcc 	andi	r2,r2,255
   12b0c:	1080201c 	xori	r2,r2,128
   12b10:	10bfe004 	addi	r2,r2,-128
   12b14:	10800450 	cmplti	r2,r2,17
   12b18:	1000131e 	bne	r2,zero,12b68 <altera_avalon_lcd_16207_write+0x480>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   12b1c:	e17ffa17 	ldw	r5,-24(fp)
   12b20:	e0bffa17 	ldw	r2,-24(fp)
   12b24:	e0fffc17 	ldw	r3,-16(fp)
   12b28:	10801924 	muli	r2,r2,100
   12b2c:	10c5883a 	add	r2,r2,r3
   12b30:	10802404 	addi	r2,r2,144
   12b34:	10800043 	ldbu	r2,1(r2)
   12b38:	10803fcc 	andi	r2,r2,255
   12b3c:	1080201c 	xori	r2,r2,128
   12b40:	10bfe004 	addi	r2,r2,-128
   12b44:	1006923a 	slli	r3,r2,8
   12b48:	e0bff917 	ldw	r2,-28(fp)
   12b4c:	1885283a 	div	r2,r3,r2
   12b50:	1009883a 	mov	r4,r2
   12b54:	e0fffc17 	ldw	r3,-16(fp)
   12b58:	28801924 	muli	r2,r5,100
   12b5c:	10c5883a 	add	r2,r2,r3
   12b60:	10802404 	addi	r2,r2,144
   12b64:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12b68:	e0bffa17 	ldw	r2,-24(fp)
   12b6c:	10800044 	addi	r2,r2,1
   12b70:	e0bffa15 	stw	r2,-24(fp)
   12b74:	e0bffa17 	ldw	r2,-24(fp)
   12b78:	10800090 	cmplti	r2,r2,2
   12b7c:	103fdc1e 	bne	r2,zero,12af0 <altera_avalon_lcd_16207_write+0x408>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   12b80:	e0bffc17 	ldw	r2,-16(fp)
   12b84:	10800943 	ldbu	r2,37(r2)
   12b88:	10803fcc 	andi	r2,r2,255
   12b8c:	1080201c 	xori	r2,r2,128
   12b90:	10bfe004 	addi	r2,r2,-128
   12b94:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
   12b98:	e13ffc17 	ldw	r4,-16(fp)
   12b9c:	00121640 	call	12164 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   12ba0:	e0bffc17 	ldw	r2,-16(fp)
   12ba4:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   12ba8:	e0bffc17 	ldw	r2,-16(fp)
   12bac:	10800943 	ldbu	r2,37(r2)
   12bb0:	10c03fcc 	andi	r3,r2,255
   12bb4:	18c0201c 	xori	r3,r3,128
   12bb8:	18ffe004 	addi	r3,r3,-128
   12bbc:	e0bff517 	ldw	r2,-44(fp)
   12bc0:	18800426 	beq	r3,r2,12bd4 <altera_avalon_lcd_16207_write+0x4ec>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   12bc4:	e0fffc17 	ldw	r3,-16(fp)
   12bc8:	00800044 	movi	r2,1
   12bcc:	188009c5 	stb	r2,39(r3)
  }
   12bd0:	003feb06 	br	12b80 <altera_avalon_lcd_16207_write+0x498>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   12bd4:	e0bffe17 	ldw	r2,-8(fp)
}
   12bd8:	e037883a 	mov	sp,fp
   12bdc:	dfc00117 	ldw	ra,4(sp)
   12be0:	df000017 	ldw	fp,0(sp)
   12be4:	dec00204 	addi	sp,sp,8
   12be8:	f800283a 	ret

00012bec <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   12bec:	defffc04 	addi	sp,sp,-16
   12bf0:	dfc00315 	stw	ra,12(sp)
   12bf4:	df000215 	stw	fp,8(sp)
   12bf8:	df000204 	addi	fp,sp,8
   12bfc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   12c00:	e0bfff17 	ldw	r2,-4(fp)
   12c04:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   12c08:	e0bffe17 	ldw	r2,-8(fp)
   12c0c:	10800943 	ldbu	r2,37(r2)
   12c10:	10803fcc 	andi	r2,r2,255
   12c14:	1080201c 	xori	r2,r2,128
   12c18:	10bfe004 	addi	r2,r2,-128
   12c1c:	10c00044 	addi	r3,r2,1
   12c20:	e0bffe17 	ldw	r2,-8(fp)
   12c24:	10800983 	ldbu	r2,38(r2)
   12c28:	10803fcc 	andi	r2,r2,255
   12c2c:	1080201c 	xori	r2,r2,128
   12c30:	10bfe004 	addi	r2,r2,-128
   12c34:	18800316 	blt	r3,r2,12c44 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
   12c38:	e0bffe17 	ldw	r2,-8(fp)
   12c3c:	10000945 	stb	zero,37(r2)
   12c40:	00000606 	br	12c5c <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
   12c44:	e0bffe17 	ldw	r2,-8(fp)
   12c48:	10800943 	ldbu	r2,37(r2)
   12c4c:	10800044 	addi	r2,r2,1
   12c50:	1007883a 	mov	r3,r2
   12c54:	e0bffe17 	ldw	r2,-8(fp)
   12c58:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   12c5c:	e0bffe17 	ldw	r2,-8(fp)
   12c60:	10800983 	ldbu	r2,38(r2)
   12c64:	10803fcc 	andi	r2,r2,255
   12c68:	1080201c 	xori	r2,r2,128
   12c6c:	10bfe004 	addi	r2,r2,-128
   12c70:	10800050 	cmplti	r2,r2,1
   12c74:	1000091e 	bne	r2,zero,12c9c <alt_lcd_16207_timeout+0xb0>
   12c78:	e0bffe17 	ldw	r2,-8(fp)
   12c7c:	108009c3 	ldbu	r2,39(r2)
   12c80:	10803fcc 	andi	r2,r2,255
   12c84:	1080201c 	xori	r2,r2,128
   12c88:	10bfe004 	addi	r2,r2,-128
   12c8c:	1004c03a 	cmpne	r2,r2,zero
   12c90:	1000021e 	bne	r2,zero,12c9c <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
   12c94:	e13ffe17 	ldw	r4,-8(fp)
   12c98:	00121640 	call	12164 <lcd_repaint_screen>

  return sp->period;
   12c9c:	e0bffe17 	ldw	r2,-8(fp)
   12ca0:	10800717 	ldw	r2,28(r2)
}
   12ca4:	e037883a 	mov	sp,fp
   12ca8:	dfc00117 	ldw	ra,4(sp)
   12cac:	df000017 	ldw	fp,0(sp)
   12cb0:	dec00204 	addi	sp,sp,8
   12cb4:	f800283a 	ret

00012cb8 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   12cb8:	defffc04 	addi	sp,sp,-16
   12cbc:	dfc00315 	stw	ra,12(sp)
   12cc0:	df000215 	stw	fp,8(sp)
   12cc4:	df000204 	addi	fp,sp,8
   12cc8:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   12ccc:	e0bfff17 	ldw	r2,-4(fp)
   12cd0:	10800017 	ldw	r2,0(r2)
   12cd4:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   12cd8:	e0bfff17 	ldw	r2,-4(fp)
   12cdc:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   12ce0:	010ea604 	movi	r4,15000
   12ce4:	0014da80 	call	14da8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12ce8:	e0bffe17 	ldw	r2,-8(fp)
   12cec:	1007883a 	mov	r3,r2
   12cf0:	00800c04 	movi	r2,48
   12cf4:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   12cf8:	01040104 	movi	r4,4100
   12cfc:	0014da80 	call	14da8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12d00:	e0bffe17 	ldw	r2,-8(fp)
   12d04:	1007883a 	mov	r3,r2
   12d08:	00800c04 	movi	r2,48
   12d0c:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   12d10:	0100fa04 	movi	r4,1000
   12d14:	0014da80 	call	14da8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12d18:	e0bffe17 	ldw	r2,-8(fp)
   12d1c:	1007883a 	mov	r3,r2
   12d20:	00800c04 	movi	r2,48
   12d24:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   12d28:	e13fff17 	ldw	r4,-4(fp)
   12d2c:	01400e04 	movi	r5,56
   12d30:	0011f140 	call	11f14 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   12d34:	e13fff17 	ldw	r4,-4(fp)
   12d38:	01400204 	movi	r5,8
   12d3c:	0011f140 	call	11f14 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   12d40:	e13fff17 	ldw	r4,-4(fp)
   12d44:	00120a00 	call	120a0 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   12d48:	e13fff17 	ldw	r4,-4(fp)
   12d4c:	01400184 	movi	r5,6
   12d50:	0011f140 	call	11f14 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   12d54:	e13fff17 	ldw	r4,-4(fp)
   12d58:	01400304 	movi	r5,12
   12d5c:	0011f140 	call	11f14 <lcd_write_command>

  sp->esccount = -1;
   12d60:	e0ffff17 	ldw	r3,-4(fp)
   12d64:	00bfffc4 	movi	r2,-1
   12d68:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
   12d6c:	e0bfff17 	ldw	r2,-4(fp)
   12d70:	11000a04 	addi	r4,r2,40
   12d74:	000b883a 	mov	r5,zero
   12d78:	01800204 	movi	r6,8
   12d7c:	00053300 	call	5330 <memset>

  sp->scrollpos = 0;
   12d80:	e0bfff17 	ldw	r2,-4(fp)
   12d84:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   12d88:	e0bfff17 	ldw	r2,-4(fp)
   12d8c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   12d90:	e0bfff17 	ldw	r2,-4(fp)
   12d94:	100009c5 	stb	zero,39(r2)
   12d98:	00820034 	movhi	r2,2048
   12d9c:	10896704 	addi	r2,r2,9628
   12da0:	10800017 	ldw	r2,0(r2)
   12da4:	1007883a 	mov	r3,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   12da8:	00800284 	movi	r2,10
   12dac:	1885203a 	divu	r2,r3,r2
   12db0:	1007883a 	mov	r3,r2
   12db4:	e0bfff17 	ldw	r2,-4(fp)
   12db8:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   12dbc:	e0bfff17 	ldw	r2,-4(fp)
   12dc0:	11000104 	addi	r4,r2,4
   12dc4:	e0bfff17 	ldw	r2,-4(fp)
   12dc8:	10800717 	ldw	r2,28(r2)
   12dcc:	100b883a 	mov	r5,r2
   12dd0:	01800074 	movhi	r6,1
   12dd4:	318afb04 	addi	r6,r6,11244
   12dd8:	e1ffff17 	ldw	r7,-4(fp)
   12ddc:	00142f80 	call	142f8 <alt_alarm_start>
}
   12de0:	e037883a 	mov	sp,fp
   12de4:	dfc00117 	ldw	ra,4(sp)
   12de8:	df000017 	ldw	fp,0(sp)
   12dec:	dec00204 	addi	sp,sp,8
   12df0:	f800283a 	ret

00012df4 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   12df4:	defffa04 	addi	sp,sp,-24
   12df8:	dfc00515 	stw	ra,20(sp)
   12dfc:	df000415 	stw	fp,16(sp)
   12e00:	df000404 	addi	fp,sp,16
   12e04:	e13ffd15 	stw	r4,-12(fp)
   12e08:	e17ffe15 	stw	r5,-8(fp)
   12e0c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   12e10:	e0bffd17 	ldw	r2,-12(fp)
   12e14:	10800017 	ldw	r2,0(r2)
   12e18:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   12e1c:	e0bffc17 	ldw	r2,-16(fp)
   12e20:	11000a04 	addi	r4,r2,40
   12e24:	e0bffd17 	ldw	r2,-12(fp)
   12e28:	11c00217 	ldw	r7,8(r2)
   12e2c:	e17ffe17 	ldw	r5,-8(fp)
   12e30:	e1bfff17 	ldw	r6,-4(fp)
   12e34:	00126e80 	call	126e8 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   12e38:	e037883a 	mov	sp,fp
   12e3c:	dfc00117 	ldw	ra,4(sp)
   12e40:	df000017 	ldw	fp,0(sp)
   12e44:	dec00204 	addi	sp,sp,8
   12e48:	f800283a 	ret

00012e4c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   12e4c:	defff904 	addi	sp,sp,-28
   12e50:	dfc00615 	stw	ra,24(sp)
   12e54:	df000515 	stw	fp,20(sp)
   12e58:	df000504 	addi	fp,sp,20
   12e5c:	e13ffe15 	stw	r4,-8(fp)
   12e60:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   12e64:	e0bffe17 	ldw	r2,-8(fp)
   12e68:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   12e6c:	e0bffe17 	ldw	r2,-8(fp)
   12e70:	10800104 	addi	r2,r2,4
   12e74:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12e78:	0005303a 	rdctl	r2,status
   12e7c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12e80:	e0fffc17 	ldw	r3,-16(fp)
   12e84:	00bfff84 	movi	r2,-2
   12e88:	1884703a 	and	r2,r3,r2
   12e8c:	1001703a 	wrctl	status,r2
  
  return context;
   12e90:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   12e94:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
   12e98:	0014c9c0 	call	14c9c <alt_tick>
   12e9c:	e0bffd17 	ldw	r2,-12(fp)
   12ea0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12ea4:	e0bffb17 	ldw	r2,-20(fp)
   12ea8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   12eac:	e037883a 	mov	sp,fp
   12eb0:	dfc00117 	ldw	ra,4(sp)
   12eb4:	df000017 	ldw	fp,0(sp)
   12eb8:	dec00204 	addi	sp,sp,8
   12ebc:	f800283a 	ret

00012ec0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   12ec0:	defff904 	addi	sp,sp,-28
   12ec4:	dfc00615 	stw	ra,24(sp)
   12ec8:	df000515 	stw	fp,20(sp)
   12ecc:	df000504 	addi	fp,sp,20
   12ed0:	e13ffc15 	stw	r4,-16(fp)
   12ed4:	e17ffd15 	stw	r5,-12(fp)
   12ed8:	e1bffe15 	stw	r6,-8(fp)
   12edc:	e1ffff15 	stw	r7,-4(fp)
   12ee0:	e0bfff17 	ldw	r2,-4(fp)
   12ee4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   12ee8:	00820034 	movhi	r2,2048
   12eec:	10896704 	addi	r2,r2,9628
   12ef0:	10800017 	ldw	r2,0(r2)
   12ef4:	1004c03a 	cmpne	r2,r2,zero
   12ef8:	1000041e 	bne	r2,zero,12f0c <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
   12efc:	00c20034 	movhi	r3,2048
   12f00:	18c96704 	addi	r3,r3,9628
   12f04:	e0bffb17 	ldw	r2,-20(fp)
   12f08:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   12f0c:	e0bffc17 	ldw	r2,-16(fp)
   12f10:	10800104 	addi	r2,r2,4
   12f14:	1007883a 	mov	r3,r2
   12f18:	008001c4 	movi	r2,7
   12f1c:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   12f20:	e13ffe17 	ldw	r4,-8(fp)
   12f24:	e17ffc17 	ldw	r5,-16(fp)
   12f28:	01800074 	movhi	r6,1
   12f2c:	318b9304 	addi	r6,r6,11852
   12f30:	00019f40 	call	19f4 <alt_irq_register>
#endif  
}
   12f34:	e037883a 	mov	sp,fp
   12f38:	dfc00117 	ldw	ra,4(sp)
   12f3c:	df000017 	ldw	fp,0(sp)
   12f40:	dec00204 	addi	sp,sp,8
   12f44:	f800283a 	ret

00012f48 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   12f48:	defffa04 	addi	sp,sp,-24
   12f4c:	dfc00515 	stw	ra,20(sp)
   12f50:	df000415 	stw	fp,16(sp)
   12f54:	df000404 	addi	fp,sp,16
   12f58:	e13ffd15 	stw	r4,-12(fp)
   12f5c:	e17ffe15 	stw	r5,-8(fp)
   12f60:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   12f64:	e0bffd17 	ldw	r2,-12(fp)
   12f68:	10800017 	ldw	r2,0(r2)
   12f6c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   12f70:	e0bffc17 	ldw	r2,-16(fp)
   12f74:	11000a04 	addi	r4,r2,40
   12f78:	e0bffd17 	ldw	r2,-12(fp)
   12f7c:	11c00217 	ldw	r7,8(r2)
   12f80:	e17ffe17 	ldw	r5,-8(fp)
   12f84:	e1bfff17 	ldw	r6,-4(fp)
   12f88:	001343c0 	call	1343c <altera_avalon_uart_read>
      fd->fd_flags);
}
   12f8c:	e037883a 	mov	sp,fp
   12f90:	dfc00117 	ldw	ra,4(sp)
   12f94:	df000017 	ldw	fp,0(sp)
   12f98:	dec00204 	addi	sp,sp,8
   12f9c:	f800283a 	ret

00012fa0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   12fa0:	defffa04 	addi	sp,sp,-24
   12fa4:	dfc00515 	stw	ra,20(sp)
   12fa8:	df000415 	stw	fp,16(sp)
   12fac:	df000404 	addi	fp,sp,16
   12fb0:	e13ffd15 	stw	r4,-12(fp)
   12fb4:	e17ffe15 	stw	r5,-8(fp)
   12fb8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   12fbc:	e0bffd17 	ldw	r2,-12(fp)
   12fc0:	10800017 	ldw	r2,0(r2)
   12fc4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   12fc8:	e0bffc17 	ldw	r2,-16(fp)
   12fcc:	11000a04 	addi	r4,r2,40
   12fd0:	e0bffd17 	ldw	r2,-12(fp)
   12fd4:	11c00217 	ldw	r7,8(r2)
   12fd8:	e17ffe17 	ldw	r5,-8(fp)
   12fdc:	e1bfff17 	ldw	r6,-4(fp)
   12fe0:	00136cc0 	call	136cc <altera_avalon_uart_write>
      fd->fd_flags);
}
   12fe4:	e037883a 	mov	sp,fp
   12fe8:	dfc00117 	ldw	ra,4(sp)
   12fec:	df000017 	ldw	fp,0(sp)
   12ff0:	dec00204 	addi	sp,sp,8
   12ff4:	f800283a 	ret

00012ff8 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   12ff8:	defffc04 	addi	sp,sp,-16
   12ffc:	dfc00315 	stw	ra,12(sp)
   13000:	df000215 	stw	fp,8(sp)
   13004:	df000204 	addi	fp,sp,8
   13008:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1300c:	e0bfff17 	ldw	r2,-4(fp)
   13010:	10800017 	ldw	r2,0(r2)
   13014:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   13018:	e0bffe17 	ldw	r2,-8(fp)
   1301c:	11000a04 	addi	r4,r2,40
   13020:	e0bfff17 	ldw	r2,-4(fp)
   13024:	11400217 	ldw	r5,8(r2)
   13028:	00133dc0 	call	133dc <altera_avalon_uart_close>
}
   1302c:	e037883a 	mov	sp,fp
   13030:	dfc00117 	ldw	ra,4(sp)
   13034:	df000017 	ldw	fp,0(sp)
   13038:	dec00204 	addi	sp,sp,8
   1303c:	f800283a 	ret

00013040 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   13040:	defff804 	addi	sp,sp,-32
   13044:	dfc00715 	stw	ra,28(sp)
   13048:	df000615 	stw	fp,24(sp)
   1304c:	df000604 	addi	fp,sp,24
   13050:	e13ffc15 	stw	r4,-16(fp)
   13054:	e17ffd15 	stw	r5,-12(fp)
   13058:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
   1305c:	e0bffc17 	ldw	r2,-16(fp)
   13060:	10800017 	ldw	r2,0(r2)
   13064:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   13068:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1306c:	1004c03a 	cmpne	r2,r2,zero
   13070:	1000061e 	bne	r2,zero,1308c <altera_avalon_uart_init+0x4c>
   13074:	0005883a 	mov	r2,zero
   13078:	1004c03a 	cmpne	r2,r2,zero
   1307c:	1000031e 	bne	r2,zero,1308c <altera_avalon_uart_init+0x4c>
   13080:	0005883a 	mov	r2,zero
   13084:	1005003a 	cmpeq	r2,r2,zero
   13088:	1000031e 	bne	r2,zero,13098 <altera_avalon_uart_init+0x58>
   1308c:	00800044 	movi	r2,1
   13090:	e0bfff15 	stw	r2,-4(fp)
   13094:	00000106 	br	1309c <altera_avalon_uart_init+0x5c>
   13098:	e03fff15 	stw	zero,-4(fp)
   1309c:	e0bfff17 	ldw	r2,-4(fp)
   130a0:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   130a4:	e0bffa17 	ldw	r2,-24(fp)
   130a8:	1004c03a 	cmpne	r2,r2,zero
   130ac:	10000f1e 	bne	r2,zero,130ec <altera_avalon_uart_init+0xac>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   130b0:	e0fffc17 	ldw	r3,-16(fp)
   130b4:	00832004 	movi	r2,3200
   130b8:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   130bc:	e0bffb17 	ldw	r2,-20(fp)
   130c0:	11000304 	addi	r4,r2,12
   130c4:	e0bffc17 	ldw	r2,-16(fp)
   130c8:	10800117 	ldw	r2,4(r2)
   130cc:	1007883a 	mov	r3,r2
   130d0:	2005883a 	mov	r2,r4
   130d4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   130d8:	e13ffe17 	ldw	r4,-8(fp)
   130dc:	e17ffc17 	ldw	r5,-16(fp)
   130e0:	01800074 	movhi	r6,1
   130e4:	318c4004 	addi	r6,r6,12544
   130e8:	00019f40 	call	19f4 <alt_irq_register>
#endif  
  }
}
   130ec:	e037883a 	mov	sp,fp
   130f0:	dfc00117 	ldw	ra,4(sp)
   130f4:	df000017 	ldw	fp,0(sp)
   130f8:	dec00204 	addi	sp,sp,8
   130fc:	f800283a 	ret

00013100 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   13100:	defff904 	addi	sp,sp,-28
   13104:	dfc00615 	stw	ra,24(sp)
   13108:	df000515 	stw	fp,20(sp)
   1310c:	df000504 	addi	fp,sp,20
   13110:	e13ffe15 	stw	r4,-8(fp)
   13114:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   13118:	e0bffe17 	ldw	r2,-8(fp)
   1311c:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
   13120:	e0bffc17 	ldw	r2,-16(fp)
   13124:	10800017 	ldw	r2,0(r2)
   13128:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   1312c:	e0bffb17 	ldw	r2,-20(fp)
   13130:	10800204 	addi	r2,r2,8
   13134:	10800037 	ldwio	r2,0(r2)
   13138:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   1313c:	e0bffb17 	ldw	r2,-20(fp)
   13140:	10800204 	addi	r2,r2,8
   13144:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   13148:	e0bffb17 	ldw	r2,-20(fp)
   1314c:	10800204 	addi	r2,r2,8
   13150:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   13154:	e0bffd17 	ldw	r2,-12(fp)
   13158:	1080200c 	andi	r2,r2,128
   1315c:	1005003a 	cmpeq	r2,r2,zero
   13160:	1000031e 	bne	r2,zero,13170 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   13164:	e13ffc17 	ldw	r4,-16(fp)
   13168:	e17ffd17 	ldw	r5,-12(fp)
   1316c:	00131a00 	call	131a0 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   13170:	e0bffd17 	ldw	r2,-12(fp)
   13174:	1081100c 	andi	r2,r2,1088
   13178:	1005003a 	cmpeq	r2,r2,zero
   1317c:	1000031e 	bne	r2,zero,1318c <altera_avalon_uart_irq+0x8c>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   13180:	e13ffc17 	ldw	r4,-16(fp)
   13184:	e17ffd17 	ldw	r5,-12(fp)
   13188:	00132800 	call	13280 <altera_avalon_uart_txirq>
  }
  

}
   1318c:	e037883a 	mov	sp,fp
   13190:	dfc00117 	ldw	ra,4(sp)
   13194:	df000017 	ldw	fp,0(sp)
   13198:	dec00204 	addi	sp,sp,8
   1319c:	f800283a 	ret

000131a0 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   131a0:	defffc04 	addi	sp,sp,-16
   131a4:	df000315 	stw	fp,12(sp)
   131a8:	df000304 	addi	fp,sp,12
   131ac:	e13ffe15 	stw	r4,-8(fp)
   131b0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   131b4:	e0bfff17 	ldw	r2,-4(fp)
   131b8:	108000cc 	andi	r2,r2,3
   131bc:	1004c03a 	cmpne	r2,r2,zero
   131c0:	10002b1e 	bne	r2,zero,13270 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   131c4:	e0bffe17 	ldw	r2,-8(fp)
   131c8:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   131cc:	e0bffe17 	ldw	r2,-8(fp)
   131d0:	10800317 	ldw	r2,12(r2)
   131d4:	10800044 	addi	r2,r2,1
   131d8:	10800fcc 	andi	r2,r2,63
   131dc:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   131e0:	e0bffe17 	ldw	r2,-8(fp)
   131e4:	11000317 	ldw	r4,12(r2)
   131e8:	e0bffe17 	ldw	r2,-8(fp)
   131ec:	10800017 	ldw	r2,0(r2)
   131f0:	10800037 	ldwio	r2,0(r2)
   131f4:	1007883a 	mov	r3,r2
   131f8:	e0bffe17 	ldw	r2,-8(fp)
   131fc:	2085883a 	add	r2,r4,r2
   13200:	10800704 	addi	r2,r2,28
   13204:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
   13208:	e0fffe17 	ldw	r3,-8(fp)
   1320c:	e0bffd17 	ldw	r2,-12(fp)
   13210:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13214:	e0bffe17 	ldw	r2,-8(fp)
   13218:	10800317 	ldw	r2,12(r2)
   1321c:	10800044 	addi	r2,r2,1
   13220:	10800fcc 	andi	r2,r2,63
   13224:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   13228:	e0bffe17 	ldw	r2,-8(fp)
   1322c:	10c00217 	ldw	r3,8(r2)
   13230:	e0bffd17 	ldw	r2,-12(fp)
   13234:	18800e1e 	bne	r3,r2,13270 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13238:	e0bffe17 	ldw	r2,-8(fp)
   1323c:	10c00117 	ldw	r3,4(r2)
   13240:	00bfdfc4 	movi	r2,-129
   13244:	1886703a 	and	r3,r3,r2
   13248:	e0bffe17 	ldw	r2,-8(fp)
   1324c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   13250:	e0bffe17 	ldw	r2,-8(fp)
   13254:	10800017 	ldw	r2,0(r2)
   13258:	11000304 	addi	r4,r2,12
   1325c:	e0bffe17 	ldw	r2,-8(fp)
   13260:	10800117 	ldw	r2,4(r2)
   13264:	1007883a 	mov	r3,r2
   13268:	2005883a 	mov	r2,r4
   1326c:	10c00035 	stwio	r3,0(r2)
  }   
}
   13270:	e037883a 	mov	sp,fp
   13274:	df000017 	ldw	fp,0(sp)
   13278:	dec00104 	addi	sp,sp,4
   1327c:	f800283a 	ret

00013280 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   13280:	defffd04 	addi	sp,sp,-12
   13284:	df000215 	stw	fp,8(sp)
   13288:	df000204 	addi	fp,sp,8
   1328c:	e13ffe15 	stw	r4,-8(fp)
   13290:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   13294:	e0bffe17 	ldw	r2,-8(fp)
   13298:	10c00417 	ldw	r3,16(r2)
   1329c:	e0bffe17 	ldw	r2,-8(fp)
   132a0:	10800517 	ldw	r2,20(r2)
   132a4:	18803626 	beq	r3,r2,13380 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   132a8:	e0bffe17 	ldw	r2,-8(fp)
   132ac:	10800617 	ldw	r2,24(r2)
   132b0:	1080008c 	andi	r2,r2,2
   132b4:	1005003a 	cmpeq	r2,r2,zero
   132b8:	1000041e 	bne	r2,zero,132cc <altera_avalon_uart_txirq+0x4c>
   132bc:	e0bfff17 	ldw	r2,-4(fp)
   132c0:	1082000c 	andi	r2,r2,2048
   132c4:	1005003a 	cmpeq	r2,r2,zero
   132c8:	10001e1e 	bne	r2,zero,13344 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   132cc:	e0bffe17 	ldw	r2,-8(fp)
   132d0:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   132d4:	e0bffe17 	ldw	r2,-8(fp)
   132d8:	10800017 	ldw	r2,0(r2)
   132dc:	11000104 	addi	r4,r2,4
   132e0:	e0bffe17 	ldw	r2,-8(fp)
   132e4:	10c00417 	ldw	r3,16(r2)
   132e8:	e0bffe17 	ldw	r2,-8(fp)
   132ec:	1885883a 	add	r2,r3,r2
   132f0:	10801704 	addi	r2,r2,92
   132f4:	10800003 	ldbu	r2,0(r2)
   132f8:	10c03fcc 	andi	r3,r2,255
   132fc:	2005883a 	mov	r2,r4
   13300:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   13304:	e0bffe17 	ldw	r2,-8(fp)
   13308:	10800417 	ldw	r2,16(r2)
   1330c:	10c00044 	addi	r3,r2,1
   13310:	e0bffe17 	ldw	r2,-8(fp)
   13314:	10c00415 	stw	r3,16(r2)
   13318:	e0bffe17 	ldw	r2,-8(fp)
   1331c:	10800417 	ldw	r2,16(r2)
   13320:	10c00fcc 	andi	r3,r2,63
   13324:	e0bffe17 	ldw	r2,-8(fp)
   13328:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1332c:	e0bffe17 	ldw	r2,-8(fp)
   13330:	10800117 	ldw	r2,4(r2)
   13334:	10c01014 	ori	r3,r2,64
   13338:	e0bffe17 	ldw	r2,-8(fp)
   1333c:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   13340:	00000f06 	br	13380 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   13344:	e0bffe17 	ldw	r2,-8(fp)
   13348:	10800017 	ldw	r2,0(r2)
   1334c:	10800204 	addi	r2,r2,8
   13350:	10800037 	ldwio	r2,0(r2)
   13354:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   13358:	e0bfff17 	ldw	r2,-4(fp)
   1335c:	1082000c 	andi	r2,r2,2048
   13360:	1004c03a 	cmpne	r2,r2,zero
   13364:	1000061e 	bne	r2,zero,13380 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   13368:	e0bffe17 	ldw	r2,-8(fp)
   1336c:	10c00117 	ldw	r3,4(r2)
   13370:	00bfefc4 	movi	r2,-65
   13374:	1886703a 	and	r3,r3,r2
   13378:	e0bffe17 	ldw	r2,-8(fp)
   1337c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   13380:	e0bffe17 	ldw	r2,-8(fp)
   13384:	10c00417 	ldw	r3,16(r2)
   13388:	e0bffe17 	ldw	r2,-8(fp)
   1338c:	10800517 	ldw	r2,20(r2)
   13390:	1880061e 	bne	r3,r2,133ac <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13394:	e0bffe17 	ldw	r2,-8(fp)
   13398:	10c00117 	ldw	r3,4(r2)
   1339c:	00beefc4 	movi	r2,-1089
   133a0:	1886703a 	and	r3,r3,r2
   133a4:	e0bffe17 	ldw	r2,-8(fp)
   133a8:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   133ac:	e0bffe17 	ldw	r2,-8(fp)
   133b0:	10800017 	ldw	r2,0(r2)
   133b4:	11000304 	addi	r4,r2,12
   133b8:	e0bffe17 	ldw	r2,-8(fp)
   133bc:	10800117 	ldw	r2,4(r2)
   133c0:	1007883a 	mov	r3,r2
   133c4:	2005883a 	mov	r2,r4
   133c8:	10c00035 	stwio	r3,0(r2)
}
   133cc:	e037883a 	mov	sp,fp
   133d0:	df000017 	ldw	fp,0(sp)
   133d4:	dec00104 	addi	sp,sp,4
   133d8:	f800283a 	ret

000133dc <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   133dc:	defffc04 	addi	sp,sp,-16
   133e0:	df000315 	stw	fp,12(sp)
   133e4:	df000304 	addi	fp,sp,12
   133e8:	e13ffd15 	stw	r4,-12(fp)
   133ec:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   133f0:	00000706 	br	13410 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   133f4:	e0bffe17 	ldw	r2,-8(fp)
   133f8:	1090000c 	andi	r2,r2,16384
   133fc:	1005003a 	cmpeq	r2,r2,zero
   13400:	1000031e 	bne	r2,zero,13410 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
   13404:	00bffd44 	movi	r2,-11
   13408:	e0bfff15 	stw	r2,-4(fp)
   1340c:	00000606 	br	13428 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   13410:	e0bffd17 	ldw	r2,-12(fp)
   13414:	10c00417 	ldw	r3,16(r2)
   13418:	e0bffd17 	ldw	r2,-12(fp)
   1341c:	10800517 	ldw	r2,20(r2)
   13420:	18bff41e 	bne	r3,r2,133f4 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   13424:	e03fff15 	stw	zero,-4(fp)
   13428:	e0bfff17 	ldw	r2,-4(fp)
}
   1342c:	e037883a 	mov	sp,fp
   13430:	df000017 	ldw	fp,0(sp)
   13434:	dec00104 	addi	sp,sp,4
   13438:	f800283a 	ret

0001343c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   1343c:	defff004 	addi	sp,sp,-64
   13440:	dfc00f15 	stw	ra,60(sp)
   13444:	df000e15 	stw	fp,56(sp)
   13448:	df000e04 	addi	fp,sp,56
   1344c:	e13ffb15 	stw	r4,-20(fp)
   13450:	e17ffc15 	stw	r5,-16(fp)
   13454:	e1bffd15 	stw	r6,-12(fp)
   13458:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
   1345c:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
   13460:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   13464:	e0bffe17 	ldw	r2,-8(fp)
   13468:	1090000c 	andi	r2,r2,16384
   1346c:	1005003a 	cmpeq	r2,r2,zero
   13470:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
   13474:	e0bffb17 	ldw	r2,-20(fp)
   13478:	10800217 	ldw	r2,8(r2)
   1347c:	10800044 	addi	r2,r2,1
   13480:	10800fcc 	andi	r2,r2,63
   13484:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   13488:	00001906 	br	134f0 <altera_avalon_uart_read+0xb4>
    {
      count++;
   1348c:	e0bff617 	ldw	r2,-40(fp)
   13490:	10800044 	addi	r2,r2,1
   13494:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   13498:	e0bffb17 	ldw	r2,-20(fp)
   1349c:	10c00217 	ldw	r3,8(r2)
   134a0:	e0bffb17 	ldw	r2,-20(fp)
   134a4:	1885883a 	add	r2,r3,r2
   134a8:	10800704 	addi	r2,r2,28
   134ac:	10800003 	ldbu	r2,0(r2)
   134b0:	1007883a 	mov	r3,r2
   134b4:	e0bffc17 	ldw	r2,-16(fp)
   134b8:	10c00005 	stb	r3,0(r2)
   134bc:	e0bffc17 	ldw	r2,-16(fp)
   134c0:	10800044 	addi	r2,r2,1
   134c4:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
   134c8:	e0bffb17 	ldw	r2,-20(fp)
   134cc:	10800217 	ldw	r2,8(r2)
   134d0:	10c00044 	addi	r3,r2,1
   134d4:	e0bffb17 	ldw	r2,-20(fp)
   134d8:	10c00215 	stw	r3,8(r2)
   134dc:	e0bffb17 	ldw	r2,-20(fp)
   134e0:	10800217 	ldw	r2,8(r2)
   134e4:	10c00fcc 	andi	r3,r2,63
   134e8:	e0bffb17 	ldw	r2,-20(fp)
   134ec:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   134f0:	e0fff617 	ldw	r3,-40(fp)
   134f4:	e0bffd17 	ldw	r2,-12(fp)
   134f8:	1880050e 	bge	r3,r2,13510 <altera_avalon_uart_read+0xd4>
   134fc:	e0bffb17 	ldw	r2,-20(fp)
   13500:	10c00217 	ldw	r3,8(r2)
   13504:	e0bffb17 	ldw	r2,-20(fp)
   13508:	10800317 	ldw	r2,12(r2)
   1350c:	18bfdf1e 	bne	r3,r2,1348c <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   13510:	e0bff617 	ldw	r2,-40(fp)
   13514:	1004c03a 	cmpne	r2,r2,zero
   13518:	1000271e 	bne	r2,zero,135b8 <altera_avalon_uart_read+0x17c>
   1351c:	e0bffb17 	ldw	r2,-20(fp)
   13520:	10c00217 	ldw	r3,8(r2)
   13524:	e0bffb17 	ldw	r2,-20(fp)
   13528:	10800317 	ldw	r2,12(r2)
   1352c:	1880221e 	bne	r3,r2,135b8 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
   13530:	e0bff917 	ldw	r2,-28(fp)
   13534:	1004c03a 	cmpne	r2,r2,zero
   13538:	1000061e 	bne	r2,zero,13554 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   1353c:	001366c0 	call	1366c <alt_get_errno>
   13540:	00c002c4 	movi	r3,11
   13544:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
   13548:	00800044 	movi	r2,1
   1354c:	e0bff705 	stb	r2,-36(fp)
        break;
   13550:	00001f06 	br	135d0 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13554:	0005303a 	rdctl	r2,status
   13558:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1355c:	e0fff517 	ldw	r3,-44(fp)
   13560:	00bfff84 	movi	r2,-2
   13564:	1884703a 	and	r2,r3,r2
   13568:	1001703a 	wrctl	status,r2
  
  return context;
   1356c:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   13570:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13574:	e0bffb17 	ldw	r2,-20(fp)
   13578:	10800117 	ldw	r2,4(r2)
   1357c:	10c02014 	ori	r3,r2,128
   13580:	e0bffb17 	ldw	r2,-20(fp)
   13584:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13588:	e0bffb17 	ldw	r2,-20(fp)
   1358c:	10800017 	ldw	r2,0(r2)
   13590:	11000304 	addi	r4,r2,12
   13594:	e0bffb17 	ldw	r2,-20(fp)
   13598:	10800117 	ldw	r2,4(r2)
   1359c:	1007883a 	mov	r3,r2
   135a0:	2005883a 	mov	r2,r4
   135a4:	10c00035 	stwio	r3,0(r2)
   135a8:	e0bffa17 	ldw	r2,-24(fp)
   135ac:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   135b0:	e0bff417 	ldw	r2,-48(fp)
   135b4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   135b8:	e0bff617 	ldw	r2,-40(fp)
   135bc:	1004c03a 	cmpne	r2,r2,zero
   135c0:	1000031e 	bne	r2,zero,135d0 <altera_avalon_uart_read+0x194>
   135c4:	e0bffd17 	ldw	r2,-12(fp)
   135c8:	1004c03a 	cmpne	r2,r2,zero
   135cc:	103fc81e 	bne	r2,zero,134f0 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   135d0:	0005303a 	rdctl	r2,status
   135d4:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   135d8:	e0fff317 	ldw	r3,-52(fp)
   135dc:	00bfff84 	movi	r2,-2
   135e0:	1884703a 	and	r2,r3,r2
   135e4:	1001703a 	wrctl	status,r2
  
  return context;
   135e8:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   135ec:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   135f0:	e0bffb17 	ldw	r2,-20(fp)
   135f4:	10800117 	ldw	r2,4(r2)
   135f8:	10c02014 	ori	r3,r2,128
   135fc:	e0bffb17 	ldw	r2,-20(fp)
   13600:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13604:	e0bffb17 	ldw	r2,-20(fp)
   13608:	10800017 	ldw	r2,0(r2)
   1360c:	11000304 	addi	r4,r2,12
   13610:	e0bffb17 	ldw	r2,-20(fp)
   13614:	10800117 	ldw	r2,4(r2)
   13618:	1007883a 	mov	r3,r2
   1361c:	2005883a 	mov	r2,r4
   13620:	10c00035 	stwio	r3,0(r2)
   13624:	e0bffa17 	ldw	r2,-24(fp)
   13628:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1362c:	e0bff217 	ldw	r2,-56(fp)
   13630:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   13634:	e0bff703 	ldbu	r2,-36(fp)
   13638:	1005003a 	cmpeq	r2,r2,zero
   1363c:	1000031e 	bne	r2,zero,1364c <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
   13640:	00bffd04 	movi	r2,-12
   13644:	e0bfff15 	stw	r2,-4(fp)
   13648:	00000206 	br	13654 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
   1364c:	e0bff617 	ldw	r2,-40(fp)
   13650:	e0bfff15 	stw	r2,-4(fp)
   13654:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   13658:	e037883a 	mov	sp,fp
   1365c:	dfc00117 	ldw	ra,4(sp)
   13660:	df000017 	ldw	fp,0(sp)
   13664:	dec00204 	addi	sp,sp,8
   13668:	f800283a 	ret

0001366c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1366c:	defffd04 	addi	sp,sp,-12
   13670:	dfc00215 	stw	ra,8(sp)
   13674:	df000115 	stw	fp,4(sp)
   13678:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   1367c:	00820034 	movhi	r2,2048
   13680:	10893804 	addi	r2,r2,9440
   13684:	10800017 	ldw	r2,0(r2)
   13688:	1005003a 	cmpeq	r2,r2,zero
   1368c:	1000061e 	bne	r2,zero,136a8 <alt_get_errno+0x3c>
   13690:	00820034 	movhi	r2,2048
   13694:	10893804 	addi	r2,r2,9440
   13698:	10800017 	ldw	r2,0(r2)
   1369c:	103ee83a 	callr	r2
   136a0:	e0bfff15 	stw	r2,-4(fp)
   136a4:	00000306 	br	136b4 <alt_get_errno+0x48>
   136a8:	00820034 	movhi	r2,2048
   136ac:	10896204 	addi	r2,r2,9608
   136b0:	e0bfff15 	stw	r2,-4(fp)
   136b4:	e0bfff17 	ldw	r2,-4(fp)
}
   136b8:	e037883a 	mov	sp,fp
   136bc:	dfc00117 	ldw	ra,4(sp)
   136c0:	df000017 	ldw	fp,0(sp)
   136c4:	dec00204 	addi	sp,sp,8
   136c8:	f800283a 	ret

000136cc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   136cc:	defff204 	addi	sp,sp,-56
   136d0:	dfc00d15 	stw	ra,52(sp)
   136d4:	df000c15 	stw	fp,48(sp)
   136d8:	df000c04 	addi	fp,sp,48
   136dc:	e13ffc15 	stw	r4,-16(fp)
   136e0:	e17ffd15 	stw	r5,-12(fp)
   136e4:	e1bffe15 	stw	r6,-8(fp)
   136e8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   136ec:	e0bffe17 	ldw	r2,-8(fp)
   136f0:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   136f4:	e0bfff17 	ldw	r2,-4(fp)
   136f8:	1090000c 	andi	r2,r2,16384
   136fc:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   13700:	00004006 	br	13804 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13704:	e0bffc17 	ldw	r2,-16(fp)
   13708:	10800517 	ldw	r2,20(r2)
   1370c:	10800044 	addi	r2,r2,1
   13710:	10800fcc 	andi	r2,r2,63
   13714:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   13718:	e0bffc17 	ldw	r2,-16(fp)
   1371c:	10c00417 	ldw	r3,16(r2)
   13720:	e0bff917 	ldw	r2,-28(fp)
   13724:	1880251e 	bne	r3,r2,137bc <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
   13728:	e0bffa17 	ldw	r2,-24(fp)
   1372c:	1005003a 	cmpeq	r2,r2,zero
   13730:	1000051e 	bne	r2,zero,13748 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   13734:	00138940 	call	13894 <alt_get_errno>
   13738:	1007883a 	mov	r3,r2
   1373c:	008002c4 	movi	r2,11
   13740:	18800015 	stw	r2,0(r3)
        break;
   13744:	00003206 	br	13810 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13748:	0005303a 	rdctl	r2,status
   1374c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13750:	e0fff717 	ldw	r3,-36(fp)
   13754:	00bfff84 	movi	r2,-2
   13758:	1884703a 	and	r2,r3,r2
   1375c:	1001703a 	wrctl	status,r2
  
  return context;
   13760:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   13764:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13768:	e0bffc17 	ldw	r2,-16(fp)
   1376c:	10800117 	ldw	r2,4(r2)
   13770:	10c11014 	ori	r3,r2,1088
   13774:	e0bffc17 	ldw	r2,-16(fp)
   13778:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1377c:	e0bffc17 	ldw	r2,-16(fp)
   13780:	10800017 	ldw	r2,0(r2)
   13784:	11000304 	addi	r4,r2,12
   13788:	e0bffc17 	ldw	r2,-16(fp)
   1378c:	10800117 	ldw	r2,4(r2)
   13790:	1007883a 	mov	r3,r2
   13794:	2005883a 	mov	r2,r4
   13798:	10c00035 	stwio	r3,0(r2)
   1379c:	e0bffb17 	ldw	r2,-20(fp)
   137a0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   137a4:	e0bff617 	ldw	r2,-40(fp)
   137a8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   137ac:	e0bffc17 	ldw	r2,-16(fp)
   137b0:	10c00417 	ldw	r3,16(r2)
   137b4:	e0bff917 	ldw	r2,-28(fp)
   137b8:	18bffc26 	beq	r3,r2,137ac <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
   137bc:	e0bff817 	ldw	r2,-32(fp)
   137c0:	10bfffc4 	addi	r2,r2,-1
   137c4:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   137c8:	e0bffc17 	ldw	r2,-16(fp)
   137cc:	10c00517 	ldw	r3,20(r2)
   137d0:	e0bffd17 	ldw	r2,-12(fp)
   137d4:	10800003 	ldbu	r2,0(r2)
   137d8:	1009883a 	mov	r4,r2
   137dc:	e0bffc17 	ldw	r2,-16(fp)
   137e0:	1885883a 	add	r2,r3,r2
   137e4:	10801704 	addi	r2,r2,92
   137e8:	11000005 	stb	r4,0(r2)
   137ec:	e0bffd17 	ldw	r2,-12(fp)
   137f0:	10800044 	addi	r2,r2,1
   137f4:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
   137f8:	e0fffc17 	ldw	r3,-16(fp)
   137fc:	e0bff917 	ldw	r2,-28(fp)
   13800:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   13804:	e0bff817 	ldw	r2,-32(fp)
   13808:	1004c03a 	cmpne	r2,r2,zero
   1380c:	103fbd1e 	bne	r2,zero,13704 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13810:	0005303a 	rdctl	r2,status
   13814:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13818:	e0fff517 	ldw	r3,-44(fp)
   1381c:	00bfff84 	movi	r2,-2
   13820:	1884703a 	and	r2,r3,r2
   13824:	1001703a 	wrctl	status,r2
  
  return context;
   13828:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   1382c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13830:	e0bffc17 	ldw	r2,-16(fp)
   13834:	10800117 	ldw	r2,4(r2)
   13838:	10c11014 	ori	r3,r2,1088
   1383c:	e0bffc17 	ldw	r2,-16(fp)
   13840:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13844:	e0bffc17 	ldw	r2,-16(fp)
   13848:	10800017 	ldw	r2,0(r2)
   1384c:	11000304 	addi	r4,r2,12
   13850:	e0bffc17 	ldw	r2,-16(fp)
   13854:	10800117 	ldw	r2,4(r2)
   13858:	1007883a 	mov	r3,r2
   1385c:	2005883a 	mov	r2,r4
   13860:	10c00035 	stwio	r3,0(r2)
   13864:	e0bffb17 	ldw	r2,-20(fp)
   13868:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1386c:	e0bff417 	ldw	r2,-48(fp)
   13870:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   13874:	e0fffe17 	ldw	r3,-8(fp)
   13878:	e0bff817 	ldw	r2,-32(fp)
   1387c:	1885c83a 	sub	r2,r3,r2
}
   13880:	e037883a 	mov	sp,fp
   13884:	dfc00117 	ldw	ra,4(sp)
   13888:	df000017 	ldw	fp,0(sp)
   1388c:	dec00204 	addi	sp,sp,8
   13890:	f800283a 	ret

00013894 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13894:	defffd04 	addi	sp,sp,-12
   13898:	dfc00215 	stw	ra,8(sp)
   1389c:	df000115 	stw	fp,4(sp)
   138a0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   138a4:	00820034 	movhi	r2,2048
   138a8:	10893804 	addi	r2,r2,9440
   138ac:	10800017 	ldw	r2,0(r2)
   138b0:	1005003a 	cmpeq	r2,r2,zero
   138b4:	1000061e 	bne	r2,zero,138d0 <alt_get_errno+0x3c>
   138b8:	00820034 	movhi	r2,2048
   138bc:	10893804 	addi	r2,r2,9440
   138c0:	10800017 	ldw	r2,0(r2)
   138c4:	103ee83a 	callr	r2
   138c8:	e0bfff15 	stw	r2,-4(fp)
   138cc:	00000306 	br	138dc <alt_get_errno+0x48>
   138d0:	00820034 	movhi	r2,2048
   138d4:	10896204 	addi	r2,r2,9608
   138d8:	e0bfff15 	stw	r2,-4(fp)
   138dc:	e0bfff17 	ldw	r2,-4(fp)
}
   138e0:	e037883a 	mov	sp,fp
   138e4:	dfc00117 	ldw	ra,4(sp)
   138e8:	df000017 	ldw	fp,0(sp)
   138ec:	dec00204 	addi	sp,sp,8
   138f0:	f800283a 	ret

000138f4 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   138f4:	defffd04 	addi	sp,sp,-12
   138f8:	df000215 	stw	fp,8(sp)
   138fc:	df000204 	addi	fp,sp,8
   13900:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   13904:	e0bfff17 	ldw	r2,-4(fp)
   13908:	1080400c 	andi	r2,r2,256
   1390c:	1004d23a 	srli	r2,r2,8
   13910:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   13914:	e0bffe03 	ldbu	r2,-8(fp)
}
   13918:	e037883a 	mov	sp,fp
   1391c:	df000017 	ldw	fp,0(sp)
   13920:	dec00104 	addi	sp,sp,4
   13924:	f800283a 	ret

00013928 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   13928:	defffd04 	addi	sp,sp,-12
   1392c:	df000215 	stw	fp,8(sp)
   13930:	df000204 	addi	fp,sp,8
   13934:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   13938:	e0bfff17 	ldw	r2,-4(fp)
   1393c:	1080004c 	andi	r2,r2,1
   13940:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13944:	e0bffe03 	ldbu	r2,-8(fp)
}
   13948:	e037883a 	mov	sp,fp
   1394c:	df000017 	ldw	fp,0(sp)
   13950:	dec00104 	addi	sp,sp,4
   13954:	f800283a 	ret

00013958 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   13958:	defffd04 	addi	sp,sp,-12
   1395c:	df000215 	stw	fp,8(sp)
   13960:	df000204 	addi	fp,sp,8
   13964:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   13968:	e0bfff17 	ldw	r2,-4(fp)
   1396c:	1081000c 	andi	r2,r2,1024
   13970:	1004d2ba 	srli	r2,r2,10
   13974:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13978:	e0bffe03 	ldbu	r2,-8(fp)
}
   1397c:	e037883a 	mov	sp,fp
   13980:	df000017 	ldw	fp,0(sp)
   13984:	dec00104 	addi	sp,sp,4
   13988:	f800283a 	ret

0001398c <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   1398c:	defffd04 	addi	sp,sp,-12
   13990:	df000215 	stw	fp,8(sp)
   13994:	df000204 	addi	fp,sp,8
   13998:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   1399c:	e0bfff17 	ldw	r2,-4(fp)
   139a0:	10bfffec 	andhi	r2,r2,65535
   139a4:	1004d43a 	srli	r2,r2,16
   139a8:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   139ac:	e0bffe0b 	ldhu	r2,-8(fp)
}
   139b0:	e037883a 	mov	sp,fp
   139b4:	df000017 	ldw	fp,0(sp)
   139b8:	dec00104 	addi	sp,sp,4
   139bc:	f800283a 	ret

000139c0 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   139c0:	defffd04 	addi	sp,sp,-12
   139c4:	df000215 	stw	fp,8(sp)
   139c8:	df000204 	addi	fp,sp,8
   139cc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   139d0:	e0bfff17 	ldw	r2,-4(fp)
   139d4:	10a0000c 	andi	r2,r2,32768
   139d8:	1004d3fa 	srli	r2,r2,15
   139dc:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   139e0:	e0bffe03 	ldbu	r2,-8(fp)
}
   139e4:	e037883a 	mov	sp,fp
   139e8:	df000017 	ldw	fp,0(sp)
   139ec:	dec00104 	addi	sp,sp,4
   139f0:	f800283a 	ret

000139f4 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   139f4:	defffd04 	addi	sp,sp,-12
   139f8:	df000215 	stw	fp,8(sp)
   139fc:	df000204 	addi	fp,sp,8
   13a00:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   13a04:	e0bfff17 	ldw	r2,-4(fp)
   13a08:	e0bffe05 	stb	r2,-8(fp)
	return data;
   13a0c:	e0bffe03 	ldbu	r2,-8(fp)
}
   13a10:	e037883a 	mov	sp,fp
   13a14:	df000017 	ldw	fp,0(sp)
   13a18:	dec00104 	addi	sp,sp,4
   13a1c:	f800283a 	ret

00013a20 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   13a20:	defffb04 	addi	sp,sp,-20
   13a24:	dfc00415 	stw	ra,16(sp)
   13a28:	df000315 	stw	fp,12(sp)
   13a2c:	df000304 	addi	fp,sp,12
   13a30:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   13a34:	e13fff17 	ldw	r4,-4(fp)
   13a38:	01403fc4 	movi	r5,255
   13a3c:	0013c800 	call	13c80 <alt_up_ps2_write_data_byte_with_ack>
   13a40:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   13a44:	e0bffd17 	ldw	r2,-12(fp)
   13a48:	1004c03a 	cmpne	r2,r2,zero
   13a4c:	1000221e 	bne	r2,zero,13ad8 <alt_up_ps2_init+0xb8>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13a50:	e17ffe04 	addi	r5,fp,-8
   13a54:	e13fff17 	ldw	r4,-4(fp)
   13a58:	0013cec0 	call	13cec <alt_up_ps2_read_data_byte_timeout>
   13a5c:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   13a60:	e0bffd17 	ldw	r2,-12(fp)
   13a64:	1004c03a 	cmpne	r2,r2,zero
   13a68:	10001b1e 	bne	r2,zero,13ad8 <alt_up_ps2_init+0xb8>
   13a6c:	e0bffe03 	ldbu	r2,-8(fp)
   13a70:	10803fcc 	andi	r2,r2,255
   13a74:	10802a98 	cmpnei	r2,r2,170
   13a78:	1000171e 	bne	r2,zero,13ad8 <alt_up_ps2_init+0xb8>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13a7c:	e17ffe04 	addi	r5,fp,-8
   13a80:	e13fff17 	ldw	r4,-4(fp)
   13a84:	0013cec0 	call	13cec <alt_up_ps2_read_data_byte_timeout>
   13a88:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   13a8c:	e0bffd17 	ldw	r2,-12(fp)
   13a90:	10bfe318 	cmpnei	r2,r2,-116
   13a94:	1000041e 	bne	r2,zero,13aa8 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   13a98:	e0ffff17 	ldw	r3,-4(fp)
   13a9c:	00800044 	movi	r2,1
   13aa0:	18800d15 	stw	r2,52(r3)
   13aa4:	00000c06 	br	13ad8 <alt_up_ps2_init+0xb8>
			}
			else if (status == 0 && byte == 0x00)
   13aa8:	e0bffd17 	ldw	r2,-12(fp)
   13aac:	1004c03a 	cmpne	r2,r2,zero
   13ab0:	1000091e 	bne	r2,zero,13ad8 <alt_up_ps2_init+0xb8>
   13ab4:	e0bffe03 	ldbu	r2,-8(fp)
   13ab8:	10803fcc 	andi	r2,r2,255
   13abc:	1004c03a 	cmpne	r2,r2,zero
   13ac0:	1000051e 	bne	r2,zero,13ad8 <alt_up_ps2_init+0xb8>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   13ac4:	e0bfff17 	ldw	r2,-4(fp)
   13ac8:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   13acc:	e13fff17 	ldw	r4,-4(fp)
   13ad0:	01403d04 	movi	r5,244
   13ad4:	0013b980 	call	13b98 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   13ad8:	e037883a 	mov	sp,fp
   13adc:	dfc00117 	ldw	ra,4(sp)
   13ae0:	df000017 	ldw	fp,0(sp)
   13ae4:	dec00204 	addi	sp,sp,8
   13ae8:	f800283a 	ret

00013aec <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13aec:	defffd04 	addi	sp,sp,-12
   13af0:	df000215 	stw	fp,8(sp)
   13af4:	df000204 	addi	fp,sp,8
   13af8:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13afc:	e0bfff17 	ldw	r2,-4(fp)
   13b00:	10800a17 	ldw	r2,40(r2)
   13b04:	10800104 	addi	r2,r2,4
   13b08:	10800037 	ldwio	r2,0(r2)
   13b0c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13b10:	e0bffe17 	ldw	r2,-8(fp)
   13b14:	10800054 	ori	r2,r2,1
   13b18:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13b1c:	e0bfff17 	ldw	r2,-4(fp)
   13b20:	10800a17 	ldw	r2,40(r2)
   13b24:	10800104 	addi	r2,r2,4
   13b28:	e0fffe17 	ldw	r3,-8(fp)
   13b2c:	10c00035 	stwio	r3,0(r2)
}
   13b30:	e037883a 	mov	sp,fp
   13b34:	df000017 	ldw	fp,0(sp)
   13b38:	dec00104 	addi	sp,sp,4
   13b3c:	f800283a 	ret

00013b40 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13b40:	defffd04 	addi	sp,sp,-12
   13b44:	df000215 	stw	fp,8(sp)
   13b48:	df000204 	addi	fp,sp,8
   13b4c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13b50:	e0bfff17 	ldw	r2,-4(fp)
   13b54:	10800a17 	ldw	r2,40(r2)
   13b58:	10800104 	addi	r2,r2,4
   13b5c:	10800037 	ldwio	r2,0(r2)
   13b60:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13b64:	e0fffe17 	ldw	r3,-8(fp)
   13b68:	00bfff84 	movi	r2,-2
   13b6c:	1884703a 	and	r2,r3,r2
   13b70:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13b74:	e0bfff17 	ldw	r2,-4(fp)
   13b78:	10800a17 	ldw	r2,40(r2)
   13b7c:	10800104 	addi	r2,r2,4
   13b80:	e0fffe17 	ldw	r3,-8(fp)
   13b84:	10c00035 	stwio	r3,0(r2)
}
   13b88:	e037883a 	mov	sp,fp
   13b8c:	df000017 	ldw	fp,0(sp)
   13b90:	dec00104 	addi	sp,sp,4
   13b94:	f800283a 	ret

00013b98 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13b98:	defffa04 	addi	sp,sp,-24
   13b9c:	dfc00515 	stw	ra,20(sp)
   13ba0:	df000415 	stw	fp,16(sp)
   13ba4:	df000404 	addi	fp,sp,16
   13ba8:	e13ffd15 	stw	r4,-12(fp)
   13bac:	e17ffe05 	stb	r5,-8(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   13bb0:	e0bffd17 	ldw	r2,-12(fp)
   13bb4:	10800a17 	ldw	r2,40(r2)
   13bb8:	e0fffe03 	ldbu	r3,-8(fp)
   13bbc:	10c00025 	stbio	r3,0(r2)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   13bc0:	e0bffd17 	ldw	r2,-12(fp)
   13bc4:	10800a17 	ldw	r2,40(r2)
   13bc8:	10800104 	addi	r2,r2,4
   13bcc:	10800037 	ldwio	r2,0(r2)
   13bd0:	e0bffc15 	stw	r2,-16(fp)
	if (read_CE_bit(ctrl_reg))
   13bd4:	e13ffc17 	ldw	r4,-16(fp)
   13bd8:	00139580 	call	13958 <read_CE_bit>
   13bdc:	10803fcc 	andi	r2,r2,255
   13be0:	1005003a 	cmpeq	r2,r2,zero
   13be4:	1000031e 	bne	r2,zero,13bf4 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   13be8:	00bffec4 	movi	r2,-5
   13bec:	e0bfff15 	stw	r2,-4(fp)
   13bf0:	00000106 	br	13bf8 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   13bf4:	e03fff15 	stw	zero,-4(fp)
   13bf8:	e0bfff17 	ldw	r2,-4(fp)
}
   13bfc:	e037883a 	mov	sp,fp
   13c00:	dfc00117 	ldw	ra,4(sp)
   13c04:	df000017 	ldw	fp,0(sp)
   13c08:	dec00204 	addi	sp,sp,8
   13c0c:	f800283a 	ret

00013c10 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   13c10:	defffb04 	addi	sp,sp,-20
   13c14:	dfc00415 	stw	ra,16(sp)
   13c18:	df000315 	stw	fp,12(sp)
   13c1c:	df000304 	addi	fp,sp,12
   13c20:	e13ffe15 	stw	r4,-8(fp)
	unsigned char data = 0;
   13c24:	e03ffd45 	stb	zero,-11(fp)
	unsigned char status = 0;
   13c28:	e03ffd05 	stb	zero,-12(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   13c2c:	e17ffd44 	addi	r5,fp,-11
   13c30:	e13ffe17 	ldw	r4,-8(fp)
   13c34:	0013cec0 	call	13cec <alt_up_ps2_read_data_byte_timeout>
   13c38:	e0bffd05 	stb	r2,-12(fp)
		if ( status == 0)
   13c3c:	e0bffd03 	ldbu	r2,-12(fp)
   13c40:	1004c03a 	cmpne	r2,r2,zero
   13c44:	1000061e 	bne	r2,zero,13c60 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   13c48:	e0bffd43 	ldbu	r2,-11(fp)
   13c4c:	10803fcc 	andi	r2,r2,255
   13c50:	10803e98 	cmpnei	r2,r2,250
   13c54:	103ff51e 	bne	r2,zero,13c2c <alt_up_ps2_wait_for_ack+0x1c>
				return 0;
   13c58:	e03fff15 	stw	zero,-4(fp)
   13c5c:	00000206 	br	13c68 <alt_up_ps2_wait_for_ack+0x58>
		}
		else 
		{
			return status;
   13c60:	e0bffd03 	ldbu	r2,-12(fp)
   13c64:	e0bfff15 	stw	r2,-4(fp)
   13c68:	e0bfff17 	ldw	r2,-4(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   13c6c:	e037883a 	mov	sp,fp
   13c70:	dfc00117 	ldw	ra,4(sp)
   13c74:	df000017 	ldw	fp,0(sp)
   13c78:	dec00204 	addi	sp,sp,8
   13c7c:	f800283a 	ret

00013c80 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13c80:	defff904 	addi	sp,sp,-28
   13c84:	dfc00615 	stw	ra,24(sp)
   13c88:	df000515 	stw	fp,20(sp)
   13c8c:	df000504 	addi	fp,sp,20
   13c90:	e13ffd15 	stw	r4,-12(fp)
   13c94:	e17ffe05 	stb	r5,-8(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   13c98:	e17ffe03 	ldbu	r5,-8(fp)
   13c9c:	e13ffd17 	ldw	r4,-12(fp)
   13ca0:	0013b980 	call	13b98 <alt_up_ps2_write_data_byte>
   13ca4:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   13ca8:	e0bffc17 	ldw	r2,-16(fp)
   13cac:	1005003a 	cmpeq	r2,r2,zero
   13cb0:	1000031e 	bne	r2,zero,13cc0 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   13cb4:	e0bffc17 	ldw	r2,-16(fp)
   13cb8:	e0bfff15 	stw	r2,-4(fp)
   13cbc:	00000506 	br	13cd4 <alt_up_ps2_write_data_byte_with_ack+0x54>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   13cc0:	e13ffd17 	ldw	r4,-12(fp)
   13cc4:	0013c100 	call	13c10 <alt_up_ps2_wait_for_ack>
   13cc8:	e0bffb15 	stw	r2,-20(fp)
	return ack_status;
   13ccc:	e0bffb17 	ldw	r2,-20(fp)
   13cd0:	e0bfff15 	stw	r2,-4(fp)
   13cd4:	e0bfff17 	ldw	r2,-4(fp)
}
   13cd8:	e037883a 	mov	sp,fp
   13cdc:	dfc00117 	ldw	ra,4(sp)
   13ce0:	df000017 	ldw	fp,0(sp)
   13ce4:	dec00204 	addi	sp,sp,8
   13ce8:	f800283a 	ret

00013cec <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   13cec:	defff904 	addi	sp,sp,-28
   13cf0:	dfc00615 	stw	ra,24(sp)
   13cf4:	df000515 	stw	fp,20(sp)
   13cf8:	df000504 	addi	fp,sp,20
   13cfc:	e13ffd15 	stw	r4,-12(fp)
   13d00:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   13d04:	e03ffc15 	stw	zero,-16(fp)
	unsigned int count = 0;
   13d08:	e03ffb15 	stw	zero,-20(fp)
   13d0c:	00000006 	br	13d10 <alt_up_ps2_read_data_byte_timeout+0x24>
	do {
		count++;
   13d10:	e0bffb17 	ldw	r2,-20(fp)
   13d14:	10800044 	addi	r2,r2,1
   13d18:	e0bffb15 	stw	r2,-20(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13d1c:	e0bffd17 	ldw	r2,-12(fp)
   13d20:	10800a17 	ldw	r2,40(r2)
   13d24:	10800037 	ldwio	r2,0(r2)
   13d28:	e0bffc15 	stw	r2,-16(fp)
		if (read_data_valid(data_reg))
   13d2c:	e13ffc17 	ldw	r4,-16(fp)
   13d30:	00139c00 	call	139c0 <read_data_valid>
   13d34:	10803fcc 	andi	r2,r2,255
   13d38:	1005003a 	cmpeq	r2,r2,zero
   13d3c:	1000071e 	bne	r2,zero,13d5c <alt_up_ps2_read_data_byte_timeout+0x70>
		{
			*byte = read_data_byte(data_reg);
   13d40:	e13ffc17 	ldw	r4,-16(fp)
   13d44:	00139f40 	call	139f4 <read_data_byte>
   13d48:	1007883a 	mov	r3,r2
   13d4c:	e0bffe17 	ldw	r2,-8(fp)
   13d50:	10c00005 	stb	r3,0(r2)
			return 0;
   13d54:	e03fff15 	stw	zero,-4(fp)
   13d58:	00000a06 	br	13d84 <alt_up_ps2_read_data_byte_timeout+0x98>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   13d5c:	e0bffd17 	ldw	r2,-12(fp)
   13d60:	10800c17 	ldw	r2,48(r2)
   13d64:	1005003a 	cmpeq	r2,r2,zero
   13d68:	103fe91e 	bne	r2,zero,13d10 <alt_up_ps2_read_data_byte_timeout+0x24>
   13d6c:	e0bffd17 	ldw	r2,-12(fp)
   13d70:	10c00c17 	ldw	r3,48(r2)
   13d74:	e0bffb17 	ldw	r2,-20(fp)
   13d78:	18bfe52e 	bgeu	r3,r2,13d10 <alt_up_ps2_read_data_byte_timeout+0x24>
		{
			return -ETIMEDOUT;
   13d7c:	00bfe304 	movi	r2,-116
   13d80:	e0bfff15 	stw	r2,-4(fp)
		}
	} while (1);
   13d84:	e0bfff17 	ldw	r2,-4(fp)
}
   13d88:	e037883a 	mov	sp,fp
   13d8c:	dfc00117 	ldw	ra,4(sp)
   13d90:	df000017 	ldw	fp,0(sp)
   13d94:	dec00204 	addi	sp,sp,8
   13d98:	f800283a 	ret

00013d9c <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   13d9c:	defffa04 	addi	sp,sp,-24
   13da0:	dfc00515 	stw	ra,20(sp)
   13da4:	df000415 	stw	fp,16(sp)
   13da8:	df000404 	addi	fp,sp,16
   13dac:	e13ffd15 	stw	r4,-12(fp)
   13db0:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   13db4:	e03ffc15 	stw	zero,-16(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13db8:	e0bffd17 	ldw	r2,-12(fp)
   13dbc:	10800a17 	ldw	r2,40(r2)
   13dc0:	10800037 	ldwio	r2,0(r2)
   13dc4:	e0bffc15 	stw	r2,-16(fp)
	if (read_data_valid(data_reg))
   13dc8:	e13ffc17 	ldw	r4,-16(fp)
   13dcc:	00139c00 	call	139c0 <read_data_valid>
   13dd0:	10803fcc 	andi	r2,r2,255
   13dd4:	1005003a 	cmpeq	r2,r2,zero
   13dd8:	1000071e 	bne	r2,zero,13df8 <alt_up_ps2_read_data_byte+0x5c>
	{
		*byte = read_data_byte(data_reg);
   13ddc:	e13ffc17 	ldw	r4,-16(fp)
   13de0:	00139f40 	call	139f4 <read_data_byte>
   13de4:	1007883a 	mov	r3,r2
   13de8:	e0bffe17 	ldw	r2,-8(fp)
   13dec:	10c00005 	stb	r3,0(r2)
		return 0;
   13df0:	e03fff15 	stw	zero,-4(fp)
   13df4:	00000206 	br	13e00 <alt_up_ps2_read_data_byte+0x64>
	}
	return -1;
   13df8:	00bfffc4 	movi	r2,-1
   13dfc:	e0bfff15 	stw	r2,-4(fp)
   13e00:	e0bfff17 	ldw	r2,-4(fp)
}
   13e04:	e037883a 	mov	sp,fp
   13e08:	dfc00117 	ldw	ra,4(sp)
   13e0c:	df000017 	ldw	fp,0(sp)
   13e10:	dec00204 	addi	sp,sp,8
   13e14:	f800283a 	ret

00013e18 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   13e18:	defffb04 	addi	sp,sp,-20
   13e1c:	dfc00415 	stw	ra,16(sp)
   13e20:	df000315 	stw	fp,12(sp)
   13e24:	df000304 	addi	fp,sp,12
   13e28:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   13e2c:	e03ffe0d 	sth	zero,-8(fp)
	unsigned int data_reg = 0;
   13e30:	e03ffd15 	stw	zero,-12(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13e34:	e0bfff17 	ldw	r2,-4(fp)
   13e38:	10800a17 	ldw	r2,40(r2)
   13e3c:	10800037 	ldwio	r2,0(r2)
   13e40:	e0bffd15 	stw	r2,-12(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   13e44:	e13ffd17 	ldw	r4,-12(fp)
   13e48:	001398c0 	call	1398c <read_num_bytes_available>
   13e4c:	e0bffe0d 	sth	r2,-8(fp)
	} while (num > 0);
   13e50:	e0bffe0b 	ldhu	r2,-8(fp)
   13e54:	1004c03a 	cmpne	r2,r2,zero
   13e58:	103ff61e 	bne	r2,zero,13e34 <alt_up_ps2_clear_fifo+0x1c>
}
   13e5c:	e037883a 	mov	sp,fp
   13e60:	dfc00117 	ldw	ra,4(sp)
   13e64:	df000017 	ldw	fp,0(sp)
   13e68:	dec00204 	addi	sp,sp,8
   13e6c:	f800283a 	ret

00013e70 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   13e70:	defff704 	addi	sp,sp,-36
   13e74:	dfc00815 	stw	ra,32(sp)
   13e78:	df000715 	stw	fp,28(sp)
   13e7c:	df000704 	addi	fp,sp,28
   13e80:	e13ffc15 	stw	r4,-16(fp)
   13e84:	e17ffd15 	stw	r5,-12(fp)
   13e88:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   13e8c:	e0bffc17 	ldw	r2,-16(fp)
   13e90:	10800017 	ldw	r2,0(r2)
   13e94:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   13e98:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   13e9c:	e03ff915 	stw	zero,-28(fp)
	while (count < len);
   13ea0:	e0fff917 	ldw	r3,-28(fp)
   13ea4:	e0bffe17 	ldw	r2,-8(fp)
   13ea8:	18bffd16 	blt	r3,r2,13ea0 <alt_up_ps2_read_fd+0x30>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, ptr++);
   13eac:	e17ffd17 	ldw	r5,-12(fp)
   13eb0:	e0bffd17 	ldw	r2,-12(fp)
   13eb4:	10800044 	addi	r2,r2,1
   13eb8:	e0bffd15 	stw	r2,-12(fp)
   13ebc:	e13ffb17 	ldw	r4,-20(fp)
   13ec0:	0013cec0 	call	13cec <alt_up_ps2_read_data_byte_timeout>
   13ec4:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   13ec8:	e0bffa17 	ldw	r2,-24(fp)
   13ecc:	1005003a 	cmpeq	r2,r2,zero
   13ed0:	1000031e 	bne	r2,zero,13ee0 <alt_up_ps2_read_fd+0x70>
			return count;
   13ed4:	e0bff917 	ldw	r2,-28(fp)
   13ed8:	e0bfff15 	stw	r2,-4(fp)
   13edc:	00000506 	br	13ef4 <alt_up_ps2_read_fd+0x84>
		count++;
   13ee0:	e0bff917 	ldw	r2,-28(fp)
   13ee4:	10800044 	addi	r2,r2,1
   13ee8:	e0bff915 	stw	r2,-28(fp)
	} 
	return count;
   13eec:	e0bff917 	ldw	r2,-28(fp)
   13ef0:	e0bfff15 	stw	r2,-4(fp)
   13ef4:	e0bfff17 	ldw	r2,-4(fp)
}
   13ef8:	e037883a 	mov	sp,fp
   13efc:	dfc00117 	ldw	ra,4(sp)
   13f00:	df000017 	ldw	fp,0(sp)
   13f04:	dec00204 	addi	sp,sp,8
   13f08:	f800283a 	ret

00013f0c <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   13f0c:	defff704 	addi	sp,sp,-36
   13f10:	dfc00815 	stw	ra,32(sp)
   13f14:	df000715 	stw	fp,28(sp)
   13f18:	df000704 	addi	fp,sp,28
   13f1c:	e13ffc15 	stw	r4,-16(fp)
   13f20:	e17ffd15 	stw	r5,-12(fp)
   13f24:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   13f28:	e0bffc17 	ldw	r2,-16(fp)
   13f2c:	10800017 	ldw	r2,0(r2)
   13f30:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   13f34:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   13f38:	e03ff915 	stw	zero,-28(fp)
	while (count < len)
   13f3c:	00001206 	br	13f88 <alt_up_ps2_write_fd+0x7c>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   13f40:	e0bffd17 	ldw	r2,-12(fp)
   13f44:	10800003 	ldbu	r2,0(r2)
   13f48:	11403fcc 	andi	r5,r2,255
   13f4c:	e0bffd17 	ldw	r2,-12(fp)
   13f50:	10800044 	addi	r2,r2,1
   13f54:	e0bffd15 	stw	r2,-12(fp)
   13f58:	e13ffb17 	ldw	r4,-20(fp)
   13f5c:	0013b980 	call	13b98 <alt_up_ps2_write_data_byte>
   13f60:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   13f64:	e0bffa17 	ldw	r2,-24(fp)
   13f68:	1005003a 	cmpeq	r2,r2,zero
   13f6c:	1000031e 	bne	r2,zero,13f7c <alt_up_ps2_write_fd+0x70>
			return count;
   13f70:	e0bff917 	ldw	r2,-28(fp)
   13f74:	e0bfff15 	stw	r2,-4(fp)
   13f78:	00000806 	br	13f9c <alt_up_ps2_write_fd+0x90>
		count++;
   13f7c:	e0bff917 	ldw	r2,-28(fp)
   13f80:	10800044 	addi	r2,r2,1
   13f84:	e0bff915 	stw	r2,-28(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   13f88:	e0fff917 	ldw	r3,-28(fp)
   13f8c:	e0bffe17 	ldw	r2,-8(fp)
   13f90:	18bfeb16 	blt	r3,r2,13f40 <alt_up_ps2_write_fd+0x34>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   13f94:	e0bff917 	ldw	r2,-28(fp)
   13f98:	e0bfff15 	stw	r2,-4(fp)
   13f9c:	e0bfff17 	ldw	r2,-4(fp)
}
   13fa0:	e037883a 	mov	sp,fp
   13fa4:	dfc00117 	ldw	ra,4(sp)
   13fa8:	df000017 	ldw	fp,0(sp)
   13fac:	dec00204 	addi	sp,sp,8
   13fb0:	f800283a 	ret

00013fb4 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   13fb4:	defffc04 	addi	sp,sp,-16
   13fb8:	dfc00315 	stw	ra,12(sp)
   13fbc:	df000215 	stw	fp,8(sp)
   13fc0:	df000204 	addi	fp,sp,8
   13fc4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   13fc8:	e13fff17 	ldw	r4,-4(fp)
   13fcc:	01420034 	movhi	r5,2048
   13fd0:	29493504 	addi	r5,r5,9428
   13fd4:	00146a00 	call	146a0 <alt_find_dev>
   13fd8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   13fdc:	e0bffe17 	ldw	r2,-8(fp)
}
   13fe0:	e037883a 	mov	sp,fp
   13fe4:	dfc00117 	ldw	ra,4(sp)
   13fe8:	df000017 	ldw	fp,0(sp)
   13fec:	dec00204 	addi	sp,sp,8
   13ff0:	f800283a 	ret

00013ff4 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   13ff4:	defffc04 	addi	sp,sp,-16
   13ff8:	dfc00315 	stw	ra,12(sp)
   13ffc:	df000215 	stw	fp,8(sp)
   14000:	df000204 	addi	fp,sp,8
   14004:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   14008:	e0bfff17 	ldw	r2,-4(fp)
   1400c:	10800217 	ldw	r2,8(r2)
   14010:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   14014:	00000c06 	br	14048 <alt_up_char_buffer_init+0x54>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   14018:	e13ffe17 	ldw	r4,-8(fp)
   1401c:	01420034 	movhi	r5,2048
   14020:	29411604 	addi	r5,r5,1112
   14024:	000bf2c0 	call	bf2c <strcmp>
   14028:	1004c03a 	cmpne	r2,r2,zero
   1402c:	1000031e 	bne	r2,zero,1403c <alt_up_char_buffer_init+0x48>
			(*name) = '\0';
   14030:	e0bffe17 	ldw	r2,-8(fp)
   14034:	10000005 	stb	zero,0(r2)
			break;
   14038:	00000a06 	br	14064 <alt_up_char_buffer_init+0x70>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   1403c:	e0bffe17 	ldw	r2,-8(fp)
   14040:	10800044 	addi	r2,r2,1
   14044:	e0bffe15 	stw	r2,-8(fp)
   14048:	e0bffe17 	ldw	r2,-8(fp)
   1404c:	10800003 	ldbu	r2,0(r2)
   14050:	10803fcc 	andi	r2,r2,255
   14054:	1080201c 	xori	r2,r2,128
   14058:	10bfe004 	addi	r2,r2,-128
   1405c:	1004c03a 	cmpne	r2,r2,zero
   14060:	103fed1e 	bne	r2,zero,14018 <alt_up_char_buffer_init+0x24>
			break;
		}
	}
	
	return;
}
   14064:	e037883a 	mov	sp,fp
   14068:	dfc00117 	ldw	ra,4(sp)
   1406c:	df000017 	ldw	fp,0(sp)
   14070:	dec00204 	addi	sp,sp,8
   14074:	f800283a 	ret

00014078 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   14078:	defffc04 	addi	sp,sp,-16
   1407c:	dfc00315 	stw	ra,12(sp)
   14080:	df000215 	stw	fp,8(sp)
   14084:	df000204 	addi	fp,sp,8
   14088:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   1408c:	e13fff17 	ldw	r4,-4(fp)
   14090:	01420034 	movhi	r5,2048
   14094:	29493504 	addi	r5,r5,9428
   14098:	00146a00 	call	146a0 <alt_find_dev>
   1409c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   140a0:	e0bffe17 	ldw	r2,-8(fp)
}
   140a4:	e037883a 	mov	sp,fp
   140a8:	dfc00117 	ldw	ra,4(sp)
   140ac:	df000017 	ldw	fp,0(sp)
   140b0:	dec00204 	addi	sp,sp,8
   140b4:	f800283a 	ret

000140b8 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   140b8:	defff904 	addi	sp,sp,-28
   140bc:	df000615 	stw	fp,24(sp)
   140c0:	df000604 	addi	fp,sp,24
   140c4:	e13ffb15 	stw	r4,-20(fp)
   140c8:	e1bffd15 	stw	r6,-12(fp)
   140cc:	e1fffe15 	stw	r7,-8(fp)
   140d0:	e17ffc05 	stb	r5,-16(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   140d4:	e0bffb17 	ldw	r2,-20(fp)
   140d8:	10c00c17 	ldw	r3,48(r2)
   140dc:	e0bffd17 	ldw	r2,-12(fp)
   140e0:	10c0042e 	bgeu	r2,r3,140f4 <alt_up_char_buffer_draw+0x3c>
   140e4:	e0bffb17 	ldw	r2,-20(fp)
   140e8:	10c00d17 	ldw	r3,52(r2)
   140ec:	e0bffe17 	ldw	r2,-8(fp)
   140f0:	10c00336 	bltu	r2,r3,14100 <alt_up_char_buffer_draw+0x48>
		return -1;
   140f4:	00bfffc4 	movi	r2,-1
   140f8:	e0bfff15 	stw	r2,-4(fp)
   140fc:	00001d06 	br	14174 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   14100:	e03ffa15 	stw	zero,-24(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   14104:	e0bffb17 	ldw	r2,-20(fp)
   14108:	10c00f17 	ldw	r3,60(r2)
   1410c:	e0bffd17 	ldw	r2,-12(fp)
   14110:	1886703a 	and	r3,r3,r2
   14114:	e0bffb17 	ldw	r2,-20(fp)
   14118:	10800e17 	ldw	r2,56(r2)
   1411c:	1886983a 	sll	r3,r3,r2
   14120:	e0bffa17 	ldw	r2,-24(fp)
   14124:	10c4b03a 	or	r2,r2,r3
   14128:	e0bffa15 	stw	r2,-24(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   1412c:	e0bffb17 	ldw	r2,-20(fp)
   14130:	10c01117 	ldw	r3,68(r2)
   14134:	e0bffe17 	ldw	r2,-8(fp)
   14138:	1886703a 	and	r3,r3,r2
   1413c:	e0bffb17 	ldw	r2,-20(fp)
   14140:	10801017 	ldw	r2,64(r2)
   14144:	1886983a 	sll	r3,r3,r2
   14148:	e0bffa17 	ldw	r2,-24(fp)
   1414c:	10c4b03a 	or	r2,r2,r3
   14150:	e0bffa15 	stw	r2,-24(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   14154:	e0bffb17 	ldw	r2,-20(fp)
   14158:	10800b17 	ldw	r2,44(r2)
   1415c:	1007883a 	mov	r3,r2
   14160:	e0bffa17 	ldw	r2,-24(fp)
   14164:	1885883a 	add	r2,r3,r2
   14168:	e0fffc03 	ldbu	r3,-16(fp)
   1416c:	10c00025 	stbio	r3,0(r2)

	return 0;
   14170:	e03fff15 	stw	zero,-4(fp)
   14174:	e0bfff17 	ldw	r2,-4(fp)
}
   14178:	e037883a 	mov	sp,fp
   1417c:	df000017 	ldw	fp,0(sp)
   14180:	dec00104 	addi	sp,sp,4
   14184:	f800283a 	ret

00014188 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   14188:	defff904 	addi	sp,sp,-28
   1418c:	df000615 	stw	fp,24(sp)
   14190:	df000604 	addi	fp,sp,24
   14194:	e13ffb15 	stw	r4,-20(fp)
   14198:	e17ffc15 	stw	r5,-16(fp)
   1419c:	e1bffd15 	stw	r6,-12(fp)
   141a0:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   141a4:	e0bffb17 	ldw	r2,-20(fp)
   141a8:	10c00c17 	ldw	r3,48(r2)
   141ac:	e0bffd17 	ldw	r2,-12(fp)
   141b0:	10c0042e 	bgeu	r2,r3,141c4 <alt_up_char_buffer_string+0x3c>
   141b4:	e0bffb17 	ldw	r2,-20(fp)
   141b8:	10c00d17 	ldw	r3,52(r2)
   141bc:	e0bffe17 	ldw	r2,-8(fp)
   141c0:	10c00336 	bltu	r2,r3,141d0 <alt_up_char_buffer_string+0x48>
		return -1;
   141c4:	00bfffc4 	movi	r2,-1
   141c8:	e0bfff15 	stw	r2,-4(fp)
   141cc:	00002e06 	br	14288 <alt_up_char_buffer_string+0x100>
	
	unsigned int offset = 0;
   141d0:	e03ffa15 	stw	zero,-24(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   141d4:	e0bffb17 	ldw	r2,-20(fp)
   141d8:	10801017 	ldw	r2,64(r2)
   141dc:	1007883a 	mov	r3,r2
   141e0:	e0bffe17 	ldw	r2,-8(fp)
   141e4:	10c6983a 	sll	r3,r2,r3
   141e8:	e0bffd17 	ldw	r2,-12(fp)
   141ec:	1885883a 	add	r2,r3,r2
   141f0:	e0bffa15 	stw	r2,-24(fp)

	while ( *ptr )
   141f4:	00001c06 	br	14268 <alt_up_char_buffer_string+0xe0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   141f8:	e0bffb17 	ldw	r2,-20(fp)
   141fc:	10800b17 	ldw	r2,44(r2)
   14200:	1007883a 	mov	r3,r2
   14204:	e0bffa17 	ldw	r2,-24(fp)
   14208:	1889883a 	add	r4,r3,r2
   1420c:	e0bffc17 	ldw	r2,-16(fp)
   14210:	10800003 	ldbu	r2,0(r2)
   14214:	10c03fcc 	andi	r3,r2,255
   14218:	18c0201c 	xori	r3,r3,128
   1421c:	18ffe004 	addi	r3,r3,-128
   14220:	2005883a 	mov	r2,r4
   14224:	10c00025 	stbio	r3,0(r2)
		++ptr;
   14228:	e0bffc17 	ldw	r2,-16(fp)
   1422c:	10800044 	addi	r2,r2,1
   14230:	e0bffc15 	stw	r2,-16(fp)
		if (++x >= char_buffer->x_resolution)
   14234:	e0bffd17 	ldw	r2,-12(fp)
   14238:	10800044 	addi	r2,r2,1
   1423c:	e0bffd15 	stw	r2,-12(fp)
   14240:	e0bffb17 	ldw	r2,-20(fp)
   14244:	10c00c17 	ldw	r3,48(r2)
   14248:	e0bffd17 	ldw	r2,-12(fp)
   1424c:	10c00336 	bltu	r2,r3,1425c <alt_up_char_buffer_string+0xd4>
			return -1;
   14250:	00bfffc4 	movi	r2,-1
   14254:	e0bfff15 	stw	r2,-4(fp)
   14258:	00000b06 	br	14288 <alt_up_char_buffer_string+0x100>
		++offset;
   1425c:	e0bffa17 	ldw	r2,-24(fp)
   14260:	10800044 	addi	r2,r2,1
   14264:	e0bffa15 	stw	r2,-24(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   14268:	e0bffc17 	ldw	r2,-16(fp)
   1426c:	10800003 	ldbu	r2,0(r2)
   14270:	10803fcc 	andi	r2,r2,255
   14274:	1080201c 	xori	r2,r2,128
   14278:	10bfe004 	addi	r2,r2,-128
   1427c:	1004c03a 	cmpne	r2,r2,zero
   14280:	103fdd1e 	bne	r2,zero,141f8 <alt_up_char_buffer_string+0x70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   14284:	e03fff15 	stw	zero,-4(fp)
   14288:	e0bfff17 	ldw	r2,-4(fp)
}
   1428c:	e037883a 	mov	sp,fp
   14290:	df000017 	ldw	fp,0(sp)
   14294:	dec00104 	addi	sp,sp,4
   14298:	f800283a 	ret

0001429c <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   1429c:	defffe04 	addi	sp,sp,-8
   142a0:	df000115 	stw	fp,4(sp)
   142a4:	df000104 	addi	fp,sp,4
   142a8:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   142ac:	e0bfff17 	ldw	r2,-4(fp)
   142b0:	10800a17 	ldw	r2,40(r2)
   142b4:	10800084 	addi	r2,r2,2
   142b8:	1007883a 	mov	r3,r2
   142bc:	00800044 	movi	r2,1
   142c0:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   142c4:	e0bfff17 	ldw	r2,-4(fp)
   142c8:	10800a17 	ldw	r2,40(r2)
   142cc:	10800084 	addi	r2,r2,2
   142d0:	10800023 	ldbuio	r2,0(r2)
   142d4:	1080004c 	andi	r2,r2,1
   142d8:	10803fcc 	andi	r2,r2,255
   142dc:	1004c03a 	cmpne	r2,r2,zero
   142e0:	103ff81e 	bne	r2,zero,142c4 <alt_up_char_buffer_clear+0x28>
	return 0;
   142e4:	0005883a 	mov	r2,zero
}
   142e8:	e037883a 	mov	sp,fp
   142ec:	df000017 	ldw	fp,0(sp)
   142f0:	dec00104 	addi	sp,sp,4
   142f4:	f800283a 	ret

000142f8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   142f8:	defff404 	addi	sp,sp,-48
   142fc:	df000b15 	stw	fp,44(sp)
   14300:	df000b04 	addi	fp,sp,44
   14304:	e13ffb15 	stw	r4,-20(fp)
   14308:	e17ffc15 	stw	r5,-16(fp)
   1430c:	e1bffd15 	stw	r6,-12(fp)
   14310:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   14314:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   14318:	00820034 	movhi	r2,2048
   1431c:	10896704 	addi	r2,r2,9628
   14320:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
   14324:	1005003a 	cmpeq	r2,r2,zero
   14328:	1000411e 	bne	r2,zero,14430 <alt_alarm_start+0x138>
  {
    if (alarm)
   1432c:	e0bffb17 	ldw	r2,-20(fp)
   14330:	1005003a 	cmpeq	r2,r2,zero
   14334:	10003b1e 	bne	r2,zero,14424 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
   14338:	e0fffb17 	ldw	r3,-20(fp)
   1433c:	e0bffd17 	ldw	r2,-12(fp)
   14340:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
   14344:	e0fffb17 	ldw	r3,-20(fp)
   14348:	e0bffe17 	ldw	r2,-8(fp)
   1434c:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14350:	0005303a 	rdctl	r2,status
   14354:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14358:	e0fff817 	ldw	r3,-32(fp)
   1435c:	00bfff84 	movi	r2,-2
   14360:	1884703a 	and	r2,r3,r2
   14364:	1001703a 	wrctl	status,r2
  
  return context;
   14368:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
   1436c:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   14370:	00820034 	movhi	r2,2048
   14374:	10896804 	addi	r2,r2,9632
   14378:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
   1437c:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   14380:	e0fffc17 	ldw	r3,-16(fp)
   14384:	e0bff917 	ldw	r2,-28(fp)
   14388:	1885883a 	add	r2,r3,r2
   1438c:	10c00044 	addi	r3,r2,1
   14390:	e0bffb17 	ldw	r2,-20(fp)
   14394:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   14398:	e0bffb17 	ldw	r2,-20(fp)
   1439c:	10c00217 	ldw	r3,8(r2)
   143a0:	e0bff917 	ldw	r2,-28(fp)
   143a4:	1880042e 	bgeu	r3,r2,143b8 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
   143a8:	e0fffb17 	ldw	r3,-20(fp)
   143ac:	00800044 	movi	r2,1
   143b0:	18800405 	stb	r2,16(r3)
   143b4:	00000206 	br	143c0 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
   143b8:	e0bffb17 	ldw	r2,-20(fp)
   143bc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   143c0:	e0fffb17 	ldw	r3,-20(fp)
   143c4:	00820034 	movhi	r2,2048
   143c8:	10893e04 	addi	r2,r2,9464
   143cc:	e0bff615 	stw	r2,-40(fp)
   143d0:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   143d4:	e0fff717 	ldw	r3,-36(fp)
   143d8:	e0bff617 	ldw	r2,-40(fp)
   143dc:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   143e0:	e0bff617 	ldw	r2,-40(fp)
   143e4:	10c00017 	ldw	r3,0(r2)
   143e8:	e0bff717 	ldw	r2,-36(fp)
   143ec:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   143f0:	e0bff617 	ldw	r2,-40(fp)
   143f4:	10c00017 	ldw	r3,0(r2)
   143f8:	e0bff717 	ldw	r2,-36(fp)
   143fc:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   14400:	e0fff617 	ldw	r3,-40(fp)
   14404:	e0bff717 	ldw	r2,-36(fp)
   14408:	18800015 	stw	r2,0(r3)
   1440c:	e0bffa17 	ldw	r2,-24(fp)
   14410:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14414:	e0bff517 	ldw	r2,-44(fp)
   14418:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   1441c:	e03fff15 	stw	zero,-4(fp)
   14420:	00000506 	br	14438 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
   14424:	00bffa84 	movi	r2,-22
   14428:	e0bfff15 	stw	r2,-4(fp)
   1442c:	00000206 	br	14438 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
   14430:	00bfde84 	movi	r2,-134
   14434:	e0bfff15 	stw	r2,-4(fp)
   14438:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   1443c:	e037883a 	mov	sp,fp
   14440:	df000017 	ldw	fp,0(sp)
   14444:	dec00104 	addi	sp,sp,4
   14448:	f800283a 	ret

0001444c <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1444c:	defffb04 	addi	sp,sp,-20
   14450:	df000415 	stw	fp,16(sp)
   14454:	df000404 	addi	fp,sp,16
   14458:	e13ffe15 	stw	r4,-8(fp)
   1445c:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   14460:	e0fffe17 	ldw	r3,-8(fp)
   14464:	e0bfff17 	ldw	r2,-4(fp)
   14468:	1885883a 	add	r2,r3,r2
   1446c:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   14470:	e0bffe17 	ldw	r2,-8(fp)
   14474:	e0bffd15 	stw	r2,-12(fp)
   14478:	00000506 	br	14490 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1447c:	e0bffd17 	ldw	r2,-12(fp)
   14480:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   14484:	e0bffd17 	ldw	r2,-12(fp)
   14488:	10800804 	addi	r2,r2,32
   1448c:	e0bffd15 	stw	r2,-12(fp)
   14490:	e0fffd17 	ldw	r3,-12(fp)
   14494:	e0bffc17 	ldw	r2,-16(fp)
   14498:	18bff836 	bltu	r3,r2,1447c <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1449c:	e0bffe17 	ldw	r2,-8(fp)
   144a0:	108007cc 	andi	r2,r2,31
   144a4:	1005003a 	cmpeq	r2,r2,zero
   144a8:	1000021e 	bne	r2,zero,144b4 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
   144ac:	e0bffd17 	ldw	r2,-12(fp)
   144b0:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   144b4:	e037883a 	mov	sp,fp
   144b8:	df000017 	ldw	fp,0(sp)
   144bc:	dec00104 	addi	sp,sp,4
   144c0:	f800283a 	ret

000144c4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   144c4:	defff904 	addi	sp,sp,-28
   144c8:	dfc00615 	stw	ra,24(sp)
   144cc:	df000515 	stw	fp,20(sp)
   144d0:	df000504 	addi	fp,sp,20
   144d4:	e13ffd15 	stw	r4,-12(fp)
   144d8:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   144dc:	e0bffd17 	ldw	r2,-12(fp)
   144e0:	1005003a 	cmpeq	r2,r2,zero
   144e4:	1000041e 	bne	r2,zero,144f8 <alt_dev_llist_insert+0x34>
   144e8:	e0bffd17 	ldw	r2,-12(fp)
   144ec:	10800217 	ldw	r2,8(r2)
   144f0:	1004c03a 	cmpne	r2,r2,zero
   144f4:	1000071e 	bne	r2,zero,14514 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
   144f8:	00145780 	call	14578 <alt_get_errno>
   144fc:	1007883a 	mov	r3,r2
   14500:	00800584 	movi	r2,22
   14504:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   14508:	00bffa84 	movi	r2,-22
   1450c:	e0bfff15 	stw	r2,-4(fp)
   14510:	00001306 	br	14560 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   14514:	e0fffd17 	ldw	r3,-12(fp)
   14518:	e0bffe17 	ldw	r2,-8(fp)
   1451c:	e0bffb15 	stw	r2,-20(fp)
   14520:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   14524:	e0fffc17 	ldw	r3,-16(fp)
   14528:	e0bffb17 	ldw	r2,-20(fp)
   1452c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   14530:	e0bffb17 	ldw	r2,-20(fp)
   14534:	10c00017 	ldw	r3,0(r2)
   14538:	e0bffc17 	ldw	r2,-16(fp)
   1453c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   14540:	e0bffb17 	ldw	r2,-20(fp)
   14544:	10c00017 	ldw	r3,0(r2)
   14548:	e0bffc17 	ldw	r2,-16(fp)
   1454c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   14550:	e0fffb17 	ldw	r3,-20(fp)
   14554:	e0bffc17 	ldw	r2,-16(fp)
   14558:	18800015 	stw	r2,0(r3)

  return 0;  
   1455c:	e03fff15 	stw	zero,-4(fp)
   14560:	e0bfff17 	ldw	r2,-4(fp)
}
   14564:	e037883a 	mov	sp,fp
   14568:	dfc00117 	ldw	ra,4(sp)
   1456c:	df000017 	ldw	fp,0(sp)
   14570:	dec00204 	addi	sp,sp,8
   14574:	f800283a 	ret

00014578 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14578:	defffd04 	addi	sp,sp,-12
   1457c:	dfc00215 	stw	ra,8(sp)
   14580:	df000115 	stw	fp,4(sp)
   14584:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   14588:	00820034 	movhi	r2,2048
   1458c:	10893804 	addi	r2,r2,9440
   14590:	10800017 	ldw	r2,0(r2)
   14594:	1005003a 	cmpeq	r2,r2,zero
   14598:	1000061e 	bne	r2,zero,145b4 <alt_get_errno+0x3c>
   1459c:	00820034 	movhi	r2,2048
   145a0:	10893804 	addi	r2,r2,9440
   145a4:	10800017 	ldw	r2,0(r2)
   145a8:	103ee83a 	callr	r2
   145ac:	e0bfff15 	stw	r2,-4(fp)
   145b0:	00000306 	br	145c0 <alt_get_errno+0x48>
   145b4:	00820034 	movhi	r2,2048
   145b8:	10896204 	addi	r2,r2,9608
   145bc:	e0bfff15 	stw	r2,-4(fp)
   145c0:	e0bfff17 	ldw	r2,-4(fp)
}
   145c4:	e037883a 	mov	sp,fp
   145c8:	dfc00117 	ldw	ra,4(sp)
   145cc:	df000017 	ldw	fp,0(sp)
   145d0:	dec00204 	addi	sp,sp,8
   145d4:	f800283a 	ret

000145d8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   145d8:	defffd04 	addi	sp,sp,-12
   145dc:	dfc00215 	stw	ra,8(sp)
   145e0:	df000115 	stw	fp,4(sp)
   145e4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   145e8:	00bfff04 	movi	r2,-4
   145ec:	00c00074 	movhi	r3,1
   145f0:	18d75504 	addi	r3,r3,23892
   145f4:	1885883a 	add	r2,r3,r2
   145f8:	e0bfff15 	stw	r2,-4(fp)
   145fc:	00000606 	br	14618 <_do_ctors+0x40>
        (*ctor) (); 
   14600:	e0bfff17 	ldw	r2,-4(fp)
   14604:	10800017 	ldw	r2,0(r2)
   14608:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1460c:	e0bfff17 	ldw	r2,-4(fp)
   14610:	10bfff04 	addi	r2,r2,-4
   14614:	e0bfff15 	stw	r2,-4(fp)
   14618:	e0ffff17 	ldw	r3,-4(fp)
   1461c:	00800074 	movhi	r2,1
   14620:	10975404 	addi	r2,r2,23888
   14624:	18bff62e 	bgeu	r3,r2,14600 <_do_ctors+0x28>
        (*ctor) (); 
}
   14628:	e037883a 	mov	sp,fp
   1462c:	dfc00117 	ldw	ra,4(sp)
   14630:	df000017 	ldw	fp,0(sp)
   14634:	dec00204 	addi	sp,sp,8
   14638:	f800283a 	ret

0001463c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1463c:	defffd04 	addi	sp,sp,-12
   14640:	dfc00215 	stw	ra,8(sp)
   14644:	df000115 	stw	fp,4(sp)
   14648:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1464c:	00bfff04 	movi	r2,-4
   14650:	00c00074 	movhi	r3,1
   14654:	18d75504 	addi	r3,r3,23892
   14658:	1885883a 	add	r2,r3,r2
   1465c:	e0bfff15 	stw	r2,-4(fp)
   14660:	00000606 	br	1467c <_do_dtors+0x40>
        (*dtor) (); 
   14664:	e0bfff17 	ldw	r2,-4(fp)
   14668:	10800017 	ldw	r2,0(r2)
   1466c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   14670:	e0bfff17 	ldw	r2,-4(fp)
   14674:	10bfff04 	addi	r2,r2,-4
   14678:	e0bfff15 	stw	r2,-4(fp)
   1467c:	e0ffff17 	ldw	r3,-4(fp)
   14680:	00800074 	movhi	r2,1
   14684:	10975504 	addi	r2,r2,23892
   14688:	18bff62e 	bgeu	r3,r2,14664 <_do_dtors+0x28>
        (*dtor) (); 
}
   1468c:	e037883a 	mov	sp,fp
   14690:	dfc00117 	ldw	ra,4(sp)
   14694:	df000017 	ldw	fp,0(sp)
   14698:	dec00204 	addi	sp,sp,8
   1469c:	f800283a 	ret

000146a0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   146a0:	defff904 	addi	sp,sp,-28
   146a4:	dfc00615 	stw	ra,24(sp)
   146a8:	df000515 	stw	fp,20(sp)
   146ac:	df000504 	addi	fp,sp,20
   146b0:	e13ffd15 	stw	r4,-12(fp)
   146b4:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
   146b8:	e0bffe17 	ldw	r2,-8(fp)
   146bc:	10800017 	ldw	r2,0(r2)
   146c0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   146c4:	e13ffd17 	ldw	r4,-12(fp)
   146c8:	000bfe80 	call	bfe8 <strlen>
   146cc:	10800044 	addi	r2,r2,1
   146d0:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   146d4:	00000d06 	br	1470c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   146d8:	e0bffc17 	ldw	r2,-16(fp)
   146dc:	11000217 	ldw	r4,8(r2)
   146e0:	e1bffb17 	ldw	r6,-20(fp)
   146e4:	e17ffd17 	ldw	r5,-12(fp)
   146e8:	000521c0 	call	521c <memcmp>
   146ec:	1004c03a 	cmpne	r2,r2,zero
   146f0:	1000031e 	bne	r2,zero,14700 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   146f4:	e0bffc17 	ldw	r2,-16(fp)
   146f8:	e0bfff15 	stw	r2,-4(fp)
   146fc:	00000706 	br	1471c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   14700:	e0bffc17 	ldw	r2,-16(fp)
   14704:	10800017 	ldw	r2,0(r2)
   14708:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1470c:	e0fffe17 	ldw	r3,-8(fp)
   14710:	e0bffc17 	ldw	r2,-16(fp)
   14714:	10fff01e 	bne	r2,r3,146d8 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   14718:	e03fff15 	stw	zero,-4(fp)
   1471c:	e0bfff17 	ldw	r2,-4(fp)
}
   14720:	e037883a 	mov	sp,fp
   14724:	dfc00117 	ldw	ra,4(sp)
   14728:	df000017 	ldw	fp,0(sp)
   1472c:	dec00204 	addi	sp,sp,8
   14730:	f800283a 	ret

00014734 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   14734:	defffb04 	addi	sp,sp,-20
   14738:	dfc00415 	stw	ra,16(sp)
   1473c:	df000315 	stw	fp,12(sp)
   14740:	df000304 	addi	fp,sp,12
   14744:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   14748:	e13ffe17 	ldw	r4,-8(fp)
   1474c:	d1601304 	addi	r5,gp,-32692
   14750:	00146a00 	call	146a0 <alt_find_dev>
   14754:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
   14758:	e0bffd17 	ldw	r2,-12(fp)
   1475c:	1005003a 	cmpeq	r2,r2,zero
   14760:	10000b1e 	bne	r2,zero,14790 <alt_flash_open_dev+0x5c>
   14764:	e0bffd17 	ldw	r2,-12(fp)
   14768:	10800317 	ldw	r2,12(r2)
   1476c:	1005003a 	cmpeq	r2,r2,zero
   14770:	1000071e 	bne	r2,zero,14790 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
   14774:	e0bffd17 	ldw	r2,-12(fp)
   14778:	10800317 	ldw	r2,12(r2)
   1477c:	e13ffd17 	ldw	r4,-12(fp)
   14780:	e17ffe17 	ldw	r5,-8(fp)
   14784:	103ee83a 	callr	r2
   14788:	e0bfff15 	stw	r2,-4(fp)
   1478c:	00000206 	br	14798 <alt_flash_open_dev+0x64>
  }

  return dev;
   14790:	e0bffd17 	ldw	r2,-12(fp)
   14794:	e0bfff15 	stw	r2,-4(fp)
   14798:	e0bfff17 	ldw	r2,-4(fp)
}
   1479c:	e037883a 	mov	sp,fp
   147a0:	dfc00117 	ldw	ra,4(sp)
   147a4:	df000017 	ldw	fp,0(sp)
   147a8:	dec00204 	addi	sp,sp,8
   147ac:	f800283a 	ret

000147b0 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   147b0:	defffd04 	addi	sp,sp,-12
   147b4:	dfc00215 	stw	ra,8(sp)
   147b8:	df000115 	stw	fp,4(sp)
   147bc:	df000104 	addi	fp,sp,4
   147c0:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   147c4:	e0bfff17 	ldw	r2,-4(fp)
   147c8:	1005003a 	cmpeq	r2,r2,zero
   147cc:	1000081e 	bne	r2,zero,147f0 <alt_flash_close_dev+0x40>
   147d0:	e0bfff17 	ldw	r2,-4(fp)
   147d4:	10800417 	ldw	r2,16(r2)
   147d8:	1005003a 	cmpeq	r2,r2,zero
   147dc:	1000041e 	bne	r2,zero,147f0 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
   147e0:	e0bfff17 	ldw	r2,-4(fp)
   147e4:	10800417 	ldw	r2,16(r2)
   147e8:	e13fff17 	ldw	r4,-4(fp)
   147ec:	103ee83a 	callr	r2
  }
  return;
}
   147f0:	e037883a 	mov	sp,fp
   147f4:	dfc00117 	ldw	ra,4(sp)
   147f8:	df000017 	ldw	fp,0(sp)
   147fc:	dec00204 	addi	sp,sp,8
   14800:	f800283a 	ret

00014804 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   14804:	defff904 	addi	sp,sp,-28
   14808:	dfc00615 	stw	ra,24(sp)
   1480c:	df000515 	stw	fp,20(sp)
   14810:	df000504 	addi	fp,sp,20
   14814:	e13ffc15 	stw	r4,-16(fp)
   14818:	e17ffd15 	stw	r5,-12(fp)
   1481c:	e1bffe15 	stw	r6,-8(fp)
   14820:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   14824:	e13ffd17 	ldw	r4,-12(fp)
   14828:	e17ffe17 	ldw	r5,-8(fp)
   1482c:	e1bfff17 	ldw	r6,-4(fp)
   14830:	0014a1c0 	call	14a1c <open>
   14834:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   14838:	e0bffb17 	ldw	r2,-20(fp)
   1483c:	1004803a 	cmplt	r2,r2,zero
   14840:	10001c1e 	bne	r2,zero,148b4 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
   14844:	e0bffb17 	ldw	r2,-20(fp)
   14848:	00c20034 	movhi	r3,2048
   1484c:	18c3cd04 	addi	r3,r3,3892
   14850:	10800324 	muli	r2,r2,12
   14854:	10c5883a 	add	r2,r2,r3
   14858:	10c00017 	ldw	r3,0(r2)
   1485c:	e0bffc17 	ldw	r2,-16(fp)
   14860:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   14864:	e0bffb17 	ldw	r2,-20(fp)
   14868:	00c20034 	movhi	r3,2048
   1486c:	18c3cd04 	addi	r3,r3,3892
   14870:	10800324 	muli	r2,r2,12
   14874:	10c5883a 	add	r2,r2,r3
   14878:	10800104 	addi	r2,r2,4
   1487c:	10c00017 	ldw	r3,0(r2)
   14880:	e0bffc17 	ldw	r2,-16(fp)
   14884:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   14888:	e0bffb17 	ldw	r2,-20(fp)
   1488c:	00c20034 	movhi	r3,2048
   14890:	18c3cd04 	addi	r3,r3,3892
   14894:	10800324 	muli	r2,r2,12
   14898:	10c5883a 	add	r2,r2,r3
   1489c:	10800204 	addi	r2,r2,8
   148a0:	10c00017 	ldw	r3,0(r2)
   148a4:	e0bffc17 	ldw	r2,-16(fp)
   148a8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   148ac:	e13ffb17 	ldw	r4,-20(fp)
   148b0:	000f0780 	call	f078 <alt_release_fd>
  }
} 
   148b4:	e037883a 	mov	sp,fp
   148b8:	dfc00117 	ldw	ra,4(sp)
   148bc:	df000017 	ldw	fp,0(sp)
   148c0:	dec00204 	addi	sp,sp,8
   148c4:	f800283a 	ret

000148c8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   148c8:	defffb04 	addi	sp,sp,-20
   148cc:	dfc00415 	stw	ra,16(sp)
   148d0:	df000315 	stw	fp,12(sp)
   148d4:	df000304 	addi	fp,sp,12
   148d8:	e13ffd15 	stw	r4,-12(fp)
   148dc:	e17ffe15 	stw	r5,-8(fp)
   148e0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   148e4:	01020034 	movhi	r4,2048
   148e8:	2103d004 	addi	r4,r4,3904
   148ec:	e17ffd17 	ldw	r5,-12(fp)
   148f0:	01800044 	movi	r6,1
   148f4:	01c07fc4 	movi	r7,511
   148f8:	00148040 	call	14804 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   148fc:	01020034 	movhi	r4,2048
   14900:	2103cd04 	addi	r4,r4,3892
   14904:	e17ffe17 	ldw	r5,-8(fp)
   14908:	000d883a 	mov	r6,zero
   1490c:	01c07fc4 	movi	r7,511
   14910:	00148040 	call	14804 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   14914:	01020034 	movhi	r4,2048
   14918:	2103d304 	addi	r4,r4,3916
   1491c:	e17fff17 	ldw	r5,-4(fp)
   14920:	01800044 	movi	r6,1
   14924:	01c07fc4 	movi	r7,511
   14928:	00148040 	call	14804 <alt_open_fd>
}  
   1492c:	e037883a 	mov	sp,fp
   14930:	dfc00117 	ldw	ra,4(sp)
   14934:	df000017 	ldw	fp,0(sp)
   14938:	dec00204 	addi	sp,sp,8
   1493c:	f800283a 	ret

00014940 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   14940:	defffc04 	addi	sp,sp,-16
   14944:	df000315 	stw	fp,12(sp)
   14948:	df000304 	addi	fp,sp,12
   1494c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   14950:	e0bffe17 	ldw	r2,-8(fp)
   14954:	10800217 	ldw	r2,8(r2)
   14958:	10d00034 	orhi	r3,r2,16384
   1495c:	e0bffe17 	ldw	r2,-8(fp)
   14960:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14964:	e03ffd15 	stw	zero,-12(fp)
   14968:	00002006 	br	149ec <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1496c:	e0bffd17 	ldw	r2,-12(fp)
   14970:	00c20034 	movhi	r3,2048
   14974:	18c3cd04 	addi	r3,r3,3892
   14978:	10800324 	muli	r2,r2,12
   1497c:	10c5883a 	add	r2,r2,r3
   14980:	10c00017 	ldw	r3,0(r2)
   14984:	e0bffe17 	ldw	r2,-8(fp)
   14988:	10800017 	ldw	r2,0(r2)
   1498c:	1880141e 	bne	r3,r2,149e0 <alt_file_locked+0xa0>
   14990:	e0bffd17 	ldw	r2,-12(fp)
   14994:	00c20034 	movhi	r3,2048
   14998:	18c3cd04 	addi	r3,r3,3892
   1499c:	10800324 	muli	r2,r2,12
   149a0:	10c5883a 	add	r2,r2,r3
   149a4:	10800204 	addi	r2,r2,8
   149a8:	10800017 	ldw	r2,0(r2)
   149ac:	1004403a 	cmpge	r2,r2,zero
   149b0:	10000b1e 	bne	r2,zero,149e0 <alt_file_locked+0xa0>
   149b4:	e0bffd17 	ldw	r2,-12(fp)
   149b8:	10800324 	muli	r2,r2,12
   149bc:	1007883a 	mov	r3,r2
   149c0:	00820034 	movhi	r2,2048
   149c4:	1083cd04 	addi	r2,r2,3892
   149c8:	1887883a 	add	r3,r3,r2
   149cc:	e0bffe17 	ldw	r2,-8(fp)
   149d0:	18800326 	beq	r3,r2,149e0 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   149d4:	00bffcc4 	movi	r2,-13
   149d8:	e0bfff15 	stw	r2,-4(fp)
   149dc:	00000a06 	br	14a08 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   149e0:	e0bffd17 	ldw	r2,-12(fp)
   149e4:	10800044 	addi	r2,r2,1
   149e8:	e0bffd15 	stw	r2,-12(fp)
   149ec:	00820034 	movhi	r2,2048
   149f0:	10893704 	addi	r2,r2,9436
   149f4:	10800017 	ldw	r2,0(r2)
   149f8:	1007883a 	mov	r3,r2
   149fc:	e0bffd17 	ldw	r2,-12(fp)
   14a00:	18bfda2e 	bgeu	r3,r2,1496c <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   14a04:	e03fff15 	stw	zero,-4(fp)
   14a08:	e0bfff17 	ldw	r2,-4(fp)
}
   14a0c:	e037883a 	mov	sp,fp
   14a10:	df000017 	ldw	fp,0(sp)
   14a14:	dec00104 	addi	sp,sp,4
   14a18:	f800283a 	ret

00014a1c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   14a1c:	defff404 	addi	sp,sp,-48
   14a20:	dfc00b15 	stw	ra,44(sp)
   14a24:	df000a15 	stw	fp,40(sp)
   14a28:	df000a04 	addi	fp,sp,40
   14a2c:	e13ffb15 	stw	r4,-20(fp)
   14a30:	e17ffc15 	stw	r5,-16(fp)
   14a34:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   14a38:	00bfffc4 	movi	r2,-1
   14a3c:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
   14a40:	00bffb44 	movi	r2,-19
   14a44:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
   14a48:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   14a4c:	e13ffb17 	ldw	r4,-20(fp)
   14a50:	01420034 	movhi	r5,2048
   14a54:	29493504 	addi	r5,r5,9428
   14a58:	00146a00 	call	146a0 <alt_find_dev>
   14a5c:	e0bffa15 	stw	r2,-24(fp)
   14a60:	e0bffa17 	ldw	r2,-24(fp)
   14a64:	1004c03a 	cmpne	r2,r2,zero
   14a68:	1000051e 	bne	r2,zero,14a80 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   14a6c:	e13ffb17 	ldw	r4,-20(fp)
   14a70:	00157e40 	call	157e4 <alt_find_file>
   14a74:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
   14a78:	00800044 	movi	r2,1
   14a7c:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   14a80:	e0bffa17 	ldw	r2,-24(fp)
   14a84:	1005003a 	cmpeq	r2,r2,zero
   14a88:	1000301e 	bne	r2,zero,14b4c <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
   14a8c:	e13ffa17 	ldw	r4,-24(fp)
   14a90:	00159040 	call	15904 <alt_get_fd>
   14a94:	e0bff815 	stw	r2,-32(fp)
   14a98:	e0bff817 	ldw	r2,-32(fp)
   14a9c:	1004403a 	cmpge	r2,r2,zero
   14aa0:	1000031e 	bne	r2,zero,14ab0 <open+0x94>
    {
      status = index;
   14aa4:	e0bff817 	ldw	r2,-32(fp)
   14aa8:	e0bff715 	stw	r2,-36(fp)
   14aac:	00002906 	br	14b54 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
   14ab0:	e0bff817 	ldw	r2,-32(fp)
   14ab4:	10800324 	muli	r2,r2,12
   14ab8:	1007883a 	mov	r3,r2
   14abc:	00820034 	movhi	r2,2048
   14ac0:	1083cd04 	addi	r2,r2,3892
   14ac4:	1885883a 	add	r2,r3,r2
   14ac8:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   14acc:	e0fffc17 	ldw	r3,-16(fp)
   14ad0:	00900034 	movhi	r2,16384
   14ad4:	10bfffc4 	addi	r2,r2,-1
   14ad8:	1886703a 	and	r3,r3,r2
   14adc:	e0bff917 	ldw	r2,-28(fp)
   14ae0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   14ae4:	e0bff617 	ldw	r2,-40(fp)
   14ae8:	1004c03a 	cmpne	r2,r2,zero
   14aec:	1000061e 	bne	r2,zero,14b08 <open+0xec>
   14af0:	e13ff917 	ldw	r4,-28(fp)
   14af4:	00149400 	call	14940 <alt_file_locked>
   14af8:	e0bff715 	stw	r2,-36(fp)
   14afc:	e0bff717 	ldw	r2,-36(fp)
   14b00:	1004803a 	cmplt	r2,r2,zero
   14b04:	1000131e 	bne	r2,zero,14b54 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   14b08:	e0bffa17 	ldw	r2,-24(fp)
   14b0c:	10800317 	ldw	r2,12(r2)
   14b10:	1005003a 	cmpeq	r2,r2,zero
   14b14:	1000091e 	bne	r2,zero,14b3c <open+0x120>
   14b18:	e0bffa17 	ldw	r2,-24(fp)
   14b1c:	10800317 	ldw	r2,12(r2)
   14b20:	e13ff917 	ldw	r4,-28(fp)
   14b24:	e17ffb17 	ldw	r5,-20(fp)
   14b28:	e1bffc17 	ldw	r6,-16(fp)
   14b2c:	e1fffd17 	ldw	r7,-12(fp)
   14b30:	103ee83a 	callr	r2
   14b34:	e0bfff15 	stw	r2,-4(fp)
   14b38:	00000106 	br	14b40 <open+0x124>
   14b3c:	e03fff15 	stw	zero,-4(fp)
   14b40:	e0bfff17 	ldw	r2,-4(fp)
   14b44:	e0bff715 	stw	r2,-36(fp)
   14b48:	00000206 	br	14b54 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
   14b4c:	00bffb44 	movi	r2,-19
   14b50:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   14b54:	e0bff717 	ldw	r2,-36(fp)
   14b58:	1004403a 	cmpge	r2,r2,zero
   14b5c:	1000091e 	bne	r2,zero,14b84 <open+0x168>
  {
    alt_release_fd (index);  
   14b60:	e13ff817 	ldw	r4,-32(fp)
   14b64:	000f0780 	call	f078 <alt_release_fd>
    ALT_ERRNO = -status;
   14b68:	0014ba40 	call	14ba4 <alt_get_errno>
   14b6c:	e0fff717 	ldw	r3,-36(fp)
   14b70:	00c7c83a 	sub	r3,zero,r3
   14b74:	10c00015 	stw	r3,0(r2)
    return -1;
   14b78:	00bfffc4 	movi	r2,-1
   14b7c:	e0bffe15 	stw	r2,-8(fp)
   14b80:	00000206 	br	14b8c <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
   14b84:	e0bff817 	ldw	r2,-32(fp)
   14b88:	e0bffe15 	stw	r2,-8(fp)
   14b8c:	e0bffe17 	ldw	r2,-8(fp)
}
   14b90:	e037883a 	mov	sp,fp
   14b94:	dfc00117 	ldw	ra,4(sp)
   14b98:	df000017 	ldw	fp,0(sp)
   14b9c:	dec00204 	addi	sp,sp,8
   14ba0:	f800283a 	ret

00014ba4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14ba4:	defffd04 	addi	sp,sp,-12
   14ba8:	dfc00215 	stw	ra,8(sp)
   14bac:	df000115 	stw	fp,4(sp)
   14bb0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   14bb4:	00820034 	movhi	r2,2048
   14bb8:	10893804 	addi	r2,r2,9440
   14bbc:	10800017 	ldw	r2,0(r2)
   14bc0:	1005003a 	cmpeq	r2,r2,zero
   14bc4:	1000061e 	bne	r2,zero,14be0 <alt_get_errno+0x3c>
   14bc8:	00820034 	movhi	r2,2048
   14bcc:	10893804 	addi	r2,r2,9440
   14bd0:	10800017 	ldw	r2,0(r2)
   14bd4:	103ee83a 	callr	r2
   14bd8:	e0bfff15 	stw	r2,-4(fp)
   14bdc:	00000306 	br	14bec <alt_get_errno+0x48>
   14be0:	00820034 	movhi	r2,2048
   14be4:	10896204 	addi	r2,r2,9608
   14be8:	e0bfff15 	stw	r2,-4(fp)
   14bec:	e0bfff17 	ldw	r2,-4(fp)
}
   14bf0:	e037883a 	mov	sp,fp
   14bf4:	dfc00117 	ldw	ra,4(sp)
   14bf8:	df000017 	ldw	fp,0(sp)
   14bfc:	dec00204 	addi	sp,sp,8
   14c00:	f800283a 	ret

00014c04 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   14c04:	defffa04 	addi	sp,sp,-24
   14c08:	df000515 	stw	fp,20(sp)
   14c0c:	df000504 	addi	fp,sp,20
   14c10:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14c14:	0005303a 	rdctl	r2,status
   14c18:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14c1c:	e0fffd17 	ldw	r3,-12(fp)
   14c20:	00bfff84 	movi	r2,-2
   14c24:	1884703a 	and	r2,r3,r2
   14c28:	1001703a 	wrctl	status,r2
  
  return context;
   14c2c:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   14c30:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
   14c34:	e0bfff17 	ldw	r2,-4(fp)
   14c38:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   14c3c:	e0bffc17 	ldw	r2,-16(fp)
   14c40:	10c00017 	ldw	r3,0(r2)
   14c44:	e0bffc17 	ldw	r2,-16(fp)
   14c48:	10800117 	ldw	r2,4(r2)
   14c4c:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
   14c50:	e0bffc17 	ldw	r2,-16(fp)
   14c54:	10c00117 	ldw	r3,4(r2)
   14c58:	e0bffc17 	ldw	r2,-16(fp)
   14c5c:	10800017 	ldw	r2,0(r2)
   14c60:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   14c64:	e0fffc17 	ldw	r3,-16(fp)
   14c68:	e0bffc17 	ldw	r2,-16(fp)
   14c6c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
   14c70:	e0fffc17 	ldw	r3,-16(fp)
   14c74:	e0bffc17 	ldw	r2,-16(fp)
   14c78:	18800015 	stw	r2,0(r3)
   14c7c:	e0bffe17 	ldw	r2,-8(fp)
   14c80:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14c84:	e0bffb17 	ldw	r2,-20(fp)
   14c88:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   14c8c:	e037883a 	mov	sp,fp
   14c90:	df000017 	ldw	fp,0(sp)
   14c94:	dec00104 	addi	sp,sp,4
   14c98:	f800283a 	ret

00014c9c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   14c9c:	defffb04 	addi	sp,sp,-20
   14ca0:	dfc00415 	stw	ra,16(sp)
   14ca4:	df000315 	stw	fp,12(sp)
   14ca8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   14cac:	d0a01517 	ldw	r2,-32684(gp)
   14cb0:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   14cb4:	d0a03f17 	ldw	r2,-32516(gp)
   14cb8:	10800044 	addi	r2,r2,1
   14cbc:	d0a03f15 	stw	r2,-32516(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14cc0:	00003106 	br	14d88 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
   14cc4:	e0bffe17 	ldw	r2,-8(fp)
   14cc8:	10800017 	ldw	r2,0(r2)
   14ccc:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   14cd0:	e0bffe17 	ldw	r2,-8(fp)
   14cd4:	10800403 	ldbu	r2,16(r2)
   14cd8:	10803fcc 	andi	r2,r2,255
   14cdc:	1005003a 	cmpeq	r2,r2,zero
   14ce0:	1000051e 	bne	r2,zero,14cf8 <alt_tick+0x5c>
   14ce4:	d0a03f17 	ldw	r2,-32516(gp)
   14ce8:	1004c03a 	cmpne	r2,r2,zero
   14cec:	1000021e 	bne	r2,zero,14cf8 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
   14cf0:	e0bffe17 	ldw	r2,-8(fp)
   14cf4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   14cf8:	e0bffe17 	ldw	r2,-8(fp)
   14cfc:	10c00217 	ldw	r3,8(r2)
   14d00:	d0a03f17 	ldw	r2,-32516(gp)
   14d04:	10c01e36 	bltu	r2,r3,14d80 <alt_tick+0xe4>
   14d08:	e0bffe17 	ldw	r2,-8(fp)
   14d0c:	10800403 	ldbu	r2,16(r2)
   14d10:	10803fcc 	andi	r2,r2,255
   14d14:	1004c03a 	cmpne	r2,r2,zero
   14d18:	1000191e 	bne	r2,zero,14d80 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
   14d1c:	e0bffe17 	ldw	r2,-8(fp)
   14d20:	10c00317 	ldw	r3,12(r2)
   14d24:	e0bffe17 	ldw	r2,-8(fp)
   14d28:	11000517 	ldw	r4,20(r2)
   14d2c:	183ee83a 	callr	r3
   14d30:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   14d34:	e0bffd17 	ldw	r2,-12(fp)
   14d38:	1004c03a 	cmpne	r2,r2,zero
   14d3c:	1000031e 	bne	r2,zero,14d4c <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
   14d40:	e13ffe17 	ldw	r4,-8(fp)
   14d44:	0014c040 	call	14c04 <alt_alarm_stop>
   14d48:	00000d06 	br	14d80 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
   14d4c:	e0bffe17 	ldw	r2,-8(fp)
   14d50:	10c00217 	ldw	r3,8(r2)
   14d54:	e0bffd17 	ldw	r2,-12(fp)
   14d58:	1887883a 	add	r3,r3,r2
   14d5c:	e0bffe17 	ldw	r2,-8(fp)
   14d60:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   14d64:	e0bffe17 	ldw	r2,-8(fp)
   14d68:	10c00217 	ldw	r3,8(r2)
   14d6c:	d0a03f17 	ldw	r2,-32516(gp)
   14d70:	1880032e 	bgeu	r3,r2,14d80 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
   14d74:	e0fffe17 	ldw	r3,-8(fp)
   14d78:	00800044 	movi	r2,1
   14d7c:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
   14d80:	e0bfff17 	ldw	r2,-4(fp)
   14d84:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14d88:	d0e01504 	addi	r3,gp,-32684
   14d8c:	e0bffe17 	ldw	r2,-8(fp)
   14d90:	10ffcc1e 	bne	r2,r3,14cc4 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   14d94:	e037883a 	mov	sp,fp
   14d98:	dfc00117 	ldw	ra,4(sp)
   14d9c:	df000017 	ldw	fp,0(sp)
   14da0:	dec00204 	addi	sp,sp,8
   14da4:	f800283a 	ret

00014da8 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   14da8:	defffd04 	addi	sp,sp,-12
   14dac:	dfc00215 	stw	ra,8(sp)
   14db0:	df000115 	stw	fp,4(sp)
   14db4:	df000104 	addi	fp,sp,4
   14db8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   14dbc:	e13fff17 	ldw	r4,-4(fp)
   14dc0:	00156b80 	call	156b8 <alt_busy_sleep>
}
   14dc4:	e037883a 	mov	sp,fp
   14dc8:	dfc00117 	ldw	ra,4(sp)
   14dcc:	df000017 	ldw	fp,0(sp)
   14dd0:	dec00204 	addi	sp,sp,8
   14dd4:	f800283a 	ret

00014dd8 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   14dd8:	deffff04 	addi	sp,sp,-4
   14ddc:	df000015 	stw	fp,0(sp)
   14de0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   14de4:	000170fa 	wrctl	ienable,zero
}
   14de8:	e037883a 	mov	sp,fp
   14dec:	df000017 	ldw	fp,0(sp)
   14df0:	dec00104 	addi	sp,sp,4
   14df4:	f800283a 	ret

00014df8 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   14df8:	defff704 	addi	sp,sp,-36
   14dfc:	dfc00815 	stw	ra,32(sp)
   14e00:	df000715 	stw	fp,28(sp)
   14e04:	df000704 	addi	fp,sp,28
   14e08:	e13ffc15 	stw	r4,-16(fp)
   14e0c:	e17ffd15 	stw	r5,-12(fp)
   14e10:	e1bffe15 	stw	r6,-8(fp)
   14e14:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   14e18:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14e1c:	e0bffc17 	ldw	r2,-16(fp)
   14e20:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   14e24:	e1bfff17 	ldw	r6,-4(fp)
   14e28:	00800074 	movhi	r2,1
   14e2c:	10946704 	addi	r2,r2,20892
   14e30:	d8800015 	stw	r2,0(sp)
   14e34:	e13ffa17 	ldw	r4,-24(fp)
   14e38:	e17ffe17 	ldw	r5,-8(fp)
   14e3c:	e1c00217 	ldw	r7,8(fp)
   14e40:	000fcdc0 	call	fcdc <alt_flash_program_block>
   14e44:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
   14e48:	e0bffb17 	ldw	r2,-20(fp)
}
   14e4c:	e037883a 	mov	sp,fp
   14e50:	dfc00117 	ldw	ra,4(sp)
   14e54:	df000017 	ldw	fp,0(sp)
   14e58:	dec00204 	addi	sp,sp,8
   14e5c:	f800283a 	ret

00014e60 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   14e60:	defff804 	addi	sp,sp,-32
   14e64:	dfc00715 	stw	ra,28(sp)
   14e68:	df000615 	stw	fp,24(sp)
   14e6c:	df000604 	addi	fp,sp,24
   14e70:	e13ffe15 	stw	r4,-8(fp)
   14e74:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   14e78:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14e7c:	e0bffe17 	ldw	r2,-8(fp)
   14e80:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   14e84:	e0bffa17 	ldw	r2,-24(fp)
   14e88:	10c03317 	ldw	r3,204(r2)
   14e8c:	e0bffa17 	ldw	r2,-24(fp)
   14e90:	11000a17 	ldw	r4,40(r2)
   14e94:	01415544 	movi	r5,1365
   14e98:	01802a84 	movi	r6,170
   14e9c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   14ea0:	e0bffa17 	ldw	r2,-24(fp)
   14ea4:	10c03317 	ldw	r3,204(r2)
   14ea8:	e0bffa17 	ldw	r2,-24(fp)
   14eac:	11000a17 	ldw	r4,40(r2)
   14eb0:	0140aa84 	movi	r5,682
   14eb4:	01801544 	movi	r6,85
   14eb8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   14ebc:	e0bffa17 	ldw	r2,-24(fp)
   14ec0:	10c03317 	ldw	r3,204(r2)
   14ec4:	e0bffa17 	ldw	r2,-24(fp)
   14ec8:	11000a17 	ldw	r4,40(r2)
   14ecc:	01415544 	movi	r5,1365
   14ed0:	01802004 	movi	r6,128
   14ed4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   14ed8:	e0bffa17 	ldw	r2,-24(fp)
   14edc:	10c03317 	ldw	r3,204(r2)
   14ee0:	e0bffa17 	ldw	r2,-24(fp)
   14ee4:	11000a17 	ldw	r4,40(r2)
   14ee8:	01415544 	movi	r5,1365
   14eec:	01802a84 	movi	r6,170
   14ef0:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   14ef4:	e0bffa17 	ldw	r2,-24(fp)
   14ef8:	10c03317 	ldw	r3,204(r2)
   14efc:	e0bffa17 	ldw	r2,-24(fp)
   14f00:	11000a17 	ldw	r4,40(r2)
   14f04:	0140aa84 	movi	r5,682
   14f08:	01801544 	movi	r6,85
   14f0c:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   14f10:	e0bffa17 	ldw	r2,-24(fp)
   14f14:	11803517 	ldw	r6,212(r2)
   14f18:	e0bffa17 	ldw	r2,-24(fp)
   14f1c:	10800a17 	ldw	r2,40(r2)
   14f20:	1007883a 	mov	r3,r2
   14f24:	e0bfff17 	ldw	r2,-4(fp)
   14f28:	1889883a 	add	r4,r3,r2
   14f2c:	01400c04 	movi	r5,48
   14f30:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   14f34:	0109c404 	movi	r4,10000
   14f38:	0014da80 	call	14da8 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   14f3c:	00800c84 	movi	r2,50
   14f40:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   14f44:	e0bffa17 	ldw	r2,-24(fp)
   14f48:	10800a17 	ldw	r2,40(r2)
   14f4c:	1007883a 	mov	r3,r2
   14f50:	e0bfff17 	ldw	r2,-4(fp)
   14f54:	1885883a 	add	r2,r3,r2
   14f58:	10800023 	ldbuio	r2,0(r2)
   14f5c:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   14f60:	0100fa04 	movi	r4,1000
   14f64:	0014da80 	call	14da8 <usleep>
    timeout--;
   14f68:	e0bffb17 	ldw	r2,-20(fp)
   14f6c:	10bfffc4 	addi	r2,r2,-1
   14f70:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   14f74:	e0bffd03 	ldbu	r2,-12(fp)
   14f78:	10803fcc 	andi	r2,r2,255
   14f7c:	1080020c 	andi	r2,r2,8
   14f80:	1004c03a 	cmpne	r2,r2,zero
   14f84:	1000031e 	bne	r2,zero,14f94 <alt_erase_block_amd+0x134>
   14f88:	e0bffb17 	ldw	r2,-20(fp)
   14f8c:	10800048 	cmpgei	r2,r2,1
   14f90:	103fec1e 	bne	r2,zero,14f44 <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
   14f94:	e0bffa17 	ldw	r2,-24(fp)
   14f98:	10803117 	ldw	r2,196(r2)
   14f9c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   14fa0:	00001706 	br	15000 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   14fa4:	e0bffa17 	ldw	r2,-24(fp)
   14fa8:	10800a17 	ldw	r2,40(r2)
   14fac:	1007883a 	mov	r3,r2
   14fb0:	e0bfff17 	ldw	r2,-4(fp)
   14fb4:	1885883a 	add	r2,r3,r2
   14fb8:	10800023 	ldbuio	r2,0(r2)
   14fbc:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   14fc0:	e0bffd03 	ldbu	r2,-12(fp)
   14fc4:	10803fcc 	andi	r2,r2,255
   14fc8:	1080201c 	xori	r2,r2,128
   14fcc:	10bfe004 	addi	r2,r2,-128
   14fd0:	1004803a 	cmplt	r2,r2,zero
   14fd4:	10000d1e 	bne	r2,zero,1500c <alt_erase_block_amd+0x1ac>
   14fd8:	e0bffd03 	ldbu	r2,-12(fp)
   14fdc:	10803fcc 	andi	r2,r2,255
   14fe0:	1080080c 	andi	r2,r2,32
   14fe4:	1004c03a 	cmpne	r2,r2,zero
   14fe8:	1000081e 	bne	r2,zero,1500c <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   14fec:	0100fa04 	movi	r4,1000
   14ff0:	0014da80 	call	14da8 <usleep>
    timeout -= 1000;
   14ff4:	e0bffb17 	ldw	r2,-20(fp)
   14ff8:	10bf0604 	addi	r2,r2,-1000
   14ffc:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   15000:	e0bffb17 	ldw	r2,-20(fp)
   15004:	10800048 	cmpgei	r2,r2,1
   15008:	103fe61e 	bne	r2,zero,14fa4 <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   1500c:	e0bffb17 	ldw	r2,-20(fp)
   15010:	10800048 	cmpgei	r2,r2,1
   15014:	1000031e 	bne	r2,zero,15024 <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
   15018:	00bfe304 	movi	r2,-116
   1501c:	e0bffc15 	stw	r2,-16(fp)
   15020:	00000f06 	br	15060 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   15024:	e0bffa17 	ldw	r2,-24(fp)
   15028:	10800a17 	ldw	r2,40(r2)
   1502c:	1007883a 	mov	r3,r2
   15030:	e0bfff17 	ldw	r2,-4(fp)
   15034:	1885883a 	add	r2,r3,r2
   15038:	10800023 	ldbuio	r2,0(r2)
   1503c:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   15040:	e0bffd03 	ldbu	r2,-12(fp)
   15044:	10803fcc 	andi	r2,r2,255
   15048:	1080201c 	xori	r2,r2,128
   1504c:	10bfe004 	addi	r2,r2,-128
   15050:	1004803a 	cmplt	r2,r2,zero
   15054:	1000021e 	bne	r2,zero,15060 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
   15058:	00bffec4 	movi	r2,-5
   1505c:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
   15060:	e0bffc17 	ldw	r2,-16(fp)
}
   15064:	e037883a 	mov	sp,fp
   15068:	dfc00117 	ldw	ra,4(sp)
   1506c:	df000017 	ldw	fp,0(sp)
   15070:	dec00204 	addi	sp,sp,8
   15074:	f800283a 	ret

00015078 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   15078:	defff804 	addi	sp,sp,-32
   1507c:	dfc00715 	stw	ra,28(sp)
   15080:	df000615 	stw	fp,24(sp)
   15084:	df000604 	addi	fp,sp,24
   15088:	e13ffd15 	stw	r4,-12(fp)
   1508c:	e17ffe15 	stw	r5,-8(fp)
   15090:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   15094:	e0bffd17 	ldw	r2,-12(fp)
   15098:	10803017 	ldw	r2,192(r2)
   1509c:	10801924 	muli	r2,r2,100
   150a0:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
   150a4:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   150a8:	e0bffd17 	ldw	r2,-12(fp)
   150ac:	10800a17 	ldw	r2,40(r2)
   150b0:	1007883a 	mov	r3,r2
   150b4:	e0bffe17 	ldw	r2,-8(fp)
   150b8:	1885883a 	add	r2,r3,r2
   150bc:	10800023 	ldbuio	r2,0(r2)
   150c0:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   150c4:	00001706 	br	15124 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   150c8:	e0bffc03 	ldbu	r2,-16(fp)
   150cc:	10803fcc 	andi	r2,r2,255
   150d0:	10c0200c 	andi	r3,r2,128
   150d4:	e0bfff03 	ldbu	r2,-4(fp)
   150d8:	1080200c 	andi	r2,r2,128
   150dc:	18801426 	beq	r3,r2,15130 <alt_wait_for_command_to_complete_amd+0xb8>
   150e0:	e0bffc03 	ldbu	r2,-16(fp)
   150e4:	10803fcc 	andi	r2,r2,255
   150e8:	1080080c 	andi	r2,r2,32
   150ec:	1004c03a 	cmpne	r2,r2,zero
   150f0:	10000f1e 	bne	r2,zero,15130 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   150f4:	01000044 	movi	r4,1
   150f8:	0014da80 	call	14da8 <usleep>
    timeout--;
   150fc:	e0bffb17 	ldw	r2,-20(fp)
   15100:	10bfffc4 	addi	r2,r2,-1
   15104:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   15108:	e0bffd17 	ldw	r2,-12(fp)
   1510c:	10800a17 	ldw	r2,40(r2)
   15110:	1007883a 	mov	r3,r2
   15114:	e0bffe17 	ldw	r2,-8(fp)
   15118:	1885883a 	add	r2,r3,r2
   1511c:	10800023 	ldbuio	r2,0(r2)
   15120:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   15124:	e0bffb17 	ldw	r2,-20(fp)
   15128:	10800048 	cmpgei	r2,r2,1
   1512c:	103fe61e 	bne	r2,zero,150c8 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   15130:	e0bffb17 	ldw	r2,-20(fp)
   15134:	1004c03a 	cmpne	r2,r2,zero
   15138:	1000031e 	bne	r2,zero,15148 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
   1513c:	00bfe304 	movi	r2,-116
   15140:	e0bffa15 	stw	r2,-24(fp)
   15144:	00000f06 	br	15184 <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   15148:	e0bffd17 	ldw	r2,-12(fp)
   1514c:	10800a17 	ldw	r2,40(r2)
   15150:	1007883a 	mov	r3,r2
   15154:	e0bffe17 	ldw	r2,-8(fp)
   15158:	1885883a 	add	r2,r3,r2
   1515c:	10800023 	ldbuio	r2,0(r2)
   15160:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   15164:	e0bffc03 	ldbu	r2,-16(fp)
   15168:	10803fcc 	andi	r2,r2,255
   1516c:	10c0200c 	andi	r3,r2,128
   15170:	e0bfff03 	ldbu	r2,-4(fp)
   15174:	1080200c 	andi	r2,r2,128
   15178:	18800226 	beq	r3,r2,15184 <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
   1517c:	00bffec4 	movi	r2,-5
   15180:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
   15184:	e0bffa17 	ldw	r2,-24(fp)
}
   15188:	e037883a 	mov	sp,fp
   1518c:	dfc00117 	ldw	ra,4(sp)
   15190:	df000017 	ldw	fp,0(sp)
   15194:	dec00204 	addi	sp,sp,8
   15198:	f800283a 	ret

0001519c <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1519c:	defff904 	addi	sp,sp,-28
   151a0:	dfc00615 	stw	ra,24(sp)
   151a4:	df000515 	stw	fp,20(sp)
   151a8:	df000504 	addi	fp,sp,20
   151ac:	e13ffd15 	stw	r4,-12(fp)
   151b0:	e17ffe15 	stw	r5,-8(fp)
   151b4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   151b8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   151bc:	e0bffd17 	ldw	r2,-12(fp)
   151c0:	10c03317 	ldw	r3,204(r2)
   151c4:	e0bffd17 	ldw	r2,-12(fp)
   151c8:	11000a17 	ldw	r4,40(r2)
   151cc:	01415544 	movi	r5,1365
   151d0:	01802a84 	movi	r6,170
   151d4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   151d8:	e0bffd17 	ldw	r2,-12(fp)
   151dc:	10c03317 	ldw	r3,204(r2)
   151e0:	e0bffd17 	ldw	r2,-12(fp)
   151e4:	11000a17 	ldw	r4,40(r2)
   151e8:	0140aa84 	movi	r5,682
   151ec:	01801544 	movi	r6,85
   151f0:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   151f4:	e0bffd17 	ldw	r2,-12(fp)
   151f8:	10c03317 	ldw	r3,204(r2)
   151fc:	e0bffd17 	ldw	r2,-12(fp)
   15200:	11000a17 	ldw	r4,40(r2)
   15204:	01415544 	movi	r5,1365
   15208:	01802804 	movi	r6,160
   1520c:	183ee83a 	callr	r3
  
  value = *src_addr;
   15210:	e0bfff17 	ldw	r2,-4(fp)
   15214:	10800003 	ldbu	r2,0(r2)
   15218:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1521c:	e13ffd17 	ldw	r4,-12(fp)
   15220:	e17ffe17 	ldw	r5,-8(fp)
   15224:	e1bfff17 	ldw	r6,-4(fp)
   15228:	000fb780 	call	fb78 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1522c:	e1bffb03 	ldbu	r6,-20(fp)
   15230:	e13ffd17 	ldw	r4,-12(fp)
   15234:	e17ffe17 	ldw	r5,-8(fp)
   15238:	00150780 	call	15078 <alt_wait_for_command_to_complete_amd>
   1523c:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
   15240:	e0bffc17 	ldw	r2,-16(fp)
  
}
   15244:	e037883a 	mov	sp,fp
   15248:	dfc00117 	ldw	ra,4(sp)
   1524c:	df000017 	ldw	fp,0(sp)
   15250:	dec00204 	addi	sp,sp,8
   15254:	f800283a 	ret

00015258 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   15258:	defff704 	addi	sp,sp,-36
   1525c:	dfc00815 	stw	ra,32(sp)
   15260:	df000715 	stw	fp,28(sp)
   15264:	df000704 	addi	fp,sp,28
   15268:	e13ffc15 	stw	r4,-16(fp)
   1526c:	e17ffd15 	stw	r5,-12(fp)
   15270:	e1bffe15 	stw	r6,-8(fp)
   15274:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   15278:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1527c:	e0bffc17 	ldw	r2,-16(fp)
   15280:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   15284:	e13ffa17 	ldw	r4,-24(fp)
   15288:	e17ffd17 	ldw	r5,-12(fp)
   1528c:	00154500 	call	15450 <alt_unlock_block_intel>
   15290:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
   15294:	e0bffb17 	ldw	r2,-20(fp)
   15298:	1004c03a 	cmpne	r2,r2,zero
   1529c:	1000091e 	bne	r2,zero,152c4 <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   152a0:	e1bfff17 	ldw	r6,-4(fp)
   152a4:	00800074 	movhi	r2,1
   152a8:	10957704 	addi	r2,r2,21980
   152ac:	d8800015 	stw	r2,0(sp)
   152b0:	e13ffa17 	ldw	r4,-24(fp)
   152b4:	e17ffe17 	ldw	r5,-8(fp)
   152b8:	e1c00217 	ldw	r7,8(fp)
   152bc:	000fcdc0 	call	fcdc <alt_flash_program_block>
   152c0:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   152c4:	e0bffb17 	ldw	r2,-20(fp)
}
   152c8:	e037883a 	mov	sp,fp
   152cc:	dfc00117 	ldw	ra,4(sp)
   152d0:	df000017 	ldw	fp,0(sp)
   152d4:	dec00204 	addi	sp,sp,8
   152d8:	f800283a 	ret

000152dc <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   152dc:	defff804 	addi	sp,sp,-32
   152e0:	dfc00715 	stw	ra,28(sp)
   152e4:	df000615 	stw	fp,24(sp)
   152e8:	df000604 	addi	fp,sp,24
   152ec:	e13ffe15 	stw	r4,-8(fp)
   152f0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   152f4:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   152f8:	e0bffe17 	ldw	r2,-8(fp)
   152fc:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   15300:	e0bffb17 	ldw	r2,-20(fp)
   15304:	10803117 	ldw	r2,196(r2)
   15308:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1530c:	e13ffb17 	ldw	r4,-20(fp)
   15310:	e17fff17 	ldw	r5,-4(fp)
   15314:	00154500 	call	15450 <alt_unlock_block_intel>
   15318:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
   1531c:	e0bffc17 	ldw	r2,-16(fp)
   15320:	1004c03a 	cmpne	r2,r2,zero
   15324:	1000441e 	bne	r2,zero,15438 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   15328:	e0bffb17 	ldw	r2,-20(fp)
   1532c:	11803517 	ldw	r6,212(r2)
   15330:	e0bffb17 	ldw	r2,-20(fp)
   15334:	10800a17 	ldw	r2,40(r2)
   15338:	1007883a 	mov	r3,r2
   1533c:	e0bfff17 	ldw	r2,-4(fp)
   15340:	1889883a 	add	r4,r3,r2
   15344:	01400804 	movi	r5,32
   15348:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1534c:	e0bffb17 	ldw	r2,-20(fp)
   15350:	11803517 	ldw	r6,212(r2)
   15354:	e0bffb17 	ldw	r2,-20(fp)
   15358:	10800a17 	ldw	r2,40(r2)
   1535c:	1007883a 	mov	r3,r2
   15360:	e0bfff17 	ldw	r2,-4(fp)
   15364:	1889883a 	add	r4,r3,r2
   15368:	01403404 	movi	r5,208
   1536c:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   15370:	e0bffb17 	ldw	r2,-20(fp)
   15374:	10800a17 	ldw	r2,40(r2)
   15378:	1007883a 	mov	r3,r2
   1537c:	e0bfff17 	ldw	r2,-4(fp)
   15380:	1885883a 	add	r2,r3,r2
   15384:	10800023 	ldbuio	r2,0(r2)
   15388:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1538c:	e0bffd03 	ldbu	r2,-12(fp)
   15390:	10803fcc 	andi	r2,r2,255
   15394:	1080201c 	xori	r2,r2,128
   15398:	10bfe004 	addi	r2,r2,-128
   1539c:	1004803a 	cmplt	r2,r2,zero
   153a0:	1000081e 	bne	r2,zero,153c4 <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
   153a4:	0100fa04 	movi	r4,1000
   153a8:	0014da80 	call	14da8 <usleep>
      timeout -= 1000;
   153ac:	e0bffa17 	ldw	r2,-24(fp)
   153b0:	10bf0604 	addi	r2,r2,-1000
   153b4:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
   153b8:	e0bffa17 	ldw	r2,-24(fp)
   153bc:	10800048 	cmpgei	r2,r2,1
   153c0:	103feb1e 	bne	r2,zero,15370 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
   153c4:	e0bffa17 	ldw	r2,-24(fp)
   153c8:	10800048 	cmpgei	r2,r2,1
   153cc:	1000031e 	bne	r2,zero,153dc <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
   153d0:	00bfe304 	movi	r2,-116
   153d4:	e0bffc15 	stw	r2,-16(fp)
   153d8:	00000e06 	br	15414 <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
   153dc:	e0bffd03 	ldbu	r2,-12(fp)
   153e0:	10803fcc 	andi	r2,r2,255
   153e4:	10801fcc 	andi	r2,r2,127
   153e8:	1005003a 	cmpeq	r2,r2,zero
   153ec:	1000091e 	bne	r2,zero,15414 <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   153f0:	00bffec4 	movi	r2,-5
   153f4:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   153f8:	e0bffb17 	ldw	r2,-20(fp)
   153fc:	10800a17 	ldw	r2,40(r2)
   15400:	1007883a 	mov	r3,r2
   15404:	e0bfff17 	ldw	r2,-4(fp)
   15408:	1885883a 	add	r2,r3,r2
   1540c:	10800023 	ldbuio	r2,0(r2)
   15410:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   15414:	e0bffb17 	ldw	r2,-20(fp)
   15418:	11803517 	ldw	r6,212(r2)
   1541c:	e0bffb17 	ldw	r2,-20(fp)
   15420:	10800a17 	ldw	r2,40(r2)
   15424:	1007883a 	mov	r3,r2
   15428:	e0bfff17 	ldw	r2,-4(fp)
   1542c:	1889883a 	add	r4,r3,r2
   15430:	01403fc4 	movi	r5,255
   15434:	303ee83a 	callr	r6
  }
  
  return ret_code;
   15438:	e0bffc17 	ldw	r2,-16(fp)
}
   1543c:	e037883a 	mov	sp,fp
   15440:	dfc00117 	ldw	ra,4(sp)
   15444:	df000017 	ldw	fp,0(sp)
   15448:	dec00204 	addi	sp,sp,8
   1544c:	f800283a 	ret

00015450 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   15450:	defff904 	addi	sp,sp,-28
   15454:	dfc00615 	stw	ra,24(sp)
   15458:	df000515 	stw	fp,20(sp)
   1545c:	df000504 	addi	fp,sp,20
   15460:	e13ffe15 	stw	r4,-8(fp)
   15464:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   15468:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
   1546c:	e0bffe17 	ldw	r2,-8(fp)
   15470:	10803017 	ldw	r2,192(r2)
   15474:	10801924 	muli	r2,r2,100
   15478:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1547c:	e0bffe17 	ldw	r2,-8(fp)
   15480:	11803517 	ldw	r6,212(r2)
   15484:	e0bffe17 	ldw	r2,-8(fp)
   15488:	10800a17 	ldw	r2,40(r2)
   1548c:	1007883a 	mov	r3,r2
   15490:	e0bfff17 	ldw	r2,-4(fp)
   15494:	1889883a 	add	r4,r3,r2
   15498:	01402404 	movi	r5,144
   1549c:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   154a0:	e0bffe17 	ldw	r2,-8(fp)
   154a4:	10800a17 	ldw	r2,40(r2)
   154a8:	1007883a 	mov	r3,r2
   154ac:	e0bfff17 	ldw	r2,-4(fp)
   154b0:	1885883a 	add	r2,r3,r2
   154b4:	10800104 	addi	r2,r2,4
   154b8:	10800023 	ldbuio	r2,0(r2)
   154bc:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
   154c0:	e0bffd43 	ldbu	r2,-11(fp)
   154c4:	1080004c 	andi	r2,r2,1
   154c8:	10803fcc 	andi	r2,r2,255
   154cc:	1005003a 	cmpeq	r2,r2,zero
   154d0:	1000331e 	bne	r2,zero,155a0 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   154d4:	e0bffe17 	ldw	r2,-8(fp)
   154d8:	11803517 	ldw	r6,212(r2)
   154dc:	e0bffe17 	ldw	r2,-8(fp)
   154e0:	10800a17 	ldw	r2,40(r2)
   154e4:	1007883a 	mov	r3,r2
   154e8:	e0bfff17 	ldw	r2,-4(fp)
   154ec:	1889883a 	add	r4,r3,r2
   154f0:	01401804 	movi	r5,96
   154f4:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   154f8:	e0bffe17 	ldw	r2,-8(fp)
   154fc:	11803517 	ldw	r6,212(r2)
   15500:	e0bffe17 	ldw	r2,-8(fp)
   15504:	10800a17 	ldw	r2,40(r2)
   15508:	1007883a 	mov	r3,r2
   1550c:	e0bfff17 	ldw	r2,-4(fp)
   15510:	1889883a 	add	r4,r3,r2
   15514:	01403404 	movi	r5,208
   15518:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1551c:	e0bffe17 	ldw	r2,-8(fp)
   15520:	10800a17 	ldw	r2,40(r2)
   15524:	1007883a 	mov	r3,r2
   15528:	e0bfff17 	ldw	r2,-4(fp)
   1552c:	1885883a 	add	r2,r3,r2
   15530:	10800023 	ldbuio	r2,0(r2)
   15534:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   15538:	e0bffd03 	ldbu	r2,-12(fp)
   1553c:	10803fcc 	andi	r2,r2,255
   15540:	1080201c 	xori	r2,r2,128
   15544:	10bfe004 	addi	r2,r2,-128
   15548:	1004803a 	cmplt	r2,r2,zero
   1554c:	1000081e 	bne	r2,zero,15570 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
   15550:	e0bffb17 	ldw	r2,-20(fp)
   15554:	10bfffc4 	addi	r2,r2,-1
   15558:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
   1555c:	01000044 	movi	r4,1
   15560:	0014da80 	call	14da8 <usleep>
    }while(timeout > 0);
   15564:	e0bffb17 	ldw	r2,-20(fp)
   15568:	10800048 	cmpgei	r2,r2,1
   1556c:	103feb1e 	bne	r2,zero,1551c <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
   15570:	e0bffb17 	ldw	r2,-20(fp)
   15574:	1004c03a 	cmpne	r2,r2,zero
   15578:	1000031e 	bne	r2,zero,15588 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
   1557c:	00bfe304 	movi	r2,-116
   15580:	e0bffc15 	stw	r2,-16(fp)
   15584:	00000606 	br	155a0 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
   15588:	e0bffd03 	ldbu	r2,-12(fp)
   1558c:	10801fcc 	andi	r2,r2,127
   15590:	1005003a 	cmpeq	r2,r2,zero
   15594:	1000021e 	bne	r2,zero,155a0 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   15598:	00bffec4 	movi	r2,-5
   1559c:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   155a0:	e0bffe17 	ldw	r2,-8(fp)
   155a4:	11803517 	ldw	r6,212(r2)
   155a8:	e0bffe17 	ldw	r2,-8(fp)
   155ac:	10800a17 	ldw	r2,40(r2)
   155b0:	1007883a 	mov	r3,r2
   155b4:	e0bfff17 	ldw	r2,-4(fp)
   155b8:	1889883a 	add	r4,r3,r2
   155bc:	01403fc4 	movi	r5,255
   155c0:	303ee83a 	callr	r6

  return ret_code;
   155c4:	e0bffc17 	ldw	r2,-16(fp)
}
   155c8:	e037883a 	mov	sp,fp
   155cc:	dfc00117 	ldw	ra,4(sp)
   155d0:	df000017 	ldw	fp,0(sp)
   155d4:	dec00204 	addi	sp,sp,8
   155d8:	f800283a 	ret

000155dc <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   155dc:	defff904 	addi	sp,sp,-28
   155e0:	dfc00615 	stw	ra,24(sp)
   155e4:	df000515 	stw	fp,20(sp)
   155e8:	df000504 	addi	fp,sp,20
   155ec:	e13ffd15 	stw	r4,-12(fp)
   155f0:	e17ffe15 	stw	r5,-8(fp)
   155f4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   155f8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   155fc:	e0bffd17 	ldw	r2,-12(fp)
   15600:	11803517 	ldw	r6,212(r2)
   15604:	e0bffd17 	ldw	r2,-12(fp)
   15608:	10800a17 	ldw	r2,40(r2)
   1560c:	1007883a 	mov	r3,r2
   15610:	e0bffe17 	ldw	r2,-8(fp)
   15614:	1889883a 	add	r4,r3,r2
   15618:	01401004 	movi	r5,64
   1561c:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
   15620:	e13ffd17 	ldw	r4,-12(fp)
   15624:	e17ffe17 	ldw	r5,-8(fp)
   15628:	e1bfff17 	ldw	r6,-4(fp)
   1562c:	000fb780 	call	fb78 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   15630:	e0bffd17 	ldw	r2,-12(fp)
   15634:	10800a17 	ldw	r2,40(r2)
   15638:	1007883a 	mov	r3,r2
   1563c:	e0bffe17 	ldw	r2,-8(fp)
   15640:	1885883a 	add	r2,r3,r2
   15644:	10800023 	ldbuio	r2,0(r2)
   15648:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
   1564c:	e0bffb03 	ldbu	r2,-20(fp)
   15650:	10803fcc 	andi	r2,r2,255
   15654:	1080201c 	xori	r2,r2,128
   15658:	10bfe004 	addi	r2,r2,-128
   1565c:	1004403a 	cmpge	r2,r2,zero
   15660:	103ff31e 	bne	r2,zero,15630 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   15664:	e0bffb03 	ldbu	r2,-20(fp)
   15668:	10801fcc 	andi	r2,r2,127
   1566c:	1005003a 	cmpeq	r2,r2,zero
   15670:	1000021e 	bne	r2,zero,1567c <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
   15674:	00bffec4 	movi	r2,-5
   15678:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1567c:	e0bffd17 	ldw	r2,-12(fp)
   15680:	11803517 	ldw	r6,212(r2)
   15684:	e0bffd17 	ldw	r2,-12(fp)
   15688:	10800a17 	ldw	r2,40(r2)
   1568c:	1007883a 	mov	r3,r2
   15690:	e0bffe17 	ldw	r2,-8(fp)
   15694:	1889883a 	add	r4,r3,r2
   15698:	01403fc4 	movi	r5,255
   1569c:	303ee83a 	callr	r6
  
  return ret_code;
   156a0:	e0bffc17 	ldw	r2,-16(fp)
}
   156a4:	e037883a 	mov	sp,fp
   156a8:	dfc00117 	ldw	ra,4(sp)
   156ac:	df000017 	ldw	fp,0(sp)
   156b0:	dec00204 	addi	sp,sp,8
   156b4:	f800283a 	ret

000156b8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   156b8:	defffb04 	addi	sp,sp,-20
   156bc:	df000415 	stw	fp,16(sp)
   156c0:	df000404 	addi	fp,sp,16
   156c4:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   156c8:	008000c4 	movi	r2,3
   156cc:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
   156d0:	e0fffc17 	ldw	r3,-16(fp)
   156d4:	008003f4 	movhi	r2,15
   156d8:	10909004 	addi	r2,r2,16960
   156dc:	1887383a 	mul	r3,r3,r2
   156e0:	00817db4 	movhi	r2,1526
   156e4:	10b84004 	addi	r2,r2,-7936
   156e8:	10c7203a 	divu	r3,r2,r3
   156ec:	00a00034 	movhi	r2,32768
   156f0:	10bfffc4 	addi	r2,r2,-1
   156f4:	10c7203a 	divu	r3,r2,r3
   156f8:	e0bfff17 	ldw	r2,-4(fp)
   156fc:	10c5203a 	divu	r2,r2,r3
   15700:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   15704:	e0bffd17 	ldw	r2,-12(fp)
   15708:	1005003a 	cmpeq	r2,r2,zero
   1570c:	1000251e 	bne	r2,zero,157a4 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
   15710:	e03ffe15 	stw	zero,-8(fp)
   15714:	00001406 	br	15768 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   15718:	00a00034 	movhi	r2,32768
   1571c:	10bfffc4 	addi	r2,r2,-1
   15720:	10bfffc4 	addi	r2,r2,-1
   15724:	103ffe1e 	bne	r2,zero,15720 <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   15728:	e0fffc17 	ldw	r3,-16(fp)
   1572c:	008003f4 	movhi	r2,15
   15730:	10909004 	addi	r2,r2,16960
   15734:	1887383a 	mul	r3,r3,r2
   15738:	00817db4 	movhi	r2,1526
   1573c:	10b84004 	addi	r2,r2,-7936
   15740:	10c7203a 	divu	r3,r2,r3
   15744:	00a00034 	movhi	r2,32768
   15748:	10bfffc4 	addi	r2,r2,-1
   1574c:	10c7203a 	divu	r3,r2,r3
   15750:	e0bfff17 	ldw	r2,-4(fp)
   15754:	10c5c83a 	sub	r2,r2,r3
   15758:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1575c:	e0bffe17 	ldw	r2,-8(fp)
   15760:	10800044 	addi	r2,r2,1
   15764:	e0bffe15 	stw	r2,-8(fp)
   15768:	e0fffe17 	ldw	r3,-8(fp)
   1576c:	e0bffd17 	ldw	r2,-12(fp)
   15770:	18bfe916 	blt	r3,r2,15718 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   15774:	e0fffc17 	ldw	r3,-16(fp)
   15778:	008003f4 	movhi	r2,15
   1577c:	10909004 	addi	r2,r2,16960
   15780:	1887383a 	mul	r3,r3,r2
   15784:	00817db4 	movhi	r2,1526
   15788:	10b84004 	addi	r2,r2,-7936
   1578c:	10c7203a 	divu	r3,r2,r3
   15790:	e0bfff17 	ldw	r2,-4(fp)
   15794:	1885383a 	mul	r2,r3,r2
   15798:	10bfffc4 	addi	r2,r2,-1
   1579c:	103ffe1e 	bne	r2,zero,15798 <alt_busy_sleep+0xe0>
   157a0:	00000b06 	br	157d0 <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   157a4:	e0fffc17 	ldw	r3,-16(fp)
   157a8:	008003f4 	movhi	r2,15
   157ac:	10909004 	addi	r2,r2,16960
   157b0:	1887383a 	mul	r3,r3,r2
   157b4:	00817db4 	movhi	r2,1526
   157b8:	10b84004 	addi	r2,r2,-7936
   157bc:	10c7203a 	divu	r3,r2,r3
   157c0:	e0bfff17 	ldw	r2,-4(fp)
   157c4:	1885383a 	mul	r2,r3,r2
   157c8:	10bfffc4 	addi	r2,r2,-1
   157cc:	00bffe16 	blt	zero,r2,157c8 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   157d0:	0005883a 	mov	r2,zero
}
   157d4:	e037883a 	mov	sp,fp
   157d8:	df000017 	ldw	fp,0(sp)
   157dc:	dec00104 	addi	sp,sp,4
   157e0:	f800283a 	ret

000157e4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   157e4:	defffa04 	addi	sp,sp,-24
   157e8:	dfc00515 	stw	ra,20(sp)
   157ec:	df000415 	stw	fp,16(sp)
   157f0:	df000404 	addi	fp,sp,16
   157f4:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   157f8:	00820034 	movhi	r2,2048
   157fc:	10893304 	addi	r2,r2,9420
   15800:	10800017 	ldw	r2,0(r2)
   15804:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   15808:	00003306 	br	158d8 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
   1580c:	e0bffd17 	ldw	r2,-12(fp)
   15810:	11000217 	ldw	r4,8(r2)
   15814:	000bfe80 	call	bfe8 <strlen>
   15818:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
   1581c:	e0bffd17 	ldw	r2,-12(fp)
   15820:	10c00217 	ldw	r3,8(r2)
   15824:	e0bffc17 	ldw	r2,-16(fp)
   15828:	1885883a 	add	r2,r3,r2
   1582c:	10bfffc4 	addi	r2,r2,-1
   15830:	10800003 	ldbu	r2,0(r2)
   15834:	10803fcc 	andi	r2,r2,255
   15838:	1080201c 	xori	r2,r2,128
   1583c:	10bfe004 	addi	r2,r2,-128
   15840:	10800bd8 	cmpnei	r2,r2,47
   15844:	1000031e 	bne	r2,zero,15854 <alt_find_file+0x70>
    {
      len -= 1;
   15848:	e0bffc17 	ldw	r2,-16(fp)
   1584c:	10bfffc4 	addi	r2,r2,-1
   15850:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   15854:	e0bffc17 	ldw	r2,-16(fp)
   15858:	1007883a 	mov	r3,r2
   1585c:	e0bffe17 	ldw	r2,-8(fp)
   15860:	1885883a 	add	r2,r3,r2
   15864:	10800003 	ldbu	r2,0(r2)
   15868:	10803fcc 	andi	r2,r2,255
   1586c:	1080201c 	xori	r2,r2,128
   15870:	10bfe004 	addi	r2,r2,-128
   15874:	10800be0 	cmpeqi	r2,r2,47
   15878:	10000a1e 	bne	r2,zero,158a4 <alt_find_file+0xc0>
   1587c:	e0bffc17 	ldw	r2,-16(fp)
   15880:	1007883a 	mov	r3,r2
   15884:	e0bffe17 	ldw	r2,-8(fp)
   15888:	1885883a 	add	r2,r3,r2
   1588c:	10800003 	ldbu	r2,0(r2)
   15890:	10803fcc 	andi	r2,r2,255
   15894:	1080201c 	xori	r2,r2,128
   15898:	10bfe004 	addi	r2,r2,-128
   1589c:	1004c03a 	cmpne	r2,r2,zero
   158a0:	10000a1e 	bne	r2,zero,158cc <alt_find_file+0xe8>
   158a4:	e0bffd17 	ldw	r2,-12(fp)
   158a8:	11000217 	ldw	r4,8(r2)
   158ac:	e1bffc17 	ldw	r6,-16(fp)
   158b0:	e17ffe17 	ldw	r5,-8(fp)
   158b4:	000521c0 	call	521c <memcmp>
   158b8:	1004c03a 	cmpne	r2,r2,zero
   158bc:	1000031e 	bne	r2,zero,158cc <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   158c0:	e0bffd17 	ldw	r2,-12(fp)
   158c4:	e0bfff15 	stw	r2,-4(fp)
   158c8:	00000806 	br	158ec <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
   158cc:	e0bffd17 	ldw	r2,-12(fp)
   158d0:	10800017 	ldw	r2,0(r2)
   158d4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   158d8:	00c20034 	movhi	r3,2048
   158dc:	18c93304 	addi	r3,r3,9420
   158e0:	e0bffd17 	ldw	r2,-12(fp)
   158e4:	10ffc91e 	bne	r2,r3,1580c <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   158e8:	e03fff15 	stw	zero,-4(fp)
   158ec:	e0bfff17 	ldw	r2,-4(fp)
}
   158f0:	e037883a 	mov	sp,fp
   158f4:	dfc00117 	ldw	ra,4(sp)
   158f8:	df000017 	ldw	fp,0(sp)
   158fc:	dec00204 	addi	sp,sp,8
   15900:	f800283a 	ret

00015904 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   15904:	defffc04 	addi	sp,sp,-16
   15908:	df000315 	stw	fp,12(sp)
   1590c:	df000304 	addi	fp,sp,12
   15910:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   15914:	00bffa04 	movi	r2,-24
   15918:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1591c:	e03ffe15 	stw	zero,-8(fp)
   15920:	00001e06 	br	1599c <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
   15924:	e0bffe17 	ldw	r2,-8(fp)
   15928:	00c20034 	movhi	r3,2048
   1592c:	18c3cd04 	addi	r3,r3,3892
   15930:	10800324 	muli	r2,r2,12
   15934:	10c5883a 	add	r2,r2,r3
   15938:	10800017 	ldw	r2,0(r2)
   1593c:	1004c03a 	cmpne	r2,r2,zero
   15940:	1000131e 	bne	r2,zero,15990 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
   15944:	e0bffe17 	ldw	r2,-8(fp)
   15948:	00c20034 	movhi	r3,2048
   1594c:	18c3cd04 	addi	r3,r3,3892
   15950:	10800324 	muli	r2,r2,12
   15954:	10c7883a 	add	r3,r2,r3
   15958:	e0bfff17 	ldw	r2,-4(fp)
   1595c:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
   15960:	00820034 	movhi	r2,2048
   15964:	10893704 	addi	r2,r2,9436
   15968:	10c00017 	ldw	r3,0(r2)
   1596c:	e0bffe17 	ldw	r2,-8(fp)
   15970:	1880040e 	bge	r3,r2,15984 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
   15974:	00c20034 	movhi	r3,2048
   15978:	18c93704 	addi	r3,r3,9436
   1597c:	e0bffe17 	ldw	r2,-8(fp)
   15980:	18800015 	stw	r2,0(r3)
      }
      rc = i;
   15984:	e0bffe17 	ldw	r2,-8(fp)
   15988:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   1598c:	00000606 	br	159a8 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   15990:	e0bffe17 	ldw	r2,-8(fp)
   15994:	10800044 	addi	r2,r2,1
   15998:	e0bffe15 	stw	r2,-8(fp)
   1599c:	e0bffe17 	ldw	r2,-8(fp)
   159a0:	10800810 	cmplti	r2,r2,32
   159a4:	103fdf1e 	bne	r2,zero,15924 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   159a8:	e0bffd17 	ldw	r2,-12(fp)
}
   159ac:	e037883a 	mov	sp,fp
   159b0:	df000017 	ldw	fp,0(sp)
   159b4:	dec00104 	addi	sp,sp,4
   159b8:	f800283a 	ret

000159bc <atexit>:
   159bc:	200b883a 	mov	r5,r4
   159c0:	000d883a 	mov	r6,zero
   159c4:	0009883a 	mov	r4,zero
   159c8:	000f883a 	mov	r7,zero
   159cc:	0015a081 	jmpi	15a08 <__register_exitproc>

000159d0 <exit>:
   159d0:	defffe04 	addi	sp,sp,-8
   159d4:	000b883a 	mov	r5,zero
   159d8:	dc000015 	stw	r16,0(sp)
   159dc:	dfc00115 	stw	ra,4(sp)
   159e0:	2021883a 	mov	r16,r4
   159e4:	0015b400 	call	15b40 <__call_exitprocs>
   159e8:	00820034 	movhi	r2,2048
   159ec:	10892e04 	addi	r2,r2,9400
   159f0:	11000017 	ldw	r4,0(r2)
   159f4:	20800f17 	ldw	r2,60(r4)
   159f8:	10000126 	beq	r2,zero,15a00 <exit+0x30>
   159fc:	103ee83a 	callr	r2
   15a00:	8009883a 	mov	r4,r16
   15a04:	0015d300 	call	15d30 <_exit>

00015a08 <__register_exitproc>:
   15a08:	defffa04 	addi	sp,sp,-24
   15a0c:	00820034 	movhi	r2,2048
   15a10:	10892e04 	addi	r2,r2,9400
   15a14:	dc000015 	stw	r16,0(sp)
   15a18:	14000017 	ldw	r16,0(r2)
   15a1c:	dd000415 	stw	r20,16(sp)
   15a20:	2829883a 	mov	r20,r5
   15a24:	81405217 	ldw	r5,328(r16)
   15a28:	dcc00315 	stw	r19,12(sp)
   15a2c:	dc800215 	stw	r18,8(sp)
   15a30:	dc400115 	stw	r17,4(sp)
   15a34:	dfc00515 	stw	ra,20(sp)
   15a38:	2023883a 	mov	r17,r4
   15a3c:	3027883a 	mov	r19,r6
   15a40:	3825883a 	mov	r18,r7
   15a44:	28002526 	beq	r5,zero,15adc <__register_exitproc+0xd4>
   15a48:	29000117 	ldw	r4,4(r5)
   15a4c:	008007c4 	movi	r2,31
   15a50:	11002716 	blt	r2,r4,15af0 <__register_exitproc+0xe8>
   15a54:	8800101e 	bne	r17,zero,15a98 <__register_exitproc+0x90>
   15a58:	2105883a 	add	r2,r4,r4
   15a5c:	1085883a 	add	r2,r2,r2
   15a60:	20c00044 	addi	r3,r4,1
   15a64:	1145883a 	add	r2,r2,r5
   15a68:	0009883a 	mov	r4,zero
   15a6c:	15000215 	stw	r20,8(r2)
   15a70:	28c00115 	stw	r3,4(r5)
   15a74:	2005883a 	mov	r2,r4
   15a78:	dfc00517 	ldw	ra,20(sp)
   15a7c:	dd000417 	ldw	r20,16(sp)
   15a80:	dcc00317 	ldw	r19,12(sp)
   15a84:	dc800217 	ldw	r18,8(sp)
   15a88:	dc400117 	ldw	r17,4(sp)
   15a8c:	dc000017 	ldw	r16,0(sp)
   15a90:	dec00604 	addi	sp,sp,24
   15a94:	f800283a 	ret
   15a98:	29802204 	addi	r6,r5,136
   15a9c:	00800044 	movi	r2,1
   15aa0:	110e983a 	sll	r7,r2,r4
   15aa4:	30c04017 	ldw	r3,256(r6)
   15aa8:	2105883a 	add	r2,r4,r4
   15aac:	1085883a 	add	r2,r2,r2
   15ab0:	1185883a 	add	r2,r2,r6
   15ab4:	19c6b03a 	or	r3,r3,r7
   15ab8:	14802015 	stw	r18,128(r2)
   15abc:	14c00015 	stw	r19,0(r2)
   15ac0:	00800084 	movi	r2,2
   15ac4:	30c04015 	stw	r3,256(r6)
   15ac8:	88bfe31e 	bne	r17,r2,15a58 <__register_exitproc+0x50>
   15acc:	30804117 	ldw	r2,260(r6)
   15ad0:	11c4b03a 	or	r2,r2,r7
   15ad4:	30804115 	stw	r2,260(r6)
   15ad8:	003fdf06 	br	15a58 <__register_exitproc+0x50>
   15adc:	00820234 	movhi	r2,2056
   15ae0:	10be2604 	addi	r2,r2,-1896
   15ae4:	100b883a 	mov	r5,r2
   15ae8:	80805215 	stw	r2,328(r16)
   15aec:	003fd606 	br	15a48 <__register_exitproc+0x40>
   15af0:	00800034 	movhi	r2,0
   15af4:	10800004 	addi	r2,r2,0
   15af8:	1000021e 	bne	r2,zero,15b04 <__register_exitproc+0xfc>
   15afc:	013fffc4 	movi	r4,-1
   15b00:	003fdc06 	br	15a74 <__register_exitproc+0x6c>
   15b04:	01006404 	movi	r4,400
   15b08:	103ee83a 	callr	r2
   15b0c:	1007883a 	mov	r3,r2
   15b10:	103ffa26 	beq	r2,zero,15afc <__register_exitproc+0xf4>
   15b14:	80805217 	ldw	r2,328(r16)
   15b18:	180b883a 	mov	r5,r3
   15b1c:	18000115 	stw	zero,4(r3)
   15b20:	18800015 	stw	r2,0(r3)
   15b24:	80c05215 	stw	r3,328(r16)
   15b28:	18006215 	stw	zero,392(r3)
   15b2c:	18006315 	stw	zero,396(r3)
   15b30:	0009883a 	mov	r4,zero
   15b34:	883fc826 	beq	r17,zero,15a58 <__register_exitproc+0x50>
   15b38:	003fd706 	br	15a98 <__register_exitproc+0x90>

00015b3c <register_fini>:
   15b3c:	f800283a 	ret

00015b40 <__call_exitprocs>:
   15b40:	00820034 	movhi	r2,2048
   15b44:	10892e04 	addi	r2,r2,9400
   15b48:	10800017 	ldw	r2,0(r2)
   15b4c:	defff304 	addi	sp,sp,-52
   15b50:	df000b15 	stw	fp,44(sp)
   15b54:	d8800115 	stw	r2,4(sp)
   15b58:	00800034 	movhi	r2,0
   15b5c:	10800004 	addi	r2,r2,0
   15b60:	1005003a 	cmpeq	r2,r2,zero
   15b64:	d8800215 	stw	r2,8(sp)
   15b68:	d8800117 	ldw	r2,4(sp)
   15b6c:	dd400815 	stw	r21,32(sp)
   15b70:	dd000715 	stw	r20,28(sp)
   15b74:	10805204 	addi	r2,r2,328
   15b78:	dfc00c15 	stw	ra,48(sp)
   15b7c:	ddc00a15 	stw	r23,40(sp)
   15b80:	dd800915 	stw	r22,36(sp)
   15b84:	dcc00615 	stw	r19,24(sp)
   15b88:	dc800515 	stw	r18,20(sp)
   15b8c:	dc400415 	stw	r17,16(sp)
   15b90:	dc000315 	stw	r16,12(sp)
   15b94:	282b883a 	mov	r21,r5
   15b98:	2039883a 	mov	fp,r4
   15b9c:	d8800015 	stw	r2,0(sp)
   15ba0:	2829003a 	cmpeq	r20,r5,zero
   15ba4:	d8800117 	ldw	r2,4(sp)
   15ba8:	14405217 	ldw	r17,328(r2)
   15bac:	88001026 	beq	r17,zero,15bf0 <__call_exitprocs+0xb0>
   15bb0:	ddc00017 	ldw	r23,0(sp)
   15bb4:	88800117 	ldw	r2,4(r17)
   15bb8:	8c802204 	addi	r18,r17,136
   15bbc:	143fffc4 	addi	r16,r2,-1
   15bc0:	80000916 	blt	r16,zero,15be8 <__call_exitprocs+0xa8>
   15bc4:	05bfffc4 	movi	r22,-1
   15bc8:	a000151e 	bne	r20,zero,15c20 <__call_exitprocs+0xe0>
   15bcc:	8409883a 	add	r4,r16,r16
   15bd0:	2105883a 	add	r2,r4,r4
   15bd4:	1485883a 	add	r2,r2,r18
   15bd8:	10c02017 	ldw	r3,128(r2)
   15bdc:	a8c01126 	beq	r21,r3,15c24 <__call_exitprocs+0xe4>
   15be0:	843fffc4 	addi	r16,r16,-1
   15be4:	85bff81e 	bne	r16,r22,15bc8 <__call_exitprocs+0x88>
   15be8:	d8800217 	ldw	r2,8(sp)
   15bec:	10003126 	beq	r2,zero,15cb4 <__call_exitprocs+0x174>
   15bf0:	dfc00c17 	ldw	ra,48(sp)
   15bf4:	df000b17 	ldw	fp,44(sp)
   15bf8:	ddc00a17 	ldw	r23,40(sp)
   15bfc:	dd800917 	ldw	r22,36(sp)
   15c00:	dd400817 	ldw	r21,32(sp)
   15c04:	dd000717 	ldw	r20,28(sp)
   15c08:	dcc00617 	ldw	r19,24(sp)
   15c0c:	dc800517 	ldw	r18,20(sp)
   15c10:	dc400417 	ldw	r17,16(sp)
   15c14:	dc000317 	ldw	r16,12(sp)
   15c18:	dec00d04 	addi	sp,sp,52
   15c1c:	f800283a 	ret
   15c20:	8409883a 	add	r4,r16,r16
   15c24:	88c00117 	ldw	r3,4(r17)
   15c28:	2105883a 	add	r2,r4,r4
   15c2c:	1445883a 	add	r2,r2,r17
   15c30:	18ffffc4 	addi	r3,r3,-1
   15c34:	11800217 	ldw	r6,8(r2)
   15c38:	1c001526 	beq	r3,r16,15c90 <__call_exitprocs+0x150>
   15c3c:	10000215 	stw	zero,8(r2)
   15c40:	303fe726 	beq	r6,zero,15be0 <__call_exitprocs+0xa0>
   15c44:	00c00044 	movi	r3,1
   15c48:	1c06983a 	sll	r3,r3,r16
   15c4c:	90804017 	ldw	r2,256(r18)
   15c50:	8cc00117 	ldw	r19,4(r17)
   15c54:	1884703a 	and	r2,r3,r2
   15c58:	10001426 	beq	r2,zero,15cac <__call_exitprocs+0x16c>
   15c5c:	90804117 	ldw	r2,260(r18)
   15c60:	1884703a 	and	r2,r3,r2
   15c64:	10000c1e 	bne	r2,zero,15c98 <__call_exitprocs+0x158>
   15c68:	2105883a 	add	r2,r4,r4
   15c6c:	1485883a 	add	r2,r2,r18
   15c70:	11400017 	ldw	r5,0(r2)
   15c74:	e009883a 	mov	r4,fp
   15c78:	303ee83a 	callr	r6
   15c7c:	88800117 	ldw	r2,4(r17)
   15c80:	98bfc81e 	bne	r19,r2,15ba4 <__call_exitprocs+0x64>
   15c84:	b8800017 	ldw	r2,0(r23)
   15c88:	147fd526 	beq	r2,r17,15be0 <__call_exitprocs+0xa0>
   15c8c:	003fc506 	br	15ba4 <__call_exitprocs+0x64>
   15c90:	8c000115 	stw	r16,4(r17)
   15c94:	003fea06 	br	15c40 <__call_exitprocs+0x100>
   15c98:	2105883a 	add	r2,r4,r4
   15c9c:	1485883a 	add	r2,r2,r18
   15ca0:	11000017 	ldw	r4,0(r2)
   15ca4:	303ee83a 	callr	r6
   15ca8:	003ff406 	br	15c7c <__call_exitprocs+0x13c>
   15cac:	303ee83a 	callr	r6
   15cb0:	003ff206 	br	15c7c <__call_exitprocs+0x13c>
   15cb4:	88800117 	ldw	r2,4(r17)
   15cb8:	1000081e 	bne	r2,zero,15cdc <__call_exitprocs+0x19c>
   15cbc:	89000017 	ldw	r4,0(r17)
   15cc0:	20000726 	beq	r4,zero,15ce0 <__call_exitprocs+0x1a0>
   15cc4:	b9000015 	stw	r4,0(r23)
   15cc8:	8809883a 	mov	r4,r17
   15ccc:	00000000 	call	0 <__alt_mem_onchip_memory>
   15cd0:	bc400017 	ldw	r17,0(r23)
   15cd4:	883fb71e 	bne	r17,zero,15bb4 <__call_exitprocs+0x74>
   15cd8:	003fc506 	br	15bf0 <__call_exitprocs+0xb0>
   15cdc:	89000017 	ldw	r4,0(r17)
   15ce0:	882f883a 	mov	r23,r17
   15ce4:	2023883a 	mov	r17,r4
   15ce8:	883fb21e 	bne	r17,zero,15bb4 <__call_exitprocs+0x74>
   15cec:	003fc006 	br	15bf0 <__call_exitprocs+0xb0>

00015cf0 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
   15cf0:	defffd04 	addi	sp,sp,-12
   15cf4:	df000215 	stw	fp,8(sp)
   15cf8:	df000204 	addi	fp,sp,8
   15cfc:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
   15d00:	e0bfff17 	ldw	r2,-4(fp)
   15d04:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   15d08:	e0bffe17 	ldw	r2,-8(fp)
   15d0c:	1005003a 	cmpeq	r2,r2,zero
   15d10:	1000021e 	bne	r2,zero,15d1c <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
   15d14:	002af070 	cmpltui	zero,zero,43969
   15d18:	00000106 	br	15d20 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
   15d1c:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
   15d20:	e037883a 	mov	sp,fp
   15d24:	df000017 	ldw	fp,0(sp)
   15d28:	dec00104 	addi	sp,sp,4
   15d2c:	f800283a 	ret

00015d30 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   15d30:	defffd04 	addi	sp,sp,-12
   15d34:	dfc00215 	stw	ra,8(sp)
   15d38:	df000115 	stw	fp,4(sp)
   15d3c:	df000104 	addi	fp,sp,4
   15d40:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
   15d44:	e13fff17 	ldw	r4,-4(fp)
   15d48:	0015cf00 	call	15cf0 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   15d4c:	003fff06 	br	15d4c <_exit+0x1c>
   15d50:	00015b3c 	xorhi	zero,zero,1388
