#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 17 16:07:01 2024
# Process ID: 24468
# Current directory: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 473.020 ; gain = 99.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'HLS_accel' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:12]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state12 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state17 bound to: 9'b100000000 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:112]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:777]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:783]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:785]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:787]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:791]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:795]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:799]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:803]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:807]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:819]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:821]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:825]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:827]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:831]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:833]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:835]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:842]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:850]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:852]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:854]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:860]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2018]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2023]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2026]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2029]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2036]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2043]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2054]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2071]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2072]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2078]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:2079]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_CONTROL_BUS_s_axi' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_CONTROL_BUS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_CONTROL_BUS_s_axi' (1#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_a_0' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_a_0.v:55]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_a_0_ram' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_a_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_a_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_a_0_ram' (2#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_a_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_a_0' (3#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_a_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_out' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_out.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25600 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_out_ram' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_out.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 25600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_out_ram' (4#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_out.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_out' (5#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_mac_mulbkb' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_mac_mulbkb.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_mac_mulbkb_DSP48_0' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_mac_mulbkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_mac_mulbkb_DSP48_0' (6#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_mac_mulbkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_mac_mulbkb' (7#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_mac_mulbkb.v:33]
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_mac_mulcud' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_mac_mulcud.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HLS_accel_mac_mulcud_DSP48_1' [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_mac_mulcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_mac_mulcud_DSP48_1' (8#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_mac_mulcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel_mac_mulcud' (9#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel_mac_mulcud.v:33]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:13032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:13036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:13282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:13470]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:13482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:13486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:13488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:13510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:14052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:14066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:14084]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_dest_V_1_sel_rd_reg was removed.  [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:6373]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_id_V_1_sel_rd_reg was removed.  [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:6399]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_keep_V_1_sel_rd_reg was removed.  [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:6425]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_strb_V_1_sel_rd_reg was removed.  [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:6487]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_STREAM_user_V_1_sel_rd_reg was removed.  [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:6513]
INFO: [Synth 8-6155] done synthesizing module 'HLS_accel' (10#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (11#1) [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design HLS_accel_out has unconnected port reset
WARNING: [Synth 8-3331] design HLS_accel_a_0 has unconnected port reset
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TKEEP[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TSTRB[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TUSER[3]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TUSER[2]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TUSER[1]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TUSER[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TLAST[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[4]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[3]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[2]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[1]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[4]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[3]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[2]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[1]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 552.730 ; gain = 179.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 552.730 ; gain = 179.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 552.730 ; gain = 179.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/HLS_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/HLS_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 931.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 933.652 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 935.031 ; gain = 3.312
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 935.031 ; gain = 561.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 935.031 ; gain = 561.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 935.031 ; gain = 561.797
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'HLS_accel_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'HLS_accel_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c446/hdl/verilog/HLS_accel.v:4932]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_6236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_6084_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_6420_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_i_fu_6254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_6102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_i_fu_6438_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_7378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'HLS_accel_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'HLS_accel_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 935.031 ; gain = 561.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 47    
	   7 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 1     
	   9 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 585   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 35    
+---RAMs : 
	             200K Bit         RAMs := 1     
	               2K Bit         RAMs := 160   
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HLS_accel_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HLS_accel_a_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module HLS_accel_out_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             200K Bit         RAMs := 1     
Module HLS_accel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 47    
	   7 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 1     
	   9 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 264   
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_6084_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_6236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_6420_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_7378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_i_fu_6438_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_i_fu_6254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_6102_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP temp_158_reg_11188_reg, operation Mode is: (A*B)'.
DSP Report: register temp_158_reg_11188_reg is absorbed into DSP temp_158_reg_11188_reg.
DSP Report: operator temp_158_fu_7028_p2 is absorbed into DSP temp_158_reg_11188_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U96/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_79_load_reg_10698_reg is absorbed into DSP HLS_accel_mac_mulbkb_U96/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_79_load_reg_11183_reg is absorbed into DSP HLS_accel_mac_mulbkb_U96/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U96/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U96/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U96/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U96/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP tmp156_reg_11408_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_78_load_1_reg_10693_reg is absorbed into DSP tmp156_reg_11408_reg.
DSP Report: register b_78_load_1_reg_11178_reg is absorbed into DSP tmp156_reg_11408_reg.
DSP Report: register tmp156_reg_11408_reg is absorbed into DSP tmp156_reg_11408_reg.
DSP Report: operator HLS_accel_mac_mulcud_U95/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP tmp156_reg_11408_reg.
DSP Report: operator HLS_accel_mac_mulcud_U95/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP tmp156_reg_11408_reg.
DSP Report: Generating DSP temp_155_reg_11173_reg, operation Mode is: (A*B)'.
DSP Report: register temp_155_reg_11173_reg is absorbed into DSP temp_155_reg_11173_reg.
DSP Report: operator temp_155_fu_7022_p2 is absorbed into DSP temp_155_reg_11173_reg.
DSP Report: Generating DSP tmp155_reg_11403_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_77_load_1_reg_10688_reg is absorbed into DSP tmp155_reg_11403_reg.
DSP Report: register b_77_load_1_reg_11168_reg is absorbed into DSP tmp155_reg_11403_reg.
DSP Report: register tmp155_reg_11403_reg is absorbed into DSP tmp155_reg_11403_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U94/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp155_reg_11403_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U94/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp155_reg_11403_reg.
DSP Report: Generating DSP temp_148_reg_11138_reg, operation Mode is: (A*B)'.
DSP Report: register temp_148_reg_11138_reg is absorbed into DSP temp_148_reg_11138_reg.
DSP Report: operator temp_148_fu_7004_p2 is absorbed into DSP temp_148_reg_11138_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U90/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_74_load_reg_10668_reg is absorbed into DSP HLS_accel_mac_mulbkb_U90/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_74_load_reg_11133_reg is absorbed into DSP HLS_accel_mac_mulbkb_U90/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U90/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U90/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U90/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U90/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP tmp147_reg_11393_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_73_load_1_reg_10663_reg is absorbed into DSP tmp147_reg_11393_reg.
DSP Report: register b_73_load_1_reg_11128_reg is absorbed into DSP tmp147_reg_11393_reg.
DSP Report: register tmp147_reg_11393_reg is absorbed into DSP tmp147_reg_11393_reg.
DSP Report: operator HLS_accel_mac_mulcud_U89/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP tmp147_reg_11393_reg.
DSP Report: operator HLS_accel_mac_mulcud_U89/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP tmp147_reg_11393_reg.
DSP Report: Generating DSP temp_145_reg_11123_reg, operation Mode is: (A*B)'.
DSP Report: register temp_145_reg_11123_reg is absorbed into DSP temp_145_reg_11123_reg.
DSP Report: operator temp_145_fu_6998_p2 is absorbed into DSP temp_145_reg_11123_reg.
DSP Report: Generating DSP tmp146_reg_11388_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_72_load_1_reg_10658_reg is absorbed into DSP tmp146_reg_11388_reg.
DSP Report: register b_72_load_1_reg_11118_reg is absorbed into DSP tmp146_reg_11388_reg.
DSP Report: register tmp146_reg_11388_reg is absorbed into DSP tmp146_reg_11388_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U88/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp146_reg_11388_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U88/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp146_reg_11388_reg.
DSP Report: Generating DSP temp_153_reg_11163_reg, operation Mode is: (A*B)'.
DSP Report: register temp_153_reg_11163_reg is absorbed into DSP temp_153_reg_11163_reg.
DSP Report: operator temp_153_fu_7016_p2 is absorbed into DSP temp_153_reg_11163_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U93/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_76_load_1_reg_10683_reg is absorbed into DSP HLS_accel_mac_mulbkb_U93/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_76_load_1_reg_11158_reg is absorbed into DSP HLS_accel_mac_mulbkb_U93/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U93/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U93/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U93/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U93/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U92/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_76_load_reg_10678_reg is absorbed into DSP HLS_accel_mac_mulcud_U92/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_76_load_reg_11153_reg is absorbed into DSP HLS_accel_mac_mulcud_U92/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U92/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U92/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U92/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U92/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_150_reg_11148_reg, operation Mode is: (A*B)'.
DSP Report: register temp_150_reg_11148_reg is absorbed into DSP temp_150_reg_11148_reg.
DSP Report: operator temp_150_fu_7010_p2 is absorbed into DSP temp_150_reg_11148_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U91/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_75_load_reg_10673_reg is absorbed into DSP HLS_accel_mac_mulbkb_U91/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_75_load_reg_11143_reg is absorbed into DSP HLS_accel_mac_mulbkb_U91/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U91/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U91/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U91/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U91/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_138_reg_11088_reg, operation Mode is: (A*B)'.
DSP Report: register temp_138_reg_11088_reg is absorbed into DSP temp_138_reg_11088_reg.
DSP Report: operator temp_138_fu_6980_p2 is absorbed into DSP temp_138_reg_11088_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U84/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_69_load_reg_10638_reg is absorbed into DSP HLS_accel_mac_mulbkb_U84/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_69_load_reg_11083_reg is absorbed into DSP HLS_accel_mac_mulbkb_U84/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U84/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U84/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U84/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U84/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U83/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_68_load_1_reg_10633_reg is absorbed into DSP HLS_accel_mac_mulcud_U83/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_68_load_1_reg_11078_reg is absorbed into DSP HLS_accel_mac_mulcud_U83/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U83/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U83/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U83/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U83/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_135_reg_11073_reg, operation Mode is: (A*B)'.
DSP Report: register temp_135_reg_11073_reg is absorbed into DSP temp_135_reg_11073_reg.
DSP Report: operator temp_135_fu_6974_p2 is absorbed into DSP temp_135_reg_11073_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U82/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_67_load_1_reg_10628_reg is absorbed into DSP HLS_accel_mac_mulbkb_U82/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_67_load_1_reg_11068_reg is absorbed into DSP HLS_accel_mac_mulbkb_U82/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U82/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U82/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U82/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U82/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_133_reg_11063_reg, operation Mode is: (A*B)'.
DSP Report: register temp_133_reg_11063_reg is absorbed into DSP temp_133_reg_11063_reg.
DSP Report: operator temp_133_fu_6968_p2 is absorbed into DSP temp_133_reg_11063_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U81/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_66_load_1_reg_10623_reg is absorbed into DSP HLS_accel_mac_mulbkb_U81/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_66_load_1_reg_11058_reg is absorbed into DSP HLS_accel_mac_mulbkb_U81/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U81/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U81/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U81/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U81/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U80/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_66_load_reg_10618_reg is absorbed into DSP HLS_accel_mac_mulcud_U80/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_66_load_reg_11053_reg is absorbed into DSP HLS_accel_mac_mulcud_U80/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U80/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U80/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U80/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U80/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_130_reg_11048_reg, operation Mode is: (A*B)'.
DSP Report: register temp_130_reg_11048_reg is absorbed into DSP temp_130_reg_11048_reg.
DSP Report: operator temp_130_fu_6962_p2 is absorbed into DSP temp_130_reg_11048_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U79/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_65_load_reg_10613_reg is absorbed into DSP HLS_accel_mac_mulbkb_U79/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_65_load_reg_11043_reg is absorbed into DSP HLS_accel_mac_mulbkb_U79/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U79/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U79/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U79/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U79/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_143_reg_11113_reg, operation Mode is: (A*B)'.
DSP Report: register temp_143_reg_11113_reg is absorbed into DSP temp_143_reg_11113_reg.
DSP Report: operator temp_143_fu_6992_p2 is absorbed into DSP temp_143_reg_11113_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U87/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_71_load_1_reg_10653_reg is absorbed into DSP HLS_accel_mac_mulbkb_U87/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_71_load_1_reg_11108_reg is absorbed into DSP HLS_accel_mac_mulbkb_U87/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U87/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U87/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U87/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U87/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U86/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_71_load_reg_10648_reg is absorbed into DSP HLS_accel_mac_mulcud_U86/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_71_load_reg_11103_reg is absorbed into DSP HLS_accel_mac_mulcud_U86/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U86/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U86/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U86/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U86/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_140_reg_11098_reg, operation Mode is: (A*B)'.
DSP Report: register temp_140_reg_11098_reg is absorbed into DSP temp_140_reg_11098_reg.
DSP Report: operator temp_140_fu_6986_p2 is absorbed into DSP temp_140_reg_11098_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U85/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_70_load_reg_10643_reg is absorbed into DSP HLS_accel_mac_mulbkb_U85/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_70_load_reg_11093_reg is absorbed into DSP HLS_accel_mac_mulbkb_U85/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U85/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U85/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U85/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U85/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_128_reg_10398_reg, operation Mode is: (A*B)'.
DSP Report: register temp_128_reg_10398_reg is absorbed into DSP temp_128_reg_10398_reg.
DSP Report: operator temp_128_fu_6800_p2 is absorbed into DSP temp_128_reg_10398_reg.
DSP Report: Generating DSP tmp129_reg_11273_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_64_load_reg_9448_reg is absorbed into DSP tmp129_reg_11273_reg.
DSP Report: register b_64_load_reg_10393_reg is absorbed into DSP tmp129_reg_11273_reg.
DSP Report: register tmp129_reg_11273_reg is absorbed into DSP tmp129_reg_11273_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U36/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp129_reg_11273_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U36/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp129_reg_11273_reg.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U78/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_63_load_1_reg_10608_reg is absorbed into DSP HLS_accel_mac_mulcud_U78/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_63_load_1_reg_11038_reg is absorbed into DSP HLS_accel_mac_mulcud_U78/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U78/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U78/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U78/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U78/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_125_reg_11033_reg, operation Mode is: (A*B)'.
DSP Report: register temp_125_reg_11033_reg is absorbed into DSP temp_125_reg_11033_reg.
DSP Report: operator temp_125_fu_6956_p2 is absorbed into DSP temp_125_reg_11033_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U77/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_62_load_1_reg_10603_reg is absorbed into DSP HLS_accel_mac_mulbkb_U77/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_62_load_1_reg_11028_reg is absorbed into DSP HLS_accel_mac_mulbkb_U77/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U77/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U77/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U77/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U77/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_123_reg_10388_reg, operation Mode is: (A*B)'.
DSP Report: register temp_123_reg_10388_reg is absorbed into DSP temp_123_reg_10388_reg.
DSP Report: operator temp_123_fu_6794_p2 is absorbed into DSP temp_123_reg_10388_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U35/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_61_load_1_reg_9428_reg is absorbed into DSP HLS_accel_mac_mulbkb_U35/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_61_load_1_reg_10383_reg is absorbed into DSP HLS_accel_mac_mulbkb_U35/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U35/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U35/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U35/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U35/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U34/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_61_load_reg_9423_reg is absorbed into DSP HLS_accel_mac_mulcud_U34/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_61_load_reg_10378_reg is absorbed into DSP HLS_accel_mac_mulcud_U34/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U34/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U34/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U34/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U34/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_120_reg_10373_reg, operation Mode is: (A*B)'.
DSP Report: register temp_120_reg_10373_reg is absorbed into DSP temp_120_reg_10373_reg.
DSP Report: operator temp_120_fu_6788_p2 is absorbed into DSP temp_120_reg_10373_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U33/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_60_load_reg_9418_reg is absorbed into DSP HLS_accel_mac_mulbkb_U33/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_60_load_reg_10368_reg is absorbed into DSP HLS_accel_mac_mulbkb_U33/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U33/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U33/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U33/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U33/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_118_reg_11023_reg, operation Mode is: (A*B)'.
DSP Report: register temp_118_reg_11023_reg is absorbed into DSP temp_118_reg_11023_reg.
DSP Report: operator temp_118_fu_6950_p2 is absorbed into DSP temp_118_reg_11023_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U76/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_59_load_reg_10598_reg is absorbed into DSP HLS_accel_mac_mulbkb_U76/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_59_load_reg_11018_reg is absorbed into DSP HLS_accel_mac_mulbkb_U76/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U76/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U76/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U76/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U76/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP tmp117_reg_11363_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_58_load_1_reg_10593_reg is absorbed into DSP tmp117_reg_11363_reg.
DSP Report: register b_58_load_1_reg_11013_reg is absorbed into DSP tmp117_reg_11363_reg.
DSP Report: register tmp117_reg_11363_reg is absorbed into DSP tmp117_reg_11363_reg.
DSP Report: operator HLS_accel_mac_mulcud_U75/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP tmp117_reg_11363_reg.
DSP Report: operator HLS_accel_mac_mulcud_U75/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP tmp117_reg_11363_reg.
DSP Report: Generating DSP temp_115_reg_11008_reg, operation Mode is: (A*B)'.
DSP Report: register temp_115_reg_11008_reg is absorbed into DSP temp_115_reg_11008_reg.
DSP Report: operator temp_115_fu_6944_p2 is absorbed into DSP temp_115_reg_11008_reg.
DSP Report: Generating DSP tmp116_reg_11358_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_57_load_1_reg_10588_reg is absorbed into DSP tmp116_reg_11358_reg.
DSP Report: register b_57_load_1_reg_11003_reg is absorbed into DSP tmp116_reg_11358_reg.
DSP Report: register tmp116_reg_11358_reg is absorbed into DSP tmp116_reg_11358_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U74/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp116_reg_11358_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U74/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp116_reg_11358_reg.
DSP Report: Generating DSP temp_108_reg_10973_reg, operation Mode is: (A*B)'.
DSP Report: register temp_108_reg_10973_reg is absorbed into DSP temp_108_reg_10973_reg.
DSP Report: operator temp_108_fu_6926_p2 is absorbed into DSP temp_108_reg_10973_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U70/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_54_load_reg_10568_reg is absorbed into DSP HLS_accel_mac_mulbkb_U70/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_54_load_reg_10968_reg is absorbed into DSP HLS_accel_mac_mulbkb_U70/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U70/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U70/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U70/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U70/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP tmp108_reg_11348_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_53_load_1_reg_10563_reg is absorbed into DSP tmp108_reg_11348_reg.
DSP Report: register b_53_load_1_reg_10963_reg is absorbed into DSP tmp108_reg_11348_reg.
DSP Report: register tmp108_reg_11348_reg is absorbed into DSP tmp108_reg_11348_reg.
DSP Report: operator HLS_accel_mac_mulcud_U69/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP tmp108_reg_11348_reg.
DSP Report: operator HLS_accel_mac_mulcud_U69/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP tmp108_reg_11348_reg.
DSP Report: Generating DSP temp_105_reg_10958_reg, operation Mode is: (A*B)'.
DSP Report: register temp_105_reg_10958_reg is absorbed into DSP temp_105_reg_10958_reg.
DSP Report: operator temp_105_fu_6920_p2 is absorbed into DSP temp_105_reg_10958_reg.
DSP Report: Generating DSP tmp107_reg_11343_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_52_load_1_reg_10558_reg is absorbed into DSP tmp107_reg_11343_reg.
DSP Report: register b_52_load_1_reg_10953_reg is absorbed into DSP tmp107_reg_11343_reg.
DSP Report: register tmp107_reg_11343_reg is absorbed into DSP tmp107_reg_11343_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U68/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp107_reg_11343_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U68/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp107_reg_11343_reg.
DSP Report: Generating DSP temp_113_reg_10998_reg, operation Mode is: (A*B)'.
DSP Report: register temp_113_reg_10998_reg is absorbed into DSP temp_113_reg_10998_reg.
DSP Report: operator temp_113_fu_6938_p2 is absorbed into DSP temp_113_reg_10998_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U73/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_56_load_1_reg_10583_reg is absorbed into DSP HLS_accel_mac_mulbkb_U73/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_56_load_1_reg_10993_reg is absorbed into DSP HLS_accel_mac_mulbkb_U73/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U73/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U73/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U73/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U73/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U72/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_56_load_reg_10578_reg is absorbed into DSP HLS_accel_mac_mulcud_U72/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_56_load_reg_10988_reg is absorbed into DSP HLS_accel_mac_mulcud_U72/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U72/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U72/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U72/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U72/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_110_reg_10983_reg, operation Mode is: (A*B)'.
DSP Report: register temp_110_reg_10983_reg is absorbed into DSP temp_110_reg_10983_reg.
DSP Report: operator temp_110_fu_6932_p2 is absorbed into DSP temp_110_reg_10983_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U71/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_55_load_reg_10573_reg is absorbed into DSP HLS_accel_mac_mulbkb_U71/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_55_load_reg_10978_reg is absorbed into DSP HLS_accel_mac_mulbkb_U71/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U71/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U71/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U71/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U71/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_98_reg_10923_reg, operation Mode is: (A*B)'.
DSP Report: register temp_98_reg_10923_reg is absorbed into DSP temp_98_reg_10923_reg.
DSP Report: operator temp_98_fu_6902_p2 is absorbed into DSP temp_98_reg_10923_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U64/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_49_load_reg_10538_reg is absorbed into DSP HLS_accel_mac_mulbkb_U64/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_49_load_reg_10918_reg is absorbed into DSP HLS_accel_mac_mulbkb_U64/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U64/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U64/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U64/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U64/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U63/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_48_load_1_reg_10533_reg is absorbed into DSP HLS_accel_mac_mulcud_U63/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_48_load_1_reg_10913_reg is absorbed into DSP HLS_accel_mac_mulcud_U63/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U63/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U63/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U63/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U63/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_95_reg_10908_reg, operation Mode is: (A*B)'.
DSP Report: register temp_95_reg_10908_reg is absorbed into DSP temp_95_reg_10908_reg.
DSP Report: operator temp_95_fu_6896_p2 is absorbed into DSP temp_95_reg_10908_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U62/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_47_load_1_reg_10528_reg is absorbed into DSP HLS_accel_mac_mulbkb_U62/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_47_load_1_reg_10903_reg is absorbed into DSP HLS_accel_mac_mulbkb_U62/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U62/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U62/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U62/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U62/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_93_reg_10898_reg, operation Mode is: (A*B)'.
DSP Report: register temp_93_reg_10898_reg is absorbed into DSP temp_93_reg_10898_reg.
DSP Report: operator temp_93_fu_6890_p2 is absorbed into DSP temp_93_reg_10898_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U61/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_46_load_1_reg_10523_reg is absorbed into DSP HLS_accel_mac_mulbkb_U61/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_46_load_1_reg_10893_reg is absorbed into DSP HLS_accel_mac_mulbkb_U61/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U61/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U61/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U61/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U61/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U60/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_46_load_reg_10518_reg is absorbed into DSP HLS_accel_mac_mulcud_U60/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_46_load_reg_10888_reg is absorbed into DSP HLS_accel_mac_mulcud_U60/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U60/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U60/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U60/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U60/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_90_reg_10883_reg, operation Mode is: (A*B)'.
DSP Report: register temp_90_reg_10883_reg is absorbed into DSP temp_90_reg_10883_reg.
DSP Report: operator temp_90_fu_6884_p2 is absorbed into DSP temp_90_reg_10883_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U59/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_45_load_reg_10513_reg is absorbed into DSP HLS_accel_mac_mulbkb_U59/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_45_load_reg_10878_reg is absorbed into DSP HLS_accel_mac_mulbkb_U59/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U59/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U59/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U59/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U59/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_103_reg_10948_reg, operation Mode is: (A*B)'.
DSP Report: register temp_103_reg_10948_reg is absorbed into DSP temp_103_reg_10948_reg.
DSP Report: operator temp_103_fu_6914_p2 is absorbed into DSP temp_103_reg_10948_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U67/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_51_load_1_reg_10553_reg is absorbed into DSP HLS_accel_mac_mulbkb_U67/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_51_load_1_reg_10943_reg is absorbed into DSP HLS_accel_mac_mulbkb_U67/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U67/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U67/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U67/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U67/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U66/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_51_load_reg_10548_reg is absorbed into DSP HLS_accel_mac_mulcud_U66/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_51_load_reg_10938_reg is absorbed into DSP HLS_accel_mac_mulcud_U66/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U66/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U66/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U66/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U66/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_100_reg_10933_reg, operation Mode is: (A*B)'.
DSP Report: register temp_100_reg_10933_reg is absorbed into DSP temp_100_reg_10933_reg.
DSP Report: operator temp_100_fu_6908_p2 is absorbed into DSP temp_100_reg_10933_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U65/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_50_load_reg_10543_reg is absorbed into DSP HLS_accel_mac_mulbkb_U65/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_50_load_reg_10928_reg is absorbed into DSP HLS_accel_mac_mulbkb_U65/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U65/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U65/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U65/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U65/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_88_reg_10363_reg, operation Mode is: (A*B)'.
DSP Report: register temp_88_reg_10363_reg is absorbed into DSP temp_88_reg_10363_reg.
DSP Report: operator temp_88_fu_6782_p2 is absorbed into DSP temp_88_reg_10363_reg.
DSP Report: Generating DSP tmp90_reg_11263_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_44_load_reg_9263_reg is absorbed into DSP tmp90_reg_11263_reg.
DSP Report: register b_44_load_reg_10358_reg is absorbed into DSP tmp90_reg_11263_reg.
DSP Report: register tmp90_reg_11263_reg is absorbed into DSP tmp90_reg_11263_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U32/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp90_reg_11263_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U32/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp90_reg_11263_reg.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U58/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_43_load_1_reg_10508_reg is absorbed into DSP HLS_accel_mac_mulcud_U58/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_43_load_1_reg_10873_reg is absorbed into DSP HLS_accel_mac_mulcud_U58/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U58/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U58/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U58/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U58/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_85_reg_10868_reg, operation Mode is: (A*B)'.
DSP Report: register temp_85_reg_10868_reg is absorbed into DSP temp_85_reg_10868_reg.
DSP Report: operator temp_85_fu_6878_p2 is absorbed into DSP temp_85_reg_10868_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U57/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_42_load_1_reg_10503_reg is absorbed into DSP HLS_accel_mac_mulbkb_U57/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_42_load_1_reg_10863_reg is absorbed into DSP HLS_accel_mac_mulbkb_U57/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U57/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U57/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U57/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U57/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_83_reg_10353_reg, operation Mode is: (A*B)'.
DSP Report: register temp_83_reg_10353_reg is absorbed into DSP temp_83_reg_10353_reg.
DSP Report: operator temp_83_fu_6776_p2 is absorbed into DSP temp_83_reg_10353_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U31/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_41_load_1_reg_9243_reg is absorbed into DSP HLS_accel_mac_mulbkb_U31/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_41_load_1_reg_10348_reg is absorbed into DSP HLS_accel_mac_mulbkb_U31/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U31/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U31/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U31/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U31/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U30/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_41_load_reg_9238_reg is absorbed into DSP HLS_accel_mac_mulcud_U30/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_41_load_reg_10343_reg is absorbed into DSP HLS_accel_mac_mulcud_U30/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U30/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U30/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U30/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U30/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_80_reg_10338_reg, operation Mode is: (A*B)'.
DSP Report: register temp_80_reg_10338_reg is absorbed into DSP temp_80_reg_10338_reg.
DSP Report: operator temp_80_fu_6770_p2 is absorbed into DSP temp_80_reg_10338_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U29/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_40_load_reg_9233_reg is absorbed into DSP HLS_accel_mac_mulbkb_U29/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_40_load_reg_10333_reg is absorbed into DSP HLS_accel_mac_mulbkb_U29/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U29/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U29/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U29/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U29/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_78_reg_10858_reg, operation Mode is: (A*B)'.
DSP Report: register temp_78_reg_10858_reg is absorbed into DSP temp_78_reg_10858_reg.
DSP Report: operator temp_78_fu_6872_p2 is absorbed into DSP temp_78_reg_10858_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U56/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_39_load_reg_10498_reg is absorbed into DSP HLS_accel_mac_mulbkb_U56/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_39_load_reg_10853_reg is absorbed into DSP HLS_accel_mac_mulbkb_U56/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U56/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U56/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U56/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U56/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U55/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_38_load_1_reg_10493_reg is absorbed into DSP HLS_accel_mac_mulcud_U55/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_38_load_1_reg_10848_reg is absorbed into DSP HLS_accel_mac_mulcud_U55/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U55/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U55/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U55/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U55/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_75_reg_10843_reg, operation Mode is: (A*B)'.
DSP Report: register temp_75_reg_10843_reg is absorbed into DSP temp_75_reg_10843_reg.
DSP Report: operator temp_75_fu_6866_p2 is absorbed into DSP temp_75_reg_10843_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U54/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_37_load_1_reg_10488_reg is absorbed into DSP HLS_accel_mac_mulbkb_U54/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_37_load_1_reg_10838_reg is absorbed into DSP HLS_accel_mac_mulbkb_U54/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U54/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U54/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U54/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U54/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_73_reg_10833_reg, operation Mode is: (A*B)'.
DSP Report: register temp_73_reg_10833_reg is absorbed into DSP temp_73_reg_10833_reg.
DSP Report: operator temp_73_fu_6860_p2 is absorbed into DSP temp_73_reg_10833_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U53/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_36_load_1_reg_10483_reg is absorbed into DSP HLS_accel_mac_mulbkb_U53/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_36_load_1_reg_10828_reg is absorbed into DSP HLS_accel_mac_mulbkb_U53/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U53/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U53/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U53/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U53/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U52/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_36_load_reg_10478_reg is absorbed into DSP HLS_accel_mac_mulcud_U52/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_36_load_reg_10823_reg is absorbed into DSP HLS_accel_mac_mulcud_U52/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U52/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U52/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U52/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U52/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_70_reg_10818_reg, operation Mode is: (A*B)'.
DSP Report: register temp_70_reg_10818_reg is absorbed into DSP temp_70_reg_10818_reg.
DSP Report: operator temp_70_fu_6854_p2 is absorbed into DSP temp_70_reg_10818_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U51/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_35_load_reg_10473_reg is absorbed into DSP HLS_accel_mac_mulbkb_U51/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_35_load_reg_10813_reg is absorbed into DSP HLS_accel_mac_mulbkb_U51/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U51/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U51/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U51/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U51/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_58_reg_10793_reg, operation Mode is: (A*B)'.
DSP Report: register temp_58_reg_10793_reg is absorbed into DSP temp_58_reg_10793_reg.
DSP Report: operator temp_58_fu_6842_p2 is absorbed into DSP temp_58_reg_10793_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U48/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_29_load_reg_10458_reg is absorbed into DSP HLS_accel_mac_mulbkb_U48/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_29_load_reg_10788_reg is absorbed into DSP HLS_accel_mac_mulbkb_U48/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U48/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U48/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U48/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U48/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U47/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_28_load_1_reg_10453_reg is absorbed into DSP HLS_accel_mac_mulcud_U47/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_28_load_1_reg_10783_reg is absorbed into DSP HLS_accel_mac_mulcud_U47/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U47/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U47/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U47/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U47/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_55_reg_10778_reg, operation Mode is: (A*B)'.
DSP Report: register temp_55_reg_10778_reg is absorbed into DSP temp_55_reg_10778_reg.
DSP Report: operator temp_55_fu_6836_p2 is absorbed into DSP temp_55_reg_10778_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U46/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_27_load_1_reg_10448_reg is absorbed into DSP HLS_accel_mac_mulbkb_U46/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_27_load_1_reg_10773_reg is absorbed into DSP HLS_accel_mac_mulbkb_U46/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U46/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U46/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U46/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U46/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_53_reg_10768_reg, operation Mode is: (A*B)'.
DSP Report: register temp_53_reg_10768_reg is absorbed into DSP temp_53_reg_10768_reg.
DSP Report: operator temp_53_fu_6830_p2 is absorbed into DSP temp_53_reg_10768_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U45/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_26_load_1_reg_10443_reg is absorbed into DSP HLS_accel_mac_mulbkb_U45/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_26_load_1_reg_10763_reg is absorbed into DSP HLS_accel_mac_mulbkb_U45/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U45/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U45/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U45/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U45/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U44/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_26_load_reg_10438_reg is absorbed into DSP HLS_accel_mac_mulcud_U44/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_26_load_reg_10758_reg is absorbed into DSP HLS_accel_mac_mulcud_U44/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U44/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U44/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U44/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U44/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_50_reg_10753_reg, operation Mode is: (A*B)'.
DSP Report: register temp_50_reg_10753_reg is absorbed into DSP temp_50_reg_10753_reg.
DSP Report: operator temp_50_fu_6824_p2 is absorbed into DSP temp_50_reg_10753_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U43/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_25_load_reg_10433_reg is absorbed into DSP HLS_accel_mac_mulbkb_U43/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_25_load_reg_10748_reg is absorbed into DSP HLS_accel_mac_mulbkb_U43/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U43/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U43/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U43/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U43/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_68_reg_10328_reg, operation Mode is: (A*B)'.
DSP Report: register temp_68_reg_10328_reg is absorbed into DSP temp_68_reg_10328_reg.
DSP Report: operator temp_68_fu_6764_p2 is absorbed into DSP temp_68_reg_10328_reg.
DSP Report: Generating DSP tmp69_reg_11253_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_34_load_reg_9178_reg is absorbed into DSP tmp69_reg_11253_reg.
DSP Report: register b_34_load_reg_10323_reg is absorbed into DSP tmp69_reg_11253_reg.
DSP Report: register tmp69_reg_11253_reg is absorbed into DSP tmp69_reg_11253_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U28/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp69_reg_11253_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U28/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp69_reg_11253_reg.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U50/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_33_load_1_reg_10468_reg is absorbed into DSP HLS_accel_mac_mulcud_U50/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_33_load_1_reg_10808_reg is absorbed into DSP HLS_accel_mac_mulcud_U50/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U50/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U50/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U50/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U50/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_65_reg_10803_reg, operation Mode is: (A*B)'.
DSP Report: register temp_65_reg_10803_reg is absorbed into DSP temp_65_reg_10803_reg.
DSP Report: operator temp_65_fu_6848_p2 is absorbed into DSP temp_65_reg_10803_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U49/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_32_load_1_reg_10463_reg is absorbed into DSP HLS_accel_mac_mulbkb_U49/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_32_load_1_reg_10798_reg is absorbed into DSP HLS_accel_mac_mulbkb_U49/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U49/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U49/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U49/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U49/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_63_reg_10318_reg, operation Mode is: (A*B)'.
DSP Report: register temp_63_reg_10318_reg is absorbed into DSP temp_63_reg_10318_reg.
DSP Report: operator temp_63_fu_6758_p2 is absorbed into DSP temp_63_reg_10318_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U27/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_31_load_1_reg_9158_reg is absorbed into DSP HLS_accel_mac_mulbkb_U27/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_31_load_1_reg_10313_reg is absorbed into DSP HLS_accel_mac_mulbkb_U27/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U27/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U27/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U27/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U27/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U26/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_31_load_reg_9153_reg is absorbed into DSP HLS_accel_mac_mulcud_U26/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_31_load_reg_10308_reg is absorbed into DSP HLS_accel_mac_mulcud_U26/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U26/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U26/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U26/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U26/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_60_reg_10303_reg, operation Mode is: (A*B)'.
DSP Report: register temp_60_reg_10303_reg is absorbed into DSP temp_60_reg_10303_reg.
DSP Report: operator temp_60_fu_6752_p2 is absorbed into DSP temp_60_reg_10303_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U25/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_30_load_reg_9148_reg is absorbed into DSP HLS_accel_mac_mulbkb_U25/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_30_load_reg_10298_reg is absorbed into DSP HLS_accel_mac_mulbkb_U25/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U25/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U25/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U25/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U25/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_38_reg_10258_reg, operation Mode is: (A*B)'.
DSP Report: register temp_38_reg_10258_reg is absorbed into DSP temp_38_reg_10258_reg.
DSP Report: operator temp_38_fu_6728_p2 is absorbed into DSP temp_38_reg_10258_reg.
DSP Report: Generating DSP tmp39_reg_11233_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_19_load_reg_9058_reg is absorbed into DSP tmp39_reg_11233_reg.
DSP Report: register b_19_load_reg_10253_reg is absorbed into DSP tmp39_reg_11233_reg.
DSP Report: register tmp39_reg_11233_reg is absorbed into DSP tmp39_reg_11233_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U20/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp39_reg_11233_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U20/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp39_reg_11233_reg.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U40/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_18_load_1_reg_10418_reg is absorbed into DSP HLS_accel_mac_mulcud_U40/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_18_load_1_reg_10728_reg is absorbed into DSP HLS_accel_mac_mulcud_U40/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U40/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U40/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U40/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U40/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_35_reg_10723_reg, operation Mode is: (A*B)'.
DSP Report: register temp_35_reg_10723_reg is absorbed into DSP temp_35_reg_10723_reg.
DSP Report: operator temp_35_fu_6812_p2 is absorbed into DSP temp_35_reg_10723_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U39/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_17_load_1_reg_10413_reg is absorbed into DSP HLS_accel_mac_mulbkb_U39/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_17_load_1_reg_10718_reg is absorbed into DSP HLS_accel_mac_mulbkb_U39/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U39/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U39/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U39/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U39/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_33_reg_10248_reg, operation Mode is: (A*B)'.
DSP Report: register temp_33_reg_10248_reg is absorbed into DSP temp_33_reg_10248_reg.
DSP Report: operator temp_33_fu_6722_p2 is absorbed into DSP temp_33_reg_10248_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U19/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_16_load_1_reg_9038_reg is absorbed into DSP HLS_accel_mac_mulbkb_U19/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_16_load_1_reg_10243_reg is absorbed into DSP HLS_accel_mac_mulbkb_U19/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U19/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U19/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U19/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U19/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U18/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_16_load_reg_9033_reg is absorbed into DSP HLS_accel_mac_mulcud_U18/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_16_load_reg_10238_reg is absorbed into DSP HLS_accel_mac_mulcud_U18/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U18/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U18/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U18/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U18/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_30_reg_10233_reg, operation Mode is: (A*B)'.
DSP Report: register temp_30_reg_10233_reg is absorbed into DSP temp_30_reg_10233_reg.
DSP Report: operator temp_30_fu_6716_p2 is absorbed into DSP temp_30_reg_10233_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U17/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_15_load_reg_9028_reg is absorbed into DSP HLS_accel_mac_mulbkb_U17/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_15_load_reg_10228_reg is absorbed into DSP HLS_accel_mac_mulbkb_U17/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U17/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U17/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U17/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U17/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_28_reg_10223_reg, operation Mode is: (A*B)'.
DSP Report: register temp_28_reg_10223_reg is absorbed into DSP temp_28_reg_10223_reg.
DSP Report: operator temp_28_fu_6710_p2 is absorbed into DSP temp_28_reg_10223_reg.
DSP Report: Generating DSP tmp30_reg_11223_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_14_load_reg_9023_reg is absorbed into DSP tmp30_reg_11223_reg.
DSP Report: register b_14_load_reg_10218_reg is absorbed into DSP tmp30_reg_11223_reg.
DSP Report: register tmp30_reg_11223_reg is absorbed into DSP tmp30_reg_11223_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U16/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp30_reg_11223_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U16/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp30_reg_11223_reg.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U38/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_13_load_1_reg_10408_reg is absorbed into DSP HLS_accel_mac_mulcud_U38/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_13_load_1_reg_10713_reg is absorbed into DSP HLS_accel_mac_mulcud_U38/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U38/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U38/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U38/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U38/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_25_reg_10708_reg, operation Mode is: (A*B)'.
DSP Report: register temp_25_reg_10708_reg is absorbed into DSP temp_25_reg_10708_reg.
DSP Report: operator temp_25_fu_6806_p2 is absorbed into DSP temp_25_reg_10708_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U37/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_12_load_1_reg_10403_reg is absorbed into DSP HLS_accel_mac_mulbkb_U37/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_12_load_1_reg_10703_reg is absorbed into DSP HLS_accel_mac_mulbkb_U37/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U37/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U37/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U37/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U37/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_23_reg_10213_reg, operation Mode is: (A*B)'.
DSP Report: register temp_23_reg_10213_reg is absorbed into DSP temp_23_reg_10213_reg.
DSP Report: operator temp_23_fu_6704_p2 is absorbed into DSP temp_23_reg_10213_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U15/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_11_load_1_reg_9003_reg is absorbed into DSP HLS_accel_mac_mulbkb_U15/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_11_load_1_reg_10208_reg is absorbed into DSP HLS_accel_mac_mulbkb_U15/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U15/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U15/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U15/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U15/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U14/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_11_load_reg_8998_reg is absorbed into DSP HLS_accel_mac_mulcud_U14/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_11_load_reg_10203_reg is absorbed into DSP HLS_accel_mac_mulcud_U14/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U14/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U14/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U14/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U14/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_20_reg_10198_reg, operation Mode is: (A*B)'.
DSP Report: register temp_20_reg_10198_reg is absorbed into DSP temp_20_reg_10198_reg.
DSP Report: operator temp_20_fu_6698_p2 is absorbed into DSP temp_20_reg_10198_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U13/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_10_load_reg_8993_reg is absorbed into DSP HLS_accel_mac_mulbkb_U13/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_10_load_reg_10193_reg is absorbed into DSP HLS_accel_mac_mulbkb_U13/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U13/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U13/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U13/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U13/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_48_reg_10293_reg, operation Mode is: (A*B)'.
DSP Report: register temp_48_reg_10293_reg is absorbed into DSP temp_48_reg_10293_reg.
DSP Report: operator temp_48_fu_6746_p2 is absorbed into DSP temp_48_reg_10293_reg.
DSP Report: Generating DSP tmp50_reg_11243_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_24_load_reg_9093_reg is absorbed into DSP tmp50_reg_11243_reg.
DSP Report: register b_24_load_reg_10288_reg is absorbed into DSP tmp50_reg_11243_reg.
DSP Report: register tmp50_reg_11243_reg is absorbed into DSP tmp50_reg_11243_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U24/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp50_reg_11243_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U24/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp50_reg_11243_reg.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U42/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_23_load_1_reg_10428_reg is absorbed into DSP HLS_accel_mac_mulcud_U42/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_23_load_1_reg_10743_reg is absorbed into DSP HLS_accel_mac_mulcud_U42/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U42/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U42/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U42/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U42/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_45_reg_10738_reg, operation Mode is: (A*B)'.
DSP Report: register temp_45_reg_10738_reg is absorbed into DSP temp_45_reg_10738_reg.
DSP Report: operator temp_45_fu_6818_p2 is absorbed into DSP temp_45_reg_10738_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U41/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_22_load_1_reg_10423_reg is absorbed into DSP HLS_accel_mac_mulbkb_U41/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_22_load_1_reg_10733_reg is absorbed into DSP HLS_accel_mac_mulbkb_U41/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U41/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U41/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U41/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U41/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_43_reg_10283_reg, operation Mode is: (A*B)'.
DSP Report: register temp_43_reg_10283_reg is absorbed into DSP temp_43_reg_10283_reg.
DSP Report: operator temp_43_fu_6740_p2 is absorbed into DSP temp_43_reg_10283_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U23/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_21_load_1_reg_9073_reg is absorbed into DSP HLS_accel_mac_mulbkb_U23/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_21_load_1_reg_10278_reg is absorbed into DSP HLS_accel_mac_mulbkb_U23/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U23/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U23/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U23/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U23/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U22/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_21_load_reg_9068_reg is absorbed into DSP HLS_accel_mac_mulcud_U22/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_21_load_reg_10273_reg is absorbed into DSP HLS_accel_mac_mulcud_U22/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U22/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U22/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U22/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U22/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_40_reg_10268_reg, operation Mode is: (A*B)'.
DSP Report: register temp_40_reg_10268_reg is absorbed into DSP temp_40_reg_10268_reg.
DSP Report: operator temp_40_fu_6734_p2 is absorbed into DSP temp_40_reg_10268_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U21/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_20_load_reg_9063_reg is absorbed into DSP HLS_accel_mac_mulbkb_U21/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_20_load_reg_10263_reg is absorbed into DSP HLS_accel_mac_mulbkb_U21/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U21/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U21/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U21/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U21/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_9_reg_10138_reg, operation Mode is: (A*B)'.
DSP Report: register temp_9_reg_10138_reg is absorbed into DSP temp_9_reg_10138_reg.
DSP Report: operator temp_9_fu_6668_p2 is absorbed into DSP temp_9_reg_10138_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U6/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_4_load_reg_8958_reg is absorbed into DSP HLS_accel_mac_mulbkb_U6/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_4_load_reg_10133_reg is absorbed into DSP HLS_accel_mac_mulbkb_U6/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U6/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U6/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U6/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U6/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP tmp10_reg_11203_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_3_load_1_reg_8953_reg is absorbed into DSP tmp10_reg_11203_reg.
DSP Report: register b_3_load_1_reg_10128_reg is absorbed into DSP tmp10_reg_11203_reg.
DSP Report: register tmp10_reg_11203_reg is absorbed into DSP tmp10_reg_11203_reg.
DSP Report: operator HLS_accel_mac_mulcud_U5/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP tmp10_reg_11203_reg.
DSP Report: operator HLS_accel_mac_mulcud_U5/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP tmp10_reg_11203_reg.
DSP Report: Generating DSP temp_6_reg_10123_reg, operation Mode is: (A*B)'.
DSP Report: register temp_6_reg_10123_reg is absorbed into DSP temp_6_reg_10123_reg.
DSP Report: operator temp_6_fu_6662_p2 is absorbed into DSP temp_6_reg_10123_reg.
DSP Report: Generating DSP tmp9_reg_11198_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register a_2_load_1_reg_8948_reg is absorbed into DSP tmp9_reg_11198_reg.
DSP Report: register b_2_load_1_reg_10118_reg is absorbed into DSP tmp9_reg_11198_reg.
DSP Report: register tmp9_reg_11198_reg is absorbed into DSP tmp9_reg_11198_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U4/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP tmp9_reg_11198_reg.
DSP Report: operator HLS_accel_mac_mulbkb_U4/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP tmp9_reg_11198_reg.
DSP Report: Generating DSP temp_18_reg_10188_reg, operation Mode is: (A*B)'.
DSP Report: register temp_18_reg_10188_reg is absorbed into DSP temp_18_reg_10188_reg.
DSP Report: operator temp_18_fu_6692_p2 is absorbed into DSP temp_18_reg_10188_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U12/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_9_load_reg_8988_reg is absorbed into DSP HLS_accel_mac_mulbkb_U12/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_9_load_reg_10183_reg is absorbed into DSP HLS_accel_mac_mulbkb_U12/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U12/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U12/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U12/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U12/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U11/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_8_load_1_reg_8983_reg is absorbed into DSP HLS_accel_mac_mulcud_U11/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_8_load_1_reg_10178_reg is absorbed into DSP HLS_accel_mac_mulcud_U11/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U11/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U11/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U11/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U11/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_15_reg_10173_reg, operation Mode is: (A*B)'.
DSP Report: register temp_15_reg_10173_reg is absorbed into DSP temp_15_reg_10173_reg.
DSP Report: operator temp_15_fu_6686_p2 is absorbed into DSP temp_15_reg_10173_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U10/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_7_load_1_reg_8978_reg is absorbed into DSP HLS_accel_mac_mulbkb_U10/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_7_load_1_reg_10168_reg is absorbed into DSP HLS_accel_mac_mulbkb_U10/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U10/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U10/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U10/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U10/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_13_reg_10163_reg, operation Mode is: (A*B)'.
DSP Report: register temp_13_reg_10163_reg is absorbed into DSP temp_13_reg_10163_reg.
DSP Report: operator temp_13_fu_6680_p2 is absorbed into DSP temp_13_reg_10163_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U9/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_6_load_1_reg_8973_reg is absorbed into DSP HLS_accel_mac_mulbkb_U9/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_6_load_1_reg_10158_reg is absorbed into DSP HLS_accel_mac_mulbkb_U9/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U9/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U9/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U9/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U9/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U8/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_6_load_reg_8968_reg is absorbed into DSP HLS_accel_mac_mulcud_U8/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_6_load_reg_10153_reg is absorbed into DSP HLS_accel_mac_mulcud_U8/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U8/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U8/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U8/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U8/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_10_reg_10148_reg, operation Mode is: (A*B)'.
DSP Report: register temp_10_reg_10148_reg is absorbed into DSP temp_10_reg_10148_reg.
DSP Report: operator temp_10_fu_6674_p2 is absorbed into DSP temp_10_reg_10148_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U7/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_5_load_reg_8963_reg is absorbed into DSP HLS_accel_mac_mulbkb_U7/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_5_load_reg_10143_reg is absorbed into DSP HLS_accel_mac_mulbkb_U7/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U7/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U7/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U7/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U7/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP temp_4_reg_10113_reg, operation Mode is: (A*B)'.
DSP Report: register temp_4_reg_10113_reg is absorbed into DSP temp_4_reg_10113_reg.
DSP Report: operator temp_4_fu_6656_p2 is absorbed into DSP temp_4_reg_10113_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U3/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_1_load_1_reg_8943_reg is absorbed into DSP HLS_accel_mac_mulbkb_U3/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_1_load_1_reg_10108_reg is absorbed into DSP HLS_accel_mac_mulbkb_U3/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U3/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U3/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U3/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U3/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: Generating DSP HLS_accel_mac_mulcud_U2/HLS_accel_mac_mulcud_DSP48_1_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_1_load_reg_8938_reg is absorbed into DSP HLS_accel_mac_mulcud_U2/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: register b_1_load_reg_10103_reg is absorbed into DSP HLS_accel_mac_mulcud_U2/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U2/HLS_accel_mac_mulcud_DSP48_1_U/p is absorbed into DSP HLS_accel_mac_mulcud_U2/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: operator HLS_accel_mac_mulcud_U2/HLS_accel_mac_mulcud_DSP48_1_U/m is absorbed into DSP HLS_accel_mac_mulcud_U2/HLS_accel_mac_mulcud_DSP48_1_U/p.
DSP Report: Generating DSP temp_1_reg_10098_reg, operation Mode is: (A*B)'.
DSP Report: register temp_1_reg_10098_reg is absorbed into DSP temp_1_reg_10098_reg.
DSP Report: operator temp_1_fu_6650_p2 is absorbed into DSP temp_1_reg_10098_reg.
DSP Report: Generating DSP HLS_accel_mac_mulbkb_U1/HLS_accel_mac_mulbkb_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register a_0_load_reg_8933_reg is absorbed into DSP HLS_accel_mac_mulbkb_U1/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: register b_0_load_reg_10093_reg is absorbed into DSP HLS_accel_mac_mulbkb_U1/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U1/HLS_accel_mac_mulbkb_DSP48_0_U/p is absorbed into DSP HLS_accel_mac_mulbkb_U1/HLS_accel_mac_mulbkb_DSP48_0_U/p.
DSP Report: operator HLS_accel_mac_mulbkb_U1/HLS_accel_mac_mulbkb_DSP48_0_U/m is absorbed into DSP HLS_accel_mac_mulbkb_U1/HLS_accel_mac_mulbkb_DSP48_0_U/p.
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design HLS_accel_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TKEEP[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TSTRB[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TUSER[3]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TUSER[2]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TUSER[1]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TUSER[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TLAST[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[4]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[3]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[2]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[1]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TID[0]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[4]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[3]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[2]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[1]
WARNING: [Synth 8-3331] design HLS_accel has unconnected port INPUT_STREAM_TDEST[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/ib_0_i_i_mid2_reg_8084_reg[4]' (FDE) to 'inst/tmp_22_cast_reg_8567_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ib_0_i_i_mid2_reg_8084_reg[0]' (FDE) to 'inst/tmp_22_cast_reg_8567_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ib_0_i_i_mid2_reg_8084_reg[1]' (FDE) to 'inst/tmp_22_cast_reg_8567_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ib_0_i_i_mid2_reg_8084_reg[2]' (FDE) to 'inst/tmp_22_cast_reg_8567_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ib_0_i_i_mid2_reg_8084_reg[3]' (FDE) to 'inst/tmp_22_cast_reg_8567_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ib_0_i_i_mid2_reg_8084_reg[5]' (FDE) to 'inst/tmp_5_reg_8512_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ib_0_i_i_mid2_reg_8084_reg[6]' (FDE) to 'inst/tmp_5_reg_8512_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ib_0_i_i_mid2_reg_8084_reg[7]' (FDE) to 'inst/tmp_5_reg_8512_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_22_cast_reg_8567_reg[0]' (FDE) to 'inst/tmp_5_reg_8512_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_22_cast_reg_8567_reg[1]' (FDE) to 'inst/tmp_5_reg_8512_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_22_cast_reg_8567_reg[2]' (FDE) to 'inst/tmp_5_reg_8512_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_22_cast_reg_8567_reg[3]' (FDE) to 'inst/tmp_5_reg_8512_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_22_cast_reg_8567_reg[4]' (FDE) to 'inst/tmp_5_reg_8512_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_5_reg_8512_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\a_0_load_1_mid2_reg_8151_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\a_0_load_mid2_reg_8096_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\HLS_accel_CONTROL_BUS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (HLS_accel_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module HLS_accel.
WARNING: [Synth 8-3332] Sequential element (HLS_accel_CONTROL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module HLS_accel.
INFO: [Synth 8-3886] merging instance 'inst/a_0_load_1_mid2_reg_8151_reg[1]' (FDE) to 'inst/a_0_load_mid2_reg_8096_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/a_0_load_1_mid2_reg_8151_reg[2]' (FDE) to 'inst/a_0_load_mid2_reg_8096_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/a_0_load_1_mid2_reg_8151_reg[3]' (FDE) to 'inst/a_0_load_mid2_reg_8096_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/a_0_load_1_mid2_reg_8151_reg[4]' (FDE) to 'inst/a_0_load_mid2_reg_8096_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/a_0_load_1_mid2_reg_8151_reg[5]' (FDE) to 'inst/a_0_load_mid2_reg_8096_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/a_0_load_1_mid2_reg_8151_reg[6]' (FDE) to 'inst/a_0_load_mid2_reg_8096_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/a_0_load_1_mid2_reg_8151_reg[7]' (FDE) to 'inst/a_0_load_mid2_reg_8096_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/a_0_load_1_mid2_reg_8151_reg[8]' (FDE) to 'inst/a_0_load_mid2_reg_8096_reg[8]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 935.031 ; gain = 561.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_out_ram: | ram_reg    | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | (PCIN+A2*B2)' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|HLS_accel   | (A*B)'        | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|HLS_accel   | PCIN+A2*B2    | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_3_20/a_0_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_20/a_0_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_21/a_1_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_21/a_1_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_22/a_2_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_22/a_2_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_26/a_3_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_26/a_3_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_27/a_4_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_27/a_4_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_29/a_5_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_29/a_5_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_30/a_6_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_30/a_6_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_31/a_7_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_31/a_7_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_33/a_8_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_33/a_8_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_36/a_9_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_36/a_9_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_39/a_10_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_39/a_10_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_42/a_11_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_42/a_11_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_45/a_12_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_45/a_12_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_48/a_13_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_48/a_13_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_51/a_14_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_51/a_14_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_52/a_15_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_52/a_15_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_55/a_16_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_55/a_16_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_56/a_17_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_56/a_17_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_57/a_18_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_57/a_18_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_58/a_19_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_58/a_19_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_59/a_20_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_59/a_20_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_60/a_21_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_60/a_21_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_61/a_22_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_61/a_22_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/a_23_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_63/a_23_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_64/a_24_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_64/a_24_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_66/a_25_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_66/a_25_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_67/a_26_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_67/a_26_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_68/a_27_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_68/a_27_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_69/a_28_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_69/a_28_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_70/a_29_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_70/a_29_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_71/a_30_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_71/a_30_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_73/a_31_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_73/a_31_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_74/a_32_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_74/a_32_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_75/a_33_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_75/a_33_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_76/a_34_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_76/a_34_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_77/a_35_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_77/a_35_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_78/a_36_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_78/a_36_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_79/a_37_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_79/a_37_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_80/a_38_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_80/a_38_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/a_39_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_81/a_39_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_82/a_40_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_82/a_40_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_83/a_41_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_83/a_41_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_84/a_42_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_84/a_42_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_85/a_43_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_85/a_43_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_86/a_44_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_86/a_44_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_87/a_45_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_87/a_45_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_88/a_46_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_88/a_46_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_89/a_47_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_89/a_47_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_90/a_48_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_90/a_48_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_91/a_49_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_91/a_49_U/HLS_accel_a_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 956.363 ; gain = 583.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:54 . Memory (MB): peak = 996.645 ; gain = 623.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_a_0_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W | R | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HLS_accel_out_ram: | ram_reg    | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1058.660 ; gain = 685.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net out_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1058.660 ; gain = 685.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1058.660 ; gain = 685.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1058.660 ; gain = 685.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1058.660 ; gain = 685.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1058.660 ; gain = 685.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1058.660 ; gain = 685.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|HLS_accel   | tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|HLS_accel   | ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   125|
|2     |DSP48E1_1 |    80|
|3     |DSP48E1_2 |    16|
|4     |DSP48E1_3 |    64|
|5     |LUT1      |     9|
|6     |LUT2      |   368|
|7     |LUT3      |   315|
|8     |LUT4      |   161|
|9     |LUT5      |   110|
|10    |LUT6      |   162|
|11    |RAMB18E1  |   160|
|12    |RAMB36E1  |     8|
|13    |SRL16E    |    16|
|14    |FDRE      |   574|
|15    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |  2169|
|2     |  inst                               |HLS_accel                        |  2169|
|3     |    HLS_accel_CONTROL_BUS_s_axi_U    |HLS_accel_CONTROL_BUS_s_axi      |    63|
|4     |    HLS_accel_mac_mulbkb_U1          |HLS_accel_mac_mulbkb             |    11|
|5     |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_473 |    11|
|6     |    HLS_accel_mac_mulbkb_U10         |HLS_accel_mac_mulbkb_0           |    11|
|7     |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_472 |    11|
|8     |    HLS_accel_mac_mulbkb_U12         |HLS_accel_mac_mulbkb_1           |     1|
|9     |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_471 |     1|
|10    |    HLS_accel_mac_mulbkb_U13         |HLS_accel_mac_mulbkb_2           |    11|
|11    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_470 |    11|
|12    |    HLS_accel_mac_mulbkb_U15         |HLS_accel_mac_mulbkb_3           |     1|
|13    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_469 |     1|
|14    |    HLS_accel_mac_mulbkb_U17         |HLS_accel_mac_mulbkb_4           |    11|
|15    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_468 |    11|
|16    |    HLS_accel_mac_mulbkb_U19         |HLS_accel_mac_mulbkb_5           |     1|
|17    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_467 |     1|
|18    |    HLS_accel_mac_mulbkb_U21         |HLS_accel_mac_mulbkb_6           |    11|
|19    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_466 |    11|
|20    |    HLS_accel_mac_mulbkb_U23         |HLS_accel_mac_mulbkb_7           |     1|
|21    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_465 |     1|
|22    |    HLS_accel_mac_mulbkb_U25         |HLS_accel_mac_mulbkb_8           |    11|
|23    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_464 |    11|
|24    |    HLS_accel_mac_mulbkb_U27         |HLS_accel_mac_mulbkb_9           |     1|
|25    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_463 |     1|
|26    |    HLS_accel_mac_mulbkb_U29         |HLS_accel_mac_mulbkb_10          |    11|
|27    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_462 |    11|
|28    |    HLS_accel_mac_mulbkb_U3          |HLS_accel_mac_mulbkb_11          |     1|
|29    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_461 |     1|
|30    |    HLS_accel_mac_mulbkb_U31         |HLS_accel_mac_mulbkb_12          |     1|
|31    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_460 |     1|
|32    |    HLS_accel_mac_mulbkb_U33         |HLS_accel_mac_mulbkb_13          |    11|
|33    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_459 |    11|
|34    |    HLS_accel_mac_mulbkb_U35         |HLS_accel_mac_mulbkb_14          |     1|
|35    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_458 |     1|
|36    |    HLS_accel_mac_mulbkb_U37         |HLS_accel_mac_mulbkb_15          |    11|
|37    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_457 |    11|
|38    |    HLS_accel_mac_mulbkb_U39         |HLS_accel_mac_mulbkb_16          |    11|
|39    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_456 |    11|
|40    |    HLS_accel_mac_mulbkb_U41         |HLS_accel_mac_mulbkb_17          |    12|
|41    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_455 |    12|
|42    |    HLS_accel_mac_mulbkb_U43         |HLS_accel_mac_mulbkb_18          |    11|
|43    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_454 |    11|
|44    |    HLS_accel_mac_mulbkb_U45         |HLS_accel_mac_mulbkb_19          |     1|
|45    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_453 |     1|
|46    |    HLS_accel_mac_mulbkb_U46         |HLS_accel_mac_mulbkb_20          |    11|
|47    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_452 |    11|
|48    |    HLS_accel_mac_mulbkb_U48         |HLS_accel_mac_mulbkb_21          |     1|
|49    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_451 |     1|
|50    |    HLS_accel_mac_mulbkb_U49         |HLS_accel_mac_mulbkb_22          |    11|
|51    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_450 |    11|
|52    |    HLS_accel_mac_mulbkb_U51         |HLS_accel_mac_mulbkb_23          |    11|
|53    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_449 |    11|
|54    |    HLS_accel_mac_mulbkb_U53         |HLS_accel_mac_mulbkb_24          |     1|
|55    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_448 |     1|
|56    |    HLS_accel_mac_mulbkb_U54         |HLS_accel_mac_mulbkb_25          |    11|
|57    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_447 |    11|
|58    |    HLS_accel_mac_mulbkb_U56         |HLS_accel_mac_mulbkb_26          |     1|
|59    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_446 |     1|
|60    |    HLS_accel_mac_mulbkb_U57         |HLS_accel_mac_mulbkb_27          |    11|
|61    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_445 |    11|
|62    |    HLS_accel_mac_mulbkb_U59         |HLS_accel_mac_mulbkb_28          |    11|
|63    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_444 |    11|
|64    |    HLS_accel_mac_mulbkb_U6          |HLS_accel_mac_mulbkb_29          |     1|
|65    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_443 |     1|
|66    |    HLS_accel_mac_mulbkb_U61         |HLS_accel_mac_mulbkb_30          |     1|
|67    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_442 |     1|
|68    |    HLS_accel_mac_mulbkb_U62         |HLS_accel_mac_mulbkb_31          |    11|
|69    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_441 |    11|
|70    |    HLS_accel_mac_mulbkb_U64         |HLS_accel_mac_mulbkb_32          |     1|
|71    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_440 |     1|
|72    |    HLS_accel_mac_mulbkb_U65         |HLS_accel_mac_mulbkb_33          |    11|
|73    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_439 |    11|
|74    |    HLS_accel_mac_mulbkb_U67         |HLS_accel_mac_mulbkb_34          |     1|
|75    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_438 |     1|
|76    |    HLS_accel_mac_mulbkb_U7          |HLS_accel_mac_mulbkb_35          |    11|
|77    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_437 |    11|
|78    |    HLS_accel_mac_mulbkb_U70         |HLS_accel_mac_mulbkb_36          |     1|
|79    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_436 |     1|
|80    |    HLS_accel_mac_mulbkb_U71         |HLS_accel_mac_mulbkb_37          |    11|
|81    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_435 |    11|
|82    |    HLS_accel_mac_mulbkb_U73         |HLS_accel_mac_mulbkb_38          |     1|
|83    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_434 |     1|
|84    |    HLS_accel_mac_mulbkb_U76         |HLS_accel_mac_mulbkb_39          |     1|
|85    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_433 |     1|
|86    |    HLS_accel_mac_mulbkb_U77         |HLS_accel_mac_mulbkb_40          |    11|
|87    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_432 |    11|
|88    |    HLS_accel_mac_mulbkb_U79         |HLS_accel_mac_mulbkb_41          |    11|
|89    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_431 |    11|
|90    |    HLS_accel_mac_mulbkb_U81         |HLS_accel_mac_mulbkb_42          |     1|
|91    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_430 |     1|
|92    |    HLS_accel_mac_mulbkb_U82         |HLS_accel_mac_mulbkb_43          |    11|
|93    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_429 |    11|
|94    |    HLS_accel_mac_mulbkb_U84         |HLS_accel_mac_mulbkb_44          |     1|
|95    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_428 |     1|
|96    |    HLS_accel_mac_mulbkb_U85         |HLS_accel_mac_mulbkb_45          |    12|
|97    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_427 |    12|
|98    |    HLS_accel_mac_mulbkb_U87         |HLS_accel_mac_mulbkb_46          |     1|
|99    |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_426 |     1|
|100   |    HLS_accel_mac_mulbkb_U9          |HLS_accel_mac_mulbkb_47          |     1|
|101   |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_425 |     1|
|102   |    HLS_accel_mac_mulbkb_U90         |HLS_accel_mac_mulbkb_48          |     1|
|103   |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_424 |     1|
|104   |    HLS_accel_mac_mulbkb_U91         |HLS_accel_mac_mulbkb_49          |    11|
|105   |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_423 |    11|
|106   |    HLS_accel_mac_mulbkb_U93         |HLS_accel_mac_mulbkb_50          |     1|
|107   |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0_422 |     1|
|108   |    HLS_accel_mac_mulbkb_U96         |HLS_accel_mac_mulbkb_51          |     2|
|109   |      HLS_accel_mac_mulbkb_DSP48_0_U |HLS_accel_mac_mulbkb_DSP48_0     |     2|
|110   |    HLS_accel_mac_mulcud_U11         |HLS_accel_mac_mulcud             |     1|
|111   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_421 |     1|
|112   |    HLS_accel_mac_mulcud_U14         |HLS_accel_mac_mulcud_52          |     1|
|113   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_420 |     1|
|114   |    HLS_accel_mac_mulcud_U18         |HLS_accel_mac_mulcud_53          |     1|
|115   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_419 |     1|
|116   |    HLS_accel_mac_mulcud_U2          |HLS_accel_mac_mulcud_54          |     1|
|117   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_418 |     1|
|118   |    HLS_accel_mac_mulcud_U22         |HLS_accel_mac_mulcud_55          |     1|
|119   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_417 |     1|
|120   |    HLS_accel_mac_mulcud_U26         |HLS_accel_mac_mulcud_56          |     1|
|121   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_416 |     1|
|122   |    HLS_accel_mac_mulcud_U30         |HLS_accel_mac_mulcud_57          |     1|
|123   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_415 |     1|
|124   |    HLS_accel_mac_mulcud_U34         |HLS_accel_mac_mulcud_58          |     1|
|125   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_414 |     1|
|126   |    HLS_accel_mac_mulcud_U38         |HLS_accel_mac_mulcud_59          |     1|
|127   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_413 |     1|
|128   |    HLS_accel_mac_mulcud_U40         |HLS_accel_mac_mulcud_60          |     1|
|129   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_412 |     1|
|130   |    HLS_accel_mac_mulcud_U42         |HLS_accel_mac_mulcud_61          |     1|
|131   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_411 |     1|
|132   |    HLS_accel_mac_mulcud_U44         |HLS_accel_mac_mulcud_62          |     1|
|133   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_410 |     1|
|134   |    HLS_accel_mac_mulcud_U47         |HLS_accel_mac_mulcud_63          |     1|
|135   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_409 |     1|
|136   |    HLS_accel_mac_mulcud_U50         |HLS_accel_mac_mulcud_64          |     1|
|137   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_408 |     1|
|138   |    HLS_accel_mac_mulcud_U52         |HLS_accel_mac_mulcud_65          |     1|
|139   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_407 |     1|
|140   |    HLS_accel_mac_mulcud_U55         |HLS_accel_mac_mulcud_66          |     1|
|141   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_406 |     1|
|142   |    HLS_accel_mac_mulcud_U58         |HLS_accel_mac_mulcud_67          |     1|
|143   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_405 |     1|
|144   |    HLS_accel_mac_mulcud_U60         |HLS_accel_mac_mulcud_68          |     1|
|145   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_404 |     1|
|146   |    HLS_accel_mac_mulcud_U63         |HLS_accel_mac_mulcud_69          |     1|
|147   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_403 |     1|
|148   |    HLS_accel_mac_mulcud_U66         |HLS_accel_mac_mulcud_70          |     1|
|149   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_402 |     1|
|150   |    HLS_accel_mac_mulcud_U72         |HLS_accel_mac_mulcud_71          |     1|
|151   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_401 |     1|
|152   |    HLS_accel_mac_mulcud_U78         |HLS_accel_mac_mulcud_72          |     1|
|153   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_400 |     1|
|154   |    HLS_accel_mac_mulcud_U8          |HLS_accel_mac_mulcud_73          |     1|
|155   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_399 |     1|
|156   |    HLS_accel_mac_mulcud_U80         |HLS_accel_mac_mulcud_74          |     1|
|157   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_398 |     1|
|158   |    HLS_accel_mac_mulcud_U83         |HLS_accel_mac_mulcud_75          |     1|
|159   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_397 |     1|
|160   |    HLS_accel_mac_mulcud_U86         |HLS_accel_mac_mulcud_76          |     1|
|161   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1_396 |     1|
|162   |    HLS_accel_mac_mulcud_U92         |HLS_accel_mac_mulcud_77          |     1|
|163   |      HLS_accel_mac_mulcud_DSP48_1_U |HLS_accel_mac_mulcud_DSP48_1     |     1|
|164   |    a_0_U                            |HLS_accel_a_0                    |     2|
|165   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_395            |     2|
|166   |    a_10_U                           |HLS_accel_a_0_78                 |     2|
|167   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_394            |     2|
|168   |    a_11_U                           |HLS_accel_a_0_79                 |     3|
|169   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_393            |     3|
|170   |    a_12_U                           |HLS_accel_a_0_80                 |     2|
|171   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_392            |     2|
|172   |    a_13_U                           |HLS_accel_a_0_81                 |     2|
|173   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_391            |     2|
|174   |    a_14_U                           |HLS_accel_a_0_82                 |     2|
|175   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_390            |     2|
|176   |    a_15_U                           |HLS_accel_a_0_83                 |     3|
|177   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_389            |     3|
|178   |    a_16_U                           |HLS_accel_a_0_84                 |     2|
|179   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_388            |     2|
|180   |    a_17_U                           |HLS_accel_a_0_85                 |     2|
|181   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_387            |     2|
|182   |    a_18_U                           |HLS_accel_a_0_86                 |     2|
|183   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_386            |     2|
|184   |    a_19_U                           |HLS_accel_a_0_87                 |     3|
|185   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_385            |     3|
|186   |    a_1_U                            |HLS_accel_a_0_88                 |     2|
|187   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_384            |     2|
|188   |    a_20_U                           |HLS_accel_a_0_89                 |     2|
|189   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_383            |     2|
|190   |    a_21_U                           |HLS_accel_a_0_90                 |     2|
|191   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_382            |     2|
|192   |    a_22_U                           |HLS_accel_a_0_91                 |     2|
|193   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_381            |     2|
|194   |    a_23_U                           |HLS_accel_a_0_92                 |     3|
|195   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_380            |     3|
|196   |    a_24_U                           |HLS_accel_a_0_93                 |     2|
|197   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_379            |     2|
|198   |    a_25_U                           |HLS_accel_a_0_94                 |     2|
|199   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_378            |     2|
|200   |    a_26_U                           |HLS_accel_a_0_95                 |     2|
|201   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_377            |     2|
|202   |    a_27_U                           |HLS_accel_a_0_96                 |     3|
|203   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_376            |     3|
|204   |    a_28_U                           |HLS_accel_a_0_97                 |     3|
|205   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_375            |     3|
|206   |    a_29_U                           |HLS_accel_a_0_98                 |     2|
|207   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_374            |     2|
|208   |    a_2_U                            |HLS_accel_a_0_99                 |     2|
|209   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_373            |     2|
|210   |    a_30_U                           |HLS_accel_a_0_100                |     2|
|211   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_372            |     2|
|212   |    a_31_U                           |HLS_accel_a_0_101                |     3|
|213   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_371            |     3|
|214   |    a_32_U                           |HLS_accel_a_0_102                |     2|
|215   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_370            |     2|
|216   |    a_33_U                           |HLS_accel_a_0_103                |     2|
|217   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_369            |     2|
|218   |    a_34_U                           |HLS_accel_a_0_104                |     2|
|219   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_368            |     2|
|220   |    a_35_U                           |HLS_accel_a_0_105                |     3|
|221   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_367            |     3|
|222   |    a_36_U                           |HLS_accel_a_0_106                |     2|
|223   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_366            |     2|
|224   |    a_37_U                           |HLS_accel_a_0_107                |     2|
|225   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_365            |     2|
|226   |    a_38_U                           |HLS_accel_a_0_108                |     2|
|227   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_364            |     2|
|228   |    a_39_U                           |HLS_accel_a_0_109                |     3|
|229   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_363            |     3|
|230   |    a_3_U                            |HLS_accel_a_0_110                |     3|
|231   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_362            |     3|
|232   |    a_40_U                           |HLS_accel_a_0_111                |     2|
|233   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_361            |     2|
|234   |    a_41_U                           |HLS_accel_a_0_112                |     2|
|235   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_360            |     2|
|236   |    a_42_U                           |HLS_accel_a_0_113                |     2|
|237   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_359            |     2|
|238   |    a_43_U                           |HLS_accel_a_0_114                |     3|
|239   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_358            |     3|
|240   |    a_44_U                           |HLS_accel_a_0_115                |     2|
|241   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_357            |     2|
|242   |    a_45_U                           |HLS_accel_a_0_116                |     2|
|243   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_356            |     2|
|244   |    a_46_U                           |HLS_accel_a_0_117                |     2|
|245   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_355            |     2|
|246   |    a_47_U                           |HLS_accel_a_0_118                |     3|
|247   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_354            |     3|
|248   |    a_48_U                           |HLS_accel_a_0_119                |     2|
|249   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_353            |     2|
|250   |    a_49_U                           |HLS_accel_a_0_120                |     2|
|251   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_352            |     2|
|252   |    a_4_U                            |HLS_accel_a_0_121                |     2|
|253   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_351            |     2|
|254   |    a_50_U                           |HLS_accel_a_0_122                |     2|
|255   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_350            |     2|
|256   |    a_51_U                           |HLS_accel_a_0_123                |     2|
|257   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_349            |     2|
|258   |    a_52_U                           |HLS_accel_a_0_124                |     2|
|259   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_348            |     2|
|260   |    a_53_U                           |HLS_accel_a_0_125                |     2|
|261   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_347            |     2|
|262   |    a_54_U                           |HLS_accel_a_0_126                |     2|
|263   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_346            |     2|
|264   |    a_55_U                           |HLS_accel_a_0_127                |     3|
|265   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_345            |     3|
|266   |    a_56_U                           |HLS_accel_a_0_128                |     2|
|267   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_344            |     2|
|268   |    a_57_U                           |HLS_accel_a_0_129                |     2|
|269   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_343            |     2|
|270   |    a_58_U                           |HLS_accel_a_0_130                |     2|
|271   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_342            |     2|
|272   |    a_59_U                           |HLS_accel_a_0_131                |     3|
|273   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_341            |     3|
|274   |    a_5_U                            |HLS_accel_a_0_132                |     2|
|275   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_340            |     2|
|276   |    a_60_U                           |HLS_accel_a_0_133                |     2|
|277   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_339            |     2|
|278   |    a_61_U                           |HLS_accel_a_0_134                |     2|
|279   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_338            |     2|
|280   |    a_62_U                           |HLS_accel_a_0_135                |     2|
|281   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_337            |     2|
|282   |    a_63_U                           |HLS_accel_a_0_136                |     3|
|283   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_336            |     3|
|284   |    a_64_U                           |HLS_accel_a_0_137                |    31|
|285   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_335            |    31|
|286   |    a_65_U                           |HLS_accel_a_0_138                |     2|
|287   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_334            |     2|
|288   |    a_66_U                           |HLS_accel_a_0_139                |     2|
|289   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_333            |     2|
|290   |    a_67_U                           |HLS_accel_a_0_140                |     3|
|291   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_332            |     3|
|292   |    a_68_U                           |HLS_accel_a_0_141                |     2|
|293   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_331            |     2|
|294   |    a_69_U                           |HLS_accel_a_0_142                |     2|
|295   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_330            |     2|
|296   |    a_6_U                            |HLS_accel_a_0_143                |     2|
|297   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_329            |     2|
|298   |    a_70_U                           |HLS_accel_a_0_144                |     2|
|299   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_328            |     2|
|300   |    a_71_U                           |HLS_accel_a_0_145                |     3|
|301   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_327            |     3|
|302   |    a_72_U                           |HLS_accel_a_0_146                |     2|
|303   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_326            |     2|
|304   |    a_73_U                           |HLS_accel_a_0_147                |     2|
|305   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_325            |     2|
|306   |    a_74_U                           |HLS_accel_a_0_148                |     2|
|307   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_324            |     2|
|308   |    a_75_U                           |HLS_accel_a_0_149                |     3|
|309   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_323            |     3|
|310   |    a_76_U                           |HLS_accel_a_0_150                |     3|
|311   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_322            |     3|
|312   |    a_77_U                           |HLS_accel_a_0_151                |     2|
|313   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_321            |     2|
|314   |    a_78_U                           |HLS_accel_a_0_152                |     2|
|315   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_320            |     2|
|316   |    a_79_U                           |HLS_accel_a_0_153                |    50|
|317   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_319            |    50|
|318   |    a_7_U                            |HLS_accel_a_0_154                |     3|
|319   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_318            |     3|
|320   |    a_8_U                            |HLS_accel_a_0_155                |     2|
|321   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_317            |     2|
|322   |    a_9_U                            |HLS_accel_a_0_156                |     2|
|323   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_316            |     2|
|324   |    b_0_U                            |HLS_accel_a_0_157                |    11|
|325   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_315            |    11|
|326   |    b_10_U                           |HLS_accel_a_0_158                |    10|
|327   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_314            |    10|
|328   |    b_11_U                           |HLS_accel_a_0_159                |     2|
|329   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_313            |     2|
|330   |    b_12_U                           |HLS_accel_a_0_160                |     2|
|331   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_312            |     2|
|332   |    b_13_U                           |HLS_accel_a_0_161                |     2|
|333   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_311            |     2|
|334   |    b_14_U                           |HLS_accel_a_0_162                |     3|
|335   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_310            |     3|
|336   |    b_15_U                           |HLS_accel_a_0_163                |     2|
|337   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_309            |     2|
|338   |    b_16_U                           |HLS_accel_a_0_164                |     2|
|339   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_308            |     2|
|340   |    b_17_U                           |HLS_accel_a_0_165                |     2|
|341   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_307            |     2|
|342   |    b_18_U                           |HLS_accel_a_0_166                |     2|
|343   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_306            |     2|
|344   |    b_19_U                           |HLS_accel_a_0_167                |     3|
|345   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_305            |     3|
|346   |    b_1_U                            |HLS_accel_a_0_168                |     2|
|347   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_304            |     2|
|348   |    b_20_U                           |HLS_accel_a_0_169                |    10|
|349   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_303            |    10|
|350   |    b_21_U                           |HLS_accel_a_0_170                |     2|
|351   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_302            |     2|
|352   |    b_22_U                           |HLS_accel_a_0_171                |     2|
|353   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_301            |     2|
|354   |    b_23_U                           |HLS_accel_a_0_172                |     2|
|355   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_300            |     2|
|356   |    b_24_U                           |HLS_accel_a_0_173                |     2|
|357   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_299            |     2|
|358   |    b_25_U                           |HLS_accel_a_0_174                |     2|
|359   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_298            |     2|
|360   |    b_26_U                           |HLS_accel_a_0_175                |     2|
|361   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_297            |     2|
|362   |    b_27_U                           |HLS_accel_a_0_176                |     2|
|363   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_296            |     2|
|364   |    b_28_U                           |HLS_accel_a_0_177                |     2|
|365   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_295            |     2|
|366   |    b_29_U                           |HLS_accel_a_0_178                |     2|
|367   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_294            |     2|
|368   |    b_2_U                            |HLS_accel_a_0_179                |     2|
|369   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_293            |     2|
|370   |    b_30_U                           |HLS_accel_a_0_180                |     2|
|371   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_292            |     2|
|372   |    b_31_U                           |HLS_accel_a_0_181                |     2|
|373   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_291            |     2|
|374   |    b_32_U                           |HLS_accel_a_0_182                |     2|
|375   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_290            |     2|
|376   |    b_33_U                           |HLS_accel_a_0_183                |     2|
|377   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_289            |     2|
|378   |    b_34_U                           |HLS_accel_a_0_184                |     2|
|379   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_288            |     2|
|380   |    b_35_U                           |HLS_accel_a_0_185                |    10|
|381   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_287            |    10|
|382   |    b_36_U                           |HLS_accel_a_0_186                |     2|
|383   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_286            |     2|
|384   |    b_37_U                           |HLS_accel_a_0_187                |     2|
|385   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_285            |     2|
|386   |    b_38_U                           |HLS_accel_a_0_188                |     2|
|387   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_284            |     2|
|388   |    b_39_U                           |HLS_accel_a_0_189                |     2|
|389   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_283            |     2|
|390   |    b_3_U                            |HLS_accel_a_0_190                |     2|
|391   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_282            |     2|
|392   |    b_40_U                           |HLS_accel_a_0_191                |     2|
|393   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_281            |     2|
|394   |    b_41_U                           |HLS_accel_a_0_192                |     2|
|395   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_280            |     2|
|396   |    b_42_U                           |HLS_accel_a_0_193                |     2|
|397   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_279            |     2|
|398   |    b_43_U                           |HLS_accel_a_0_194                |     2|
|399   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_278            |     2|
|400   |    b_44_U                           |HLS_accel_a_0_195                |     2|
|401   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_277            |     2|
|402   |    b_45_U                           |HLS_accel_a_0_196                |     2|
|403   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_276            |     2|
|404   |    b_46_U                           |HLS_accel_a_0_197                |     2|
|405   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_275            |     2|
|406   |    b_47_U                           |HLS_accel_a_0_198                |     2|
|407   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_274            |     2|
|408   |    b_48_U                           |HLS_accel_a_0_199                |     2|
|409   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_273            |     2|
|410   |    b_49_U                           |HLS_accel_a_0_200                |     2|
|411   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_272            |     2|
|412   |    b_4_U                            |HLS_accel_a_0_201                |     2|
|413   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_271            |     2|
|414   |    b_50_U                           |HLS_accel_a_0_202                |    10|
|415   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_270            |    10|
|416   |    b_51_U                           |HLS_accel_a_0_203                |     2|
|417   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_269            |     2|
|418   |    b_52_U                           |HLS_accel_a_0_204                |     2|
|419   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_268            |     2|
|420   |    b_53_U                           |HLS_accel_a_0_205                |     2|
|421   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_267            |     2|
|422   |    b_54_U                           |HLS_accel_a_0_206                |     2|
|423   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_266            |     2|
|424   |    b_55_U                           |HLS_accel_a_0_207                |     2|
|425   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_265            |     2|
|426   |    b_56_U                           |HLS_accel_a_0_208                |     2|
|427   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_264            |     2|
|428   |    b_57_U                           |HLS_accel_a_0_209                |     2|
|429   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_263            |     2|
|430   |    b_58_U                           |HLS_accel_a_0_210                |     2|
|431   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_262            |     2|
|432   |    b_59_U                           |HLS_accel_a_0_211                |     2|
|433   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_261            |     2|
|434   |    b_5_U                            |HLS_accel_a_0_212                |     2|
|435   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_260            |     2|
|436   |    b_60_U                           |HLS_accel_a_0_213                |     2|
|437   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_259            |     2|
|438   |    b_61_U                           |HLS_accel_a_0_214                |     2|
|439   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_258            |     2|
|440   |    b_62_U                           |HLS_accel_a_0_215                |     3|
|441   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_257            |     3|
|442   |    b_63_U                           |HLS_accel_a_0_216                |     2|
|443   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_256            |     2|
|444   |    b_64_U                           |HLS_accel_a_0_217                |    26|
|445   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_255            |    26|
|446   |    b_65_U                           |HLS_accel_a_0_218                |     2|
|447   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_254            |     2|
|448   |    b_66_U                           |HLS_accel_a_0_219                |     2|
|449   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_253            |     2|
|450   |    b_67_U                           |HLS_accel_a_0_220                |     2|
|451   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_252            |     2|
|452   |    b_68_U                           |HLS_accel_a_0_221                |     5|
|453   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_251            |     5|
|454   |    b_69_U                           |HLS_accel_a_0_222                |     2|
|455   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_250            |     2|
|456   |    b_6_U                            |HLS_accel_a_0_223                |     2|
|457   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_249            |     2|
|458   |    b_70_U                           |HLS_accel_a_0_224                |     2|
|459   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_248            |     2|
|460   |    b_71_U                           |HLS_accel_a_0_225                |     3|
|461   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_247            |     3|
|462   |    b_72_U                           |HLS_accel_a_0_226                |     2|
|463   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_246            |     2|
|464   |    b_73_U                           |HLS_accel_a_0_227                |     2|
|465   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_245            |     2|
|466   |    b_74_U                           |HLS_accel_a_0_228                |     2|
|467   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_244            |     2|
|468   |    b_75_U                           |HLS_accel_a_0_229                |     2|
|469   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_243            |     2|
|470   |    b_76_U                           |HLS_accel_a_0_230                |     2|
|471   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_242            |     2|
|472   |    b_77_U                           |HLS_accel_a_0_231                |     2|
|473   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_241            |     2|
|474   |    b_78_U                           |HLS_accel_a_0_232                |     2|
|475   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_240            |     2|
|476   |    b_79_U                           |HLS_accel_a_0_233                |    77|
|477   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_239            |    77|
|478   |    b_7_U                            |HLS_accel_a_0_234                |     2|
|479   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_238            |     2|
|480   |    b_8_U                            |HLS_accel_a_0_235                |     2|
|481   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram_237            |     2|
|482   |    b_9_U                            |HLS_accel_a_0_236                |     2|
|483   |      HLS_accel_a_0_ram_U            |HLS_accel_a_0_ram                |     2|
|484   |    out_U                            |HLS_accel_out                    |    59|
|485   |      HLS_accel_out_ram_U            |HLS_accel_out_ram                |    59|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 1058.660 ; gain = 685.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1058.660 ; gain = 303.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:01:06 . Memory (MB): peak = 1058.660 ; gain = 685.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1058.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1058.660 ; gain = 696.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1058.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 0f9474470f86b0d8
INFO: [Coretcl 2-1174] Renamed 484 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1058.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 16:08:29 2024...
