set_min_delay 10 -from clk1 -through * -fall_through * -rise_to clk2 -ignore_clock_latency -probe -reset_path
