module d_latch (clk,reset,D,Q);
input clk, reset, D;
output reg Q;

always @(posedge clk or posedge reset)
begin
if (reset)
Q <= 0;
else if (clk)
Q <= D;
end

endmodule

module DFF(clk,reset,D,Q);
input clk, reset, D;
output reg Q;

always @(posedge clk or negedge reset)
begin
if (reset)
Q <= 1'b0;
else
Q <= D;
end

endmodule
