Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 15 11:03:39 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clk_temp_top_timing_summary_routed.rpt -pb clk_temp_top_timing_summary_routed.pb -rpx clk_temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_temp_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5346)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (440)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5346)
---------------------------
 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[0]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[10]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[11]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[12]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[13]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[14]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[15]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[16]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[17]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[18]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[19]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[1]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[20]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[21]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[22]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[23]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[24]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[25]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[26]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[2]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[3]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[4]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[5]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[6]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[7]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[8]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: U_ENB/q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (440)
--------------------------------------------------
 There are 440 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.647        0.000                      0                   91        0.119        0.000                      0                   91        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.647        0.000                      0                   91        0.119        0.000                      0                   91        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.952ns (20.032%)  route 3.800ns (79.968%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.634     5.237    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  U_ENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  U_ENB/q_reg[5]/Q
                         net (fo=2, routed)           0.649     6.342    U_ENB/q_reg[5]
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.466 f  U_ENB/enb_out_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.638     7.104    U_ENB/enb_out_BUFG_inst_i_6_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  U_ENB/enb_out_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.660    U_ENB/enb_out_BUFG_inst_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.622    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.746 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          1.243     9.989    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[20]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    U_ENB/q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.952ns (20.032%)  route 3.800ns (79.968%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.634     5.237    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  U_ENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  U_ENB/q_reg[5]/Q
                         net (fo=2, routed)           0.649     6.342    U_ENB/q_reg[5]
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.466 f  U_ENB/enb_out_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.638     7.104    U_ENB/enb_out_BUFG_inst_i_6_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  U_ENB/enb_out_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.660    U_ENB/enb_out_BUFG_inst_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.622    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.746 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          1.243     9.989    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[21]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    U_ENB/q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.952ns (20.032%)  route 3.800ns (79.968%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.634     5.237    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  U_ENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  U_ENB/q_reg[5]/Q
                         net (fo=2, routed)           0.649     6.342    U_ENB/q_reg[5]
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.466 f  U_ENB/enb_out_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.638     7.104    U_ENB/enb_out_BUFG_inst_i_6_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  U_ENB/enb_out_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.660    U_ENB/enb_out_BUFG_inst_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.622    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.746 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          1.243     9.989    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[22]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    U_ENB/q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.952ns (20.032%)  route 3.800ns (79.968%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.634     5.237    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  U_ENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  U_ENB/q_reg[5]/Q
                         net (fo=2, routed)           0.649     6.342    U_ENB/q_reg[5]
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.466 f  U_ENB/enb_out_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.638     7.104    U_ENB/enb_out_BUFG_inst_i_6_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  U_ENB/enb_out_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.660    U_ENB/enb_out_BUFG_inst_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.622    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.746 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          1.243     9.989    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[23]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    U_ENB/q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.952ns (20.718%)  route 3.643ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.634     5.237    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  U_ENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  U_ENB/q_reg[5]/Q
                         net (fo=2, routed)           0.649     6.342    U_ENB/q_reg[5]
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.466 f  U_ENB/enb_out_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.638     7.104    U_ENB/enb_out_BUFG_inst_i_6_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  U_ENB/enb_out_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.660    U_ENB/enb_out_BUFG_inst_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.622    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.746 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          1.086     9.832    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[24]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    14.636    U_ENB/q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.952ns (20.718%)  route 3.643ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.634     5.237    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  U_ENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  U_ENB/q_reg[5]/Q
                         net (fo=2, routed)           0.649     6.342    U_ENB/q_reg[5]
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.466 f  U_ENB/enb_out_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.638     7.104    U_ENB/enb_out_BUFG_inst_i_6_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  U_ENB/enb_out_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.660    U_ENB/enb_out_BUFG_inst_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.622    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.746 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          1.086     9.832    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[25]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    14.636    U_ENB/q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.952ns (20.718%)  route 3.643ns (79.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.634     5.237    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  U_ENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  U_ENB/q_reg[5]/Q
                         net (fo=2, routed)           0.649     6.342    U_ENB/q_reg[5]
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.466 f  U_ENB/enb_out_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.638     7.104    U_ENB/enb_out_BUFG_inst_i_6_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.228 f  U_ENB/enb_out_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.660    U_ENB/enb_out_BUFG_inst_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.622    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.746 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          1.086     9.832    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498    14.920    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[26]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    14.636    U_ENB/q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.952ns (21.693%)  route 3.436ns (78.307%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.221    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     5.677 f  U_ENB/q_reg[25]/Q
                         net (fo=2, routed)           0.813     6.491    U_ENB/q_reg[25]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.615 f  U_ENB/enb_out_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.433     7.048    U_ENB/enb_out_BUFG_inst_i_7_n_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  U_ENB/enb_out_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.401     7.573    U_ENB/enb_out_BUFG_inst_i_4_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.697 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.534    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.658 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          0.952     9.610    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[16]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X48Y99         FDRE (Setup_fdre_C_R)       -0.429    14.652    U_ENB/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.952ns (21.693%)  route 3.436ns (78.307%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.221    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     5.677 f  U_ENB/q_reg[25]/Q
                         net (fo=2, routed)           0.813     6.491    U_ENB/q_reg[25]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.615 f  U_ENB/enb_out_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.433     7.048    U_ENB/enb_out_BUFG_inst_i_7_n_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  U_ENB/enb_out_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.401     7.573    U_ENB/enb_out_BUFG_inst_i_4_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.697 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.534    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.658 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          0.952     9.610    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[17]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X48Y99         FDRE (Setup_fdre_C_R)       -0.429    14.652    U_ENB/q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 U_ENB/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.952ns (21.693%)  route 3.436ns (78.307%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.619     5.221    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     5.677 f  U_ENB/q_reg[25]/Q
                         net (fo=2, routed)           0.813     6.491    U_ENB/q_reg[25]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.615 f  U_ENB/enb_out_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.433     7.048    U_ENB/enb_out_BUFG_inst_i_7_n_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  U_ENB/enb_out_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.401     7.573    U_ENB/enb_out_BUFG_inst_i_4_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.697 r  U_ENB/enb_out_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.837     8.534    U_ENB/enb_out
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.658 r  U_ENB/q[0]_i_1/O
                         net (fo=27, routed)          0.952     9.610    U_ENB/q[0]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X48Y99         FDRE (Setup_fdre_C_R)       -0.429    14.652    U_ENB/q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_ENB/q_reg[18]/Q
                         net (fo=2, routed)           0.134     1.761    U_ENB/q_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  U_ENB/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    U_ENB/q_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  U_ENB/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    U_ENB/q_reg[20]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[20]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    U_ENB/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_ENB/q_reg[18]/Q
                         net (fo=2, routed)           0.134     1.761    U_ENB/q_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  U_ENB/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    U_ENB/q_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.987 r  U_ENB/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    U_ENB/q_reg[20]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    U_ENB/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_ENB/q_reg[18]/Q
                         net (fo=2, routed)           0.134     1.761    U_ENB/q_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  U_ENB/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    U_ENB/q_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.012 r  U_ENB/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.012    U_ENB/q_reg[20]_i_1_n_6
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    U_ENB/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_ENB/q_reg[18]/Q
                         net (fo=2, routed)           0.134     1.761    U_ENB/q_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  U_ENB/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    U_ENB/q_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.012 r  U_ENB/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    U_ENB/q_reg[20]_i_1_n_4
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  U_ENB/q_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    U_ENB/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_ENB/q_reg[18]/Q
                         net (fo=2, routed)           0.134     1.761    U_ENB/q_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  U_ENB/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    U_ENB/q_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  U_ENB/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    U_ENB/q_reg[20]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  U_ENB/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    U_ENB/q_reg[24]_i_1_n_7
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    U_ENB/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_ENB/q_reg[18]/Q
                         net (fo=2, routed)           0.134     1.761    U_ENB/q_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  U_ENB/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    U_ENB/q_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  U_ENB/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    U_ENB/q_reg[20]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  U_ENB/q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    U_ENB/q_reg[24]_i_1_n_5
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    U_ENB/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_ENB/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ENB/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  U_ENB/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_ENB/q_reg[18]/Q
                         net (fo=2, routed)           0.134     1.761    U_ENB/q_reg[18]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  U_ENB/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    U_ENB/q_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  U_ENB/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    U_ENB/q_reg[20]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  U_ENB/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.051    U_ENB/q_reg[24]_i_1_n_6
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.997    U_ENB/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  U_ENB/q_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    U_ENB/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_SEG/U_ENB/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEG/U_ENB/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    U_SEG/U_ENB/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  U_SEG/U_ENB/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_SEG/U_ENB/q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.745    U_SEG/U_ENB/q_reg[11]
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  U_SEG/U_ENB/q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.853    U_SEG/U_ENB/q_reg[8]_i_1__0_n_4
    SLICE_X45Y90         FDRE                                         r  U_SEG/U_ENB/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     2.002    U_SEG/U_ENB/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  U_SEG/U_ENB/q_reg[11]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.105     1.591    U_SEG/U_ENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_SEG/U_ENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEG/U_ENB/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.485    U_SEG/U_ENB/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  U_SEG/U_ENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U_SEG/U_ENB/q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.746    U_SEG/U_ENB/q_reg[7]
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  U_SEG/U_ENB/q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.854    U_SEG/U_ENB/q_reg[4]_i_1__0_n_4
    SLICE_X45Y89         FDRE                                         r  U_SEG/U_ENB/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    U_SEG/U_ENB/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  U_SEG/U_ENB/q_reg[7]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.105     1.590    U_SEG/U_ENB/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_SEG/U_ENB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEG/U_ENB/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.485    U_SEG/U_ENB/clk_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  U_SEG/U_ENB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U_SEG/U_ENB/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.747    U_SEG/U_ENB/q_reg[3]
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  U_SEG/U_ENB/q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.855    U_SEG/U_ENB/q_reg[0]_i_2__0_n_4
    SLICE_X45Y88         FDRE                                         r  U_SEG/U_ENB/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    U_SEG/U_ENB/clk_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  U_SEG/U_ENB/q_reg[3]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.105     1.590    U_SEG/U_ENB/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    U_ENB/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    U_ENB/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    U_ENB/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y99    U_ENB/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y99    U_ENB/q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y99    U_ENB/q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y99    U_ENB/q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    U_ENB/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y100   U_ENB/q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    U_SEG/U_COUNT3C/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    U_SEG/U_COUNT3C/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y95    U_SEG/U_COUNT3C/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    U_ENB/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    U_ENB/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    U_ENB/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    U_ENB/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    U_ENB/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    U_ENB/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    U_ENB/q_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    U_ENB/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    U_ENB/q_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    U_ENB/q_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    U_ENB/q_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    U_ENB/q_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    U_ENB/q_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    U_ENB/q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    U_ENB/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    U_ENB/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y100   U_ENB/q_reg[20]/C



