<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_fe1433a7_A8</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8')">rsnoc_z_H_R_U_P_B_fe1433a7_A8</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.34</td>
<td class="s10 cl rt"><a href="mod1746.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#Toggle" > 89.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/main_15_aug/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/mahmood/main_15_aug/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243080"  onclick="showContent('inst_tag_243080')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243080_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243080_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243080_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243080_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243081"  onclick="showContent('inst_tag_243081')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243081_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243081_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243081_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243081_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243086"  onclick="showContent('inst_tag_243086')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243086_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243086_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243086_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243086_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243087"  onclick="showContent('inst_tag_243087')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243087_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243087_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243087_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243087_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243088"  onclick="showContent('inst_tag_243088')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243088_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243088_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243088_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243088_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243089"  onclick="showContent('inst_tag_243089')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243089_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243089_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243089_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243089_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243072"  onclick="showContent('inst_tag_243072')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243072_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243072_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1746.html#inst_tag_243072_Toggle" > 23.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243072_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243073"  onclick="showContent('inst_tag_243073')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243073_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243073_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1746.html#inst_tag_243073_Toggle" > 23.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243073_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243091"  onclick="showContent('inst_tag_243091')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243091_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243091_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1746.html#inst_tag_243091_Toggle" > 23.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243091_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243092"  onclick="showContent('inst_tag_243092')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243092_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243092_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1746.html#inst_tag_243092_Toggle" > 23.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243092_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243076"  onclick="showContent('inst_tag_243076')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 82.71</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243076_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243076_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1746.html#inst_tag_243076_Toggle" > 30.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243076_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243077"  onclick="showContent('inst_tag_243077')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 82.71</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243077_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243077_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1746.html#inst_tag_243077_Toggle" > 30.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243077_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243074"  onclick="showContent('inst_tag_243074')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243074_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243074_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243074_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243074_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243075"  onclick="showContent('inst_tag_243075')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243075_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243075_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243075_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243075_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243082"  onclick="showContent('inst_tag_243082')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243082_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243082_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243082_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243082_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243083"  onclick="showContent('inst_tag_243083')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243083_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243083_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243083_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243083_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243084"  onclick="showContent('inst_tag_243084')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243084_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243084_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243084_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243084_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243085"  onclick="showContent('inst_tag_243085')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243085_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243085_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243085_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243085_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243090"  onclick="showContent('inst_tag_243090')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243090_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243090_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243090_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243090_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243078"  onclick="showContent('inst_tag_243078')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.81</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243078_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243078_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243078_Toggle" > 87.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243078_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1746.html#inst_tag_243079"  onclick="showContent('inst_tag_243079')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 96.81</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243079_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243079_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243079_Toggle" > 87.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243079_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_243080'>
<hr>
<a name="inst_tag_243080"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243080" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243080_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243080_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243080_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243080_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 17.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.28</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181612" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243081'>
<hr>
<a name="inst_tag_243081"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243081" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243081_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243081_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243081_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243081_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 17.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.28</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181613" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243086'>
<hr>
<a name="inst_tag_243086"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243086" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243086_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243086_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243086_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243086_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 17.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.28</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181618" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243087'>
<hr>
<a name="inst_tag_243087"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243087" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243087_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243087_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243087_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243087_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 17.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.28</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181619" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243088'>
<hr>
<a name="inst_tag_243088"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243088" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243088_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243088_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243088_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243088_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 17.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.28</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181620" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243089'>
<hr>
<a name="inst_tag_243089"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243089" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243089_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243089_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod1746.html#inst_tag_243089_Toggle" > 17.02</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243089_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 17.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 70.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.28</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181621" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243072'>
<hr>
<a name="inst_tag_243072"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_243072" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243072_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243072_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1746.html#inst_tag_243072_Toggle" > 23.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243072_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 23.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181604" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243073'>
<hr>
<a name="inst_tag_243073"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_243073" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243073_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243073_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1746.html#inst_tag_243073_Toggle" > 23.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243073_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 23.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181605" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243091'>
<hr>
<a name="inst_tag_243091"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243091" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243091_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243091_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1746.html#inst_tag_243091_Toggle" > 23.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243091_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 23.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181623" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243092'>
<hr>
<a name="inst_tag_243092"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243092" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243092_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243092_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod1746.html#inst_tag_243092_Toggle" > 23.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243092_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.85</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 23.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181624" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243076'>
<hr>
<a name="inst_tag_243076"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_243076" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.71</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243076_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243076_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1746.html#inst_tag_243076_Toggle" > 30.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243076_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 30.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.73</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181608" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243077'>
<hr>
<a name="inst_tag_243077"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_243077" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.71</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243077_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243077_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod1746.html#inst_tag_243077_Toggle" > 30.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243077_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 30.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.95</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181609" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243074'>
<hr>
<a name="inst_tag_243074"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243074" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243074_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243074_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243074_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243074_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181606" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243075'>
<hr>
<a name="inst_tag_243075"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243075" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243075_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243075_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243075_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243075_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181607" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243082'>
<hr>
<a name="inst_tag_243082"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_243082" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243082_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243082_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243082_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243082_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181614" >Iba</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243083'>
<hr>
<a name="inst_tag_243083"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_243083" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243083_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243083_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243083_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243083_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181615" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243084'>
<hr>
<a name="inst_tag_243084"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_243084" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243084_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243084_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243084_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243084_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181616" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243085'>
<hr>
<a name="inst_tag_243085"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243085" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243085_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243085_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243085_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243085_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181617" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243090'>
<hr>
<a name="inst_tag_243090"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy19.html#tag_urg_inst_243090" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243090_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243090_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243090_Toggle" > 85.11</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243090_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181622" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243078'>
<hr>
<a name="inst_tag_243078"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_243078" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.81</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243078_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243078_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243078_Toggle" > 87.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243078_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.23</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.08</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.23</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181610" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_243079'>
<hr>
<a name="inst_tag_243079"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_243079" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.81</td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243079_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243079_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1746.html#inst_tag_243079_Toggle" > 87.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1746.html#inst_tag_243079_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.23</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.08</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.23</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1506.html#inst_tag_181611" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1746.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1746.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1746.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">14</td>
<td class="rt">73.68 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">84</td>
<td class="rt">89.36 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">42</td>
<td class="rt">89.36 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">42</td>
<td class="rt">89.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1746.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243080'>
<a name="inst_tag_243080_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243080" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243080_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243080" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243080_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243080" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">16</td>
<td class="rt">17.02 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">9</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">7</td>
<td class="rt">14.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243080_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243080" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243081'>
<a name="inst_tag_243081_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243081" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243081_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243081" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243081_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243081" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">16</td>
<td class="rt">17.02 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">9</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">7</td>
<td class="rt">14.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243081_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243081" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243086'>
<a name="inst_tag_243086_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243086" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243086_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243086" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243086_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243086" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">16</td>
<td class="rt">17.02 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">9</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">7</td>
<td class="rt">14.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243086_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243086" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243087'>
<a name="inst_tag_243087_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243087" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243087_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243087" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243087_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243087" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">16</td>
<td class="rt">17.02 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">9</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">7</td>
<td class="rt">14.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243087_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243087" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243088'>
<a name="inst_tag_243088_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243088" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243088_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243088" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243088_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243088" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">16</td>
<td class="rt">17.02 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">9</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">7</td>
<td class="rt">14.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243088_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243088" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243089'>
<a name="inst_tag_243089_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243089" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243089_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243089" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243089_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243089" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">16</td>
<td class="rt">17.02 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">9</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">7</td>
<td class="rt">14.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243089_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243089" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243072'>
<a name="inst_tag_243072_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243072" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243072_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243072" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243072_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243072" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">22</td>
<td class="rt">23.40 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">11</td>
<td class="rt">23.40 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">11</td>
<td class="rt">23.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">18</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243072_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243072" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243073'>
<a name="inst_tag_243073_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243073" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243073_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243073" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243073_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243073" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">22</td>
<td class="rt">23.40 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">11</td>
<td class="rt">23.40 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">11</td>
<td class="rt">23.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">18</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243073_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243073" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243091'>
<a name="inst_tag_243091_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243091" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243091_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243091" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243091_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243091" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">22</td>
<td class="rt">23.40 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">11</td>
<td class="rt">23.40 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">11</td>
<td class="rt">23.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">18</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243091_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243091" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243092'>
<a name="inst_tag_243092_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243092" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243092_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243092" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243092_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243092" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">22</td>
<td class="rt">23.40 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">11</td>
<td class="rt">23.40 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">11</td>
<td class="rt">23.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">18</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243092_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243092" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243076'>
<a name="inst_tag_243076_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243076" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243076_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243076" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243076_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243076" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">29</td>
<td class="rt">30.85 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">16</td>
<td class="rt">34.04 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">13</td>
<td class="rt">27.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">22</td>
<td class="rt">37.93 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">12</td>
<td class="rt">41.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243076_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243076" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243077'>
<a name="inst_tag_243077_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243077" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243077_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243077" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243077_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243077" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">29</td>
<td class="rt">30.85 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">16</td>
<td class="rt">34.04 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">13</td>
<td class="rt">27.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">22</td>
<td class="rt">37.93 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">12</td>
<td class="rt">41.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">10</td>
<td class="rt">34.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243077_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243077" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243074'>
<a name="inst_tag_243074_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243074" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243074_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243074" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243074_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243074" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">80</td>
<td class="rt">85.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">41</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">39</td>
<td class="rt">82.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243074_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243074" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243075'>
<a name="inst_tag_243075_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243075" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243075_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243075" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243075_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243075" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">80</td>
<td class="rt">85.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">41</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">39</td>
<td class="rt">82.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243075_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243075" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243082'>
<a name="inst_tag_243082_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243082" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243082_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243082" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243082_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243082" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">80</td>
<td class="rt">85.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">41</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">39</td>
<td class="rt">82.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243082_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243082" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243083'>
<a name="inst_tag_243083_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243083" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243083_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243083" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243083_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243083" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">80</td>
<td class="rt">85.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">41</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">39</td>
<td class="rt">82.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243083_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243083" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243084'>
<a name="inst_tag_243084_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243084" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243084_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243084" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243084_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243084" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">80</td>
<td class="rt">85.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">41</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">39</td>
<td class="rt">82.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243084_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243084" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243085'>
<a name="inst_tag_243085_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243085" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243085_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243085" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243085_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243085" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">80</td>
<td class="rt">85.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">41</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">39</td>
<td class="rt">82.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243085_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243085" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243090'>
<a name="inst_tag_243090_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243090" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243090_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243090" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243090_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243090" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">80</td>
<td class="rt">85.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">41</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">39</td>
<td class="rt">82.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243090_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243090" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243078'>
<a name="inst_tag_243078_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243078" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243078_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243078" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243078_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243078" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">12</td>
<td class="rt">63.16 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">82</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">42</td>
<td class="rt">89.36 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">40</td>
<td class="rt">85.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243078_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243078" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_243079'>
<a name="inst_tag_243079_Line"></a>
<b>Line Coverage for Instance : <a href="mod1746.html#inst_tag_243079" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46972</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>46987</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
46971                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46972      1/1          		if ( ! Sys_Clk_RstN )
46973      1/1          			Full &lt;= #1.0 ( 1'b0 );
46974      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
46975                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
46976                   	assign Sys_Pwr_WakeUp = 1'b0;
46977                   	assign RxInt_0 = Full ? Reg_0 : Rx_0;
46978                   	assign Tx_0 = RxInt_0;
46979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
46980      1/1          		if ( ! Sys_Clk_RstN )
46981      1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
46982      1/1          		else if ( RxVld &amp; RxRdy )
46983      1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
46984                   	// synopsys translate_off
46985                   	// synthesis translate_off
46986                   	always @( posedge Sys_Clk )
46987      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
46988      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
46989      <font color = "grey">unreachable  </font>				dontStop = 0;
46990      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
46991      <font color = "grey">unreachable  </font>				if (!dontStop) begin
46992      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
46993      <font color = "grey">unreachable  </font>					$stop;
46994                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
46995                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_243079_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1746.html#inst_tag_243079" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46977
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_243079_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1746.html#inst_tag_243079" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">12</td>
<td class="rt">63.16 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">94</td>
<td class="rt">82</td>
<td class="rt">87.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">42</td>
<td class="rt">89.36 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">40</td>
<td class="rt">85.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_243079_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1746.html#inst_tag_243079" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46972</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46977      	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46972      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46973      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
46974      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
46981      			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
46982      		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
46983      			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_243072">
    <li>
      <a href="#inst_tag_243072_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243072_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243072_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243072_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243073">
    <li>
      <a href="#inst_tag_243073_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243073_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243073_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243073_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243074">
    <li>
      <a href="#inst_tag_243074_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243074_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243074_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243074_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243075">
    <li>
      <a href="#inst_tag_243075_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243075_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243075_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243075_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243076">
    <li>
      <a href="#inst_tag_243076_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243076_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243076_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243076_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243077">
    <li>
      <a href="#inst_tag_243077_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243077_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243077_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243077_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243078">
    <li>
      <a href="#inst_tag_243078_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243078_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243078_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243078_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243079">
    <li>
      <a href="#inst_tag_243079_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243079_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243079_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243079_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243080">
    <li>
      <a href="#inst_tag_243080_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243080_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243080_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243080_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243081">
    <li>
      <a href="#inst_tag_243081_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243081_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243081_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243081_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243082">
    <li>
      <a href="#inst_tag_243082_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243082_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243082_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243082_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243083">
    <li>
      <a href="#inst_tag_243083_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243083_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243083_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243083_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243084">
    <li>
      <a href="#inst_tag_243084_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243084_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243084_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243084_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243085">
    <li>
      <a href="#inst_tag_243085_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243085_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243085_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243085_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243086">
    <li>
      <a href="#inst_tag_243086_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243086_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243086_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243086_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243087">
    <li>
      <a href="#inst_tag_243087_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243087_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243087_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243087_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243088">
    <li>
      <a href="#inst_tag_243088_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243088_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243088_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243088_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243089">
    <li>
      <a href="#inst_tag_243089_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243089_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243089_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243089_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243090">
    <li>
      <a href="#inst_tag_243090_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243090_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243090_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243090_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243091">
    <li>
      <a href="#inst_tag_243091_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243091_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243091_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243091_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_243092">
    <li>
      <a href="#inst_tag_243092_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_243092_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_243092_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_243092_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
