Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  7 22:06:52 2020
| Host         : All-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file one_sec_checker_control_sets_placed.rpt
| Design       : one_sec_checker
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------+-------------------------+------------------+----------------+
|   Clock Signal  |  Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------+----------------+-------------------------+------------------+----------------+
|  GCLK_IBUF_BUFG | LED[7]_i_1_n_0 | CENTER_PUSHBUTTON_IBUF  |                2 |              8 |
|  GCLK_IBUF_BUFG |                | down_counter[0]_i_1_n_0 |                7 |             27 |
+-----------------+----------------+-------------------------+------------------+----------------+


