$date
	Wed Jan 16 09:57:11 2019
$end

$version
	Synopsys VCS version M-2017.03-SP2-3_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 b28aa8f05f73a566 $end


$scope module test_bench $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # wr_en $end
$var reg 8 $ in [7:0] $end
$var wire 8 % out [7:0] $end

$scope module U2 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # wr_en $end
$var wire 8 $ in [7:0] $end
$var reg 8 % out [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
1!
0"
1#
b00000001 $
b00000001 %
$end
#50000
0!
#100000
1"
b11111111 $
1!
b00000000 %
#150000
0!
#200000
0"
b11110000 $
1!
b11110000 %
#250000
0!
#300000
1!
#350000
0!
#400000
1!
#450000
0!
