module MHzCLock(Clock, Out );
  input Clock;       // system (50 MHz) clock
  output logic Out;  // 1 KHz signal
	
  logic [15:0] Q = 0;
  
  parameter MaxCount = 50_000_000;
  
  always_ff @( posedge Clock ) begin
  	if ( Q == MaxCount-1 ) begin // time to do something
  		Q <= 0;       // reset the counter
  		Out <= 1'b1;  // output the signal
		end
  	else begin  // just count
  		Q <= Q + 1'b1;  // inc the counter 
  		Out <= 1'b0;    // output a zero
		end
  end
  
  
endmodule
