ISim log file
Running: D:\file2\shiyan8_change\top_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/file2/shiyan8_change/top_test_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/file2/shiyan8_change/top.v" Line 37.  For instance uut/CPU/, width 32 of formal port F is not equal to width 1 of actual signal F.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module top_test.uut.test.ROM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
