
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.140
 Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k wb_dma_defines.vh wb_dma_ch_pri_enc.v dma_wrapper_top.v wb_dma_wb_if.v wb_dma_inc30r.v wb_dma_ch_sel.v wb_dma_top.v wb_dma_wb_slv.v wb_dma_ch_rf.v wb_dma_pri_enc_sub.v wb_dma_ch_arb.v wb_dma_de.v wb_dma_wb_mast.v wb_dma_rf.v

yosys> verific -vlog2k wb_dma_defines.vh wb_dma_ch_pri_enc.v dma_wrapper_top.v wb_dma_wb_if.v wb_dma_inc30r.v wb_dma_ch_sel.v wb_dma_top.v wb_dma_wb_slv.v wb_dma_ch_rf.v wb_dma_pri_enc_sub.v wb_dma_ch_arb.v wb_dma_de.v wb_dma_wb_mast.v wb_dma_rf.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_defines.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_pri_enc.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_wrapper_top.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_if.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_inc30r.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_sel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_top.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_slv.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_pri_enc_sub.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_arb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_de.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_mast.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_rf.v'

yosys> synth_rs -top dma_wrapper_top -tech genesis2 -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.116

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis2/cells_sim.v +/rapidsilicon/genesis2/dsp_sim.v +/rapidsilicon/genesis2/brams_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffn'.
Generating RTLIL representation for module `\sdff'.
Generating RTLIL representation for module `\sdffn'.
Generating RTLIL representation for module `\dffr'.
Generating RTLIL representation for module `\dffnr'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffne'.
Generating RTLIL representation for module `\sdffre'.
Generating RTLIL representation for module `\sdffnre'.
Generating RTLIL representation for module `\dffre'.
Generating RTLIL representation for module `\dffnre'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\fa_1bit'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top dma_wrapper_top

3.5. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] dma_wrapper_top.v:2: compiling module 'dma_wrapper_top'
VERIFIC-INFO [VERI-1018] wb_dma_top.v:92: compiling module 'wb_dma_top'
VERIFIC-WARNING [VERI-1209] wb_dma_top.v:346: expression size 32 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] wb_dma_rf.v:92: compiling module 'wb_dma_rf'
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:337: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:338: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:341: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:347: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:349: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:365: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:366: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:370: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:374: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:375: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:376: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:377: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:379: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:380: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:381: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:385: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:386: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:389: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:391: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:395: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:397: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:398: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:399: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:401: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:402: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:403: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:404: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:408: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:410: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:411: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:413: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:416: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:417: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:419: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:420: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:421: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:422: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:424: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:425: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:426: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:427: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:428: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:429: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:430: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:433: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:434: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:435: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:437: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:438: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:439: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:440: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:443: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:444: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:446: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:447: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:448: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:449: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:452: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:453: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:455: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:456: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:457: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:462: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:466: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:471: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:472: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:473: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:474: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:475: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:480: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:481: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:482: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:483: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:484: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:489: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:490: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:491: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:496: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:498: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:500: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:501: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:502: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:505: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:507: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:508: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:510: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:511: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:514: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:516: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:517: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:518: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:519: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:520: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:523: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:525: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:526: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:527: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:528: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:529: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:532: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:534: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:535: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:536: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:537: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:538: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:541: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:543: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:544: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:545: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:546: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:547: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:550: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:551: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:553: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:554: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:555: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:556: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:557: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:559: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:560: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:561: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:562: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:563: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:564: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:565: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:566: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:568: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:569: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:570: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:571: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:572: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:573: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:574: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:575: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:577: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:578: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:579: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:580: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:581: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:582: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:583: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:584: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:586: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:587: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:588: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:589: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:590: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:591: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:592: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:593: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:595: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:596: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:597: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:598: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:599: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:600: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:601: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:602: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:604: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:605: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:606: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:607: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:608: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:609: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:610: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:611: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:613: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:614: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:615: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:616: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:617: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:618: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:619: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:620: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_rf.v:336: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:639: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:641: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:646: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:648: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:651: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:653: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:665: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:668: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:310: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:313: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:314: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:324: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:326: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:374: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:422: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:427: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:444: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:446: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:448: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:457: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:480: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:489: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_sel.v:93: compiling module 'wb_dma_ch_sel'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:473: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:482: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:491: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:500: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:518: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:527: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:536: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:545: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:554: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:564: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:599: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:640: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:681: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:722: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:763: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:804: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:845: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:886: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:927: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_ch_pri_enc.v:93: compiling module 'wb_dma_ch_pri_enc'
VERIFIC-INFO [VERI-1018] wb_dma_pri_enc_sub.v:78: compiling module 'wb_dma_pri_enc_sub'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:342: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:369: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_arb.v:88: compiling module 'wb_dma_ch_arb'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:149: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:150: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_arb.v:163: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_de.v:84: compiling module 'wb_dma_de'
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:259: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:265: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_inc30r.v:73: compiling module 'wb_dma_inc30r'
VERIFIC-WARNING [VERI-2371] wb_dma_inc30r.v:85: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1209] wb_dma_inc30r.v:88: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:307: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:428: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:437: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_de.v:487: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_wb_if.v:77: compiling module 'wb_dma_wb_if'
VERIFIC-INFO [VERI-1018] wb_dma_wb_mast.v:73: compiling module 'wb_dma_wb_mast'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:148: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:151: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:154: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:157: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:160: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_wb_slv.v:83: compiling module 'wb_dma_wb_slv'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:161: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:164: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:167: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:170: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:173: delay control is not supported for synthesis
Importing module dma_wrapper_top.
Importing module wb_dma_top.
Importing module wb_dma_ch_sel.
Importing module wb_dma_ch_arb.
Importing module wb_dma_ch_pri_enc.
Importing module wb_dma_de.
Importing module wb_dma_inc30r.
Importing module wb_dma_pri_enc_sub.
Importing module wb_dma_rf.
Importing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_wb_if.
Importing module wb_dma_wb_mast.
Importing module wb_dma_wb_slv.

3.5.1. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Used module:     \wb_dma_top
Used module:         \wb_dma_wb_if
Used module:             \wb_dma_wb_slv
Used module:             \wb_dma_wb_mast
Used module:         \wb_dma_de
Used module:             \wb_dma_inc30r
Used module:         \wb_dma_ch_sel
Used module:             \wb_dma_ch_arb
Used module:             \wb_dma_ch_pri_enc
Used module:                 \wb_dma_pri_enc_sub
Used module:         \wb_dma_rf
Used module:             \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)

3.5.2. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Used module:     \wb_dma_top
Used module:         \wb_dma_wb_if
Used module:             \wb_dma_wb_slv
Used module:             \wb_dma_wb_mast
Used module:         \wb_dma_de
Used module:             \wb_dma_inc30r
Used module:         \wb_dma_ch_sel
Used module:             \wb_dma_ch_arb
Used module:             \wb_dma_ch_pri_enc
Used module:                 \wb_dma_pri_enc_sub
Used module:         \wb_dma_rf
Used module:             \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Removed 0 unused modules.

yosys> proc

3.6. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.6.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.6.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_wb_slv.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_mast.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_if.
Optimizing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~25 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_rf.
<suppressed ~6 debug messages>
Optimizing module wb_dma_pri_enc_sub.
<suppressed ~7 debug messages>
Optimizing module wb_dma_inc30r.
Optimizing module wb_dma_de.
<suppressed ~8 debug messages>
Optimizing module wb_dma_ch_pri_enc.
<suppressed ~7 debug messages>
Optimizing module wb_dma_ch_arb.
<suppressed ~2 debug messages>
Optimizing module wb_dma_ch_sel.
<suppressed ~40 debug messages>
Optimizing module wb_dma_top.
<suppressed ~1 debug messages>
Optimizing module dma_wrapper_top.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module wb_dma_ch_arb.
Deleting now unused module wb_dma_ch_pri_enc.
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_sel.
Deleting now unused module wb_dma_de.
Deleting now unused module wb_dma_inc30r.
Deleting now unused module wb_dma_pri_enc_sub.
Deleting now unused module wb_dma_rf.
Deleting now unused module wb_dma_top.
Deleting now unused module wb_dma_wb_if.
Deleting now unused module wb_dma_wb_mast.
Deleting now unused module wb_dma_wb_slv.
<suppressed ~81 debug messages>

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~1787 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 6776 unused cells and 44572 unused wires.
<suppressed ~8677 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module dma_wrapper_top...
Found and reported 0 problems.

yosys> opt_expr

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

yosys> opt_muxtree

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

yosys> opt_reduce

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_6$wb_dma_rf.v:327$23848: { \dma_top.u0.u0.ch_stop \dma_top.u0.u0.ch_rl }
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_304$wb_dma_rf.v:668$23880: \dma_top.u0.int_srcb [30:0]
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_300$wb_dma_rf.v:665$23877: \dma_top.u0.int_srca [30:0]
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_354$wb_dma_de.v:623$23474: { $flatten\dma_top.\u2.$verific$n1630$23046 $flatten\dma_top.\u2.$verific$n1631$23047 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_356$wb_dma_de.v:623$23476: { $flatten\dma_top.\u2.$verific$n1630$23046 $flatten\dma_top.\u2.$verific$n1631$23047 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_360$wb_dma_de.v:623$23480: { $flatten\dma_top.\u2.$verific$n1658$23057 $flatten\dma_top.\u2.$verific$n1635$23051 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_362$wb_dma_de.v:623$23482: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1636$23052 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_364$wb_dma_de.v:623$23484: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1637$23053 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_366$wb_dma_de.v:623$23486: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1633$23049 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_370$wb_dma_de.v:623$23490: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1667$23062 $flatten\dma_top.\u2.$verific$n1668$23063 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_375$wb_dma_de.v:623$23495: { $flatten\dma_top.\u2.$verific$n1634$23050 $flatten\dma_top.\u2.$verific$n1635$23051 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$select_371$wb_dma_de.v:623$23491: { $flatten\dma_top.\u2.$verific$n1634$23050 $flatten\dma_top.\u2.$verific$n1635$23051 $flatten\dma_top.\u2.$verific$n1636$23052 $flatten\dma_top.\u2.$verific$n1637$23053 }
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 24 changes.

yosys> opt_merge

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.20. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.21. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\dma_top.\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:413$40599 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u1.$verific$slv_dout_reg$wb_dma_wb_slv.v:170$41360 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:161$41344 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.\u1.$verific$out_r_reg$wb_dma_inc30r.v:85$23512 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.\u0.$verific$out_r_reg$wb_dma_inc30r.v:85$23512 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$tsz_cnt_reg$wb_dma_de.v:359$23334 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u2.$verific$state_reg$wb_dma_de.v:465$23437 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$mast1_adr_reg$wb_dma_de.v:431$23393 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$mast0_adr_reg$wb_dma_de.v:428$23391 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$chunk_cnt_reg$wb_dma_de.v:348$23322 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.\u2.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$req_r_reg$wb_dma_ch_sel.v:407$19546 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:442$19554 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:445$19558 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:554$19577 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:346$40570 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_eol_reg$wb_dma_ch_rf.v:284$40545 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:327$40561 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:364$40580 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:352$40574 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:413$40600 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_s_reg$wb_dma_ch_rf.v:494$40638 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:481$40633 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_s_reg$wb_dma_ch_rf.v:462$40623 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:449$40617 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.$verific$wb_rf_dout_reg$wb_dma_rf.v:622$23852 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:653$23872 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$int_maska_r_reg$wb_dma_rf.v:648$23870 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:358$40577 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$csr_r_reg$wb_dma_rf.v:641$23866 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_txsz_s_reg$wb_dma_ch_rf.v:429$40607 ($aldff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 5 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 6 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 7 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 8 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 9 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 10 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 11 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 12 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 13 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 14 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 15 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 16 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 17 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 18 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 19 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 20 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 21 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 22 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 23 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 24 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 25 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 26 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 27 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u0.$verific$ch_eol_reg$wb_dma_ch_rf.v:284$40545 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 5 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 6 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 7 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 8 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 9 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 10 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 11 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 12 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 13 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 14 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 15 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 16 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 17 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 18 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 19 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 20 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 21 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 22 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 23 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 24 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 25 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 26 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 27 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 28 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 29 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 30 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u0.$verific$ch_rl_reg$wb_dma_ch_rf.v:258$40542 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 0 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 1 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 2 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 3 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.

yosys> opt_clean

3.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 8 unused cells and 14 unused wires.
<suppressed ~13 debug messages>

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~6 debug messages>

yosys> opt_muxtree

3.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~143 debug messages>

yosys> opt_reduce

3.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 1 changes.

yosys> opt_merge

3.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.27. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.28. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1043 unused cells and 1085 unused wires.
<suppressed ~1088 debug messages>

yosys> opt_expr

3.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

yosys> opt_reduce

3.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.34. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.35. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 3

yosys> fsm -encoding binary

3.38. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.38.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> fsm_opt

3.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

yosys> opt_reduce

3.42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.44. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.45. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\dma_top.\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($dff) from module dma_wrapper_top (D = \wb1s_data_i, Q = \dma_top.u4.u0.mast_dout).
Adding EN signal on $flatten\dma_top.\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($dff) from module dma_wrapper_top (D = \wb0s_data_i, Q = \dma_top.u3.u0.mast_dout).
Adding EN signal on $flatten\dma_top.\u2.$verific$tsz_cnt_reg$wb_dma_de.v:359$23334 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n629$23084, Q = \dma_top.u2.tsz_cnt).
Adding EN signal on $flatten\dma_top.\u2.$verific$state_reg$wb_dma_de.v:465$23437 ($adff) from module dma_wrapper_top (D = \dma_top.u2.next_state, Q = \dma_top.u2.state).
Adding EN signal on $flatten\dma_top.\u2.$verific$chunk_cnt_reg$wb_dma_de.v:348$23322 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n548$23079, Q = \dma_top.u2.chunk_cnt).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [2], Q = \dma_top.u2.adr1_cnt [2]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [3], Q = \dma_top.u2.adr1_cnt [3]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [4], Q = \dma_top.u2.adr1_cnt [4]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [5], Q = \dma_top.u2.adr1_cnt [5]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [6], Q = \dma_top.u2.adr1_cnt [6]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [7], Q = \dma_top.u2.adr1_cnt [7]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [8], Q = \dma_top.u2.adr1_cnt [8]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [9], Q = \dma_top.u2.adr1_cnt [9]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [10], Q = \dma_top.u2.adr1_cnt [10]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [11], Q = \dma_top.u2.adr1_cnt [11]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [12], Q = \dma_top.u2.adr1_cnt [12]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [13], Q = \dma_top.u2.adr1_cnt [13]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [14], Q = \dma_top.u2.adr1_cnt [14]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [15], Q = \dma_top.u2.adr1_cnt [15]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [16], Q = \dma_top.u2.adr1_cnt [16]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [17], Q = \dma_top.u2.adr1_cnt [17]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [18], Q = \dma_top.u2.adr1_cnt [18]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [19], Q = \dma_top.u2.adr1_cnt [19]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [20], Q = \dma_top.u2.adr1_cnt [20]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [21], Q = \dma_top.u2.adr1_cnt [21]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [22], Q = \dma_top.u2.adr1_cnt [22]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [23], Q = \dma_top.u2.adr1_cnt [23]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [24], Q = \dma_top.u2.adr1_cnt [24]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [25], Q = \dma_top.u2.adr1_cnt [25]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [26], Q = \dma_top.u2.adr1_cnt [26]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [27], Q = \dma_top.u2.adr1_cnt [27]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [28], Q = \dma_top.u2.adr1_cnt [28]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [29], Q = \dma_top.u2.adr1_cnt [29]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [1:0], Q = \dma_top.u2.adr1_cnt [1:0]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [2], Q = \dma_top.u2.adr0_cnt [2]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [3], Q = \dma_top.u2.adr0_cnt [3]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [4], Q = \dma_top.u2.adr0_cnt [4]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [5], Q = \dma_top.u2.adr0_cnt [5]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [6], Q = \dma_top.u2.adr0_cnt [6]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [7], Q = \dma_top.u2.adr0_cnt [7]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [8], Q = \dma_top.u2.adr0_cnt [8]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [9], Q = \dma_top.u2.adr0_cnt [9]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [10], Q = \dma_top.u2.adr0_cnt [10]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [11], Q = \dma_top.u2.adr0_cnt [11]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [12], Q = \dma_top.u2.adr0_cnt [12]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [13], Q = \dma_top.u2.adr0_cnt [13]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [14], Q = \dma_top.u2.adr0_cnt [14]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [15], Q = \dma_top.u2.adr0_cnt [15]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [16], Q = \dma_top.u2.adr0_cnt [16]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [17], Q = \dma_top.u2.adr0_cnt [17]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [18], Q = \dma_top.u2.adr0_cnt [18]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [19], Q = \dma_top.u2.adr0_cnt [19]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [20], Q = \dma_top.u2.adr0_cnt [20]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [21], Q = \dma_top.u2.adr0_cnt [21]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [22], Q = \dma_top.u2.adr0_cnt [22]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [23], Q = \dma_top.u2.adr0_cnt [23]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [24], Q = \dma_top.u2.adr0_cnt [24]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [25], Q = \dma_top.u2.adr0_cnt [25]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [26], Q = \dma_top.u2.adr0_cnt [26]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [27], Q = \dma_top.u2.adr0_cnt [27]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [28], Q = \dma_top.u2.adr0_cnt [28]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [29], Q = \dma_top.u2.adr0_cnt [29]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [1:0], Q = \dma_top.u2.adr0_cnt [1:0]).
Adding EN signal on $flatten\dma_top.\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:554$19577 ($adff) from module dma_wrapper_top (D = \dma_top.u1.u1.state, Q = \dma_top.u1.ch_sel_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:358$40577 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [16], Q = \dma_top.u0.u0.rest_en).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n662$40418, Q = \dma_top.u0.u0.int_src_r [1]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n671$40420, Q = \dma_top.u0.u0.int_src_r [0]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n653$40416, Q = \dma_top.u0.u0.int_src_r [2]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:413$40599 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n791$40449, Q = \dma_top.u0.u0.ch_tot_sz_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_sz_inf_reg$wb_dma_ch_rf.v:437$40610 ($dff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [15], Q = \dma_top.u0.u0.ch_sz_inf).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:346$40570 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n599$40412, Q = \dma_top.u0.u0.ch_err).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:327$40561 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n581$40406, Q = \dma_top.u0.u0.ch_done).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [8:5], Q = \dma_top.u0.u0.ch_csr_r [8:5]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n553$40435 [4:1], Q = \dma_top.u0.u0.ch_csr_r [4:1]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n553$40435 [0], Q = \dma_top.u0.u0.ch_csr_r [0]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:364$40580 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [19:17], Q = \dma_top.u0.u0.ch_csr_r3).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:352$40574 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [15:13], Q = \dma_top.u0.u0.ch_csr_r2).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:413$40600 ($dff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [26:16], Q = \dma_top.u0.u0.ch_chk_sz_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:481$40633 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n1619$40471, Q = \dma_top.u0.u0.ch_adr1_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:449$40617 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n1124$40460, Q = \dma_top.u0.u0.ch_adr0_r).
Adding EN signal on $flatten\dma_top.\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:653$23872 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [30:0], Q = \dma_top.u0.int_maskb_r).
Adding EN signal on $flatten\dma_top.\u0.$verific$int_maska_r_reg$wb_dma_rf.v:648$23870 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [30:0], Q = \dma_top.u0.int_maska_r).
Adding EN signal on $flatten\dma_top.\u0.$verific$csr_r_reg$wb_dma_rf.v:641$23866 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [7:0], Q = \dma_top.u0.csr_r).
Setting constant 0-bit at position 0 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.

yosys> opt_clean

3.46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1037 unused cells and 1038 unused wires.
<suppressed ~1041 debug messages>

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~70 debug messages>

yosys> opt_muxtree

3.48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

yosys> opt_reduce

3.49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

yosys> opt_share

3.51. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.52. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~11 debug messages>

yosys> opt_muxtree

3.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 8 changes.

yosys> opt_merge

3.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

yosys> opt_share

3.58. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.59. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 112 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~62 debug messages>

yosys> opt_muxtree

3.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.65. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.66. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.69. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell dma_wrapper_top.$auto$opt_dff.cc:195:make_patterns_logic$41375 ($ne).
Removed top 7 bits (of 8) from FF cell dma_wrapper_top.$auto$ff.cc:262:slice$41834 ($adffe).
Removed top 6 bits (of 8) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$equal_271$wb_dma_rf.v:634$23859 ($eq).
Removed top 7 bits (of 8) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$equal_268$wb_dma_rf.v:633$23856 ($eq).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$and_297$wb_dma_rf.v:661$23875 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$and_295$wb_dma_rf.v:660$23873 ($and).
Removed top 4 bits (of 5) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_13$wb_dma_ch_rf.v:232$40490 ($eq).
Removed top 2 bits (of 3) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_25$wb_dma_ch_rf.v:234$40498 ($eq).
Removed top 1 bits (of 3) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_30$wb_dma_ch_rf.v:235$40501 ($eq).
Removed top 4 bits (of 9) from mux cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$mux_130$wb_dma_ch_rf.v:315$40554 ($mux).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$req_r_reg$wb_dma_ch_sel.v:407$19546 ($dff).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:442$19554 ($dff).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:445$19558 ($dff).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_97$wb_dma_ch_sel.v:407$19543 ($not).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_231$wb_dma_ch_sel.v:445$19555 ($not).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 11 bits (of 12) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330 ($sub).
Removed top 8 bits (of 9) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318 ($sub).
Removed top 10 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$not_equal_214$wb_dma_de.v:404$23375 ($ne).
Removed top 28 bits (of 32) from mux cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$mux_231$wb_dma_de.v:427$23387 ($mux).
Removed top 2 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_350$wb_dma_de.v:616$23470 ($eq).
Removed top 3 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_349$wb_dma_de.v:603$23469 ($eq).
Removed top 4 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_348$wb_dma_de.v:589$23468 ($eq).
Removed top 5 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_347$wb_dma_de.v:574$23467 ($eq).
Removed top 6 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_346$wb_dma_de.v:559$23466 ($eq).
Removed top 1 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_345$wb_dma_de.v:549$23465 ($eq).
Removed top 7 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_344$wb_dma_de.v:534$23464 ($eq).
Removed top 8 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_343$wb_dma_de.v:518$23463 ($eq).
Removed top 9 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_342$wb_dma_de.v:506$23462 ($eq).
Removed top 10 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_340$wb_dma_de.v:489$23460 ($eq).
Removed top 15 bits (of 16) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
Removed top 13 bits (of 14) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
Removed top 15 bits (of 16) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
Removed top 13 bits (of 14) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
Removed top 22 bits (of 32) from FF cell dma_wrapper_top.$flatten\dma_top.\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:161$41344 ($dff).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_97$wb_dma_ch_sel.v:407$19543 ($not).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_231$wb_dma_ch_sel.v:445$19555 ($not).
Removed top 4 bits (of 9) from wire dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$n553$40435.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n10155$19500.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n130$19233.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n352$19235.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n449$19237.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n481$19238.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n98$19232.
Removed top 28 bits (of 32) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n1066$23090.
Removed top 3 bits (of 5) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n1435$23098.
Removed top 2 bits (of 4) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n1508$23104.
Removed top 9 bits (of 10) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n1546$23107.

yosys> peepopt

3.70. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> demuxmap

3.72. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.73. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3443
   Number of wire bits:          50297
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                394
     $add                            4
     $adffe                         14
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                           87
     $ne                            10
     $not                           30
     $or                            17
     $pmux                          10
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      5
     $sub                            2


yosys> wreduce t:$mul

3.74. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc -genesis2 -max_dsp 154

3.75. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp_check_maxwidth.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18 a:valid_map

3.76. Executing TECHMAP pass (map to technology primitives).

3.76.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.76.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> stat

3.77. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3443
   Number of wire bits:          50297
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                394
     $add                            4
     $adffe                         14
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                           87
     $ne                            10
     $not                           30
     $or                            17
     $pmux                          10
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      5
     $sub                            2


yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis2/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.78. Executing TECHMAP pass (map to technology primitives).

3.78.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

3.78.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/dsp_final_map.v

3.79. Executing TECHMAP pass (map to technology primitives).

3.79.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

3.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> rs-pack-dsp-regs

3.80. Executing rs_pack_dsp_regs pass.

yosys> rs_dsp_io_regs

3.81. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.82. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dma_wrapper_top:
  creating $macc model for $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318 ($sub).
  creating $macc model for $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330 ($sub).
  creating $macc model for $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
  creating $alu model for $macc $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513.
  creating $alu model for $macc $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510.
  creating $alu model for $macc $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513.
  creating $alu model for $macc $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510.
  creating $alu model for $macc $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330.
  creating $alu model for $macc $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318.
  creating $alu cell for $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318: $auto$alumacc.cc:485:replace_alu$41846
  creating $alu cell for $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330: $auto$alumacc.cc:485:replace_alu$41849
  creating $alu cell for $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510: $auto$alumacc.cc:485:replace_alu$41852
  creating $alu cell for $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513: $auto$alumacc.cc:485:replace_alu$41855
  creating $alu cell for $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510: $auto$alumacc.cc:485:replace_alu$41858
  creating $alu cell for $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513: $auto$alumacc.cc:485:replace_alu$41861
  created 6 $alu and 0 $macc cells.

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.88. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.89. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\dma_top.\u2.$verific$mast0_adr_reg$wb_dma_de.v:428$23391 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n1099$23091 [31:4], Q = \dma_top.u2.mast0_adr [31:4], rval = 28'0000000000000000000000000000).

yosys> opt_clean

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.95. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.96. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 2

yosys> stat

3.99. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3454
   Number of wire bits:          50462
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                394
     $adffe                         14
     $alu                            6
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                           87
     $ne                            10
     $not                           29
     $or                            17
     $pmux                          10
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      5
     $sdff                           1


yosys> memory -nomap

3.100. Executing MEMORY pass.

yosys> opt_mem

3.100.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.100.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.100.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.100.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.100.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.100.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> memory_share

3.100.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.100.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.100.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> memory_collect

3.100.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.101. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3454
   Number of wire bits:          50462
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                394
     $adffe                         14
     $alu                            6
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                           87
     $ne                            10
     $not                           29
     $or                            17
     $pmux                          10
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      5
     $sdff                           1


yosys> muxpack

3.102. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~70 debug messages>

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new_swap.txt -limit 150 a:read_swapped

3.104. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new.txt -limit 150

3.105. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> rs_bram_split -new_mapping

3.106. Executing Rs_BRAM_Split pass.

yosys> techmap -autoproc -map +/rapidsilicon/genesis2/brams_map_new.v

3.107. Executing TECHMAP pass (map to technology primitives).

3.107.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/brams_final_map_new.v

3.108. Executing TECHMAP pass (map to technology primitives).

3.108.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> pmuxtree

3.109. Executing PMUXTREE pass.

yosys> muxpack

3.110. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41988 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41990 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41970 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41972 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41966 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41968 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41958 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41960 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41954 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41956 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41946 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$41948 to a pmux with 2 cases.
Converted 12 (p)mux cells into 6 pmux cells.
<suppressed ~95 debug messages>

yosys> memory_map

3.111. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.112. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3511
   Number of wire bits:          50633
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                435
     $adffe                         14
     $alu                            6
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                          107
     $ne                            10
     $not                           39
     $or                            19
     $pmux                           6
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                     18
     $sdff                           1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/arith_map.v

3.113. Executing TECHMAP pass (map to technology primitives).

3.113.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.113.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.113.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_90_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
No more expansions possible.
<suppressed ~1892 debug messages>

yosys> stat

3.114. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               4299
   Number of wire bits:          68269
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11587
     $_AND_                        499
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      176
     $_MUX_                       9550
     $_NOT_                        146
     $_OR_                         510
     $_SDFF_PP0_                    28
     $_XOR_                        355


yosys> opt_expr

3.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~8442 debug messages>

yosys> opt_merge -nomux

3.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~1149 debug messages>
Removed a total of 383 cells.

yosys> opt_muxtree

3.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.120. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.121. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$52158 ($_DFF_P_) from module dma_wrapper_top.

yosys> opt_clean

3.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 124 unused cells and 697 unused wires.
<suppressed ~125 debug messages>

yosys> opt_expr

3.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.127. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.128. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$42731 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [31], Q = \dma_top.u0.wb_rf_dout [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42730 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [30], Q = \dma_top.u0.wb_rf_dout [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42729 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [29], Q = \dma_top.u0.wb_rf_dout [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42728 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [28], Q = \dma_top.u0.wb_rf_dout [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42727 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [27], Q = \dma_top.u0.wb_rf_dout [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42726 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [26], Q = \dma_top.u0.wb_rf_dout [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42725 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [25], Q = \dma_top.u0.wb_rf_dout [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42724 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [24], Q = \dma_top.u0.wb_rf_dout [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42723 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [23], Q = \dma_top.u0.wb_rf_dout [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42722 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [22], Q = \dma_top.u0.wb_rf_dout [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42721 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [21], Q = \dma_top.u0.wb_rf_dout [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42720 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [20], Q = \dma_top.u0.wb_rf_dout [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42719 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [19], Q = \dma_top.u0.wb_rf_dout [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42718 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [18], Q = \dma_top.u0.wb_rf_dout [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42717 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [17], Q = \dma_top.u0.wb_rf_dout [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42716 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [16], Q = \dma_top.u0.wb_rf_dout [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42715 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [15], Q = \dma_top.u0.wb_rf_dout [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42714 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [14], Q = \dma_top.u0.wb_rf_dout [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42713 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [13], Q = \dma_top.u0.wb_rf_dout [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42712 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [12], Q = \dma_top.u0.wb_rf_dout [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42711 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [11], Q = \dma_top.u0.wb_rf_dout [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42710 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [10], Q = \dma_top.u0.wb_rf_dout [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42709 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [9], Q = \dma_top.u0.wb_rf_dout [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42708 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [8], Q = \dma_top.u0.wb_rf_dout [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42707 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [7], Q = \dma_top.u0.wb_rf_dout [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42706 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [6], Q = \dma_top.u0.wb_rf_dout [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42705 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [5], Q = \dma_top.u0.wb_rf_dout [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42704 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [4], Q = \dma_top.u0.wb_rf_dout [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42703 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [3], Q = \dma_top.u0.wb_rf_dout [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42702 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [2], Q = \dma_top.u0.wb_rf_dout [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42701 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [1], Q = \dma_top.u0.wb_rf_dout [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42700 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$49973 [0], Q = \dma_top.u0.wb_rf_dout [0], rval = 1'0).

yosys> opt_clean

3.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 128 unused cells and 36 unused wires.
<suppressed ~129 debug messages>

yosys> opt_expr

3.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

yosys> opt_share

3.134. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.135. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 63 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.141. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.142. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 4

yosys> opt_expr -full

3.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~561 debug messages>

yosys> techmap -map +/techmap.v

3.146. Executing TECHMAP pass (map to technology primitives).

3.146.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.146.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> stat

3.147. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3650
   Number of wire bits:          58538
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2365
     $_AND_                        413
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      138
     $_MUX_                       1013
     $_NOT_                         93
     $_OR_                         248
     $_SDFF_PP0_                    60
     $_XOR_                         77


yosys> dfflegalize -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 t:$_SDFFCE_*

3.148. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.149. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3650
   Number of wire bits:          58538
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2365
     $_AND_                        413
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      138
     $_MUX_                       1013
     $_NOT_                         93
     $_OR_                         248
     $_SDFF_PP0_                    60
     $_XOR_                         77


yosys> opt_expr

3.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

3.155. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$54414 ($_SDFF_PP0_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$48948 [63], Q = \dma_top.u0.wb_rf_dout [31], rval = 1'0).

yosys> opt_clean

3.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1 unused cells and 25 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -sat

3.161. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.165. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

3.167. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 3

yosys> abc -dff -keepff

3.170. Executing ABC pass (technology mapping using ABC).

3.170.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$54750
  94 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$54415
  177 cells in clk=\clk_i, en=\dma_top.u2.mast0_drdy, arst={ }, srst={ }
  123 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41371, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41395, arst={ }, srst={ }
  111 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$41392, arst=\rst_i, srst={ }
  170 cells in clk=\clk_i, en={ }, arst={ }, srst=\dma_top.u2.m0_go
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41798, arst=\rst_i, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41807, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=\dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  23 cells in clk=\clk_i, en=\dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  48 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41827, arst={ }, srst={ }
  50 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41830, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=\dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  6 cells in clk=\clk_i, en=\dma_top.u0.csr_we, arst=\rst_i, srst={ }
  34 cells in clk=\clk_i, en=\dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  1121 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41814, arst=\rst_i, srst={ }
  17 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41818, arst=\rst_i, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41804, arst=\rst_i, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41801, arst=\rst_i, srst={ }
  88 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41599, arst={ }, srst={ }
  85 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41400, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=\dma_top.u2.mast1_drdy, arst={ }, srst={ }

3.170.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$54750
Extracted 4 gates and 11 wires to a netlist network with 7 inputs and 3 outputs.

3.170.2.1. Executing ABC.

3.170.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$54415
Extracted 94 gates and 191 wires to a netlist network with 97 inputs and 63 outputs.

3.170.3.1. Executing ABC.

3.170.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u2.mast0_drdy
Extracted 177 gates and 327 wires to a netlist network with 149 inputs and 176 outputs.

3.170.4.1. Executing ABC.

3.170.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41371
Extracted 123 gates and 174 wires to a netlist network with 49 inputs and 53 outputs.

3.170.5.1. Executing ABC.

3.170.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41395
Extracted 70 gates and 81 wires to a netlist network with 11 inputs and 11 outputs.

3.170.6.1. Executing ABC.

3.170.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$41392, asynchronously reset by \rst_i
Extracted 111 gates and 146 wires to a netlist network with 34 inputs and 29 outputs.

3.170.7.1. Executing ABC.

3.170.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by \dma_top.u2.m0_go
Extracted 170 gates and 342 wires to a netlist network with 170 inputs and 135 outputs.

3.170.8.1. Executing ABC.

3.170.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41798, asynchronously reset by \rst_i
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.170.9.1. Executing ABC.

3.170.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41807
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.170.10.1. Executing ABC.

3.170.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 21 gates and 40 wires to a netlist network with 17 inputs and 20 outputs.

3.170.11.1. Executing ABC.

3.170.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.u0.ch_txsz_we
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 15 outputs.

3.170.12.1. Executing ABC.

3.170.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41827
Extracted 48 gates and 97 wires to a netlist network with 49 inputs and 46 outputs.

3.170.13.1. Executing ABC.

3.170.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41830
Extracted 50 gates and 100 wires to a netlist network with 50 inputs and 48 outputs.

3.170.14.1. Executing ABC.

3.170.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs.

3.170.15.1. Executing ABC.

3.170.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 6 gates and 10 wires to a netlist network with 3 inputs and 6 outputs.

3.170.16.1. Executing ABC.

3.170.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 34 gates and 68 wires to a netlist network with 34 inputs and 33 outputs.

3.170.17.1. Executing ABC.

3.170.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1121 gates and 1750 wires to a netlist network with 627 inputs and 540 outputs.

3.170.18.1. Executing ABC.

3.170.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41814, asynchronously reset by \rst_i
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.170.19.1. Executing ABC.

3.170.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41818, asynchronously reset by \rst_i
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 15 outputs.

3.170.20.1. Executing ABC.

3.170.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41804, asynchronously reset by \rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.170.21.1. Executing ABC.

3.170.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55872$auto$opt_dff.cc:194:make_patterns_logic$41801, asynchronously reset by \rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.

3.170.22.1. Executing ABC.

3.170.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41599
Extracted 88 gates and 125 wires to a netlist network with 37 inputs and 63 outputs.

3.170.23.1. Executing ABC.

3.170.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41400
Extracted 85 gates and 119 wires to a netlist network with 34 inputs and 62 outputs.

3.170.24.1. Executing ABC.

3.170.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u2.mast1_drdy
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 65 outputs.

3.170.25.1. Executing ABC.

yosys> abc -dff -keepff

3.171. Executing ABC pass (technology mapping using ABC).

3.171.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en=$abc$57014$auto$opt_dff.cc:194:make_patterns_logic$41804, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$54754$auto$opt_dff.cc:253:combine_resets$54750
  7 cells in clk=\clk_i, en=$abc$55478$auto$opt_dff.cc:194:make_patterns_logic$41798, arst=\rst_i, srst={ }
  32 cells in clk=\clk_i, en=$abc$55542$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$55510$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  33 cells in clk=\clk_i, en=$abc$55484$auto$opt_dff.cc:194:make_patterns_logic$41807, arst={ }, srst={ }
  147 cells in clk=\clk_i, en=$abc$57130$auto$opt_dff.cc:194:make_patterns_logic$41400, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$56986$auto$opt_dff.cc:194:make_patterns_logic$41814, arst=\rst_i, srst={ }
  34 cells in clk=\clk_i, en=$abc$56992$auto$opt_dff.cc:194:make_patterns_logic$41818, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en=$abc$55872$auto$opt_dff.cc:194:make_patterns_logic$41801, arst=\rst_i, srst={ }
  125 cells in clk=\clk_i, en=$abc$57023$auto$opt_dff.cc:194:make_patterns_logic$41599, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$55872$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  69 cells in clk=\clk_i, en=$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$41830, arst={ }, srst={ }
  50 cells in clk=\clk_i, en=$abc$55577$auto$opt_dff.cc:194:make_patterns_logic$41827, arst={ }, srst={ }
  121 cells in clk=\clk_i, en=$abc$54854$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  105 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$54759$auto$opt_dff.cc:253:combine_resets$54415
  100 cells in clk=\clk_i, en=$abc$55190$auto$opt_dff.cc:219:make_patterns_logic$41392, arst=\rst_i, srst={ }
  64 cells in clk=\clk_i, en=$abc$55872$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  32 cells in clk=\clk_i, en=$abc$55153$auto$opt_dff.cc:194:make_patterns_logic$41395, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$55064$auto$opt_dff.cc:194:make_patterns_logic$41371, arst={ }, srst={ }
  192 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$55270$dma_top.u2.m0_go
  66 cells in clk=\clk_i, en=$abc$55872$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  820 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  175 cells in clk=\clk_i, en=$abc$57235$dma_top.u2.mast1_drdy, arst={ }, srst={ }

3.171.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57014$auto$opt_dff.cc:194:make_patterns_logic$41804, asynchronously reset by \rst_i
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.171.2.1. Executing ABC.

3.171.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$54754$auto$opt_dff.cc:253:combine_resets$54750
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 3 outputs.

3.171.3.1. Executing ABC.

3.171.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55478$auto$opt_dff.cc:194:make_patterns_logic$41798, asynchronously reset by \rst_i
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.171.4.1. Executing ABC.

3.171.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55542$dma_top.u0.u0.ch_txsz_we
Extracted 32 gates and 52 wires to a netlist network with 20 inputs and 30 outputs.

3.171.5.1. Executing ABC.

3.171.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55510$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 19 outputs.

3.171.6.1. Executing ABC.

3.171.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55484$auto$opt_dff.cc:194:make_patterns_logic$41807
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 33 outputs.

3.171.7.1. Executing ABC.

3.171.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57130$auto$opt_dff.cc:194:make_patterns_logic$41400
Extracted 147 gates and 224 wires to a netlist network with 77 inputs and 77 outputs.

3.171.8.1. Executing ABC.

3.171.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56986$auto$opt_dff.cc:194:make_patterns_logic$41814, asynchronously reset by \rst_i
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.171.9.1. Executing ABC.

3.171.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56992$auto$opt_dff.cc:194:make_patterns_logic$41818, asynchronously reset by \rst_i
Extracted 34 gates and 77 wires to a netlist network with 43 inputs and 32 outputs.

3.171.10.1. Executing ABC.

3.171.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55872$auto$opt_dff.cc:194:make_patterns_logic$41801, asynchronously reset by \rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs.

3.171.11.1. Executing ABC.

3.171.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57023$auto$opt_dff.cc:194:make_patterns_logic$41599
Extracted 125 gates and 194 wires to a netlist network with 69 inputs and 80 outputs.

3.171.12.1. Executing ABC.

3.171.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55872$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 8 outputs.

3.171.13.1. Executing ABC.

3.171.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55655$auto$opt_dff.cc:194:make_patterns_logic$41830
Extracted 69 gates and 122 wires to a netlist network with 53 inputs and 54 outputs.

3.171.14.1. Executing ABC.

3.171.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55577$auto$opt_dff.cc:194:make_patterns_logic$41827
Extracted 50 gates and 99 wires to a netlist network with 49 inputs and 34 outputs.

3.171.15.1. Executing ABC.

3.171.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54854$dma_top.u2.mast0_drdy
Extracted 121 gates and 214 wires to a netlist network with 93 inputs and 89 outputs.

3.171.16.1. Executing ABC.

3.171.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$54759$auto$opt_dff.cc:253:combine_resets$54415
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 72 outputs.

3.171.17.1. Executing ABC.

3.171.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55190$auto$opt_dff.cc:219:make_patterns_logic$41392, asynchronously reset by \rst_i
Extracted 100 gates and 123 wires to a netlist network with 23 inputs and 32 outputs.

3.171.18.1. Executing ABC.

3.171.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55872$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 64 gates and 98 wires to a netlist network with 34 inputs and 64 outputs.

3.171.19.1. Executing ABC.

3.171.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55153$auto$opt_dff.cc:194:make_patterns_logic$41395
Extracted 32 gates and 43 wires to a netlist network with 11 inputs and 15 outputs.

3.171.20.1. Executing ABC.

3.171.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55064$auto$opt_dff.cc:194:make_patterns_logic$41371
Extracted 82 gates and 136 wires to a netlist network with 54 inputs and 66 outputs.

3.171.21.1. Executing ABC.

3.171.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$55270$dma_top.u2.m0_go
Extracted 192 gates and 375 wires to a netlist network with 183 inputs and 135 outputs.

3.171.22.1. Executing ABC.

3.171.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55872$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 66 gates and 103 wires to a netlist network with 37 inputs and 65 outputs.

3.171.23.1. Executing ABC.

3.171.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 820 gates and 1371 wires to a netlist network with 551 inputs and 389 outputs.

3.171.24.1. Executing ABC.

3.171.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57235$dma_top.u2.mast1_drdy
Extracted 175 gates and 387 wires to a netlist network with 212 inputs and 140 outputs.

3.171.25.1. Executing ABC.

yosys> abc -dff -keepff

3.172. Executing ABC pass (technology mapping using ABC).

3.172.1. Summary of detected clock domains:
  6 cells in clk=\clk_i, en=$abc$57333$abc$57014$auto$opt_dff.cc:194:make_patterns_logic$41804, arst=\rst_i, srst={ }
  18 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$57339$abc$54754$auto$opt_dff.cc:253:combine_resets$54750
  5 cells in clk=\clk_i, en=$abc$57345$abc$55478$auto$opt_dff.cc:194:make_patterns_logic$41798, arst=\rst_i, srst={ }
  37 cells in clk=\clk_i, en=$abc$57352$abc$55542$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$57396$abc$55510$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  50 cells in clk=\clk_i, en=$abc$57427$abc$55484$auto$opt_dff.cc:194:make_patterns_logic$41807, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$57621$abc$56986$auto$opt_dff.cc:194:make_patterns_logic$41814, arst=\rst_i, srst={ }
  7 cells in clk=\clk_i, en=$abc$58917$abc$55872$auto$opt_dff.cc:194:make_patterns_logic$41801, arst=\rst_i, srst={ }
  119 cells in clk=\clk_i, en=$abc$57673$abc$57023$auto$opt_dff.cc:194:make_patterns_logic$41599, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$57814$abc$55872$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  100 cells in clk=\clk_i, en=$abc$57824$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$41830, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$57909$abc$55577$auto$opt_dff.cc:194:make_patterns_logic$41827, arst={ }, srst={ }
  124 cells in clk=\clk_i, en=$abc$57975$abc$54854$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  292 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$58097$abc$54759$auto$opt_dff.cc:253:combine_resets$54415
  87 cells in clk=\clk_i, en=$abc$58266$abc$55190$auto$opt_dff.cc:219:make_patterns_logic$41392, arst=\rst_i, srst={ }
  67 cells in clk=\clk_i, en=$abc$58355$abc$55872$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  30 cells in clk=\clk_i, en=$abc$58451$abc$55153$auto$opt_dff.cc:194:make_patterns_logic$41395, arst={ }, srst={ }
  58 cells in clk=\clk_i, en=$abc$58488$abc$55064$auto$opt_dff.cc:194:make_patterns_logic$41371, arst={ }, srst={ }
  167 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$58582$abc$55270$dma_top.u2.m0_go
  57 cells in clk=\clk_i, en=$abc$57628$abc$56992$auto$opt_dff.cc:194:make_patterns_logic$41818, arst=\rst_i, srst={ }
  137 cells in clk=\clk_i, en=$abc$57473$abc$57130$auto$opt_dff.cc:194:make_patterns_logic$41400, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$abc$58819$abc$55872$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  567 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  203 cells in clk=\clk_i, en=$abc$59768$abc$57235$dma_top.u2.mast1_drdy, arst={ }, srst={ }

3.172.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57333$abc$57014$auto$opt_dff.cc:194:make_patterns_logic$41804, asynchronously reset by \rst_i
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.172.2.1. Executing ABC.

3.172.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$57339$abc$54754$auto$opt_dff.cc:253:combine_resets$54750
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 11 outputs.

3.172.3.1. Executing ABC.

3.172.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57345$abc$55478$auto$opt_dff.cc:194:make_patterns_logic$41798, asynchronously reset by \rst_i
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.172.4.1. Executing ABC.

3.172.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57352$abc$55542$dma_top.u0.u0.ch_txsz_we
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 36 outputs.

3.172.5.1. Executing ABC.

3.172.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57396$abc$55510$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 32 gates and 52 wires to a netlist network with 20 inputs and 32 outputs.

3.172.6.1. Executing ABC.

3.172.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57427$abc$55484$auto$opt_dff.cc:194:make_patterns_logic$41807
Extracted 50 gates and 93 wires to a netlist network with 43 inputs and 36 outputs.

3.172.7.1. Executing ABC.

3.172.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57621$abc$56986$auto$opt_dff.cc:194:make_patterns_logic$41814, asynchronously reset by \rst_i
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 6 outputs.

3.172.8.1. Executing ABC.

3.172.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58917$abc$55872$auto$opt_dff.cc:194:make_patterns_logic$41801, asynchronously reset by \rst_i
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 6 outputs.

3.172.9.1. Executing ABC.

3.172.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57673$abc$57023$auto$opt_dff.cc:194:make_patterns_logic$41599
Extracted 119 gates and 180 wires to a netlist network with 61 inputs and 84 outputs.

3.172.10.1. Executing ABC.

3.172.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57814$abc$55872$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 8 outputs.

3.172.11.1. Executing ABC.

3.172.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57824$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$41830
Extracted 100 gates and 175 wires to a netlist network with 75 inputs and 77 outputs.

3.172.12.1. Executing ABC.

3.172.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57909$abc$55577$auto$opt_dff.cc:194:make_patterns_logic$41827
Extracted 103 gates and 179 wires to a netlist network with 76 inputs and 76 outputs.

3.172.13.1. Executing ABC.

3.172.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57975$abc$54854$dma_top.u2.mast0_drdy
Extracted 124 gates and 218 wires to a netlist network with 94 inputs and 92 outputs.

3.172.14.1. Executing ABC.

3.172.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$58097$abc$54759$auto$opt_dff.cc:253:combine_resets$54415
Extracted 292 gates and 501 wires to a netlist network with 209 inputs and 63 outputs.

3.172.15.1. Executing ABC.

3.172.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58266$abc$55190$auto$opt_dff.cc:219:make_patterns_logic$41392, asynchronously reset by \rst_i
Extracted 87 gates and 109 wires to a netlist network with 22 inputs and 32 outputs.

3.172.16.1. Executing ABC.

3.172.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58355$abc$55872$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 67 gates and 104 wires to a netlist network with 37 inputs and 66 outputs.

3.172.17.1. Executing ABC.

3.172.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58451$abc$55153$auto$opt_dff.cc:194:make_patterns_logic$41395
Extracted 30 gates and 41 wires to a netlist network with 11 inputs and 17 outputs.

3.172.18.1. Executing ABC.

3.172.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58488$abc$55064$auto$opt_dff.cc:194:make_patterns_logic$41371
Extracted 58 gates and 88 wires to a netlist network with 30 inputs and 47 outputs.

3.172.19.1. Executing ABC.

3.172.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$58582$abc$55270$dma_top.u2.m0_go
Extracted 167 gates and 339 wires to a netlist network with 172 inputs and 126 outputs.

3.172.20.1. Executing ABC.

3.172.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57628$abc$56992$auto$opt_dff.cc:194:make_patterns_logic$41818, asynchronously reset by \rst_i
Extracted 57 gates and 142 wires to a netlist network with 85 inputs and 53 outputs.

3.172.21.1. Executing ABC.

3.172.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57473$abc$57130$auto$opt_dff.cc:194:make_patterns_logic$41400
Extracted 137 gates and 207 wires to a netlist network with 70 inputs and 99 outputs.

3.172.22.1. Executing ABC.

3.172.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58819$abc$55872$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 65 outputs.

3.172.23.1. Executing ABC.

3.172.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 567 gates and 914 wires to a netlist network with 347 inputs and 378 outputs.

3.172.24.1. Executing ABC.

3.172.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59768$abc$57235$dma_top.u2.mast1_drdy
Extracted 203 gates and 415 wires to a netlist network with 211 inputs and 171 outputs.

3.172.25.1. Executing ABC.

yosys> abc -dff -keepff

3.173. Executing ABC pass (technology mapping using ABC).

3.173.1. Summary of detected clock domains:
  8 cells in clk=\clk_i, en=$abc$59942$abc$57333$abc$57014$auto$opt_dff.cc:194:make_patterns_logic$41804, arst=\rst_i, srst={ }
  7 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$59949$abc$57339$abc$54754$auto$opt_dff.cc:253:combine_resets$54750
  3 cells in clk=\clk_i, en=$abc$59967$abc$57345$abc$55478$auto$opt_dff.cc:194:make_patterns_logic$41798, arst=\rst_i, srst={ }
  36 cells in clk=\clk_i, en=$abc$59973$abc$57352$abc$55542$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$60023$abc$57396$abc$55510$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  5 cells in clk=\clk_i, en=$abc$60127$abc$58917$abc$55872$auto$opt_dff.cc:194:make_patterns_logic$41801, arst=\rst_i, srst={ }
  118 cells in clk=\clk_i, en=$abc$60135$abc$57673$abc$57023$auto$opt_dff.cc:194:make_patterns_logic$41599, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$60274$abc$57814$abc$55872$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  86 cells in clk=\clk_i, en=$abc$60284$abc$57824$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$41830, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$abc$60392$abc$57909$abc$55577$auto$opt_dff.cc:194:make_patterns_logic$41827, arst={ }, srst={ }
  143 cells in clk=\clk_i, en=$abc$60500$abc$57975$abc$54854$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  89 cells in clk=\clk_i, en=$abc$60924$abc$58266$abc$55190$auto$opt_dff.cc:219:make_patterns_logic$41392, arst=\rst_i, srst={ }
  27 cells in clk=\clk_i, en=$abc$61111$abc$58451$abc$55153$auto$opt_dff.cc:194:make_patterns_logic$41395, arst={ }, srst={ }
  57 cells in clk=\clk_i, en=$abc$61148$abc$58488$abc$55064$auto$opt_dff.cc:194:make_patterns_logic$41371, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$60118$abc$57621$abc$56986$auto$opt_dff.cc:194:make_patterns_logic$41814, arst=\rst_i, srst={ }
  64 cells in clk=\clk_i, en=$abc$61012$abc$58355$abc$55872$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  294 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$60625$abc$58097$abc$54759$auto$opt_dff.cc:253:combine_resets$54415
  24 cells in clk=\clk_i, en=$abc$61407$abc$57628$abc$56992$auto$opt_dff.cc:194:make_patterns_logic$41818, arst=\rst_i, srst={ }
  45 cells in clk=\clk_i, en=$abc$60067$abc$57427$abc$55484$auto$opt_dff.cc:194:make_patterns_logic$41807, arst={ }, srst={ }
  105 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$61218$abc$58582$abc$55270$dma_top.u2.m0_go
  130 cells in clk=\clk_i, en=$abc$61467$abc$57473$abc$57130$auto$opt_dff.cc:194:make_patterns_logic$41400, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$abc$61622$abc$58819$abc$55872$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  723 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  172 cells in clk=\clk_i, en=$abc$62322$abc$59768$abc$57235$dma_top.u2.mast1_drdy, arst={ }, srst={ }

3.173.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59942$abc$57333$abc$57014$auto$opt_dff.cc:194:make_patterns_logic$41804, asynchronously reset by \rst_i
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 6 outputs.

3.173.2.1. Executing ABC.

3.173.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$59949$abc$57339$abc$54754$auto$opt_dff.cc:253:combine_resets$54750
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 3 outputs.

3.173.3.1. Executing ABC.

3.173.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59967$abc$57345$abc$55478$auto$opt_dff.cc:194:make_patterns_logic$41798, asynchronously reset by \rst_i
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.173.4.1. Executing ABC.

3.173.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59973$abc$57352$abc$55542$dma_top.u0.u0.ch_txsz_we
Extracted 36 gates and 61 wires to a netlist network with 25 inputs and 35 outputs.

3.173.5.1. Executing ABC.

3.173.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60023$abc$57396$abc$55510$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 20 outputs.

3.173.6.1. Executing ABC.

3.173.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60127$abc$58917$abc$55872$auto$opt_dff.cc:194:make_patterns_logic$41801, asynchronously reset by \rst_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

3.173.7.1. Executing ABC.

3.173.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60135$abc$57673$abc$57023$auto$opt_dff.cc:194:make_patterns_logic$41599
Extracted 118 gates and 182 wires to a netlist network with 64 inputs and 88 outputs.

3.173.8.1. Executing ABC.

3.173.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60274$abc$57814$abc$55872$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 7 outputs.

3.173.9.1. Executing ABC.

3.173.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60284$abc$57824$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$41830
Extracted 86 gates and 158 wires to a netlist network with 72 inputs and 68 outputs.

3.173.10.1. Executing ABC.

3.173.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60392$abc$57909$abc$55577$auto$opt_dff.cc:194:make_patterns_logic$41827
Extracted 70 gates and 142 wires to a netlist network with 72 inputs and 49 outputs.

3.173.11.1. Executing ABC.

3.173.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60500$abc$57975$abc$54854$dma_top.u2.mast0_drdy
Extracted 143 gates and 257 wires to a netlist network with 114 inputs and 111 outputs.

3.173.12.1. Executing ABC.

3.173.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60924$abc$58266$abc$55190$auto$opt_dff.cc:219:make_patterns_logic$41392, asynchronously reset by \rst_i
Extracted 89 gates and 110 wires to a netlist network with 21 inputs and 32 outputs.

3.173.13.1. Executing ABC.

3.173.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61111$abc$58451$abc$55153$auto$opt_dff.cc:194:make_patterns_logic$41395
Extracted 27 gates and 38 wires to a netlist network with 11 inputs and 20 outputs.

3.173.14.1. Executing ABC.

3.173.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61148$abc$58488$abc$55064$auto$opt_dff.cc:194:make_patterns_logic$41371
Extracted 57 gates and 87 wires to a netlist network with 30 inputs and 49 outputs.

3.173.15.1. Executing ABC.

3.173.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60118$abc$57621$abc$56986$auto$opt_dff.cc:194:make_patterns_logic$41814, asynchronously reset by \rst_i
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.173.16.1. Executing ABC.

3.173.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61012$abc$58355$abc$55872$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 64 gates and 99 wires to a netlist network with 35 inputs and 64 outputs.

3.173.17.1. Executing ABC.

3.173.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$60625$abc$58097$abc$54759$auto$opt_dff.cc:253:combine_resets$54415
Extracted 294 gates and 473 wires to a netlist network with 178 inputs and 63 outputs.

3.173.18.1. Executing ABC.

3.173.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61407$abc$57628$abc$56992$auto$opt_dff.cc:194:make_patterns_logic$41818, asynchronously reset by \rst_i
Extracted 24 gates and 45 wires to a netlist network with 21 inputs and 22 outputs.

3.173.19.1. Executing ABC.

3.173.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60067$abc$57427$abc$55484$auto$opt_dff.cc:194:make_patterns_logic$41807
Extracted 45 gates and 82 wires to a netlist network with 37 inputs and 36 outputs.

3.173.20.1. Executing ABC.

3.173.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$61218$abc$58582$abc$55270$dma_top.u2.m0_go
Extracted 105 gates and 186 wires to a netlist network with 81 inputs and 57 outputs.

3.173.21.1. Executing ABC.

3.173.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61467$abc$57473$abc$57130$auto$opt_dff.cc:194:make_patterns_logic$41400
Extracted 130 gates and 198 wires to a netlist network with 68 inputs and 99 outputs.

3.173.22.1. Executing ABC.

3.173.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61622$abc$58819$abc$55872$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 64 gates and 99 wires to a netlist network with 35 inputs and 64 outputs.

3.173.23.1. Executing ABC.

3.173.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 723 gates and 1162 wires to a netlist network with 439 inputs and 444 outputs.

3.173.24.1. Executing ABC.

3.173.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62322$abc$59768$abc$57235$dma_top.u2.mast1_drdy
Extracted 172 gates and 352 wires to a netlist network with 179 inputs and 108 outputs.

3.173.25.1. Executing ABC.

yosys> opt_ffinv

3.174. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~59 debug messages>

yosys> opt_merge -nomux

3.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

yosys> opt_muxtree

3.177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.178. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.180. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.181. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 14291 unused wires.
<suppressed ~273 debug messages>

yosys> opt_expr

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.184. Executing BMUXMAP pass.

yosys> demuxmap

3.185. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_8Q4Sag/abc_tmp_1.scr

3.186. Executing ABC pass (technology mapping using ABC).

3.186.1. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Extracted 1553 gates and 2182 wires to a netlist network with 629 inputs and 533 outputs.

3.186.1.1. Executing ABC.
DE:   #PIs = 629  #Luts =   671  Max Lvl =   5  Avg Lvl =   2.36  [   0.14 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 629  #Luts =   644  Max Lvl =   9  Avg Lvl =   3.75  [   1.71 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 629  #Luts =   640  Max Lvl =   8  Avg Lvl =   3.69  [   0.48 sec. at Pass 2]{map}[2]
DE:   #PIs = 629  #Luts =   637  Max Lvl =   7  Avg Lvl =   3.39  [   0.72 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 629  #Luts =   637  Max Lvl =   7  Avg Lvl =   3.39  [   0.78 sec. at Pass 4]{map}[12]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.31  [   0.99 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.31  [   0.83 sec. at Pass 6]{map}[16]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.31  [   1.27 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.31  [   1.11 sec. at Pass 8]{map}[16]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.31  [   0.59 sec. at Pass 9]{finalMap}[16]

yosys> opt_expr

3.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.192. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.193. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2163 unused wires.
<suppressed ~192 debug messages>

yosys> opt_expr

3.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.196. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.197. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               4870
   Number of wire bits:          48307
   Number of public wires:        2791
   Number of public wire bits:   46212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1156
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      138
     $_SDFF_PP0_                    60
     $lut                          635


yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_??_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 -cell $_DLATCH_?_ 0 -cell $_DLATCH_???_ 0

3.198. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.199. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               4870
   Number of wire bits:          48307
   Number of public wires:        2791
   Number of public wire bits:   46212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1156
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      138
     $_SDFF_PP0_                    60
     $lut                          635


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/ffs_map.v

3.200. Executing TECHMAP pass (map to technology primitives).

3.200.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.200.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

3.200.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1293 debug messages>

yosys> opt_expr -mux_undef

3.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~11557 debug messages>

yosys> simplemap

3.202. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge

3.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~2067 debug messages>
Removed a total of 689 cells.

yosys> opt_dff -nodffe -nosdff

3.205. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 3631 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~132 debug messages>

yosys> opt_merge -nomux

3.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.210. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.212. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.213. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.214. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_8Q4Sag/abc_tmp_2.scr

3.216. Executing ABC pass (technology mapping using ABC).

3.216.1. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Extracted 1887 gates and 2518 wires to a netlist network with 629 inputs and 532 outputs.

3.216.1.1. Executing ABC.
DE:   #PIs = 629  #Luts =   636  Max Lvl =   5  Avg Lvl =   2.48  [   0.16 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 629  #Luts =   636  Max Lvl =   5  Avg Lvl =   2.48  [   2.90 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 629  #Luts =   636  Max Lvl =   5  Avg Lvl =   2.48  [   1.71 sec. at Pass 2]{map}[2]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.43  [   1.31 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.43  [   1.36 sec. at Pass 4]{map}[12]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.43  [   2.24 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.43  [   1.34 sec. at Pass 6]{map}[16]
DE:   #PIs = 629  #Luts =   635  Max Lvl =   8  Avg Lvl =   3.43  [   1.02 sec. at Pass 7]{finalMap}[16]

yosys> opt_expr

3.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.222. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.223. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2114 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.226. Executing HIERARCHY pass (managing design hierarchy).

3.226.1. Analyzing design hierarchy..
Top module:  \dma_wrapper_top

3.226.2. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Removed 0 unused modules.

yosys> stat

3.227. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               4870
   Number of wire bits:          48307
   Number of public wires:        2791
   Number of public wire bits:   46212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1156
     $lut                          635
     dff                           138
     dffe                          229
     dffre                          94
     sdffre                         60


yosys> opt_clean -purge

3.228. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2680 unused wires.
<suppressed ~2680 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.229. Executing Verilog backend.
Dumping module `\dma_wrapper_top'.

Warnings: 421 unique messages, 1111 total
End of script. Logfile hash: 4d9f24cc0d, CPU: user 23.76s system 0.81s, MEM: 137.50 MB peak
Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)
Time spent: 85% 6x abc (123 sec), 3% 32x opt_clean (5 sec), ...
real 58.20
user 127.00
sys 17.34
