Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: top_module_VGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module_VGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module_VGA"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top_module_VGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "tube_generator.v" in library work
Compiling verilog file "random3.v" in library work
Module <tube_generator> compiled
Compiling verilog file "random2.v" in library work
Module <random3> compiled
Compiling verilog file "random1.v" in library work
Module <random2> compiled
Compiling verilog file "FSM_vertical.v" in library work
Module <random1> compiled
Compiling verilog file "FSM_horizontal.v" in library work
Module <FSM_vertical> compiled
Compiling verilog file "ff_D_25_Mhz.v" in library work
Module <FSM_horizontal> compiled
Compiling verilog file "counter_with_comparison.v" in library work
Module <ff_D_25_Mhz> compiled
Compiling verilog file "Colisiones.v" in library work
Module <counter_with_comparison> compiled
Compiling verilog file "VGA_controller.v" in library work
Module <Colisiones> compiled
Compiling verilog file "tubery_array.v" in library work
Module <VGA_controller> compiled
Compiling verilog file "movimiento_pajarito.v" in library work
Module <tubery_array> compiled
Compiling verilog file "FSM_pajarito.v" in library work
Module <movimiento_pajarito> compiled
Compiling verilog file "FSM_estdo_del_juego.v" in library work
Module <FSM_pajarito> compiled
Compiling verilog file "deco_color.v" in library work
Module <FSM_estdo_del_juego> compiled
Compiling verilog file "Debouncer.v" in library work
Module <deco_color> compiled
Compiling verilog file "top_module_VGA.v" in library work
Module <Debouncer> compiled
Module <top_module_VGA> compiled
No errors in compilation
Analysis of file <"top_module_VGA.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_module_VGA> in library <work>.

Analyzing hierarchy for module <VGA_controller> in library <work>.

Analyzing hierarchy for module <deco_color> in library <work>.

Analyzing hierarchy for module <FSM_estdo_del_juego> in library <work> with parameters.
	lose = "10"
	pause = "00"
	playing = "01"

Analyzing hierarchy for module <counter_with_comparison> in library <work> with parameters.
	DW = "00000000000000000000000000011011"
	MAX = "101111101011110000100000000"

Analyzing hierarchy for module <tubery_array> in library <work>.

Analyzing hierarchy for module <counter_with_comparison> in library <work> with parameters.
	DW = "00000000000000000000000000010101"
	MAX = "100110001001011010000"

Analyzing hierarchy for module <Debouncer> in library <work> with parameters.
	alto = "00000000000000000000000000000001"
	bajo = "00000000000000000000000000000000"
	delay1 = "00000000000000000000000000000010"
	delay2 = "00000000000000000000000000000011"

Analyzing hierarchy for module <FSM_pajarito> in library <work> with parameters.
	fall = "00000000000000000000000000000000"
	up = "00000000000000000000000000000001"

Analyzing hierarchy for module <counter_with_comparison> in library <work> with parameters.
	DW = "00000000000000000000000000010110"
	MAX = "1001100010010110100000"

Analyzing hierarchy for module <movimiento_pajarito> in library <work>.

Analyzing hierarchy for module <FSM_vertical> in library <work> with parameters.
	DW = "00000000000000000000000000001010"

Analyzing hierarchy for module <FSM_horizontal> in library <work> with parameters.
	DW = "00000000000000000000000000001010"

Analyzing hierarchy for module <counter_with_comparison> in library <work> with parameters.
	DW = "00000000000000000000000000001010"
	MAX = "1100100000"

Analyzing hierarchy for module <counter_with_comparison> in library <work> with parameters.
	DW = "00000000000000000000000000001010"
	MAX = "1000001001"

Analyzing hierarchy for module <ff_D_25_Mhz> in library <work>.

Analyzing hierarchy for module <Colisiones> in library <work>.

Analyzing hierarchy for module <tube_generator> in library <work>.

Analyzing hierarchy for module <random1> in library <work>.

Analyzing hierarchy for module <random2> in library <work>.

Analyzing hierarchy for module <random3> in library <work>.

Analyzing hierarchy for module <counter_with_comparison> in library <work> with parameters.
	DW = "00000000000000000000000000010101"
	MAX = "00000000000101101110001101100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_module_VGA>.
Module <top_module_VGA> is correct for synthesis.
 
Analyzing module <VGA_controller> in library <work>.
Module <VGA_controller> is correct for synthesis.
 
Analyzing module <FSM_vertical> in library <work>.
	DW = 32'sb00000000000000000000000000001010
Module <FSM_vertical> is correct for synthesis.
 
Analyzing module <FSM_horizontal> in library <work>.
	DW = 32'sb00000000000000000000000000001010
Module <FSM_horizontal> is correct for synthesis.
 
Analyzing module <counter_with_comparison.4> in library <work>.
	DW = 32'sb00000000000000000000000000001010
	MAX = 10'b1100100000
Module <counter_with_comparison.4> is correct for synthesis.
 
Analyzing module <counter_with_comparison.5> in library <work>.
	DW = 32'sb00000000000000000000000000001010
	MAX = 10'b1000001001
Module <counter_with_comparison.5> is correct for synthesis.
 
Analyzing module <ff_D_25_Mhz> in library <work>.
Module <ff_D_25_Mhz> is correct for synthesis.
 
Analyzing module <deco_color> in library <work>.
Module <deco_color> is correct for synthesis.
 
Analyzing module <Colisiones> in library <work>.
Module <Colisiones> is correct for synthesis.
 
Analyzing module <tube_generator> in library <work>.
Module <tube_generator> is correct for synthesis.
 
Analyzing module <random1> in library <work>.
Module <random1> is correct for synthesis.
 
Analyzing module <random2> in library <work>.
Module <random2> is correct for synthesis.
 
Analyzing module <random3> in library <work>.
Module <random3> is correct for synthesis.
 
Analyzing module <FSM_estdo_del_juego> in library <work>.
	lose = 2'b10
	pause = 2'b00
	playing = 2'b01
Module <FSM_estdo_del_juego> is correct for synthesis.
 
Analyzing module <counter_with_comparison.1> in library <work>.
	DW = 32'sb00000000000000000000000000011011
	MAX = 27'b101111101011110000100000000
Module <counter_with_comparison.1> is correct for synthesis.
 
Analyzing module <tubery_array> in library <work>.
Module <tubery_array> is correct for synthesis.
 
Analyzing module <counter_with_comparison.2> in library <work>.
	DW = 32'sb00000000000000000000000000010101
	MAX = 21'b100110001001011010000
Module <counter_with_comparison.2> is correct for synthesis.
 
Analyzing module <Debouncer> in library <work>.
	alto = 32'sb00000000000000000000000000000001
	bajo = 32'sb00000000000000000000000000000000
	delay1 = 32'sb00000000000000000000000000000010
	delay2 = 32'sb00000000000000000000000000000011
Module <Debouncer> is correct for synthesis.
 
Analyzing module <counter_with_comparison.6> in library <work>.
	DW = 32'sb00000000000000000000000000010101
	MAX = 32'sb00000000000101101110001101100000
Module <counter_with_comparison.6> is correct for synthesis.
 
Analyzing module <FSM_pajarito> in library <work>.
	fall = 32'sb00000000000000000000000000000000
	up = 32'sb00000000000000000000000000000001
Module <FSM_pajarito> is correct for synthesis.
 
Analyzing module <counter_with_comparison.3> in library <work>.
	DW = 32'sb00000000000000000000000000010110
	MAX = 22'b1001100010010110100000
Module <counter_with_comparison.3> is correct for synthesis.
 
Analyzing module <movimiento_pajarito> in library <work>.
Module <movimiento_pajarito> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSM_estdo_del_juego>.
    Related source file is "FSM_estdo_del_juego.v".
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_estdo_del_juego> synthesized.


Synthesizing Unit <counter_with_comparison_1>.
    Related source file is "counter_with_comparison.v".
    Found 27-bit register for signal <outCount>.
    Found 27-bit comparator greatequal for signal <bandera_comparador>.
    Found 27-bit adder for signal <next_value>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_with_comparison_1> synthesized.


Synthesizing Unit <tubery_array>.
    Related source file is "tubery_array.v".
    Found 10-bit down counter for signal <temp_posX_tube_1>.
    Found 10-bit comparator lessequal for signal <temp_posX_tube_1$cmp_le0000> created at line 46.
    Found 10-bit down counter for signal <temp_posX_tube_2>.
    Found 10-bit comparator lessequal for signal <temp_posX_tube_2$cmp_le0000> created at line 47.
    Found 10-bit down counter for signal <temp_posX_tube_3>.
    Found 10-bit comparator lessequal for signal <temp_posX_tube_3$cmp_le0000> created at line 48.
    Summary:
	inferred   3 Counter(s).
	inferred   3 Comparator(s).
Unit <tubery_array> synthesized.


Synthesizing Unit <counter_with_comparison_2>.
    Related source file is "counter_with_comparison.v".
    Found 21-bit register for signal <outCount>.
    Found 21-bit comparator greatequal for signal <bandera_comparador>.
    Found 21-bit adder for signal <next_value>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_with_comparison_2> synthesized.


Synthesizing Unit <FSM_pajarito>.
    Related source file is "FSM_pajarito.v".
    Found 1-bit register for signal <CurrentState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FSM_pajarito> synthesized.


Synthesizing Unit <counter_with_comparison_3>.
    Related source file is "counter_with_comparison.v".
    Found 22-bit register for signal <outCount>.
    Found 22-bit comparator greatequal for signal <bandera_comparador>.
    Found 22-bit adder for signal <next_value>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_with_comparison_3> synthesized.


Synthesizing Unit <movimiento_pajarito>.
    Related source file is "movimiento_pajarito.v".
    Found 10-bit updown accumulator for signal <posy>.
    Summary:
	inferred   1 Accumulator(s).
Unit <movimiento_pajarito> synthesized.


Synthesizing Unit <FSM_vertical>.
    Related source file is "FSM_vertical.v".
    Found 1-bit register for signal <v_synch>.
    Found 10-bit comparator greater for signal <v_synch$cmp_gt0000> created at line 37.
    Found 10-bit comparator less for signal <v_synch$cmp_lt0000> created at line 37.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FSM_vertical> synthesized.


Synthesizing Unit <FSM_horizontal>.
    Related source file is "FSM_horizontal.v".
    Found 1-bit register for signal <h_synch>.
    Found 10-bit comparator greater for signal <h_synch$cmp_gt0000> created at line 37.
    Found 10-bit comparator less for signal <h_synch$cmp_lt0000> created at line 37.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FSM_horizontal> synthesized.


Synthesizing Unit <counter_with_comparison_4>.
    Related source file is "counter_with_comparison.v".
    Found 10-bit register for signal <outCount>.
    Found 10-bit comparator greatequal for signal <bandera_comparador>.
    Found 10-bit adder for signal <next_value>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_with_comparison_4> synthesized.


Synthesizing Unit <counter_with_comparison_5>.
    Related source file is "counter_with_comparison.v".
    Found 10-bit register for signal <outCount>.
    Found 10-bit comparator greatequal for signal <bandera_comparador>.
    Found 10-bit adder for signal <next_value>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_with_comparison_5> synthesized.


Synthesizing Unit <ff_D_25_Mhz>.
    Related source file is "ff_D_25_Mhz.v".
    Found 1-bit register for signal <out_o>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ff_D_25_Mhz> synthesized.


Synthesizing Unit <Colisiones>.
    Related source file is "Colisiones.v".
    Found 10-bit adder carry out for signal <loose$addsub0007> created at line 33.
    Found 10-bit adder carry out for signal <loose$addsub0008> created at line 34.
    Found 10-bit adder carry out for signal <loose$addsub0009> created at line 34.
    Found 10-bit adder carry out for signal <loose$addsub0010> created at line 38.
    Found 10-bit adder carry out for signal <loose$addsub0011> created at line 39.
    Found 10-bit adder carry out for signal <loose$addsub0012> created at line 43.
    Found 10-bit adder carry out for signal <loose$addsub0013> created at line 44.
    Found 11-bit comparator greatequal for signal <loose$cmp_ge0000> created at line 51.
    Found 11-bit comparator greater for signal <loose$cmp_gt0000> created at line 33.
    Found 11-bit comparator greater for signal <loose$cmp_gt0001> created at line 34.
    Found 11-bit comparator greater for signal <loose$cmp_gt0002> created at line 38.
    Found 11-bit comparator greater for signal <loose$cmp_gt0003> created at line 39.
    Found 11-bit comparator greater for signal <loose$cmp_gt0004> created at line 43.
    Found 11-bit comparator greater for signal <loose$cmp_gt0005> created at line 44.
    Found 10-bit comparator lessequal for signal <loose$cmp_le0000> created at line 49.
    Found 10-bit comparator less for signal <loose$cmp_lt0000> created at line 33.
    Found 10-bit comparator less for signal <loose$cmp_lt0001> created at line 34.
    Found 10-bit comparator less for signal <loose$cmp_lt0002> created at line 38.
    Found 10-bit comparator less for signal <loose$cmp_lt0003> created at line 39.
    Found 10-bit comparator less for signal <loose$cmp_lt0004> created at line 43.
    Found 10-bit comparator less for signal <loose$cmp_lt0005> created at line 44.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <Colisiones> synthesized.


Synthesizing Unit <tube_generator>.
    Related source file is "tube_generator.v".
    Found 10-bit adder for signal <y2>.
    Found 10-bit adder for signal <x2$addsub0001> created at line 38.
    Found 10-bit adder carry out for signal <x2$addsub0002> created at line 35.
    Found 11-bit comparator greater for signal <x2$cmp_gt0000> created at line 35.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <tube_generator> synthesized.


Synthesizing Unit <random1>.
    Related source file is "random1.v".
    Found 4-bit up counter for signal <count>.
    Found 1-bit xor4 for signal <feedback>.
    Found 8-bit register for signal <random>.
    Found 8-bit register for signal <random_done>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <random1> synthesized.


Synthesizing Unit <random2>.
    Related source file is "random2.v".
    Found 4-bit up counter for signal <count>.
    Found 1-bit xor4 for signal <feedback>.
    Found 8-bit register for signal <random>.
    Found 8-bit register for signal <random_done>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <random2> synthesized.


Synthesizing Unit <random3>.
    Related source file is "random3.v".
    Found 4-bit up counter for signal <count>.
    Found 1-bit xor4 for signal <feedback>.
    Found 8-bit register for signal <random>.
    Found 8-bit register for signal <random_done>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <random3> synthesized.


Synthesizing Unit <counter_with_comparison_6>.
    Related source file is "counter_with_comparison.v".
    Found 21-bit register for signal <outCount>.
    Found 21-bit comparator greatequal for signal <bandera_comparador>.
    Found 21-bit adder for signal <next_value>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_with_comparison_6> synthesized.


Synthesizing Unit <VGA_controller>.
    Related source file is "VGA_controller.v".
Unit <VGA_controller> synthesized.


Synthesizing Unit <deco_color>.
    Related source file is "deco_color.v".
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 59.
    Found 10-bit comparator greater for signal <g$cmp_gt0000> created at line 63.
    Found 10-bit comparator greater for signal <g$cmp_gt0001> created at line 65.
    Found 10-bit comparator greater for signal <g$cmp_gt0002> created at line 71.
    Found 10-bit comparator greater for signal <g$cmp_gt0003> created at line 73.
    Found 10-bit comparator greater for signal <g$cmp_gt0004> created at line 79.
    Found 10-bit comparator greater for signal <g$cmp_gt0005> created at line 81.
    Found 10-bit comparator less for signal <g$cmp_lt0000> created at line 63.
    Found 10-bit comparator less for signal <g$cmp_lt0001> created at line 65.
    Found 10-bit comparator less for signal <g$cmp_lt0002> created at line 71.
    Found 10-bit comparator less for signal <g$cmp_lt0003> created at line 73.
    Found 10-bit comparator less for signal <g$cmp_lt0004> created at line 79.
    Found 10-bit comparator less for signal <g$cmp_lt0005> created at line 81.
    Found 10-bit comparator greater for signal <r$cmp_gt0000> created at line 59.
    Found 10-bit comparator greater for signal <r$cmp_gt0001> created at line 59.
    Found 10-bit comparator less for signal <r$cmp_lt0000> created at line 59.
    Found 11-bit comparator less for signal <r$cmp_lt0001> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <deco_color> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "Debouncer.v".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <top_module_VGA>.
    Related source file is "top_module_VGA.v".
Unit <top_module_VGA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 8
 10-bit adder carry out                                : 11
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 27-bit adder                                          : 1
# Counters                                             : 6
 10-bit down counter                                   : 3
 4-bit up counter                                      : 3
# Accumulators                                         : 1
 10-bit updown accumulator                             : 1
# Registers                                            : 16
 1-bit register                                        : 4
 10-bit register                                       : 2
 21-bit register                                       : 2
 22-bit register                                       : 1
 27-bit register                                       : 1
 8-bit register                                        : 6
# Comparators                                          : 46
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 10
 10-bit comparator less                                : 15
 10-bit comparator lessequal                           : 4
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 9
 11-bit comparator less                                : 1
 21-bit comparator greatequal                          : 2
 22-bit comparator greatequal                          : 1
 27-bit comparator greatequal                          : 1
# Xors                                                 : 3
 1-bit xor4                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <debouncer_jump/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 11
 010   | 01
 011   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado_general/CurrentState/FSM> on signal <CurrentState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 8
 10-bit adder carry out                                : 11
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 27-bit adder                                          : 1
# Counters                                             : 6
 10-bit down counter                                   : 3
 4-bit up counter                                      : 3
# Accumulators                                         : 1
 10-bit updown accumulator                             : 1
# Registers                                            : 163
 Flip-Flops                                            : 163
# Comparators                                          : 46
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 10
 10-bit comparator less                                : 15
 10-bit comparator lessequal                           : 4
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 9
 11-bit comparator less                                : 1
 21-bit comparator greatequal                          : 2
 22-bit comparator greatequal                          : 1
 27-bit comparator greatequal                          : 1
# Xors                                                 : 3
 1-bit xor4                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_module_VGA> ...

Optimizing unit <counter_with_comparison_1> ...

Optimizing unit <counter_with_comparison_2> ...

Optimizing unit <counter_with_comparison_3> ...

Optimizing unit <counter_with_comparison_4> ...

Optimizing unit <counter_with_comparison_5> ...

Optimizing unit <Colisiones> ...

Optimizing unit <tube_generator> ...

Optimizing unit <counter_with_comparison_6> ...

Optimizing unit <random1> ...

Optimizing unit <random2> ...

Optimizing unit <random3> ...

Optimizing unit <deco_color> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module_VGA, actual ratio is 44.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 219
 Flip-Flops                                            : 219

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module_VGA.ngr
Top Level Output File Name         : top_module_VGA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 1336
#      GND                         : 1
#      INV                         : 52
#      LUT1                        : 136
#      LUT2                        : 307
#      LUT2_L                      : 2
#      LUT3                        : 77
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 146
#      LUT4_D                      : 6
#      LUT4_L                      : 7
#      MUXCY                       : 417
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 171
# FlipFlops/Latches                : 219
#      FDC                         : 4
#      FDCE                        : 55
#      FDE                         : 24
#      FDPE                        : 25
#      FDRE                        : 111
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 4
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      390  out of    960    40%  
 Number of Slice Flip Flops:            219  out of   1920    11%  
 Number of 4 input LUTs:                737  out of   1920    38%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50mhz                          | BUFGP                  | 219   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_asyn_la                        | IBUF                   | 84    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.241ns (Maximum Frequency: 97.647MHz)
   Minimum input arrival time before clock: 5.787ns
   Maximum output required time after clock: 14.985ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 10.241ns (frequency: 97.647MHz)
  Total number of paths / destination ports: 8963 / 433
-------------------------------------------------------------------------
Delay:               10.241ns (Levels of Logic = 17)
  Source:            mov_pajarito/posy_1 (FF)
  Destination:       estado_general/CurrentState_FSM_FFd1 (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: mov_pajarito/posy_1 to estado_general/CurrentState_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             8   0.591   0.932  mov_pajarito/posy_1 (mov_pajarito/posy_1)
     LUT1:I0->O            1   0.704   0.000  decodificador/colisiones/Madd_loose_addsub0008_cy<1>_rt (decodificador/colisiones/Madd_loose_addsub0008_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  decodificador/colisiones/Madd_loose_addsub0008_cy<1> (decodificador/colisiones/Madd_loose_addsub0008_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/colisiones/Madd_loose_addsub0008_cy<2> (decodificador/colisiones/Madd_loose_addsub0008_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/colisiones/Madd_loose_addsub0008_cy<3> (decodificador/colisiones/Madd_loose_addsub0008_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/colisiones/Madd_loose_addsub0008_cy<4> (decodificador/colisiones/Madd_loose_addsub0008_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/colisiones/Madd_loose_addsub0008_cy<5> (decodificador/colisiones/Madd_loose_addsub0008_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/colisiones/Madd_loose_addsub0008_cy<6> (decodificador/colisiones/Madd_loose_addsub0008_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/colisiones/Madd_loose_addsub0008_cy<7> (decodificador/colisiones/Madd_loose_addsub0008_cy<7>)
     XORCY:CI->O           4   0.804   0.666  decodificador/colisiones/Madd_loose_addsub0008_xor<8> (decodificador/colisiones/loose_addsub0008<8>)
     LUT2:I1->O            1   0.704   0.000  decodificador/colisiones/Mcompar_loose_cmp_gt0003_lut<8> (decodificador/colisiones/Mcompar_loose_cmp_gt0003_lut<8>)
     MUXCY:S->O            1   0.464   0.000  decodificador/colisiones/Mcompar_loose_cmp_gt0003_cy<8> (decodificador/colisiones/Mcompar_loose_cmp_gt0003_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/colisiones/Mcompar_loose_cmp_gt0003_cy<9> (decodificador/colisiones/Mcompar_loose_cmp_gt0003_cy<9>)
     MUXCY:CI->O           2   0.459   0.451  decodificador/colisiones/Mcompar_loose_cmp_gt0003_cy<10> (decodificador/colisiones/Mcompar_loose_cmp_gt0003_cy<10>)
     LUT4:I3->O            1   0.704   0.424  decodificador/colisiones/loose159_SW0_F_SW0 (N85)
     LUT4:I3->O            1   0.704   0.000  decodificador/colisiones/loose159_SW0_F (N61)
     MUXF5:I0->O           1   0.321   0.424  decodificador/colisiones/loose159_SW0 (N52)
     LUT4:I3->O            1   0.704   0.000  estado_general/CurrentState_FSM_FFd1-In (estado_general/CurrentState_FSM_FFd1-In)
     FDC:D                     0.308          estado_general/CurrentState_FSM_FFd1
    ----------------------------------------
    Total                     10.241ns (7.344ns logic, 2.897ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50mhz'
  Total number of paths / destination ports: 143 / 139
-------------------------------------------------------------------------
Offset:              5.787ns (Levels of Logic = 3)
  Source:            rst_asyn_la (PAD)
  Destination:       decodificador/random_3/random_done_0 (FF)
  Destination Clock: clk_50mhz rising

  Data Path: rst_asyn_la to decodificador/random_3/random_done_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           198   1.218   1.350  rst_asyn_la_IBUF (Contador_horizontal/rst_inv)
     LUT3:I2->O            1   0.704   0.499  decodificador/random_3/random_done_and0000_SW0 (N8)
     LUT4:I1->O            8   0.704   0.757  decodificador/random_3/random_done_and0000 (decodificador/random_3/random_done_and0000)
     FDE:CE                    0.555          decodificador/random_3/random_done_0
    ----------------------------------------
    Total                      5.787ns (3.181ns logic, 2.606ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50mhz'
  Total number of paths / destination ports: 3412 / 7
-------------------------------------------------------------------------
Offset:              14.985ns (Levels of Logic = 18)
  Source:            tube_array/temp_posX_tube_3_4 (FF)
  Destination:       rgb<7> (PAD)
  Source Clock:      clk_50mhz rising

  Data Path: tube_array/temp_posX_tube_3_4 to rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            13   0.591   1.158  tube_array/temp_posX_tube_3_4 (tube_array/temp_posX_tube_3_4)
     LUT3:I0->O            5   0.704   0.668  decodificador/tubo3/x2<7>11 (decodificador/tubo3/N01)
     LUT4:I2->O            2   0.704   0.451  decodificador/tubo3/x2<1>9 (decodificador/tubo3/x2<1>9)
     LUT4:I3->O            1   0.704   0.499  decodificador/tubo3/x2<0> (decodificador/tub_3_x2<0>)
     LUT2:I1->O            1   0.704   0.000  decodificador/Mcompar_g_cmp_lt0004_lut<0> (decodificador/Mcompar_g_cmp_lt0004_lut<0>)
     MUXCY:S->O            1   0.464   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<0> (decodificador/Mcompar_g_cmp_lt0004_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<1> (decodificador/Mcompar_g_cmp_lt0004_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<2> (decodificador/Mcompar_g_cmp_lt0004_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<3> (decodificador/Mcompar_g_cmp_lt0004_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<4> (decodificador/Mcompar_g_cmp_lt0004_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<5> (decodificador/Mcompar_g_cmp_lt0004_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<6> (decodificador/Mcompar_g_cmp_lt0004_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<7> (decodificador/Mcompar_g_cmp_lt0004_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  decodificador/Mcompar_g_cmp_lt0004_cy<8> (decodificador/Mcompar_g_cmp_lt0004_cy<8>)
     MUXCY:CI->O           1   0.459   0.499  decodificador/Mcompar_g_cmp_lt0004_cy<9> (decodificador/Mcompar_g_cmp_lt0004_cy<9>)
     LUT4:I1->O            1   0.704   0.455  decodificador/g<1>137_SW0 (N87)
     LUT4:I2->O            2   0.704   0.622  decodificador/g<1>137 (decodificador/N0)
     LUT4:I0->O            2   0.704   0.447  decodificador/b<1> (rgb_6_OBUF)
     OBUF:I->O                 3.272          rgb_7_OBUF (rgb<7>)
    ----------------------------------------
    Total                     14.985ns (10.186ns logic, 4.799ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.05 secs
 
--> 

Total memory usage is 212996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

