# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do hello_world_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying C:/altera/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:40:35 on Jul 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity one_pulse
# -- Compiling architecture logic of one_pulse
# End time: 13:40:35 on Jul 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:40:35 on Jul 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity button_conditioner
# -- Compiling architecture logic of button_conditioner
# -- Loading entity one_pulse
# End time: 13:40:35 on Jul 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:40:35 on Jul 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LED_Patterns
# -- Compiling architecture my_architecture of LED_Patterns
# -- Loading entity button_conditioner
# End time: 13:40:35 on Jul 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/testbench1.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:40:35 on Jul 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/testbench1.vhd 
# ** Error: (vcom-7) Failed to open design unit file "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/testbench1.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 13:40:35 on Jul 01,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/altera/24.1std/questa_fse/win64/vcom failed.
# Error in macro ./hello_world_run_msim_rtl_vhdl.do line 12
# C:/altera/24.1std/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/testbench1.vhd}"
# reading C:/altera/24.1std/questa_fse/win64/../modelsim.ini
# Loading project one_pulse_sim
