// Seed: 3756033177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1'h0 * {id_1{id_4}};
  wire id_5[1 : ""], id_6;
  assign id_6 = id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd38,
    parameter id_7 = 32'd51,
    parameter id_8 = 32'd76
) (
    output supply1 id_0,
    input wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input tri _id_5,
    input wand id_6,
    input wor _id_7,
    input tri1 _id_8
);
  wire id_10;
  wire id_11;
  logic id_12;
  wire [id_8 : 1] id_13;
  assign id_10 = id_7;
  wire id_14;
  wire [id_7 : id_5] id_15, id_16;
  module_0 modCall_1 (
      id_11,
      id_16,
      id_16,
      id_16
  );
  always_ff id_12 <= -1;
endmodule
