module wideexpr_00248(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({4{($signed(s1))==($signed(s3))}})&((!((-((((ctrl[5]?6'sb000010:3'sb001))|((s6)<<(6'sb000000)))<<(s7)))<<<({1{{3{(ctrl[5]?(s3)>>(4'b0111):6'sb101100)}}}})))-(((ctrl[7]?$unsigned(({(s0)&(s7),-(s2),1'sb1})|(~|((2'sb10)^~(5'sb11110)))):$unsigned((ctrl[1]?(1'sb0)<<<((s2)&(s2)):$signed((s0)&(6'b010101))))))!=((ctrl[7]?{(ctrl[4]?(s1)<<(5'sb11101):-(s4))}:3'b110))));
  assign y1 = s3;
  assign y2 = (((+(((s5)<<(s4))<<(6'sb101100)))>>((4'sb0110)<(s5)))^~((6'sb011101)<<<(1'b1)))<((s6)<<<(s0));
  assign y3 = (ctrl[4]?(2'sb00)<<<(5'sb01010):$signed(4'sb1011));
  assign y4 = (6'sb100010)|($signed((s0)-($signed({~((5'sb10110)<<(((ctrl[4]?5'b11001:u1))^(u1))),{(ctrl[0]?4'sb1101:+((4'sb0100)|(u0)))}}))));
  assign y5 = $signed(((ctrl[7]?(3'sb011)+((ctrl[6]?6'sb000001:+($unsigned(|(2'sb10))))):(ctrl[1]?s7:3'sb010)))<<<((ctrl[7]?(ctrl[4]?{(($signed(s5))!=((u7)^~(u3)))>=((ctrl[2]?s1:{s4}))}:((ctrl[5]?(3'b011)==((s4)>>>(s7)):5'b11010))^((ctrl[1]?3'b100:({6'b001011})!=({s7,s7})))):s2)));
  assign y6 = {s4,5'b11001,($signed((ctrl[4]?(s0)>>>(-((ctrl[7]?2'sb00:s2))):((s4)>>(5'b11001))>>(2'sb10))))|($signed({3{-((ctrl[3]?(6'sb100001)>(s4):6'b101110))}})),{$signed((s4)^($signed(s6))),s5}};
  assign y7 = (ctrl[6]?{s6,5'b11011}:{(ctrl[3]?s4:(ctrl[0]?+((ctrl[2]?s4:s7)):s7))});
endmodule
