Cycle 1 --> addi $t8, $t8, 1
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 0
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 0
R12 [t1] = 0
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 1
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 2 --> sw $t8, 1000($zero)
DRAM request issued : WRITE

Cycle 3 --> addi $t1, $t1, 2
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 0
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 0
R12 [t1] = 2
R13 [t2] = 0
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 1
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 4 --> addi $t2, $t2, 3
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 0
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 0
R12 [t1] = 2
R13 [t2] = 3
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 1
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 5 --> addi $t0, $t0, 10
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 0
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 10
R12 [t1] = 2
R13 [t2] = 3
R14 [t3] = 0
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 1
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 6 --> addi $t3, $t3, 4
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 0
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 10
R12 [t1] = 2
R13 [t2] = 3
R14 [t3] = 4
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 1
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
-----------------------------------------

Cycle 3-14 --> sw $t8, 1000($zero)
ROW 0 activated
Data from Register $t8 stored at the column offset in row buffer
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 0
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 10
R12 [t1] = 2
R13 [t2] = 3
R14 [t3] = 4
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 1
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
1000-1003: 1
-----------------------------------------

Cycle 15 --> lw $t0, 1000($zero)
DRAM request issued : READ

Cycle 16-17 --> lw $t0, 1000($zero)
ROW 0 already present in ROW BUFFER
Data at the column offset from the row buffer loaded to Register $t0
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 0
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 1
R12 [t1] = 2
R13 [t2] = 3
R14 [t3] = 4
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 1
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
1000-1003: 1
-----------------------------------------

Cycle 18 --> sw $t1, 1024($zero)
DRAM request issued : WRITE

Cycle 19-40 --> sw $t1, 1024($zero)
ROW 0 copied back to DRAM and ROW 1 activated
Data from Register $t1 stored at the column offset in row buffer
INTEGER REGISTERS :
R0  [zero] = 0
R1  [r0] = 0
R2  [r1] = 0
R3  [r2] = 0
R4  [r3] = 0
R5  [r4] = 0
R6  [r5] = 0
R7  [r6] = 0
R8  [r7] = 0
R9  [r8] = 0
R10 [r9] = 0
R11 [t0] = 1
R12 [t1] = 2
R13 [t2] = 3
R14 [t3] = 4
R15 [t4] = 0
R16 [t5] = 0
R17 [t6] = 0
R18 [t7] = 0
R19 [t8] = 1
R20 [t9] = 0
R21 [s0] = 0
R22 [s1] = 0
R23 [s2] = 0
R24 [s3] = 0
R25 [s4] = 0
R26 [s5] = 0
R27 [s6] = 0
R28 [s7] = 0
R29 [s8] = 0
R30 [s9] = 0
R31 [sp] = 0

DATA MEMORY:
1000-1003: 1
1024-1027: 2
-----------------------------------------

Total Number of clock cycles = 40
Total Number of Row-buffer Updates = 4
Instruction Memory Used: 32 Bytes
Data Memory Used: 8 Bytes
Number of times each instruction was executed :
add ->0
sub ->0
mul ->0
beq ->0
bne ->0
slt ->0
lw ->2
sw ->3
addi ->5
j -> 0
-----------------------------------------
Data Memory at the end of Execution:
1000-1003: 1
1024-1027: 2
