{
  "module_name": "imx8-clock.h",
  "hash_id": "9c612e6bd947af7519ce706ae41bc528cd59528511083ab0c2b5754a91a3fd0f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx8-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX_H\n#define __DT_BINDINGS_CLOCK_IMX_H\n\n \n\n \n#define IMX_LSIO_LPCG_PWM0_IPG_CLK\t\t\t0\n#define IMX_LSIO_LPCG_PWM0_IPG_S_CLK\t\t\t1\n#define IMX_LSIO_LPCG_PWM0_IPG_HF_CLK\t\t\t2\n#define IMX_LSIO_LPCG_PWM0_IPG_SLV_CLK\t\t\t3\n#define IMX_LSIO_LPCG_PWM0_IPG_MSTR_CLK\t\t\t4\n#define IMX_LSIO_LPCG_PWM1_IPG_CLK\t\t\t5\n#define IMX_LSIO_LPCG_PWM1_IPG_S_CLK\t\t\t6\n#define IMX_LSIO_LPCG_PWM1_IPG_HF_CLK\t\t\t7\n#define IMX_LSIO_LPCG_PWM1_IPG_SLV_CLK\t\t\t8\n#define IMX_LSIO_LPCG_PWM1_IPG_MSTR_CLK\t\t\t9\n#define IMX_LSIO_LPCG_PWM2_IPG_CLK\t\t\t10\n#define IMX_LSIO_LPCG_PWM2_IPG_S_CLK\t\t\t11\n#define IMX_LSIO_LPCG_PWM2_IPG_HF_CLK\t\t\t12\n#define IMX_LSIO_LPCG_PWM2_IPG_SLV_CLK\t\t\t13\n#define IMX_LSIO_LPCG_PWM2_IPG_MSTR_CLK\t\t\t14\n#define IMX_LSIO_LPCG_PWM3_IPG_CLK\t\t\t15\n#define IMX_LSIO_LPCG_PWM3_IPG_S_CLK\t\t\t16\n#define IMX_LSIO_LPCG_PWM3_IPG_HF_CLK\t\t\t17\n#define IMX_LSIO_LPCG_PWM3_IPG_SLV_CLK\t\t\t18\n#define IMX_LSIO_LPCG_PWM3_IPG_MSTR_CLK\t\t\t19\n#define IMX_LSIO_LPCG_PWM4_IPG_CLK\t\t\t20\n#define IMX_LSIO_LPCG_PWM4_IPG_S_CLK\t\t\t21\n#define IMX_LSIO_LPCG_PWM4_IPG_HF_CLK\t\t\t22\n#define IMX_LSIO_LPCG_PWM4_IPG_SLV_CLK\t\t\t23\n#define IMX_LSIO_LPCG_PWM4_IPG_MSTR_CLK\t\t\t24\n#define IMX_LSIO_LPCG_PWM5_IPG_CLK\t\t\t25\n#define IMX_LSIO_LPCG_PWM5_IPG_S_CLK\t\t\t26\n#define IMX_LSIO_LPCG_PWM5_IPG_HF_CLK\t\t\t27\n#define IMX_LSIO_LPCG_PWM5_IPG_SLV_CLK\t\t\t28\n#define IMX_LSIO_LPCG_PWM5_IPG_MSTR_CLK\t\t\t29\n#define IMX_LSIO_LPCG_PWM6_IPG_CLK\t\t\t30\n#define IMX_LSIO_LPCG_PWM6_IPG_S_CLK\t\t\t31\n#define IMX_LSIO_LPCG_PWM6_IPG_HF_CLK\t\t\t32\n#define IMX_LSIO_LPCG_PWM6_IPG_SLV_CLK\t\t\t33\n#define IMX_LSIO_LPCG_PWM6_IPG_MSTR_CLK\t\t\t34\n#define IMX_LSIO_LPCG_PWM7_IPG_CLK\t\t\t35\n#define IMX_LSIO_LPCG_PWM7_IPG_S_CLK\t\t\t36\n#define IMX_LSIO_LPCG_PWM7_IPG_HF_CLK\t\t\t37\n#define IMX_LSIO_LPCG_PWM7_IPG_SLV_CLK\t\t\t38\n#define IMX_LSIO_LPCG_PWM7_IPG_MSTR_CLK\t\t\t39\n#define IMX_LSIO_LPCG_GPT0_IPG_CLK\t\t\t40\n#define IMX_LSIO_LPCG_GPT0_IPG_S_CLK\t\t\t41\n#define IMX_LSIO_LPCG_GPT0_IPG_HF_CLK\t\t\t42\n#define IMX_LSIO_LPCG_GPT0_IPG_SLV_CLK\t\t\t43\n#define IMX_LSIO_LPCG_GPT0_IPG_MSTR_CLK\t\t\t44\n#define IMX_LSIO_LPCG_GPT1_IPG_CLK\t\t\t45\n#define IMX_LSIO_LPCG_GPT1_IPG_S_CLK\t\t\t46\n#define IMX_LSIO_LPCG_GPT1_IPG_HF_CLK\t\t\t47\n#define IMX_LSIO_LPCG_GPT1_IPG_SLV_CLK\t\t\t48\n#define IMX_LSIO_LPCG_GPT1_IPG_MSTR_CLK\t\t\t49\n#define IMX_LSIO_LPCG_GPT2_IPG_CLK\t\t\t50\n#define IMX_LSIO_LPCG_GPT2_IPG_S_CLK\t\t\t51\n#define IMX_LSIO_LPCG_GPT2_IPG_HF_CLK\t\t\t52\n#define IMX_LSIO_LPCG_GPT2_IPG_SLV_CLK\t\t\t53\n#define IMX_LSIO_LPCG_GPT2_IPG_MSTR_CLK\t\t\t54\n#define IMX_LSIO_LPCG_GPT3_IPG_CLK\t\t\t55\n#define IMX_LSIO_LPCG_GPT3_IPG_S_CLK\t\t\t56\n#define IMX_LSIO_LPCG_GPT3_IPG_HF_CLK\t\t\t57\n#define IMX_LSIO_LPCG_GPT3_IPG_SLV_CLK\t\t\t58\n#define IMX_LSIO_LPCG_GPT3_IPG_MSTR_CLK\t\t\t59\n#define IMX_LSIO_LPCG_GPT4_IPG_CLK\t\t\t60\n#define IMX_LSIO_LPCG_GPT4_IPG_S_CLK\t\t\t61\n#define IMX_LSIO_LPCG_GPT4_IPG_HF_CLK\t\t\t62\n#define IMX_LSIO_LPCG_GPT4_IPG_SLV_CLK\t\t\t63\n#define IMX_LSIO_LPCG_GPT4_IPG_MSTR_CLK\t\t\t64\n#define IMX_LSIO_LPCG_FSPI0_HCLK\t\t\t65\n#define IMX_LSIO_LPCG_FSPI0_IPG_CLK\t\t\t66\n#define IMX_LSIO_LPCG_FSPI0_IPG_S_CLK\t\t\t67\n#define IMX_LSIO_LPCG_FSPI0_IPG_SFCK\t\t\t68\n#define IMX_LSIO_LPCG_FSPI1_HCLK\t\t\t69\n#define IMX_LSIO_LPCG_FSPI1_IPG_CLK\t\t\t70\n#define IMX_LSIO_LPCG_FSPI1_IPG_S_CLK\t\t\t71\n#define IMX_LSIO_LPCG_FSPI1_IPG_SFCK\t\t\t72\n\n#define IMX_LSIO_LPCG_CLK_END\t\t\t\t73\n\n \n#define IMX_CONN_LPCG_SDHC0_IPG_CLK\t\t\t0\n#define IMX_CONN_LPCG_SDHC0_PER_CLK\t\t\t1\n#define IMX_CONN_LPCG_SDHC0_HCLK\t\t\t2\n#define IMX_CONN_LPCG_SDHC1_IPG_CLK\t\t\t3\n#define IMX_CONN_LPCG_SDHC1_PER_CLK\t\t\t4\n#define IMX_CONN_LPCG_SDHC1_HCLK\t\t\t5\n#define IMX_CONN_LPCG_SDHC2_IPG_CLK\t\t\t6\n#define IMX_CONN_LPCG_SDHC2_PER_CLK\t\t\t7\n#define IMX_CONN_LPCG_SDHC2_HCLK\t\t\t8\n#define IMX_CONN_LPCG_GPMI_APB_CLK\t\t\t9\n#define IMX_CONN_LPCG_GPMI_BCH_APB_CLK\t\t\t10\n#define IMX_CONN_LPCG_GPMI_BCH_IO_CLK\t\t\t11\n#define IMX_CONN_LPCG_GPMI_BCH_CLK\t\t\t12\n#define IMX_CONN_LPCG_APBHDMA_CLK\t\t\t13\n#define IMX_CONN_LPCG_ENET0_ROOT_CLK\t\t\t14\n#define IMX_CONN_LPCG_ENET0_TX_CLK\t\t\t15\n#define IMX_CONN_LPCG_ENET0_AHB_CLK\t\t\t16\n#define IMX_CONN_LPCG_ENET0_IPG_S_CLK\t\t\t17\n#define IMX_CONN_LPCG_ENET0_IPG_CLK\t\t\t18\n\n#define IMX_CONN_LPCG_ENET1_ROOT_CLK\t\t\t19\n#define IMX_CONN_LPCG_ENET1_TX_CLK\t\t\t20\n#define IMX_CONN_LPCG_ENET1_AHB_CLK\t\t\t21\n#define IMX_CONN_LPCG_ENET1_IPG_S_CLK\t\t\t22\n#define IMX_CONN_LPCG_ENET1_IPG_CLK\t\t\t23\n\n#define IMX_CONN_LPCG_CLK_END\t\t\t\t24\n\n \n#define IMX_ADMA_LPCG_UART0_IPG_CLK\t\t\t0\n#define IMX_ADMA_LPCG_UART0_BAUD_CLK\t\t\t1\n#define IMX_ADMA_LPCG_UART1_IPG_CLK\t\t\t2\n#define IMX_ADMA_LPCG_UART1_BAUD_CLK\t\t\t3\n#define IMX_ADMA_LPCG_UART2_IPG_CLK\t\t\t4\n#define IMX_ADMA_LPCG_UART2_BAUD_CLK\t\t\t5\n#define IMX_ADMA_LPCG_UART3_IPG_CLK\t\t\t6\n#define IMX_ADMA_LPCG_UART3_BAUD_CLK\t\t\t7\n#define IMX_ADMA_LPCG_SPI0_IPG_CLK\t\t\t8\n#define IMX_ADMA_LPCG_SPI1_IPG_CLK\t\t\t9\n#define IMX_ADMA_LPCG_SPI2_IPG_CLK\t\t\t10\n#define IMX_ADMA_LPCG_SPI3_IPG_CLK\t\t\t11\n#define IMX_ADMA_LPCG_SPI0_CLK\t\t\t\t12\n#define IMX_ADMA_LPCG_SPI1_CLK\t\t\t\t13\n#define IMX_ADMA_LPCG_SPI2_CLK\t\t\t\t14\n#define IMX_ADMA_LPCG_SPI3_CLK\t\t\t\t15\n#define IMX_ADMA_LPCG_CAN0_IPG_CLK\t\t\t16\n#define IMX_ADMA_LPCG_CAN0_IPG_PE_CLK\t\t\t17\n#define IMX_ADMA_LPCG_CAN0_IPG_CHI_CLK\t\t\t18\n#define IMX_ADMA_LPCG_CAN1_IPG_CLK\t\t\t19\n#define IMX_ADMA_LPCG_CAN1_IPG_PE_CLK\t\t\t20\n#define IMX_ADMA_LPCG_CAN1_IPG_CHI_CLK\t\t\t21\n#define IMX_ADMA_LPCG_CAN2_IPG_CLK\t\t\t22\n#define IMX_ADMA_LPCG_CAN2_IPG_PE_CLK\t\t\t23\n#define IMX_ADMA_LPCG_CAN2_IPG_CHI_CLK\t\t\t24\n#define IMX_ADMA_LPCG_I2C0_CLK\t\t\t\t25\n#define IMX_ADMA_LPCG_I2C1_CLK\t\t\t\t26\n#define IMX_ADMA_LPCG_I2C2_CLK\t\t\t\t27\n#define IMX_ADMA_LPCG_I2C3_CLK\t\t\t\t28\n#define IMX_ADMA_LPCG_I2C0_IPG_CLK\t\t\t29\n#define IMX_ADMA_LPCG_I2C1_IPG_CLK\t\t\t30\n#define IMX_ADMA_LPCG_I2C2_IPG_CLK\t\t\t31\n#define IMX_ADMA_LPCG_I2C3_IPG_CLK\t\t\t32\n#define IMX_ADMA_LPCG_FTM0_CLK\t\t\t\t33\n#define IMX_ADMA_LPCG_FTM1_CLK\t\t\t\t34\n#define IMX_ADMA_LPCG_FTM0_IPG_CLK\t\t\t35\n#define IMX_ADMA_LPCG_FTM1_IPG_CLK\t\t\t36\n#define IMX_ADMA_LPCG_PWM_HI_CLK\t\t\t37\n#define IMX_ADMA_LPCG_PWM_IPG_CLK\t\t\t38\n#define IMX_ADMA_LPCG_LCD_PIX_CLK\t\t\t39\n#define IMX_ADMA_LPCG_LCD_APB_CLK\t\t\t40\n#define IMX_ADMA_LPCG_DSP_ADB_CLK\t\t\t41\n#define IMX_ADMA_LPCG_DSP_IPG_CLK\t\t\t42\n#define IMX_ADMA_LPCG_DSP_CORE_CLK\t\t\t43\n#define IMX_ADMA_LPCG_OCRAM_IPG_CLK\t\t\t44\n\n#define IMX_ADMA_LPCG_CLK_END\t\t\t\t45\n\n#define IMX_ADMA_ACM_AUD_CLK0_SEL\t\t\t0\n#define IMX_ADMA_ACM_AUD_CLK1_SEL\t\t\t1\n#define IMX_ADMA_ACM_MCLKOUT0_SEL\t\t\t2\n#define IMX_ADMA_ACM_MCLKOUT1_SEL\t\t\t3\n#define IMX_ADMA_ACM_ESAI0_MCLK_SEL\t\t\t4\n#define IMX_ADMA_ACM_ESAI1_MCLK_SEL\t\t\t5\n#define IMX_ADMA_ACM_GPT0_MUX_CLK_SEL\t\t\t6\n#define IMX_ADMA_ACM_GPT1_MUX_CLK_SEL\t\t\t7\n#define IMX_ADMA_ACM_GPT2_MUX_CLK_SEL\t\t\t8\n#define IMX_ADMA_ACM_GPT3_MUX_CLK_SEL\t\t\t9\n#define IMX_ADMA_ACM_GPT4_MUX_CLK_SEL\t\t\t10\n#define IMX_ADMA_ACM_GPT5_MUX_CLK_SEL\t\t\t11\n#define IMX_ADMA_ACM_SAI0_MCLK_SEL\t\t\t12\n#define IMX_ADMA_ACM_SAI1_MCLK_SEL\t\t\t13\n#define IMX_ADMA_ACM_SAI2_MCLK_SEL\t\t\t14\n#define IMX_ADMA_ACM_SAI3_MCLK_SEL\t\t\t15\n#define IMX_ADMA_ACM_SAI4_MCLK_SEL\t\t\t16\n#define IMX_ADMA_ACM_SAI5_MCLK_SEL\t\t\t17\n#define IMX_ADMA_ACM_SAI6_MCLK_SEL\t\t\t18\n#define IMX_ADMA_ACM_SAI7_MCLK_SEL\t\t\t19\n#define IMX_ADMA_ACM_SPDIF0_TX_CLK_SEL\t\t\t20\n#define IMX_ADMA_ACM_SPDIF1_TX_CLK_SEL\t\t\t21\n#define IMX_ADMA_ACM_MQS_TX_CLK_SEL\t\t\t22\n#define IMX_ADMA_ACM_ASRC0_MUX_CLK_SEL\t\t\t23\n#define IMX_ADMA_ACM_ASRC1_MUX_CLK_SEL\t\t\t24\n\n#define IMX_ADMA_ACM_CLK_END\t\t\t\t25\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}