// Seed: 1663444098
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    output logic id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    input id_11,
    input id_12,
    input id_13,
    output logic id_14,
    input id_15
);
  assign id_7 = id_0;
  assign id_7 = 1'd0;
  logic id_16;
  type_27(
      1, 1, 1, 1
  );
  assign id_10 = 1;
  logic id_17;
  logic id_18;
  type_30(
      1 ^ id_15
  );
endmodule
