/*
 * Automatically generated by make menuconfig: don't edit
 */
#define AUTOCONF_INCLUDED
#define CONFIG_CROSS_COMPILER_PATH "/opt/buildroot-gcc342/bin"
#define ASIC_BOARD 1
#undef  RT2880_ASIC_BOARD
#undef  RT3350_ASIC_BOARD
#undef  RT3052_ASIC_BOARD
#undef  RT3352_ASIC_BOARD
#undef  RT3883_ASIC_BOARD
#undef  RT5350_ASIC_BOARD
#undef  RT6855A_ASIC_BOARD
#define MT7620_ASIC_BOARD 1
#define MT7620_MP 1
#undef  P5_MAC_TO_NONE_MODE
#undef  P5_MAC_TO_PHY_MODE
#define P5_RGMII_TO_MAC_MODE 1
#undef  P5_MII_TO_MAC_MODE
#undef  P5_RMII_TO_MAC_MODE
#define GPIOx_RESET_MODE 1
#undef  P4_MAC_TO_NONE_MODE
#undef  P4_MAC_TO_PHY_MODE
#define P4_RGMII_TO_MAC_MODE 1
#undef  P4_MII_TO_MAC_MODE
#undef  P4_RMII_TO_MAC_MODE
#undef  ON_BOARD_NAND_FLASH_COMPONENT
#define ON_BOARD_SPI_FLASH_COMPONENT 1
#undef  ON_BOARD_SDR
#undef  ON_BOARD_DDR1
#define ON_BOARD_DDR2 1
#undef  ON_BOARD_256M_DRAM_COMPONENT
#define ON_BOARD_512M_DRAM_COMPONENT 1
#undef  ON_BOARD_1024M_DRAM_COMPONENT
#undef  ON_BOARD_2048M_DRAM_COMPONENT
#undef  ON_BOARD_DDR_WIDTH_8
#define ON_BOARD_DDR_WIDTH_16 1
#define ON_BOARD_16BIT_DRAM_BUS 1
#define PDMA_NEW 1
#define RX_SCATTER_GATTER_DMA 1
#undef  UBOOT_RAM
#define UBOOT_ROM 1
#define CPLL_NONE 1
#undef  CPLL_FROM_480MHZ
#undef  CPLL_FROM_XTAL
#undef  CPLL_FROM_CONF
#undef  DUAL_IMAGE_SUPPORT
#undef  LAN_WAN_PARTITION
#define TEXT_BASE 0xBC000000
#undef  TP_MODEL_C20iV1
#define TP_MODEL_C2V5 1
