\hypertarget{group___u_a_r_t___peripheral___access___layer}{}\section{U\+A\+RT Peripheral Access Layer}
\label{group___u_a_r_t___peripheral___access___layer}\index{UART Peripheral Access Layer@{UART Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___u_a_r_t___register___masks}{U\+A\+R\+T Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_a_r_t___type}{U\+A\+R\+T\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE}}~(0x4006\+C000u)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{U\+A\+R\+T2}}~((\mbox{\hyperlink{struct_u_a_r_t___type}{U\+A\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_gacc6561447356c229be264fa294e6cb79}{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ 0u, 0u, U\+A\+R\+T2\+\_\+\+B\+A\+S\+E \}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_ga7b34a38b9492a1e1007b2f66383aef17}{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ (\mbox{\hyperlink{struct_u_a_r_t___type}{U\+A\+R\+T\+\_\+\+Type}} $\ast$)0u, (\+U\+A\+R\+T\+\_\+\+Type $\ast$)0u, U\+A\+R\+T2 \}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_ga84932f7830684ae87059a8343f90095b}{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f}{U\+A\+R\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+I\+R\+Qn}} \}
\item 
\mbox{\Hypertarget{group___u_a_r_t___peripheral___access___layer_ga0f41ca62f0d44fb9c422d8cb59e4b73d}\label{group___u_a_r_t___peripheral___access___layer_ga0f41ca62f0d44fb9c422d8cb59e4b73d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+E\+R\+R\+\_\+\+I\+R\+QS}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f}{U\+A\+R\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___peripheral___access___layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}\label{group___u_a_r_t___peripheral___access___layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}} 
\index{UART Peripheral Access Layer@{UART Peripheral Access Layer}!UART2@{UART2}}
\index{UART2@{UART2}!UART Peripheral Access Layer@{UART Peripheral Access Layer}}
\subsubsection{\texorpdfstring{UART2}{UART2}}
{\footnotesize\ttfamily \#define U\+A\+R\+T2~((\mbox{\hyperlink{struct_u_a_r_t___type}{U\+A\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___u_a_r_t___peripheral___access___layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE}})}

Peripheral U\+A\+R\+T2 base pointer \mbox{\Hypertarget{group___u_a_r_t___peripheral___access___layer_gac9998d643534960b684d45a60b998421}\label{group___u_a_r_t___peripheral___access___layer_gac9998d643534960b684d45a60b998421}} 
\index{UART Peripheral Access Layer@{UART Peripheral Access Layer}!UART2\_BASE@{UART2\_BASE}}
\index{UART2\_BASE@{UART2\_BASE}!UART Peripheral Access Layer@{UART Peripheral Access Layer}}
\subsubsection{\texorpdfstring{UART2\_BASE}{UART2\_BASE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T2\+\_\+\+B\+A\+SE~(0x4006\+C000u)}

Peripheral U\+A\+R\+T2 base address \mbox{\Hypertarget{group___u_a_r_t___peripheral___access___layer_gacc6561447356c229be264fa294e6cb79}\label{group___u_a_r_t___peripheral___access___layer_gacc6561447356c229be264fa294e6cb79}} 
\index{UART Peripheral Access Layer@{UART Peripheral Access Layer}!UART\_BASE\_ADDRS@{UART\_BASE\_ADDRS}}
\index{UART\_BASE\_ADDRS@{UART\_BASE\_ADDRS}!UART Peripheral Access Layer@{UART Peripheral Access Layer}}
\subsubsection{\texorpdfstring{UART\_BASE\_ADDRS}{UART\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ 0u, 0u, U\+A\+R\+T2\+\_\+\+B\+A\+S\+E \}}

Array initializer of U\+A\+RT peripheral base addresses \mbox{\Hypertarget{group___u_a_r_t___peripheral___access___layer_ga7b34a38b9492a1e1007b2f66383aef17}\label{group___u_a_r_t___peripheral___access___layer_ga7b34a38b9492a1e1007b2f66383aef17}} 
\index{UART Peripheral Access Layer@{UART Peripheral Access Layer}!UART\_BASE\_PTRS@{UART\_BASE\_PTRS}}
\index{UART\_BASE\_PTRS@{UART\_BASE\_PTRS}!UART Peripheral Access Layer@{UART Peripheral Access Layer}}
\subsubsection{\texorpdfstring{UART\_BASE\_PTRS}{UART\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ (\mbox{\hyperlink{struct_u_a_r_t___type}{U\+A\+R\+T\+\_\+\+Type}} $\ast$)0u, (\+U\+A\+R\+T\+\_\+\+Type $\ast$)0u, U\+A\+R\+T2 \}}

Array initializer of U\+A\+RT peripheral base pointers \mbox{\Hypertarget{group___u_a_r_t___peripheral___access___layer_ga84932f7830684ae87059a8343f90095b}\label{group___u_a_r_t___peripheral___access___layer_ga84932f7830684ae87059a8343f90095b}} 
\index{UART Peripheral Access Layer@{UART Peripheral Access Layer}!UART\_RX\_TX\_IRQS@{UART\_RX\_TX\_IRQS}}
\index{UART\_RX\_TX\_IRQS@{UART\_RX\_TX\_IRQS}!UART Peripheral Access Layer@{UART Peripheral Access Layer}}
\subsubsection{\texorpdfstring{UART\_RX\_TX\_IRQS}{UART\_RX\_TX\_IRQS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a5475321bd2bac9aae86ed45895c66b1f}{U\+A\+R\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the U\+A\+RT peripheral type 