$date
	Sat May  5 11:25:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$scope module ha $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1$
1!
#40
0!
1"
#60
0$
1#
1!
#80
0#
0!
0"
#100
1$
1!
#120
0!
1"
#140
0$
1#
1!
#160
0#
0!
0"
#180
1$
1!
#200
0!
1"
#220
0$
1#
1!
#240
0#
0!
0"
#260
1$
1!
#280
0!
1"
#300
0$
1#
1!
#320
0#
0!
0"
#340
1$
1!
#360
0!
1"
#380
0$
1#
1!
#400
0#
0!
0"
#420
1$
1!
#440
0!
1"
#460
0$
1#
1!
#480
0#
0!
0"
#500
1$
1!
