Fitter report for top_fpga
Wed Feb 07 22:06:23 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Feb 07 22:06:23 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; top_fpga                                    ;
; Top-level Entity Name              ; top_fpga                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,683 / 10,320 ( 16 % )                     ;
;     Total combinational functions  ; 1,434 / 10,320 ( 14 % )                     ;
;     Dedicated logic registers      ; 901 / 10,320 ( 9 % )                        ;
; Total registers                    ; 901                                         ;
; Total pins                         ; 27 / 92 ( 29 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 33,792 / 423,936 ( 8 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C8        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   5.6%      ;
+----------------------------+-------------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; cam_scl   ; Missing drive strength and slew rate ;
; cam_xclk  ; Missing drive strength and slew rate ;
; cam_pdown ; Missing drive strength and slew rate ;
; cam_reset ; Missing drive strength and slew rate ;
; e_txen    ; Missing drive strength and slew rate ;
; e_tx[0]   ; Missing drive strength and slew rate ;
; e_tx[1]   ; Missing drive strength and slew rate ;
; led       ; Missing drive strength and slew rate ;
; cam_sda   ; Missing drive strength and slew rate ;
+-----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2421 ) ; 0.00 % ( 0 / 2421 )        ; 0.00 % ( 0 / 2421 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2421 ) ; 0.00 % ( 0 / 2421 )        ; 0.00 % ( 0 / 2421 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Post-Fit               ; Placement and Routing        ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1529 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 210 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 680 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 2 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/jichuang/CNN/quartus_prj/output_files/top_fpga.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,683 / 10,320 ( 16 % )   ;
;     -- Combinational with no register       ; 782                       ;
;     -- Register only                        ; 249                       ;
;     -- Combinational with a register        ; 652                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 713                       ;
;     -- 3 input functions                    ; 252                       ;
;     -- <=2 input functions                  ; 469                       ;
;     -- Register only                        ; 249                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1087                      ;
;     -- arithmetic mode                      ; 347                       ;
;                                             ;                           ;
; Total registers*                            ; 901 / 10,732 ( 8 % )      ;
;     -- Dedicated logic registers            ; 901 / 10,320 ( 9 % )      ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 136 / 645 ( 21 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 27 / 92 ( 29 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 8                         ;
; M9Ks                                        ; 5 / 46 ( 11 % )           ;
; Total block memory bits                     ; 33,792 / 423,936 ( 8 % )  ;
; Total block memory implementation bits      ; 46,080 / 423,936 ( 11 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 8 / 10 ( 80 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 3% / 2% / 3%              ;
; Peak interconnect usage (total/H/V)         ; 7% / 6% / 8%              ;
; Maximum fan-out                             ; 293                       ;
; Highest non-global fan-out                  ; 123                       ;
; Total fan-out                               ; 7903                      ;
; Average fan-out                             ; 3.05                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 1087 / 10320 ( 11 % ) ; 144 / 10320 ( 1 % )  ; 452 / 10320 ( 4 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 643                   ; 54                   ; 85                             ; 0                              ;
;     -- Register only                        ; 79                    ; 24                   ; 146                            ; 0                              ;
;     -- Combinational with a register        ; 365                   ; 66                   ; 221                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 549                   ; 52                   ; 112                            ; 0                              ;
;     -- 3 input functions                    ; 132                   ; 32                   ; 88                             ; 0                              ;
;     -- <=2 input functions                  ; 327                   ; 36                   ; 106                            ; 0                              ;
;     -- Register only                        ; 79                    ; 24                   ; 146                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 732                   ; 112                  ; 243                            ; 0                              ;
;     -- arithmetic mode                      ; 276                   ; 8                    ; 63                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 444                   ; 90                   ; 367                            ; 0                              ;
;     -- Dedicated logic registers            ; 444 / 10320 ( 4 % )   ; 90 / 10320 ( < 1 % ) ; 367 / 10320 ( 4 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 84 / 645 ( 13 % )     ; 15 / 645 ( 2 % )     ; 37 / 645 ( 6 % )               ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 27                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 32768                 ; 0                    ; 1024                           ; 0                              ;
; Total RAM block bits                        ; 36864                 ; 0                    ; 9216                           ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 4 / 46 ( 8 % )        ; 0 / 46 ( 0 % )       ; 1 / 46 ( 2 % )                 ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )       ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                 ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 52                    ; 133                  ; 513                            ; 2                              ;
;     -- Registered Input Connections         ; 48                    ; 100                  ; 394                            ; 0                              ;
;     -- Output Connections                   ; 516                   ; 133                  ; 1                              ; 50                             ;
;     -- Registered Output Connections        ; 0                     ; 132                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 5489                  ; 812                  ; 2259                           ; 54                             ;
;     -- Registered Connections               ; 2395                  ; 576                  ; 1058                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 2                     ; 123                  ; 391                            ; 52                             ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                   ; 123                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 391                   ; 123                  ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 52                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 21                    ; 21                   ; 75                             ; 2                              ;
;     -- Output Ports                         ; 9                     ; 39                   ; 28                             ; 2                              ;
;     -- Bidir Ports                          ; 1                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 14                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 28                   ; 17                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                    ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                   ; 17                             ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam_data[0] ; 46    ; 3        ; 7            ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[1] ; 44    ; 3        ; 5            ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[2] ; 43    ; 3        ; 5            ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[3] ; 42    ; 3        ; 3            ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[4] ; 39    ; 3        ; 1            ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[5] ; 38    ; 3        ; 1            ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[6] ; 34    ; 2        ; 0            ; 5            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[7] ; 33    ; 2        ; 0            ; 6            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_hsync   ; 30    ; 2        ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_pclk    ; 31    ; 2        ; 0            ; 7            ; 0            ; 123                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_vsync   ; 28    ; 2        ; 0            ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk         ; 25    ; 2        ; 0            ; 11           ; 21           ; 199                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; e_rx[0]     ; 103   ; 6        ; 34           ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; e_rx[1]     ; 104   ; 6        ; 34           ; 18           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; e_rxclk     ; 105   ; 6        ; 34           ; 19           ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; e_rxdv      ; 100   ; 6        ; 34           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; e_rxer      ; 101   ; 6        ; 34           ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n       ; 91    ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam_pdown ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_reset ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_scl   ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_xclk  ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; e_tx[0]   ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; e_tx[1]   ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; e_txen    ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led       ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------------------------------------------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                      ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------------------------------------------------------+---------------------+
; cam_sda ; 11    ; 1        ; 0            ; 18           ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SDO~4 (inverted) ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+--------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name           ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+--------------------+------------------------+---------------------+---------------------------+
; 9        ; nSTATUS            ; -                      ; -                   ; Dedicated Programming Pin ;
; 14       ; nCONFIG            ; -                      ; -                   ; Dedicated Programming Pin ;
; 15       ; TDI                ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; 16       ; TCK                ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; 18       ; TMS                ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; 20       ; TDO                ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; 21       ; nCE                ; -                      ; -                   ; Dedicated Programming Pin ;
; 92       ; CONF_DONE          ; -                      ; -                   ; Dedicated Programming Pin ;
; 94       ; MSEL0              ; -                      ; -                   ; Dedicated Programming Pin ;
; 96       ; MSEL1              ; -                      ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL2              ; -                      ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL3              ; -                      ; -                   ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO   ; Use as programming pin ; e_rxer              ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR ; Use as regular IO      ; e_rx[0]             ; Dual Purpose Pin          ;
+----------+--------------------+------------------------+---------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 3 / 11 ( 27 % ) ; 2.5V          ; --           ;
; 2        ; 7 / 8 ( 88 % )  ; 2.5V          ; --           ;
; 3        ; 8 / 11 ( 73 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 7 / 10 ( 70 % ) ; 2.5V          ; --           ;
; 7        ; 2 / 13 ( 15 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                  ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage      ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 2        ; 1          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 2          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 6          ; 1        ; led                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 9          ; 1        ; ^nSTATUS            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; cam_scl             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; cam_sda             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; 13       ; 16         ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 14       ; 17         ; 1        ; ^nCONFIG            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; clk                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; cam_vsync           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; cam_hsync           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; cam_pclk            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; cam_xclk            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; cam_data[7]         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; cam_data[6]         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; cam_data[5]         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; cam_data[4]         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; cam_data[3]         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; cam_data[2]         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; cam_data[1]         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; cam_data[0]         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; cam_reset           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; cam_pdown           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 72         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 73         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ; 74         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 55       ; 75         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 83         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 84         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 90         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 67       ; 94         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ; 96         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 97         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 100        ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 102        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 103        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 104        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 106        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 77       ; 107        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 78       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 84       ; 118        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 85       ; 119        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 86       ; 120        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 121        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; rst_n               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 99       ; 137        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 138        ; 6        ; e_rxdv              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; e_rxer              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; e_rx[0]             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; e_rx[1]             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; e_rxclk             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; e_tx[0]             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; e_tx[1]             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; e_txen              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 156        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 157        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 158        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 165        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 125      ; 174        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 175        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ; 176        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 128      ; 177        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 129      ; 178        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 182        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 187        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ; 191        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 201        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; EPAD     ;            ;          ; GND                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; alt_pll_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 600.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 25.0 MHz                                                                        ;
; Freq max lock                 ; 54.18 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 12                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_1                                                                           ;
; Inclk0 signal                 ; clk                                                                             ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_fpga                                                                                               ; 1683 (44)   ; 901 (33)                  ; 0 (0)         ; 33792       ; 5    ; 0            ; 0       ; 0         ; 27   ; 0            ; 782 (10)     ; 249 (0)           ; 652 (34)         ; |top_fpga                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |alt_pll:alt_pll_inst|                                                                               ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_fpga|alt_pll:alt_pll_inst                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_fpga|alt_pll:alt_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |alt_pll_altpll:auto_generated|                                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_fpga|alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;    |camera_if:camera_if_inst|                                                                           ; 399 (68)    ; 103 (56)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 296 (12)     ; 7 (6)             ; 96 (50)          ; |top_fpga|camera_if:camera_if_inst                                                                                                                                                                                                                                                                                                            ; work         ;
;       |I2C_AV_Config:u_I2C_AV_Config|                                                                   ; 331 (45)    ; 47 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 284 (13)     ; 1 (1)             ; 46 (31)          ; |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config                                                                                                                                                                                                                                                                              ; work         ;
;          |I2C_Controller:u0|                                                                            ; 114 (114)   ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (99)      ; 0 (0)             ; 15 (15)          ; |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0                                                                                                                                                                                                                                                            ; work         ;
;          |I2C_OV7670_Config:u_I2C_OV7670_Config|                                                        ; 172 (172)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 0 (0)             ; 0 (0)            ; |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config                                                                                                                                                                                                                                        ; work         ;
;    |cmos1_fifo:cmos1_fifo_inst|                                                                         ; 193 (32)    ; 163 (32)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 64 (0)            ; 99 (32)          ; |top_fpga|cmos1_fifo:cmos1_fifo_inst                                                                                                                                                                                                                                                                                                          ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                               ; 161 (0)     ; 131 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 64 (0)            ; 67 (0)           ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                        ; work         ;
;          |dcfifo_3tl1:auto_generated|                                                                   ; 161 (48)    ; 131 (35)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (13)      ; 64 (32)           ; 67 (3)           ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated                                                                                                                                                                                                                             ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                                                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                             ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                             ; work         ;
;             |a_graycounter_1lc:wrptr_g1p|                                                               ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                 ; work         ;
;             |a_graycounter_677:rdptr_g1p|                                                               ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                 ; work         ;
;             |alt_synch_pipe_2md:ws_dgrp|                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp                                                                                                                                                                                                  ; work         ;
;                |dffpipe_3f9:dffpipe17|                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17                                                                                                                                                                            ; work         ;
;             |alt_synch_pipe_rld:rs_dgwp|                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                                                                                                  ; work         ;
;                |dffpipe_2f9:dffpipe13|                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13                                                                                                                                                                            ; work         ;
;             |altsyncram_vk31:fifo_ram|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram                                                                                                                                                                                                    ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                    ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                     ; work         ;
;             |cntr_64e:cntr_b|                                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b                                                                                                                                                                                                             ; work         ;
;             |dffpipe_pe9:rs_brp|                                                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                          ; work         ;
;             |dffpipe_pe9:rs_bwp|                                                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                          ; work         ;
;    |eth_udp:eth_udp_inst|                                                                               ; 439 (0)     ; 133 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 306 (0)      ; 0 (0)             ; 133 (0)          ; |top_fpga|eth_udp:eth_udp_inst                                                                                                                                                                                                                                                                                                                ; work         ;
;       |crc32:crc32_inst|                                                                                ; 41 (41)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 33 (33)          ; |top_fpga|eth_udp:eth_udp_inst|crc32:crc32_inst                                                                                                                                                                                                                                                                                               ; work         ;
;       |ip_send:ip_send_inst|                                                                            ; 399 (399)   ; 101 (101)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 298 (298)    ; 0 (0)             ; 101 (101)        ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst                                                                                                                                                                                                                                                                                           ; work         ;
;    |mii_to_rmii:mii_to_rmii_inst|                                                                       ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 3 (3)            ; |top_fpga|mii_to_rmii:mii_to_rmii_inst                                                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 144 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (1)       ; 24 (0)            ; 66 (0)           ; |top_fpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 143 (102)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (40)      ; 24 (24)           ; 66 (41)          ; |top_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |top_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |top_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 452 (17)    ; 367 (16)                  ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (1)       ; 146 (8)           ; 221 (0)          ; |top_fpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 443 (0)     ; 351 (0)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (0)       ; 138 (0)           ; 221 (0)          ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 443 (138)   ; 351 (107)                 ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (31)      ; 138 (49)          ; 221 (58)         ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 31 (31)           ; 16 (0)           ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_gr14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 70 (70)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 7 (7)             ; 38 (38)          ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 66 (1)      ; 56 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 45 (0)            ; 19 (1)           ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 48 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (0)            ; 16 (0)           ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 24 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 16 (0)           ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (3)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 9 (0)             ; 2 (1)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 65 (8)      ; 53 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (8)       ; 0 (0)             ; 53 (0)           ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_vei:auto_generated|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; rst_n       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; cam_scl     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_xclk    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_pdown   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_reset   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; e_txen      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; e_tx[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; e_tx[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; e_rxer      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; e_rxdv      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; e_rx[0]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; e_rx[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; led         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_sda     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; e_rxclk     ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; cam_pclk    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; cam_vsync   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_hsync   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[7] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                         ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rst_n                                                                                                                                                                       ;                   ;         ;
; e_rxer                                                                                                                                                                      ;                   ;         ;
; e_rxdv                                                                                                                                                                      ;                   ;         ;
; e_rx[0]                                                                                                                                                                     ;                   ;         ;
; e_rx[1]                                                                                                                                                                     ;                   ;         ;
; cam_sda                                                                                                                                                                     ;                   ;         ;
;      - camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1~0                                                                                     ; 1                 ; 6       ;
;      - camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2~0                                                                                     ; 1                 ; 6       ;
;      - camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3~0                                                                                     ; 1                 ; 6       ;
;      - camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1~0                                                                                     ; 1                 ; 6       ;
;      - camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2~0                                                                                     ; 1                 ; 6       ;
;      - camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3~0                                                                                     ; 1                 ; 6       ;
; clk                                                                                                                                                                         ;                   ;         ;
; e_rxclk                                                                                                                                                                     ;                   ;         ;
;      - mii_to_rmii:mii_to_rmii_inst|eth_tx_dv                                                                                                                               ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]                                                                                                                          ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]                                                                                                                          ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|tx_dv_reg                                                                                                                               ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0]                                                                                                                      ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1]                                                                                                                      ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]                                                                                                                          ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]                                                                                                                          ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|rd_flag                                                                                                                                 ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]                                                                                                                          ; 1                 ; 0       ;
;      - mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]                                                                                                                          ; 1                 ; 0       ;
;      - clk_25m                                                                                                                                                              ; 1                 ; 0       ;
; cam_pclk                                                                                                                                                                    ;                   ;         ;
;      - camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0                       ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1                       ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2                       ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6                       ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[0]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[1]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[2]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[3]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[4]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[5]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[6]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[7]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[8]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[9]                                                                                                                                    ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[10]                                                                                                                                   ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[11]                                                                                                                                   ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[12]                                                                                                                                   ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[13]                                                                                                                                   ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[14]                                                                                                                                   ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|h_cnt[15]                                                                                                                                   ; 1                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r1[6]                                                                                                                              ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r1[7]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r1[5]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r1[2]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r1[1]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r1[3]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r1[0]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r1[4]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r0[7]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r0[4]                                                                                                                              ; 0                 ; 0       ;
;      - camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                              ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; 0                 ; 0       ;
;      - cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; 0                 ; 0       ;
; cam_vsync                                                                                                                                                                   ;                   ;         ;
;      - camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                              ; 1                 ; 6       ;
; cam_hsync                                                                                                                                                                   ;                   ;         ;
;      - camera_if:camera_if_inst|cam_hsync_r~1                                                                                                                               ; 0                 ; 6       ;
; cam_data[6]                                                                                                                                                                 ;                   ;         ;
;      - camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                              ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                                                             ; 0                 ; 6       ;
; cam_data[0]                                                                                                                                                                 ;                   ;         ;
;      - camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                                                                                             ; 1                 ; 6       ;
; cam_data[1]                                                                                                                                                                 ;                   ;         ;
;      - camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                              ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]~feeder                                                                                                             ; 0                 ; 6       ;
; cam_data[2]                                                                                                                                                                 ;                   ;         ;
;      - camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                              ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder                                                                                                             ; 0                 ; 6       ;
; cam_data[3]                                                                                                                                                                 ;                   ;         ;
;      - camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                    ; 1                 ; 6       ;
; cam_data[7]                                                                                                                                                                 ;                   ;         ;
;      - camera_if:camera_if_inst|cam_data_r0[7]                                                                                                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]~feeder                                                                                                             ; 1                 ; 6       ;
; cam_data[4]                                                                                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                 ; 0                 ; 6       ;
;      - camera_if:camera_if_inst|cam_data_r0[4]~feeder                                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder                                                                                                             ; 0                 ; 6       ;
; cam_data[5]                                                                                                                                                                 ;                   ;         ;
;      - camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                              ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                    ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|locked                                                                                                                                                                                                    ; LCCOMB_X1_Y1_N18   ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|locked                                                                                                                                                                                                    ; LCCOMB_X1_Y1_N18   ; 175     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                          ; PLL_1              ; 48      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                          ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0     ; 293     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cam_pclk                                                                                                                                                                                                                                                                             ; PIN_31             ; 123     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|Equal4~0                                                                                                                                                                                                                                                    ; LCCOMB_X2_Y7_N26   ; 135     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SDO~4                                                                                                                                                                                                       ; LCCOMB_X17_Y10_N8  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]~12                                                                                                                                                                                            ; LCCOMB_X19_Y8_N28  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]~13                                                                                                                                                                                                               ; LCCOMB_X16_Y11_N12 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LessThan0~4                                                                                                                                                                                                                   ; LCCOMB_X28_Y9_N2   ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_negclk                                                                                                                                                                                                                    ; LCCOMB_X28_Y9_N12  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO~0                                                                                                                                                                                                                     ; LCCOMB_X17_Y11_N6  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                                                                                                                                              ; FF_X2_Y7_N31       ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                                                                                                                                              ; FF_X2_Y7_N15       ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; camera_if:camera_if_inst|v_cnt[10]~18                                                                                                                                                                                                                                                ; LCCOMB_X2_Y7_N10   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                  ; PIN_25             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                  ; PIN_25             ; 198     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clk_25m                                                                                                                                                                                                                                                                              ; FF_X33_Y16_N9      ; 237     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|_~0                                                                                                                                                                          ; LCCOMB_X14_Y9_N28  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|valid_rdreq~0                                                                                                                                                                ; LCCOMB_X16_Y8_N12  ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|valid_wrreq~0                                                                                                                                                                ; LCCOMB_X14_Y9_N2   ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; e_rxclk                                                                                                                                                                                                                                                                              ; PIN_105            ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[29]~9                                                                                                                                                                                                                                 ; LCCOMB_X25_Y12_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal1~1                                                                                                                                                                                                                                   ; LCCOMB_X24_Y15_N4  ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|always3~4                                                                                                                                                                                                                                  ; LCCOMB_X26_Y16_N28 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[8]~47                                                                                                                                                                                                                            ; LCCOMB_X24_Y15_N30 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[4]~11                                                                                                                                                                                                                                  ; LCCOMB_X24_Y15_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[4]~13                                                                                                                                                                                                                                  ; LCCOMB_X24_Y15_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_add[4]~16                                                                                                                                                                                                                              ; LCCOMB_X24_Y16_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_send_bit[2]~3                                                                                                                                                                                                                          ; LCCOMB_X23_Y16_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[10]~41                                                                                                                                                                                                                            ; LCCOMB_X26_Y16_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][8]~16                                                                                                                                                                                                                       ; LCCOMB_X24_Y15_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|sw_en                                                                                                                                                                                                                                      ; FF_X24_Y16_N9      ; 51      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg                                                                                                                                                                                                                                               ; FF_X33_Y16_N1      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reset_init[5]                                                                                                                                                                                                                                                                        ; FF_X33_Y12_N9      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reset_init[5]                                                                                                                                                                                                                                                                        ; FF_X33_Y12_N9      ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; FF_X17_Y15_N21     ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; LCCOMB_X18_Y16_N30 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; LCCOMB_X18_Y16_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; LCCOMB_X18_Y13_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                        ; LCCOMB_X19_Y16_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; LCCOMB_X19_Y16_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                        ; LCCOMB_X17_Y17_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; FF_X17_Y17_N13     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; FF_X18_Y17_N17     ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                          ; LCCOMB_X17_Y17_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                   ; LCCOMB_X17_Y15_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                   ; LCCOMB_X18_Y13_N10 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                  ; LCCOMB_X17_Y15_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                             ; LCCOMB_X18_Y15_N4  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                             ; LCCOMB_X17_Y15_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; FF_X21_Y15_N5      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; FF_X21_Y17_N1      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; FF_X17_Y15_N17     ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; FF_X18_Y13_N17     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; LCCOMB_X21_Y17_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; FF_X19_Y17_N17     ; 29      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                ; LCCOMB_X21_Y18_N4  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                ; LCCOMB_X21_Y18_N22 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                              ; FF_X21_Y20_N17     ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; LCCOMB_X18_Y19_N20 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                              ; LCCOMB_X18_Y18_N26 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                              ; LCCOMB_X18_Y18_N28 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                ; FF_X18_Y18_N9      ; 130     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                       ; LCCOMB_X19_Y18_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; LCCOMB_X21_Y19_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; LCCOMB_X18_Y19_N22 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                ; LCCOMB_X17_Y20_N16 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; LCCOMB_X18_Y18_N20 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0 ; LCCOMB_X17_Y20_N14 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0    ; LCCOMB_X18_Y20_N2  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; LCCOMB_X18_Y18_N0  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; LCCOMB_X18_Y18_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~12                                                                                                                                      ; LCCOMB_X23_Y18_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~10                                                                                                                                 ; LCCOMB_X23_Y18_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                    ; LCCOMB_X18_Y18_N16 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~35                                                                                                                                                   ; LCCOMB_X19_Y18_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                               ; LCCOMB_X21_Y18_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; LCCOMB_X18_Y18_N10 ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|locked                                     ; LCCOMB_X1_Y1_N18 ; 175     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0]                           ; PLL_1            ; 48      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0   ; 293     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; camera_if:camera_if_inst|Equal4~0                                                                                     ; LCCOMB_X2_Y7_N26 ; 135     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; clk                                                                                                                   ; PIN_25           ; 198     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk_25m                                                                                                               ; FF_X33_Y16_N9    ; 237     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; reset_init[5]                                                                                                         ; FF_X33_Y12_N9    ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X18_Y18_N9    ; 130     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cam_pclk~input                                                                                                                                                                                                                                                                                                                                    ; 123     ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                                                                                                                               ; 90      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                                                                                                                               ; 85      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                                                                                                                               ; 85      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                                                                                                                               ; 73      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                                                                                                                               ; 69      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                                                                                                                               ; 62      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                                                                                                                               ; 60      ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                             ; 59      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|sw_en                                                                                                                                                                                                                                                                                                   ; 51      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                            ; 51      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_send_bit[0]                                                                                                                                                                                                                                                                                         ; 47      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_send_bit[1]                                                                                                                                                                                                                                                                                         ; 46      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                     ; 45      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[1]                                                                                                                                                                                                                                                                                                  ; 41      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[0]                                                                                                                                                                                                                                                                                                  ; 37      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[2]                                                                                                                                                                                                                                                                                                  ; 35      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                            ; 34      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                  ; 33      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|crc_clr                                                                                                                                                                                                                                                                                                 ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~35                                                                                                                                                                                                                ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                           ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                           ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                  ; 32      ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[29]~9                                                                                                                                                                                                                                                                                              ; 32      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                            ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                 ; 29      ;
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|locked                                                                                                                                                                                                                                                                 ; 28      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                                                                                                                    ; 27      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                            ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                 ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                             ; 26      ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                             ; 25      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                       ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                      ; 23      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                            ; 23      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                            ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                          ; 22      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|state.IDLE                                                                                                                                                                                                                                                                                              ; 22      ;
; camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                                                                                                                                                                                                           ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                   ; 20      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[8]~47                                                                                                                                                                                                                                                                                         ; 19      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal1~1                                                                                                                                                                                                                                                                                                ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                 ; 18      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_send_bit[2]                                                                                                                                                                                                                                                                                         ; 18      ;
; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                                                                                                                                                                                                           ; 17      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|always3~4                                                                                                                                                                                                                                                                                               ; 17      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_negclk                                                                                                                                                                                                                                                                                 ; 17      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LessThan0~4                                                                                                                                                                                                                                                                                ; 17      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                                                                                                                               ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                        ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                            ; 16      ;
; camera_if:camera_if_inst|v_cnt[10]~18                                                                                                                                                                                                                                                                                                             ; 16      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[10]~41                                                                                                                                                                                                                                                                                         ; 16      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][8]~16                                                                                                                                                                                                                                                                                    ; 16      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|state.SEND_DATA                                                                                                                                                                                                                                                                                         ; 16      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][10]                                                                                                                                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                             ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                             ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                              ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                  ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                  ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                       ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                         ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                                                                   ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                              ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                        ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                      ; 14      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_len[10]                                                                                                                                                                                                                                                                                            ; 14      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[3]                                                                                                                                                                                                                                                                                                  ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_3~0                                                                                                                                                                                                                           ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                    ; 13      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|state.IP_UDP_HEAD                                                                                                                                                                                                                                                                                       ; 13      ;
; e_rxclk~input                                                                                                                                                                                                                                                                                                                                     ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                 ; 12      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|state.CRC                                                                                                                                                                                                                                                                                               ; 12      ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                    ; 11      ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                    ; 11      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal9~0                                                                                                                                                                                                                                                                                                ; 11      ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                                                                                                                    ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                   ; 10      ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                    ; 10      ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                    ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                          ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                   ; 9       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                    ; 9       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                    ; 9       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                    ; 9       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                    ; 9       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|state.PACKET_HEAD                                                                                                                                                                                                                                                                                       ; 9       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|state.ETH_HEAD                                                                                                                                                                                                                                                                                          ; 9       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][7]                                                                                                                                                                                                                                                                                       ; 9       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_tx_data[2]                                                                                                                                                                                                                                                                                          ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                   ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                       ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]~4                                                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                        ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                   ; 8       ;
; camera_if:camera_if_inst|Equal1~1                                                                                                                                                                                                                                                                                                                 ; 8       ;
; camera_if:camera_if_inst|Equal1~0                                                                                                                                                                                                                                                                                                                 ; 8       ;
; camera_if:camera_if_inst|Equal0~4                                                                                                                                                                                                                                                                                                                 ; 8       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_next~4                                                                                                                                                                                                                                                                                                  ; 8       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_tx_data[0]                                                                                                                                                                                                                                                                                          ; 8       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                                                                                                                                                  ; 8       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO~0                                                                                                                                                                                                                                                                                  ; 8       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                     ; 8       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Decoder0~0                                                                                                                                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                   ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                       ; 7       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|_~0                                                                                                                                                                                                                                       ; 7       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                                                                                                                                                                                                 ; 7       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                                                                                                                                                                                                 ; 7       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                    ; 7       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_next~7                                                                                                                                                                                                                                                                                                  ; 7       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[29]                                                                                                                                                                                                                                                                                                ; 7       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_tx_data[1]                                                                                                                                                                                                                                                                                          ; 7       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_tx_data[3]                                                                                                                                                                                                                                                                                          ; 7       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]~13                                                                                                                                                                                                                                                                            ; 7       ;
; reset_init[5]                                                                                                                                                                                                                                                                                                                                     ; 7       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                                                                                                                                                      ; 7       ;
; cam_sda~input                                                                                                                                                                                                                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                             ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                                                                                                                                                                                                 ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                                                                                                                                                                                                 ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                                                                                                                                                                                                 ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                                                                                                                                                                                                 ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                                ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                ; 6       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                                                                                                                                                                                               ; 6       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[31]                                                                                                                                                                                                                                                                                                ; 6       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal1~0                                                                                                                                                                                                                                                                                                ; 6       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|state.CHECK_SUM                                                                                                                                                                                                                                                                                         ; 6       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Decoder0~2                                                                                                                                                                                                                                                               ; 6       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Decoder0~1                                                                                                                                                                                                                                                               ; 6       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]~12                                                                                                                                                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                           ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                       ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~2                                                                                                                                                                                                                           ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                             ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                                                                                                                                                                                                 ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                                                                                                                                                                                                 ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                                                                                                                                                                                                 ; 5       ;
; camera_if:camera_if_inst|Equal2~0                                                                                                                                                                                                                                                                                                                 ; 5       ;
; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                                                                                                                                                                                                 ; 5       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_add[4]~16                                                                                                                                                                                                                                                                                           ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                                ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]                                                                                                                                                                                                                                ; 5       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10]                                                                                                                                                                                                                               ; 5       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[28]                                                                                                                                                                                                                                                                                                ; 5       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_next~2                                                                                                                                                                                                                                                                                                  ; 5       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[4]~13                                                                                                                                                                                                                                                                                               ; 5       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[4]~11                                                                                                                                                                                                                                                                                               ; 5       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[30]                                                                                                                                                                                                                                                                                                ; 5       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|crc_en                                                                                                                                                                                                                                                                                                  ; 5       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LessThan1~1                                                                                                                                                                                                                                                                                ; 5       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[8]                                                                                                                                                                                                                                                                                             ; 5       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[9]                                                                                                                                                                                                                                                                                             ; 5       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[4]                                                                                                                                                                                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~10                                                                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~12                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~6                                                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~17                                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                             ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell                                                                                                                                                                                          ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                                                                                                                                                                                                           ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                                                                                                                                                                                                       ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[5]~0                                                                                                                                                                                                ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                                                                                                                                                                                                           ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                                       ; 4       ;
; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                                                                                                                                                                                                 ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                                                                                                                                                                           ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                   ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                    ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|ram_address_a[11]                                                                                                                                                                                                                         ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                                                                                                                                                                                                      ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                                                                                                                                                                                                      ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                                                                                                                                                                                                      ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                                                                                                                                                                                                      ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[3]                                                                                                                                                                               ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[6]                                                                                                                                                                               ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[9]                                                                                                                                                                               ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                                ; 4       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[10]                                                                                                                                                                              ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][16]                                                                                                                                                                                                                                                                                      ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_send_bit[2]~0                                                                                                                                                                                                                                                                                       ; 4       ;
; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg                                                                                                                                                                                                                                                                                                            ; 4       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                                                                                                                               ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[14]                                                                                                                                                                                                                                                                                            ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[15]                                                                                                                                                                                                                                                                                            ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[11]                                                                                                                                                                                                                                                                                            ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[12]                                                                                                                                                                                                                                                                                            ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[13]                                                                                                                                                                                                                                                                                            ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[10]                                                                                                                                                                                                                                                                                            ; 4       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][29]                                                                                                                                                                                                                                                                                      ; 4       ;
; cam_data[5]~input                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; cam_data[4]~input                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; cam_data[7]~input                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; cam_data[3]~input                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; cam_data[2]~input                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; cam_data[1]~input                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; cam_data[0]~input                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; cam_data[6]~input                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[1]                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[2]                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[0]                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                  ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~0                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                                                                                                                                                                                                 ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                                                                                                                                                                                                ; 3       ;
; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                                                                                                                                                                                               ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                                                                                                                                                                                               ; 3       ;
; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[2]                                                                                                                                                                               ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[5]                                                                                                                                                                               ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                                ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[8]                                                                                                                                                                               ; 3       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_next~5                                                                                                                                                                                                                                                                                                  ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_send_bit[2]~3                                                                                                                                                                                                                                                                                       ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_send_bit[2]~1                                                                                                                                                                                                                                                                                       ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|always3~3                                                                                                                                                                                                                                                                                               ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal8~6                                                                                                                                                                                                                                                                                                ; 3       ;
; LessThan0~0                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[24]                                                                                                                                                                                                                                                                                                ; 3       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[25]                                                                                                                                                                                                                                                                                                ; 3       ;
; mii_to_rmii:mii_to_rmii_inst|rd_flag                                                                                                                                                                                                                                                                                                              ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                                                                                                                                                    ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                                                                                                                                                    ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END~4                                                                                                                                                                                                                                                                    ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                                                                                                                               ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END~0                                                                                                                                                                                                                                                                    ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                                                                                                                               ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LessThan1~0                                                                                                                                                                                                                                                                                ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|comb~0                                                                                                                                                                                                                                                                   ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Equal0~0                                                                                                                                                                                                                                                                 ; 3       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                              ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[4]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[12]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[20]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[28]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[24]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[16]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[8]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[0]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[3]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[11]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[19]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[27]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[25]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[17]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[9]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[1]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[5]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[13]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[21]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[29]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[26]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[18]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[10]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[2]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[7]                                                                                                                                                                                                           ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[15]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[23]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[31]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[30]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[22]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[14]                                                                                                                                                                                                          ; 3       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|q_b[6]                                                                                                                                                                                                           ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[4]                                                                                                                                                                                                                                                                                             ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[5]                                                                                                                                                                                                                                                                                             ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[6]                                                                                                                                                                                                                                                                                             ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[7]                                                                                                                                                                                                                                                                                             ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[0]                                                                                                                                                                                                                                                                                             ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[1]                                                                                                                                                                                                                                                                                             ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[2]                                                                                                                                                                                                                                                                                             ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[3]                                                                                                                                                                                                                                                                                             ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][21]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][25]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][17]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][23]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][27]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][31]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][19]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][20]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][24]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][28]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][22]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][26]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][30]                                                                                                                                                                                                                                                                                      ; 3       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][18]                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~9                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~4                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~2                                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                  ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~5                                                                                                                                                                                                           ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~2                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|f_cnt[3]~2                                                                                                                                                                                                                                                                                                               ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                                                                                                                                                                                                           ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                                                                                                                                                                                                        ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                                                                                                                                                                                                        ; 2       ;
; camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|cam_data_r0[4]                                                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|cam_data_r0[7]                                                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                                                                                                                                                                                                      ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                                                                                                                                                                                                      ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[0]                                                                                                                                                                               ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[1]                                                                                                                                                                               ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[4]                                                                                                                                                                               ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[7]                                                                                                                                                                               ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_next~6                                                                                                                                                                                                                                                                                                  ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_next~3                                                                                                                                                                                                                                                                                                  ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|always3~2                                                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|LessThan1~7                                                                                                                                                                                                                                                                                             ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal8~4                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal8~3                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal8~2                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Equal8~1                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|send_en_r                                                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|always7~1                                                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|always10~0                                                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[18]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[26]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[22]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[2]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[14]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[6]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[10]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_tx_data~75                                                                                                                                                                                                                                                                                          ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][5]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][13]                                                                                                                                                                                                                                                                                      ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][9]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][1]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[16]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[20]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[0]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[12]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[4]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[8]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][7]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][11]                                                                                                                                                                                                                                                                                      ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][3]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][15]                                                                                                                                                                                                                                                                                      ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][4]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][8]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][12]                                                                                                                                                                                                                                                                                      ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][0]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[19]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[27]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[23]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[3]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[15]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[7]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[11]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[17]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[21]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[1]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[13]                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[5]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[9]                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][6]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][10]                                                                                                                                                                                                                                                                                      ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][2]                                                                                                                                                                                                                                                                                       ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][14]                                                                                                                                                                                                                                                                                      ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Mux13~3                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Mux13~2                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Mux13~0                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~7                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~6                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~0                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~1                                                                                                                                                                                                                                                                   ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Selector8~0                                                                                                                                                                                                                                                              ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Selector9~1                                                                                                                                                                                                                                                              ; 2       ;
; reset_init[0]                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACK~2                                                                                                                                                                                                                                                                    ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                                                                                                                                                                    ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                                                                                                                                                    ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                                                                                                                                                    ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                                                                                                                                                    ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END~2                                                                                                                                                                                                                                                                    ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Selector6~0                                                                                                                                                                                                                                                              ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                                                                                                                                  ; 2       ;
; led_r                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~0                                                                                                                                                                                                                                                                   ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Equal3~1                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Equal0~1                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[15]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|h_cnt[14]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|h_cnt[13]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|h_cnt[12]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|h_cnt[9]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[11]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|h_cnt[10]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|h_cnt[8]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[6]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[5]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[4]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[7]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[3]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[2]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[1]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|h_cnt[0]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_comb_bita1~0                                                                                                                                                                                                      ; 2       ;
; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                                                                                                                                                                                                ; 2       ;
; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                                                                                                                                                                                                 ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[5]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[13]                                                                                                                                                                                                                                                                                           ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[9]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[1]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[7]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[11]                                                                                                                                                                                                                                                                                           ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[3]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[15]                                                                                                                                                                                                                                                                                           ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[4]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[8]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[12]                                                                                                                                                                                                                                                                                           ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[0]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[6]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[10]                                                                                                                                                                                                                                                                                           ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[2]                                                                                                                                                                                                                                                                                            ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[14]                                                                                                                                                                                                                                                                                           ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|Add13~20                                                                                                                                                                                                                                                                                                ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_add[0]                                                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_add[1]                                                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_add[2]                                                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_add[3]                                                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_add[4]                                                                                                                                                                                                                                                                                              ; 2       ;
; timer[24]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[23]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[22]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[21]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[20]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[19]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[18]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[17]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[16]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[15]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[14]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[13]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[12]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[11]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[10]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; timer[9]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[8]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[7]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[6]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[5]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[4]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[3]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[2]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[1]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; timer[0]                                                                                                                                                                                                                                                                                                                                          ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                                                            ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                           ; 2       ;
; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                           ; 2       ;
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder                                                                                                                                                                   ; 1       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][7]~feeder                                                                                                                                                                                                                                                                                ; 1       ;
; alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|pll_lock_sync~feeder                                                                                                                                                                                                                                                   ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                         ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                         ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                         ; 1       ;
; cam_hsync~input                                                                                                                                                                                                                                                                                                                                   ; 1       ;
; cam_vsync~input                                                                                                                                                                                                                                                                                                                                   ; 1       ;
; clk~input                                                                                                                                                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]~21                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~6                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~11                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~7                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~6                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~5                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~4                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~17                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~16                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[14]~14                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~15                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~15                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~14                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[13]~13                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~14                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~14                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~13                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~13                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[12]~12                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~13                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~13                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~13                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~12                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~12                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[11]~11                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~12                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~12                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~11                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~11                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[10]~10                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~11                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~11                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~10                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~10                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[9]~9                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~10                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~10                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~9                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~9                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[8]~8                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~9                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~9                                                                                                                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~8                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~8                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[7]~7                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~8                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~8                                                                                                                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~7                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~7                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[6]~6                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~7                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~7                                                                                                                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~6                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~6                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[5]~5                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~6                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~6                                                                                                                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~5                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~5                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[4]~4                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~5                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~5                                                                                                                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~4                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~4                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[3]~3                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~4                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~1                                                                                                                                                                                     ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 8            ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X15_Y8_N0, M9K_X15_Y7_N0, M9K_X15_Y9_N0, M9K_X15_Y10_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None ; M9K_X15_Y16_N0                                              ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 1,677 / 32,401 ( 5 % )  ;
; C16 interconnects     ; 18 / 1,326 ( 1 % )      ;
; C4 interconnects      ; 715 / 21,816 ( 3 % )    ;
; Direct links          ; 385 / 32,401 ( 1 % )    ;
; Global clocks         ; 8 / 10 ( 80 % )         ;
; Local interconnects   ; 1,050 / 10,320 ( 10 % ) ;
; R24 interconnects     ; 18 / 1,289 ( 1 % )      ;
; R4 interconnects      ; 827 / 28,186 ( 3 % )    ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.38) ; Number of LABs  (Total = 136) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 6                             ;
; 3                                           ; 4                             ;
; 4                                           ; 2                             ;
; 5                                           ; 3                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 3                             ;
; 9                                           ; 5                             ;
; 10                                          ; 4                             ;
; 11                                          ; 1                             ;
; 12                                          ; 3                             ;
; 13                                          ; 3                             ;
; 14                                          ; 6                             ;
; 15                                          ; 10                            ;
; 16                                          ; 74                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.60) ; Number of LABs  (Total = 136) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 58                            ;
; 1 Clock                            ; 79                            ;
; 1 Clock enable                     ; 34                            ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 7                             ;
; 2 Clock enables                    ; 16                            ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.39) ; Number of LABs  (Total = 136) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 3                             ;
; 3                                            ; 5                             ;
; 4                                            ; 1                             ;
; 5                                            ; 3                             ;
; 6                                            ; 2                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 4                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 2                             ;
; 14                                           ; 0                             ;
; 15                                           ; 5                             ;
; 16                                           ; 23                            ;
; 17                                           ; 2                             ;
; 18                                           ; 2                             ;
; 19                                           ; 0                             ;
; 20                                           ; 3                             ;
; 21                                           ; 7                             ;
; 22                                           ; 3                             ;
; 23                                           ; 9                             ;
; 24                                           ; 6                             ;
; 25                                           ; 5                             ;
; 26                                           ; 3                             ;
; 27                                           ; 5                             ;
; 28                                           ; 8                             ;
; 29                                           ; 3                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.23) ; Number of LABs  (Total = 136) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 22                            ;
; 2                                               ; 16                            ;
; 3                                               ; 19                            ;
; 4                                               ; 7                             ;
; 5                                               ; 10                            ;
; 6                                               ; 4                             ;
; 7                                               ; 7                             ;
; 8                                               ; 7                             ;
; 9                                               ; 11                            ;
; 10                                              ; 6                             ;
; 11                                              ; 2                             ;
; 12                                              ; 8                             ;
; 13                                              ; 2                             ;
; 14                                              ; 1                             ;
; 15                                              ; 2                             ;
; 16                                              ; 10                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.85) ; Number of LABs  (Total = 136) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 4                             ;
; 3                                            ; 10                            ;
; 4                                            ; 12                            ;
; 5                                            ; 9                             ;
; 6                                            ; 9                             ;
; 7                                            ; 8                             ;
; 8                                            ; 10                            ;
; 9                                            ; 5                             ;
; 10                                           ; 6                             ;
; 11                                           ; 6                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 6                             ;
; 15                                           ; 4                             ;
; 16                                           ; 4                             ;
; 17                                           ; 8                             ;
; 18                                           ; 2                             ;
; 19                                           ; 4                             ;
; 20                                           ; 3                             ;
; 21                                           ; 5                             ;
; 22                                           ; 2                             ;
; 23                                           ; 1                             ;
; 24                                           ; 0                             ;
; 25                                           ; 2                             ;
; 26                                           ; 1                             ;
; 27                                           ; 2                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 27           ; 0            ; 27           ; 0            ; 0            ; 31        ; 27           ; 0            ; 31        ; 31        ; 0            ; 9            ; 0            ; 0            ; 19           ; 0            ; 9            ; 19           ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 31        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 31           ; 4            ; 31           ; 31           ; 0         ; 4            ; 31           ; 0         ; 0         ; 31           ; 22           ; 31           ; 31           ; 12           ; 31           ; 22           ; 12           ; 31           ; 31           ; 31           ; 22           ; 31           ; 31           ; 31           ; 31           ; 31           ; 0         ; 31           ; 31           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_scl             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_xclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pdown           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_reset           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; e_txen              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; e_tx[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; e_tx[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; e_rxer              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; e_rxdv              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; e_rx[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; e_rx[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_sda             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; e_rxclk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_vsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_hsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; cmos_pclk            ; 4.1               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                           ;
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register ; Destination Register                                                                                                                                              ; Delay Added in ns ;
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cam_pclk        ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a4~portb_address_reg0 ; 0.889             ;
; e_rxclk         ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0]                                                                                                                   ; 0.064             ;
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 2 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10E22C8 for design "top_fpga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_3tl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2f9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {alt_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Warning (332060): Node: clk_25m was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_50m (Rise) to clk_50m (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From clk_net (Fall) to clk_net (Rise) (setup and hold)
    Critical Warning (332169): From clk_net (Rise) to clk_net (Fall) (setup and hold)
    Critical Warning (332169): From clk_net (Fall) to clk_net (Fall) (setup and hold)
    Critical Warning (332169): From alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000      clk_50m
    Info (332111):   40.000      clk_net
    Info (332111):   40.000    cmos_pclk
Info (176353): Automatically promoted node alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clk_25m 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clk_25m~0
Info (176353): Automatically promoted node alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node timer[0]
        Info (176357): Destination node timer[1]
        Info (176357): Destination node timer[2]
        Info (176357): Destination node timer[3]
        Info (176357): Destination node timer[4]
        Info (176357): Destination node timer[5]
        Info (176357): Destination node timer[6]
        Info (176357): Destination node timer[7]
        Info (176357): Destination node timer[8]
        Info (176357): Destination node timer[9]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node camera_if:camera_if_inst|Equal4~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node camera_if:camera_if_inst|f_cnt[0]~5
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node reset_init[5] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Add0~8
        Info (176357): Destination node reset_init[4]
        Info (176357): Destination node reset_init[3]
        Info (176357): Destination node reset_init[2]
        Info (176357): Destination node reset_init[1]
        Info (176357): Destination node reset_init[0]
        Info (176357): Destination node reset_init[5]~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "cam_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.33 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file D:/jichuang/CNN/quartus_prj/output_files/top_fpga.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 5410 megabytes
    Info: Processing ended: Wed Feb 07 22:06:25 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:24


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/jichuang/CNN/quartus_prj/output_files/top_fpga.fit.smsg.


