-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hier_func_popcnt is
port (
    ap_ready : OUT STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of hier_func_popcnt is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv16_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001001";
    constant ap_const_lv16_A : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001010";
    constant ap_const_lv16_B : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001011";
    constant ap_const_lv16_C : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001100";
    constant ap_const_lv16_D : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001101";
    constant ap_const_lv16_E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001110";
    constant ap_const_lv16_F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal p_Result_s_fu_44_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_56_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_68_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln700_fu_64_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln700_31_fu_76_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_fu_80_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln791_fu_52_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_2_fu_86_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_3_fu_96_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_fu_120_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln700_32_fu_92_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln700_33_fu_104_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln791_24_fu_128_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln700_34_fu_140_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_32_fu_150_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln791_23_fu_116_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_33_fu_156_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln700_35_fu_162_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln700_31_fu_144_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln700_6_fu_166_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_7_fu_176_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_fu_212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_fu_224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_fu_236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_13_fu_248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_fu_260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln700_36_fu_172_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln700_37_fu_184_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln791_25_fu_196_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln791_26_fu_208_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_35_fu_278_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln700_39_fu_284_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_34_fu_272_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln791_27_fu_220_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln791_28_fu_232_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_37_fu_294_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln791_30_fu_256_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln700_38_fu_268_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_38_fu_304_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln791_29_fu_244_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln700_39_fu_310_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln700_41_fu_316_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln700_40_fu_300_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln700_40_fu_320_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln700_42_fu_326_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_36_fu_288_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_14_fu_330_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_15_fu_340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln700_43_fu_336_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln700_44_fu_348_p1 : STD_LOGIC_VECTOR (4 downto 0);


begin



    add_ln700_14_fu_330_p2 <= std_logic_vector(unsigned(zext_ln700_42_fu_326_p1) + unsigned(add_ln700_36_fu_288_p2));
    add_ln700_2_fu_86_p2 <= std_logic_vector(unsigned(add_ln700_fu_80_p2) + unsigned(zext_ln791_fu_52_p1));
    add_ln700_31_fu_144_p2 <= std_logic_vector(unsigned(zext_ln700_32_fu_92_p1) + unsigned(zext_ln700_33_fu_104_p1));
    add_ln700_32_fu_150_p2 <= std_logic_vector(unsigned(zext_ln791_24_fu_128_p1) + unsigned(zext_ln700_34_fu_140_p1));
    add_ln700_33_fu_156_p2 <= std_logic_vector(unsigned(add_ln700_32_fu_150_p2) + unsigned(zext_ln791_23_fu_116_p1));
    add_ln700_34_fu_272_p2 <= std_logic_vector(unsigned(zext_ln700_36_fu_172_p1) + unsigned(zext_ln700_37_fu_184_p1));
    add_ln700_35_fu_278_p2 <= std_logic_vector(unsigned(zext_ln791_25_fu_196_p1) + unsigned(zext_ln791_26_fu_208_p1));
    add_ln700_36_fu_288_p2 <= std_logic_vector(unsigned(zext_ln700_39_fu_284_p1) + unsigned(add_ln700_34_fu_272_p2));
    add_ln700_37_fu_294_p2 <= std_logic_vector(unsigned(zext_ln791_27_fu_220_p1) + unsigned(zext_ln791_28_fu_232_p1));
    add_ln700_38_fu_304_p2 <= std_logic_vector(unsigned(zext_ln791_30_fu_256_p1) + unsigned(zext_ln700_38_fu_268_p1));
    add_ln700_39_fu_310_p2 <= std_logic_vector(unsigned(add_ln700_38_fu_304_p2) + unsigned(zext_ln791_29_fu_244_p1));
    add_ln700_40_fu_320_p2 <= std_logic_vector(unsigned(zext_ln700_41_fu_316_p1) + unsigned(zext_ln700_40_fu_300_p1));
    add_ln700_6_fu_166_p2 <= std_logic_vector(unsigned(zext_ln700_35_fu_162_p1) + unsigned(add_ln700_31_fu_144_p2));
    add_ln700_fu_80_p2 <= std_logic_vector(unsigned(zext_ln700_fu_64_p1) + unsigned(zext_ln700_31_fu_76_p1));
    ap_ready <= ap_const_logic_1;
    ap_return <= std_logic_vector(unsigned(zext_ln700_43_fu_336_p1) + unsigned(zext_ln700_44_fu_348_p1));
    p_Result_10_fu_212_p3 <= x_V(10 downto 10);
    p_Result_11_fu_224_p3 <= x_V(11 downto 11);
    p_Result_12_fu_236_p3 <= x_V(12 downto 12);
    p_Result_13_fu_248_p3 <= x_V(13 downto 13);
    p_Result_14_fu_260_p3 <= x_V(14 downto 14);
    p_Result_15_fu_340_p3 <= x_V(15 downto 15);
    p_Result_1_fu_56_p3 <= x_V(1 downto 1);
    p_Result_2_fu_68_p3 <= x_V(2 downto 2);
    p_Result_3_fu_96_p3 <= x_V(3 downto 3);
    p_Result_4_fu_108_p3 <= x_V(4 downto 4);
    p_Result_5_fu_120_p3 <= x_V(5 downto 5);
    p_Result_6_fu_132_p3 <= x_V(6 downto 6);
    p_Result_7_fu_176_p3 <= x_V(7 downto 7);
    p_Result_8_fu_188_p3 <= x_V(8 downto 8);
    p_Result_9_fu_200_p3 <= x_V(9 downto 9);
    p_Result_s_fu_44_p3 <= x_V(0 downto 0);
    zext_ln700_31_fu_76_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_2_fu_68_p3),2));
    zext_ln700_32_fu_92_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_2_fu_86_p2),3));
    zext_ln700_33_fu_104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_96_p3),3));
    zext_ln700_34_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_6_fu_132_p3),2));
    zext_ln700_35_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_33_fu_156_p2),3));
    zext_ln700_36_fu_172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_6_fu_166_p2),4));
    zext_ln700_37_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_176_p3),4));
    zext_ln700_38_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_fu_260_p3),2));
    zext_ln700_39_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_35_fu_278_p2),4));
    zext_ln700_40_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_37_fu_294_p2),3));
    zext_ln700_41_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_39_fu_310_p2),3));
    zext_ln700_42_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_40_fu_320_p2),4));
    zext_ln700_43_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_14_fu_330_p2),5));
    zext_ln700_44_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_340_p3),5));
    zext_ln700_fu_64_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_56_p3),2));
    zext_ln791_23_fu_116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_4_fu_108_p3),2));
    zext_ln791_24_fu_128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_120_p3),2));
    zext_ln791_25_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_8_fu_188_p3),2));
    zext_ln791_26_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_200_p3),2));
    zext_ln791_27_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_10_fu_212_p3),2));
    zext_ln791_28_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_224_p3),2));
    zext_ln791_29_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_12_fu_236_p3),2));
    zext_ln791_30_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_248_p3),2));
    zext_ln791_fu_52_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_44_p3),2));
end behav;
