

================================================================
== Vivado HLS Report for 'ctrlloop'
================================================================
* Date:           Wed Jul 18 09:43:11 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ctrlloop
* Solution:       ctrlloop
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.46|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  100000001|  100000001|  100000001|  100000001|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |  100000000|  100000000|         1|          -|          -|  100000000|    no    |
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     65|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     116|    110|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|      37|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     153|    208|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+---------------------+---------+-------+-----+-----+
    |        Instance       |        Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+---------------------+---------+-------+-----+-----+
    |ctrlloop_CTRL_s_axi_U  |ctrlloop_CTRL_s_axi  |        2|      0|  116|  110|
    +-----------------------+---------------------+---------+-------+-----+-----+
    |Total                  |                     |        2|      0|  116|  110|
    +-----------------------+---------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |ctr_V_fu_145_p2               |     +    |      0|  0|  34|          27|           1|
    |led_state_V_assign_fu_121_p2  |     +    |      0|  0|  13|           4|           1|
    |tmp_1_fu_139_p2               |   icmp   |      0|  0|  18|          27|          27|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  65|          58|          29|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |leds_V             |   9|          2|    4|          8|
    |p_014_0_i_reg_106  |   9|          2|   27|         54|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  33|          7|   32|         65|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |led_state_V        |   4|   0|    4|          0|
    |leds_V_preg        |   4|   0|    4|          0|
    |p_014_0_i_reg_106  |  27|   0|   27|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  37|   0|   37|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |   10|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |   10|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |   ctrlloop   | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |   ctrlloop   | return value |
|interrupt             | out |    1| ap_ctrl_hs |   ctrlloop   | return value |
|m_axi_IOMEM_AWVALID   | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWREADY   |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWADDR    | out |   32|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWID      | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWLEN     | out |    8|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWSIZE    | out |    3|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWBURST   | out |    2|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWLOCK    | out |    2|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWCACHE   | out |    4|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWPROT    | out |    3|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWQOS     | out |    4|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWREGION  | out |    4|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_AWUSER    | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_WVALID    | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_WREADY    |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_WDATA     | out |   32|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_WSTRB     | out |    4|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_WLAST     | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_WID       | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_WUSER     | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARVALID   | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARREADY   |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARADDR    | out |   32|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARID      | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARLEN     | out |    8|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARSIZE    | out |    3|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARBURST   | out |    2|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARLOCK    | out |    2|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARCACHE   | out |    4|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARPROT    | out |    3|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARQOS     | out |    4|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARREGION  | out |    4|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_ARUSER    | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_RVALID    |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_RREADY    | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_RDATA     |  in |   32|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_RLAST     |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_RID       |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_RUSER     |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_RRESP     |  in |    2|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_BVALID    |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_BREADY    | out |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_BRESP     |  in |    2|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_BID       |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|m_axi_IOMEM_BUSER     |  in |    1|    m_axi   |     IOMEM    |    pointer   |
|buttons_V             |  in |    4|   ap_none  |   buttons_V  |    scalar    |
|interrupt_V           |  in |    1|   ap_none  |  interrupt_V |    scalar    |
|leds_V                | out |    4|   ap_none  |    leds_V    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

