Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 19 17:01:25 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.047    -5620.089                   4501                14235        0.046        0.000                      0                14235        3.000        0.000                       0                  2550  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -38.047    -5552.201                   4377                13373        0.046        0.000                      0                13373        3.750        0.000                       0                  2256  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.386        0.000                      0                  575        0.147        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -1.438      -67.888                    124                  862        0.047        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4377  Failing Endpoints,  Worst Slack      -38.047ns,  Total Violation    -5552.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.047ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.362ns  (logic 15.875ns (34.996%)  route 29.487ns (65.004%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.028 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.666    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.192 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.644    44.836    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.362 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.362    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X45Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                4.813     7.316    
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                         -45.362    
  -------------------------------------------------------------------
                         slack                                -38.047    

Slack (VIOLATED) :        -37.817ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.376ns  (logic 15.889ns (35.016%)  route 29.487ns (64.984%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.028 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.666    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.192 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.644    44.836    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y96         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.376 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.376    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X45Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -45.376    
  -------------------------------------------------------------------
                         slack                                -37.817    

Slack (VIOLATED) :        -37.742ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.301ns  (logic 15.814ns (34.908%)  route 29.487ns (65.091%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.028 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.666    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.192 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.644    44.836    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.301 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.301    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X45Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -45.301    
  -------------------------------------------------------------------
                         slack                                -37.742    

Slack (VIOLATED) :        -37.656ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.215ns  (logic 15.728ns (34.785%)  route 29.487ns (65.215%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.028 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.666    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.192 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.644    44.836    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.215 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.215    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X45Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -45.215    
  -------------------------------------------------------------------
                         slack                                -37.656    

Slack (VIOLATED) :        -36.645ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.206ns  (logic 15.363ns (34.753%)  route 28.843ns (65.247%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.028 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.666    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.206 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.206    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.479     2.658    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.658    
                         clock uncertainty           -0.154     2.504    
                         time borrowed                5.057     7.561    
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                         -44.206    
  -------------------------------------------------------------------
                         slack                                -36.645    

Slack (VIOLATED) :        -36.570ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.131ns  (logic 15.288ns (34.642%)  route 28.843ns (65.358%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.028 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.666    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.131 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.131    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.479     2.658    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.658    
                         clock uncertainty           -0.154     2.504    
                         time borrowed                5.057     7.561    
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                         -44.131    
  -------------------------------------------------------------------
                         slack                                -36.570    

Slack (VIOLATED) :        -36.539ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.192ns  (logic 15.349ns (34.733%)  route 28.843ns (65.267%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.028 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.666    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.192 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.192    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.479     2.658    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.658    
                         clock uncertainty           -0.154     2.504    
                         time borrowed                5.149     7.653    
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                         -44.192    
  -------------------------------------------------------------------
                         slack                                -36.539    

Slack (VIOLATED) :        -36.484ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.045ns  (logic 15.202ns (34.515%)  route 28.843ns (65.485%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.028 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.666    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.045 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.045    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.479     2.658    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.658    
                         clock uncertainty           -0.154     2.504    
                         time borrowed                5.057     7.561    
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                         -44.045    
  -------------------------------------------------------------------
                         slack                                -36.484    

Slack (VIOLATED) :        -35.481ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.042ns  (logic 14.837ns (34.471%)  route 28.205ns (65.529%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.042 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.042    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X43Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.479     2.658    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.658    
                         clock uncertainty           -0.154     2.504    
                         time borrowed                5.057     7.561    
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                         -43.042    
  -------------------------------------------------------------------
                         slack                                -35.481    

Slack (VIOLATED) :        -35.406ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.967ns  (logic 14.762ns (34.357%)  route 28.205ns (65.643%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        2.374     3.668    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.792 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.943    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X57Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.067 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.313     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.504 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.665    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X54Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.789 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.091    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     5.509    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.633 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.784    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X55Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.908 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     6.259    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.161     6.544    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.668 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.833    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.957 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.383     7.340    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.464 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.616    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.740 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.348     8.087    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.211 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     8.369    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.162     8.655    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124     8.779 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.078    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124     9.202 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.507    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.124     9.631 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288     9.919    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.043 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.326    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.450 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.601    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.725 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.879    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X53Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.003 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    11.302    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.124    11.426 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.718    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.842 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.993    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    12.117 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.408    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.532 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.686    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    12.810 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.098    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.222 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.507    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.124    13.631 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.297    13.928    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124    14.052 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    14.348    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.472 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.754    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.878 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.029    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.153 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.290    15.443    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.567 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.718    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    15.842 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.313    16.156    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.280 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.442    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.566 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    16.857    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.981 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    17.282    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.406 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.555    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.679 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    17.968    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.124    18.092 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.382    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.506 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.935    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.059 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    19.361    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    19.485 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.785    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.909 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.067    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.191 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.353    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.124    20.477 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.413    20.889    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.013 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.308    21.322    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.446 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.604    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.728 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.890    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.014 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    22.354    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.478 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.632    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    22.756 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.055    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.179 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.298    23.477    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.601 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    23.750    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.874 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.306    24.179    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.303 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.452    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.576 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.876    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.000 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.151    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.275 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.429    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    25.553 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    25.855    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.979 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    26.274    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y93         LUT1 (Prop_lut1_I0_O)        0.124    26.398 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.599    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.149 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.661    27.810    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.336 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.847    29.182    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.708 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.949    30.657    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.183 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.786    31.970    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.496 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.795    33.291    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.817 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.932    34.749    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.275 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.836    36.111    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.637 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.286    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.836 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    38.463    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.989 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.784    39.774    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.324 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.872    41.195    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.721 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.502    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.967 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.967    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X43Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.479     2.658    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.658    
                         clock uncertainty           -0.154     2.504    
                         time borrowed                5.057     7.561    
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                         -42.967    
  -------------------------------------------------------------------
                         slack                                -35.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[61]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.158ns (41.687%)  route 0.221ns (58.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.552     0.888    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/tdc1/latches_reg[61]/Q
                         net (fo=1, routed)           0.221     1.267    design_1_i/top_0/inst/tdc1/latches[61]
    SLICE_X49Y95         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.824     1.190    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y95         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[61]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.066     1.221    design_1_i/top_0/inst/tdc1/delay_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.412%)  route 0.174ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.174     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.184ns (35.002%)  route 0.342ns (64.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X29Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDSE (Prop_fdse_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/Q
                         net (fo=18, routed)          0.342     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]
    SLICE_X29Y100        LUT4 (Prop_lut4_I3_O)        0.043     1.438 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2__0_n_0
    SLICE_X29Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X29Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDSE (Hold_fdse_C_D)         0.104     1.366    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[62]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.178ns (42.552%)  route 0.240ns (57.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.553     0.889    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y97         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[62]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         LDCE (EnToQ_ldce_G_Q)        0.178     1.067 r  design_1_i/top_0/inst/tdc1/latches_reg[62]/Q
                         net (fo=1, routed)           0.240     1.307    design_1_i/top_0/inst/tdc1/latches[62]
    SLICE_X49Y95         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.824     1.190    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y95         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[62]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/top_0/inst/tdc1/delay_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sumAccQ_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.021%)  route 0.186ns (49.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.641     0.977    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X33Y100        FDRE                                         r  design_1_i/top_0/inst/sumAccQ_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/top_0/inst/sumAccQ_reg[27]/Q
                         net (fo=2, routed)           0.186     1.304    design_1_i/top_0/inst/AxiSupporter1/Q[27]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.349 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[27]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[27]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.826     1.192    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X33Y99         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[27]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.087%)  route 0.202ns (51.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=18, routed)          0.202     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X29Y99         LUT4 (Prop_lut4_I2_O)        0.046     1.384 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.384    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__0_n_0
    SLICE_X29Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X29Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDSE (Hold_fdse_C_D)         0.107     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.588%)  route 0.368ns (66.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.368     1.421    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.466    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[0]
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.120     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X43Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.170    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X43Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.909     1.275    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X43Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.973    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.075     1.048    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.170    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X43Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.909     1.275    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.973    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.075     1.048    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.637     0.973    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.181    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X43Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.909     1.275    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.302     0.973    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.078     1.051    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y101   design_1_i/top_0/inst/counterQ_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y102   design_1_i/top_0/inst/counterQ_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y102   design_1_i/top_0/inst/counterQ_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/top_0/inst/counterQ_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/top_0/inst/counterQ_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y103   design_1_i/top_0/inst/counterQ_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y103   design_1_i/top_0/inst/counterQ_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y103   design_1_i/top_0/inst/counterQ_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y103   design_1_i/top_0/inst/counterQ_reg[29]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y90    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y90    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y90    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y90    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y81    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y81    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y81    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y81    design_1_i/top_0/inst/ram1/ram_reg_9728_9983_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[52]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.736ns (29.272%)  route 6.611ns (70.728%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    11.066    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]_rep/C
                         clock pessimism              0.014    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.452    design_1_i/top_0/inst/virusEnQ_reg[52]_rep
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[54]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.736ns (29.272%)  route 6.611ns (70.728%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    11.066    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]_rep/C
                         clock pessimism              0.014    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.452    design_1_i/top_0/inst/virusEnQ_reg[54]_rep
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.736ns (29.272%)  route 6.611ns (70.728%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    11.066    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/C
                         clock pessimism              0.014    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.452    design_1_i/top_0/inst/virusEnQ_reg[65]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[66]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.736ns (29.272%)  route 6.611ns (70.728%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    11.066    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]_rep/C
                         clock pessimism              0.014    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.452    design_1_i/top_0/inst/virusEnQ_reg[66]_rep
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.736ns (29.272%)  route 6.611ns (70.728%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    11.066    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/C
                         clock pessimism              0.014    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.452    design_1_i/top_0/inst/virusEnQ_reg[67]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[100]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 2.736ns (30.273%)  route 6.302ns (69.727%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.724    10.757    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]_rep/C
                         clock pessimism              0.014    11.659    
                         clock uncertainty           -0.074    11.585    
    SLICE_X50Y107        FDRE (Setup_fdre_C_CE)      -0.169    11.416    design_1_i/top_0/inst/virusEnQ_reg[100]_rep
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 2.736ns (30.273%)  route 6.302ns (69.727%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.724    10.757    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/C
                         clock pessimism              0.014    11.659    
                         clock uncertainty           -0.074    11.585    
    SLICE_X50Y107        FDRE (Setup_fdre_C_CE)      -0.169    11.416    design_1_i/top_0/inst/virusEnQ_reg[101]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[102]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 2.736ns (30.273%)  route 6.302ns (69.727%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.724    10.757    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]_rep/C
                         clock pessimism              0.014    11.659    
                         clock uncertainty           -0.074    11.585    
    SLICE_X50Y107        FDRE (Setup_fdre_C_CE)      -0.169    11.416    design_1_i/top_0/inst/virusEnQ_reg[102]_rep
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[121]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 2.736ns (30.097%)  route 6.355ns (69.903%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.777    10.810    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.711    11.714    design_1_i/top_0/inst/clk2
    SLICE_X54Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]/C
                         clock pessimism              0.014    11.728    
                         clock uncertainty           -0.074    11.654    
    SLICE_X54Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.485    design_1_i/top_0/inst/virusEnQ_reg[121]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[121]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 2.736ns (30.097%)  route 6.355ns (69.903%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.716     1.719    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q
                         net (fo=4, routed)           1.259     3.434    design_1_i/top_0/inst/virusEnQ_reg[19]_rep_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.558 r  design_1_i/top_0/inst/virusEnQ[127]_i_182/O
                         net (fo=1, routed)           0.000     3.558    design_1_i/top_0/inst/virusEnQ[127]_i_182_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.108 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.108    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.222    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.337    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.451    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.565    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.679    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.793    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.907    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.135    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.249 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.318     6.909    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.033 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.777    10.810    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.711    11.714    design_1_i/top_0/inst/clk2
    SLICE_X54Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]_rep/C
                         clock pessimism              0.014    11.728    
                         clock uncertainty           -0.074    11.654    
    SLICE_X54Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.485    design_1_i/top_0/inst/virusEnQ_reg[121]_rep
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[46]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.227ns (53.756%)  route 0.195ns (46.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.662     0.664    design_1_i/top_0/inst/clk2
    SLICE_X57Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.128     0.792 r  design_1_i/top_0/inst/virusEnQ_reg[45]/Q
                         net (fo=257, routed)         0.195     0.987    design_1_i/top_0/inst/virusEnQ[45]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.099     1.086 r  design_1_i/top_0/inst/virusEnQ[46]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.086    design_1_i/top_0/inst/virusEnQ[46]_rep_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.850     0.852    design_1_i/top_0/inst/clk2
    SLICE_X57Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]_rep/C
                         clock pessimism             -0.005     0.847    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.092     0.939    design_1_i/top_0/inst/virusEnQ_reg[46]_rep
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[64]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.662     0.664    design_1_i/top_0/inst/clk2
    SLICE_X56Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  design_1_i/top_0/inst/virusEnQ_reg[63]/Q
                         net (fo=4, routed)           0.066     0.871    design_1_i/top_0/inst/virusEnQ[63]
    SLICE_X57Y102        LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  design_1_i/top_0/inst/virusEnQ[64]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/top_0/inst/virusEnQ[64]_rep_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X57Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]_rep/C
                         clock pessimism             -0.261     0.677    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.091     0.768    design_1_i/top_0/inst/virusEnQ_reg[64]_rep
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[45]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.253%)  route 0.409ns (68.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.580     0.582    design_1_i/top_0/inst/clk2
    SLICE_X57Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/top_0/inst/virusEnQ_reg[44]/Q
                         net (fo=4, routed)           0.409     1.132    design_1_i/top_0/inst/virusEnQ[44]
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.177 r  design_1_i/top_0/inst/virusEnQ[45]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.177    design_1_i/top_0/inst/virusEnQ[45]_rep_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X57Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]_rep/C
                         clock pessimism             -0.005     0.933    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.091     1.024    design_1_i/top_0/inst/virusEnQ_reg[45]_rep
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[59]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.122%)  route 0.129ns (40.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.662     0.664    design_1_i/top_0/inst/clk2
    SLICE_X57Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[59]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  design_1_i/top_0/inst/virusEnQ_reg[59]_rep/Q
                         net (fo=4, routed)           0.129     0.934    design_1_i/top_0/inst/virusEnQ_reg[59]_rep_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.045     0.979 r  design_1_i/top_0/inst/virusEnQ[60]_i_1/O
                         net (fo=1, routed)           0.000     0.979    design_1_i/top_0/inst/virusEnQ[60]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X54Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/C
                         clock pessimism             -0.238     0.698    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.121     0.819    design_1_i/top_0/inst/virusEnQ_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[118]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.624%)  route 0.336ns (64.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.635     0.637    design_1_i/top_0/inst/clk2
    SLICE_X51Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  design_1_i/top_0/inst/virusEnQ_reg[117]/Q
                         net (fo=5, routed)           0.138     0.916    design_1_i/top_0/inst/virusEnQ[117]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.045     0.961 r  design_1_i/top_0/inst/virusEnQ[118]_rep_i_1/O
                         net (fo=1, routed)           0.198     1.159    design_1_i/top_0/inst/virusEnQ[118]_rep_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X48Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]_rep/C
                         clock pessimism             -0.009     0.904    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.066     0.970    design_1_i/top_0/inst/virusEnQ_reg[118]_rep
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[53]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.819%)  route 0.160ns (46.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.662     0.664    design_1_i/top_0/inst/clk2
    SLICE_X57Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  design_1_i/top_0/inst/virusEnQ_reg[52]/Q
                         net (fo=4, routed)           0.160     0.965    design_1_i/top_0/inst/virusEnQ[52]
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.010 r  design_1_i/top_0/inst/virusEnQ[53]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.010    design_1_i/top_0/inst/virusEnQ[53]_rep_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X54Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]_rep/C
                         clock pessimism             -0.238     0.698    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.120     0.818    design_1_i/top_0/inst/virusEnQ_reg[53]_rep
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[100]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.635     0.637    design_1_i/top_0/inst/clk2
    SLICE_X51Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  design_1_i/top_0/inst/virusEnQ_reg[99]/Q
                         net (fo=4, routed)           0.150     0.928    design_1_i/top_0/inst/virusEnQ[99]
    SLICE_X50Y107        LUT6 (Prop_lut6_I1_O)        0.045     0.973 r  design_1_i/top_0/inst/virusEnQ[100]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.973    design_1_i/top_0/inst/virusEnQ[100]_rep_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.907     0.909    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]_rep/C
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.121     0.771    design_1_i/top_0/inst/virusEnQ_reg[100]_rep
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.538%)  route 0.155ns (45.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.578     0.580    design_1_i/top_0/inst/clk2
    SLICE_X55Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=4, routed)           0.155     0.876    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.921 r  design_1_i/top_0/inst/virusEnQ[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/top_0/inst/virusEnQ[1]_rep_i_1_n_0
    SLICE_X54Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.847     0.849    design_1_i/top_0/inst/clk2
    SLICE_X54Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/C
                         clock pessimism             -0.253     0.596    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.121     0.717    design_1_i/top_0/inst/virusEnQ_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.295%)  route 0.128ns (40.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X53Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/top_0/inst/virusEnQ_reg[8]/Q
                         net (fo=4, routed)           0.128     0.824    design_1_i/top_0/inst/virusEnQ[8]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.869 r  design_1_i/top_0/inst/virusEnQ[9]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.869    design_1_i/top_0/inst/virusEnQ[9]_rep_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X52Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/C
                         clock pessimism             -0.252     0.572    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092     0.664    design_1_i/top_0/inst/virusEnQ_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.698%)  route 0.130ns (38.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.660     0.662    design_1_i/top_0/inst/clk2
    SLICE_X54Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.164     0.826 r  design_1_i/top_0/inst/virusEnQ_reg[73]/Q
                         net (fo=4, routed)           0.130     0.956    design_1_i/top_0/inst/virusEnQ[73]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.001 r  design_1_i/top_0/inst/virusEnQ[74]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.001    design_1_i/top_0/inst/virusEnQ[74]_rep_i_1_n_0
    SLICE_X56Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X56Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]_rep/C
                         clock pessimism             -0.238     0.699    
    SLICE_X56Y104        FDRE (Hold_fdre_C_D)         0.091     0.790    design_1_i/top_0/inst/virusEnQ_reg[74]_rep
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y103    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y103    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y103    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y103    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y109    design_1_i/top_0/inst/virusEnQ_reg[60]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y109    design_1_i/top_0/inst/virusEnQ_reg[73]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y109    design_1_i/top_0/inst/virusEnQ_reg[74]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y108    design_1_i/top_0/inst/virusEnQ_reg[78]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y108    design_1_i/top_0/inst/virusEnQ_reg[79]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y108    design_1_i/top_0/inst/virusEnQ_reg[80]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y108    design_1_i/top_0/inst/virusEnQ_reg[81]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y108    design_1_i/top_0/inst/virusEnQ_reg[82]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y109    design_1_i/top_0/inst/virusEnQ_reg[83]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y108    design_1_i/top_0/inst/virusEnQ_reg[84]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y105    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y103    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y103    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y103    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y103    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y103    design_1_i/top_0/inst/virusCounterQ_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y103    design_1_i/top_0/inst/virusCounterQ_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          124  Failing Endpoints,  Worst Slack       -1.438ns,  Total Violation      -67.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[52]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 2.828ns (29.626%)  route 6.718ns (70.374%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    12.684    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]_rep/C
                         clock pessimism              0.000    11.717    
                         clock uncertainty           -0.266    11.451    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.246    design_1_i/top_0/inst/virusEnQ_reg[52]_rep
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[54]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 2.828ns (29.626%)  route 6.718ns (70.374%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    12.684    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]_rep/C
                         clock pessimism              0.000    11.717    
                         clock uncertainty           -0.266    11.451    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.246    design_1_i/top_0/inst/virusEnQ_reg[54]_rep
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 2.828ns (29.626%)  route 6.718ns (70.374%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    12.684    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/C
                         clock pessimism              0.000    11.717    
                         clock uncertainty           -0.266    11.451    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.246    design_1_i/top_0/inst/virusEnQ_reg[65]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[66]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 2.828ns (29.626%)  route 6.718ns (70.374%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    12.684    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]_rep/C
                         clock pessimism              0.000    11.717    
                         clock uncertainty           -0.266    11.451    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.246    design_1_i/top_0/inst/virusEnQ_reg[66]_rep
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 2.828ns (29.626%)  route 6.718ns (70.374%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         4.033    12.684    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/C
                         clock pessimism              0.000    11.717    
                         clock uncertainty           -0.266    11.451    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.246    design_1_i/top_0/inst/virusEnQ_reg[67]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[100]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.828ns (30.618%)  route 6.408ns (69.382%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.724    12.374    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]_rep/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X50Y107        FDRE (Setup_fdre_C_CE)      -0.169    11.210    design_1_i/top_0/inst/virusEnQ_reg[100]_rep
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.828ns (30.618%)  route 6.408ns (69.382%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.724    12.374    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X50Y107        FDRE (Setup_fdre_C_CE)      -0.169    11.210    design_1_i/top_0/inst/virusEnQ_reg[101]
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[102]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.828ns (30.618%)  route 6.408ns (69.382%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.724    12.374    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]_rep/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X50Y107        FDRE (Setup_fdre_C_CE)      -0.169    11.210    design_1_i/top_0/inst/virusEnQ_reg[102]_rep
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[121]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 2.828ns (30.444%)  route 6.461ns (69.556%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.777    12.427    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.711    11.714    design_1_i/top_0/inst/clk2
    SLICE_X54Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]/C
                         clock pessimism              0.000    11.714    
                         clock uncertainty           -0.266    11.448    
    SLICE_X54Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.279    design_1_i/top_0/inst/virusEnQ_reg[121]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                 -1.148    

Slack (VIOLATED) :        -1.148ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[121]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 2.828ns (30.444%)  route 6.461ns (69.556%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.844     3.138    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/top_0/inst/freqQ_reg[10]/Q
                         net (fo=2, routed)           1.003     4.659    design_1_i/top_0/inst/freqQ_reg_n_0_[10]
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.783 r  design_1_i/top_0/inst/virusCounterQ[31]_i_83/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/top_0/inst/virusCounterQ[31]_i_83_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.333 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.333    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_62_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.447 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.447    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_46_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.561 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.561    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_45_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.675 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.675    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_30_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.009 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.853     6.862    design_1_i/top_0/inst/virusCounterD2[26]
    SLICE_X42Y104        LUT4 (Prop_lut4_I2_O)        0.303     7.165 r  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.000     7.165    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.698 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=34, routed)          0.829     8.526    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.777    12.427    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.711    11.714    design_1_i/top_0/inst/clk2
    SLICE_X54Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]_rep/C
                         clock pessimism              0.000    11.714    
                         clock uncertainty           -0.266    11.448    
    SLICE_X54Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.279    design_1_i/top_0/inst/virusEnQ_reg[121]_rep
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                 -1.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.490%)  route 0.137ns (39.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.633     0.969    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y109        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/top_0/inst/virusMaskQ_reg[119]/Q
                         net (fo=5, routed)           0.137     1.270    design_1_i/top_0/inst/virusMaskQ[119]
    SLICE_X51Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.315 r  design_1_i/top_0/inst/virusEnQ[119]_i_1/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/top_0/inst/virusEnQ[119]_i_1_n_0
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.907     0.909    design_1_i/top_0/inst/clk2
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[119]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.266     1.175    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/top_0/inst/virusEnQ_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[77]/Q
                         net (fo=5, routed)           0.160     1.274    design_1_i/top_0/inst/virusMaskQ[77]
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.319 r  design_1_i/top_0/inst/virusEnQ[77]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/top_0/inst/virusEnQ[77]_i_1_n_0
    SLICE_X51Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X51Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[77]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/top_0/inst/virusEnQ_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/virusMaskQ_reg[3]/Q
                         net (fo=5, routed)           0.169     1.197    design_1_i/top_0/inst/virusMaskQ[3]
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.242 r  design_1_i/top_0/inst/virusEnQ[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/top_0/inst/virusEnQ[3]_rep_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X51Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]_rep/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.266     1.090    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     1.181    design_1_i/top_0/inst/virusEnQ_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.895%)  route 0.158ns (43.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.633     0.969    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y109        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/top_0/inst/virusMaskQ_reg[118]/Q
                         net (fo=5, routed)           0.158     1.291    design_1_i/top_0/inst/virusMaskQ[118]
    SLICE_X51Y109        LUT6 (Prop_lut6_I5_O)        0.045     1.336 r  design_1_i/top_0/inst/virusEnQ[118]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/top_0/inst/virusEnQ[118]_i_1_n_0
    SLICE_X51Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.907     0.909    design_1_i/top_0/inst/clk2
    SLICE_X51Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.266     1.175    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/top_0/inst/virusEnQ_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[84]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.518%)  route 0.205ns (52.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[84]/Q
                         net (fo=5, routed)           0.205     1.320    design_1_i/top_0/inst/virusMaskQ[84]
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.365 r  design_1_i/top_0/inst/virusEnQ[84]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/top_0/inst/virusEnQ[84]_rep_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X50Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]_rep/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.120     1.296    design_1_i/top_0/inst/virusEnQ_reg[84]_rep
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[76]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.147%)  route 0.178ns (48.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[76]/Q
                         net (fo=5, routed)           0.178     1.292    design_1_i/top_0/inst/virusMaskQ[76]
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.337 r  design_1_i/top_0/inst/virusEnQ[76]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/top_0/inst/virusEnQ[76]_rep_i_1_n_0
    SLICE_X51Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X51Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]_rep/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/top_0/inst/virusEnQ_reg[76]_rep
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.226%)  route 0.169ns (44.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.632     0.968    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y111        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/top_0/inst/virusMaskQ_reg[124]/Q
                         net (fo=5, routed)           0.169     1.301    design_1_i/top_0/inst/virusMaskQ[124]
    SLICE_X51Y111        LUT6 (Prop_lut6_I5_O)        0.045     1.346 r  design_1_i/top_0/inst/virusEnQ[124]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/top_0/inst/virusEnQ[124]_i_1_n_0
    SLICE_X51Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.906     0.908    design_1_i/top_0/inst/clk2
    SLICE_X51Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.266     1.174    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.091     1.265    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.435%)  route 0.168ns (44.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/top_0/inst/virusMaskQ_reg[9]/Q
                         net (fo=5, routed)           0.168     1.220    design_1_i/top_0/inst/virusMaskQ[9]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.265 r  design_1_i/top_0/inst/virusEnQ[9]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/top_0/inst/virusEnQ[9]_rep_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X52Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.266     1.090    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092     1.182    design_1_i/top_0/inst/virusEnQ_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.302%)  route 0.225ns (54.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[85]/Q
                         net (fo=5, routed)           0.225     1.339    design_1_i/top_0/inst/virusMaskQ[85]
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/top_0/inst/virusEnQ[85]_i_1/O
                         net (fo=1, routed)           0.000     1.384    design_1_i/top_0/inst/virusEnQ[85]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X50Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/top_0/inst/virusEnQ_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.769%)  route 0.203ns (52.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X55Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/top_0/inst/virusMaskQ_reg[61]/Q
                         net (fo=5, routed)           0.203     1.338    design_1_i/top_0/inst/virusMaskQ[61]
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.383 r  design_1_i/top_0/inst/virusEnQ[61]_i_1/O
                         net (fo=1, routed)           0.000     1.383    design_1_i/top_0/inst/virusEnQ[61]_i_1_n_0
    SLICE_X55Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2260, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X55Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[61]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.266     1.202    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.092     1.294    design_1_i/top_0/inst/virusEnQ_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.089    





