INFO: [VRFC 10-163] Analyzing VHDL file "D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc_smart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
