[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PartSelectRange/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PartSelectRange/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<218> s<217> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<test> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<215> c<2> s<33> l<1:1> el<1:15>
n<3> u<7> t<IntConst> p<8> l<3:14> el<3:15>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:14> el<3:15>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:14> el<3:15>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:14> el<3:15>
n<0> u<11> t<IntConst> p<12> l<3:16> el<3:17>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:16> el<3:17>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:16> el<3:17>
n<> u<14> t<Constant_expression> p<15> c<13> l<3:16> el<3:17>
n<> u<15> t<Constant_range> p<16> c<10> l<3:14> el<3:17>
n<> u<16> t<Packed_dimension> p<17> c<15> l<3:13> el<3:18>
n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<3:13> el<3:18>
n<MAP> u<18> t<StringConst> p<25> s<24> l<3:19> el<3:22>
n<4'b01_00> u<19> t<IntConst> p<20> l<3:25> el<3:33>
n<> u<20> t<Primary_literal> p<21> c<19> l<3:25> el<3:33>
n<> u<21> t<Constant_primary> p<22> c<20> l<3:25> el<3:33>
n<> u<22> t<Constant_expression> p<23> c<21> l<3:25> el<3:33>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3:25> el<3:33>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<3:25> el<3:33>
n<> u<25> t<Param_assignment> p<26> c<18> l<3:19> el<3:33>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<3:19> el<3:33>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<3:3> el<3:33>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:3> el<3:34>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<3:3> el<3:34>
n<> u<30> t<Module_common_item> p<31> c<29> l<3:3> el<3:34>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3:3> el<3:34>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<3:3> el<3:34>
n<> u<33> t<Module_item> p<215> c<32> s<50> l<3:3> el<3:34>
n<> u<34> t<Data_type_or_implicit> p<44> s<43> l<4:13> el<4:13>
n<N> u<35> t<StringConst> p<42> s<41> l<4:13> el<4:14>
n<2> u<36> t<IntConst> p<37> l<4:17> el<4:18>
n<> u<37> t<Primary_literal> p<38> c<36> l<4:17> el<4:18>
n<> u<38> t<Constant_primary> p<39> c<37> l<4:17> el<4:18>
n<> u<39> t<Constant_expression> p<40> c<38> l<4:17> el<4:18>
n<> u<40> t<Constant_mintypmax_expression> p<41> c<39> l<4:17> el<4:18>
n<> u<41> t<Constant_param_expression> p<42> c<40> l<4:17> el<4:18>
n<> u<42> t<Param_assignment> p<43> c<35> l<4:13> el<4:18>
n<> u<43> t<List_of_param_assignments> p<44> c<42> l<4:13> el<4:18>
n<> u<44> t<Parameter_declaration> p<45> c<34> l<4:3> el<4:18>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<4:3> el<4:19>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<4:3> el<4:19>
n<> u<47> t<Module_common_item> p<48> c<46> l<4:3> el<4:19>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<4:3> el<4:19>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<4:3> el<4:19>
n<> u<50> t<Module_item> p<215> c<49> s<58> l<4:3> el<4:19>
n<i> u<51> t<StringConst> p<52> l<6:10> el<6:11>
n<> u<52> t<Identifier_list> p<53> c<51> l<6:10> el<6:11>
n<> u<53> t<Genvar_declaration> p<54> c<52> l<6:3> el<6:12>
n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<6:3> el<6:12>
n<> u<55> t<Module_common_item> p<56> c<54> l<6:3> el<6:12>
n<> u<56> t<Module_or_generate_item> p<57> c<55> l<6:3> el<6:12>
n<> u<57> t<Non_port_module_item> p<58> c<56> l<6:3> el<6:12>
n<> u<58> t<Module_item> p<215> c<57> s<213> l<6:3> el<6:12>
n<i> u<59> t<StringConst> p<64> s<63> l<7:7> el<7:8>
n<0> u<60> t<IntConst> p<61> l<7:9> el<7:10>
n<> u<61> t<Primary_literal> p<62> c<60> l<7:9> el<7:10>
n<> u<62> t<Constant_primary> p<63> c<61> l<7:9> el<7:10>
n<> u<63> t<Constant_expression> p<64> c<62> l<7:9> el<7:10>
n<> u<64> t<Genvar_initialization> p<209> c<59> s<74> l<7:7> el<7:10>
n<i> u<65> t<StringConst> p<66> l<7:11> el<7:12>
n<> u<66> t<Primary_literal> p<67> c<65> l<7:11> el<7:12>
n<> u<67> t<Constant_primary> p<68> c<66> l<7:11> el<7:12>
n<> u<68> t<Constant_expression> p<74> c<67> s<73> l<7:11> el<7:12>
n<N> u<69> t<StringConst> p<70> l<7:13> el<7:14>
n<> u<70> t<Primary_literal> p<71> c<69> l<7:13> el<7:14>
n<> u<71> t<Constant_primary> p<72> c<70> l<7:13> el<7:14>
n<> u<72> t<Constant_expression> p<74> c<71> l<7:13> el<7:14>
n<> u<73> t<BinOp_Less> p<74> s<72> l<7:12> el<7:13>
n<> u<74> t<Constant_expression> p<209> c<68> s<87> l<7:11> el<7:14>
n<i> u<75> t<StringConst> p<87> s<76> l<7:15> el<7:16>
n<> u<76> t<AssignOp_Assign> p<87> s<86> l<7:16> el<7:17>
n<i> u<77> t<StringConst> p<78> l<7:17> el<7:18>
n<> u<78> t<Primary_literal> p<79> c<77> l<7:17> el<7:18>
n<> u<79> t<Constant_primary> p<80> c<78> l<7:17> el<7:18>
n<> u<80> t<Constant_expression> p<86> c<79> s<85> l<7:17> el<7:18>
n<1> u<81> t<IntConst> p<82> l<7:19> el<7:20>
n<> u<82> t<Primary_literal> p<83> c<81> l<7:19> el<7:20>
n<> u<83> t<Constant_primary> p<84> c<82> l<7:19> el<7:20>
n<> u<84> t<Constant_expression> p<86> c<83> l<7:19> el<7:20>
n<> u<85> t<BinOp_Plus> p<86> s<84> l<7:18> el<7:19>
n<> u<86> t<Constant_expression> p<87> c<80> l<7:17> el<7:20>
n<> u<87> t<Genvar_iteration> p<209> c<75> s<208> l<7:15> el<7:20>
n<loop> u<88> t<StringConst> p<207> s<205> l<8:13> el<8:17>
n<MAP> u<89> t<StringConst> p<120> s<119> l<9:6> el<9:9>
n<> u<90> t<Constant_bit_select> p<119> s<118> l<9:9> el<9:9>
n<i> u<91> t<StringConst> p<92> l<9:10> el<9:11>
n<> u<92> t<Primary_literal> p<93> c<91> l<9:10> el<9:11>
n<> u<93> t<Constant_primary> p<94> c<92> l<9:10> el<9:11>
n<> u<94> t<Constant_expression> p<100> c<93> s<99> l<9:10> el<9:11>
n<2> u<95> t<IntConst> p<96> l<9:12> el<9:13>
n<> u<96> t<Primary_literal> p<97> c<95> l<9:12> el<9:13>
n<> u<97> t<Constant_primary> p<98> c<96> l<9:12> el<9:13>
n<> u<98> t<Constant_expression> p<100> c<97> l<9:12> el<9:13>
n<> u<99> t<BinOp_Mult> p<100> s<98> l<9:11> el<9:12>
n<> u<100> t<Constant_expression> p<106> c<94> s<105> l<9:10> el<9:13>
n<1> u<101> t<IntConst> p<102> l<9:14> el<9:15>
n<> u<102> t<Primary_literal> p<103> c<101> l<9:14> el<9:15>
n<> u<103> t<Constant_primary> p<104> c<102> l<9:14> el<9:15>
n<> u<104> t<Constant_expression> p<106> c<103> l<9:14> el<9:15>
n<> u<105> t<BinOp_Plus> p<106> s<104> l<9:13> el<9:14>
n<> u<106> t<Constant_expression> p<117> c<100> s<116> l<9:10> el<9:15>
n<i> u<107> t<StringConst> p<108> l<9:16> el<9:17>
n<> u<108> t<Primary_literal> p<109> c<107> l<9:16> el<9:17>
n<> u<109> t<Constant_primary> p<110> c<108> l<9:16> el<9:17>
n<> u<110> t<Constant_expression> p<116> c<109> s<115> l<9:16> el<9:17>
n<2> u<111> t<IntConst> p<112> l<9:18> el<9:19>
n<> u<112> t<Primary_literal> p<113> c<111> l<9:18> el<9:19>
n<> u<113> t<Constant_primary> p<114> c<112> l<9:18> el<9:19>
n<> u<114> t<Constant_expression> p<116> c<113> l<9:18> el<9:19>
n<> u<115> t<BinOp_Mult> p<116> s<114> l<9:17> el<9:18>
n<> u<116> t<Constant_expression> p<117> c<110> l<9:16> el<9:19>
n<> u<117> t<Constant_range> p<118> c<106> l<9:10> el<9:19>
n<> u<118> t<Constant_part_select_range> p<119> c<117> l<9:10> el<9:19>
n<> u<119> t<Constant_select> p<120> c<90> l<9:9> el<9:20>
n<> u<120> t<Constant_primary> p<121> c<89> l<9:6> el<9:20>
n<> u<121> t<Constant_expression> p<127> c<120> s<126> l<9:6> el<9:20>
n<2'b00> u<122> t<IntConst> p<123> l<9:24> el<9:29>
n<> u<123> t<Primary_literal> p<124> c<122> l<9:24> el<9:29>
n<> u<124> t<Constant_primary> p<125> c<123> l<9:24> el<9:29>
n<> u<125> t<Constant_expression> p<127> c<124> l<9:24> el<9:29>
n<> u<126> t<BinOp_Equiv> p<127> s<125> l<9:21> el<9:23>
n<> u<127> t<Constant_expression> p<201> c<121> s<140> l<9:6> el<9:29>
n<foo> u<128> t<StringConst> p<139> s<137> l<10:11> el<10:14>
n<foo> u<129> t<StringConst> p<135> s<134> l<11:7> el<11:10>
n<i0> u<130> t<StringConst> p<131> l<11:11> el<11:13>
n<> u<131> t<Name_of_instance> p<134> c<130> s<133> l<11:11> el<11:13>
n<> u<132> t<Ordered_port_connection> p<133> l<11:15> el<11:15>
n<> u<133> t<List_of_port_connections> p<134> c<132> l<11:15> el<11:15>
n<> u<134> t<Hierarchical_instance> p<135> c<131> l<11:11> el<11:16>
n<> u<135> t<Module_instantiation> p<136> c<129> l<11:7> el<11:17>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<11:7> el<11:17>
n<> u<137> t<Generate_item> p<139> c<136> s<138> l<11:7> el<11:17>
n<> u<138> t<END> p<139> l<12:4> el<12:7>
n<> u<139> t<Generate_begin_end_block> p<140> c<128> l<10:4> el<12:7>
n<> u<140> t<Generate_item> p<201> c<139> s<200> l<10:4> el<12:7>
n<MAP> u<141> t<StringConst> p<172> s<171> l<13:11> el<13:14>
n<> u<142> t<Constant_bit_select> p<171> s<170> l<13:14> el<13:14>
n<i> u<143> t<StringConst> p<144> l<13:15> el<13:16>
n<> u<144> t<Primary_literal> p<145> c<143> l<13:15> el<13:16>
n<> u<145> t<Constant_primary> p<146> c<144> l<13:15> el<13:16>
n<> u<146> t<Constant_expression> p<152> c<145> s<151> l<13:15> el<13:16>
n<2> u<147> t<IntConst> p<148> l<13:17> el<13:18>
n<> u<148> t<Primary_literal> p<149> c<147> l<13:17> el<13:18>
n<> u<149> t<Constant_primary> p<150> c<148> l<13:17> el<13:18>
n<> u<150> t<Constant_expression> p<152> c<149> l<13:17> el<13:18>
n<> u<151> t<BinOp_Mult> p<152> s<150> l<13:16> el<13:17>
n<> u<152> t<Constant_expression> p<158> c<146> s<157> l<13:15> el<13:18>
n<1> u<153> t<IntConst> p<154> l<13:19> el<13:20>
n<> u<154> t<Primary_literal> p<155> c<153> l<13:19> el<13:20>
n<> u<155> t<Constant_primary> p<156> c<154> l<13:19> el<13:20>
n<> u<156> t<Constant_expression> p<158> c<155> l<13:19> el<13:20>
n<> u<157> t<BinOp_Plus> p<158> s<156> l<13:18> el<13:19>
n<> u<158> t<Constant_expression> p<169> c<152> s<168> l<13:15> el<13:20>
n<i> u<159> t<StringConst> p<160> l<13:21> el<13:22>
n<> u<160> t<Primary_literal> p<161> c<159> l<13:21> el<13:22>
n<> u<161> t<Constant_primary> p<162> c<160> l<13:21> el<13:22>
n<> u<162> t<Constant_expression> p<168> c<161> s<167> l<13:21> el<13:22>
n<2> u<163> t<IntConst> p<164> l<13:23> el<13:24>
n<> u<164> t<Primary_literal> p<165> c<163> l<13:23> el<13:24>
n<> u<165> t<Constant_primary> p<166> c<164> l<13:23> el<13:24>
n<> u<166> t<Constant_expression> p<168> c<165> l<13:23> el<13:24>
n<> u<167> t<BinOp_Mult> p<168> s<166> l<13:22> el<13:23>
n<> u<168> t<Constant_expression> p<169> c<162> l<13:21> el<13:24>
n<> u<169> t<Constant_range> p<170> c<158> l<13:15> el<13:24>
n<> u<170> t<Constant_part_select_range> p<171> c<169> l<13:15> el<13:24>
n<> u<171> t<Constant_select> p<172> c<142> l<13:14> el<13:25>
n<> u<172> t<Constant_primary> p<173> c<141> l<13:11> el<13:25>
n<> u<173> t<Constant_expression> p<179> c<172> s<178> l<13:11> el<13:25>
n<2'b01> u<174> t<IntConst> p<175> l<13:29> el<13:34>
n<> u<175> t<Primary_literal> p<176> c<174> l<13:29> el<13:34>
n<> u<176> t<Constant_primary> p<177> c<175> l<13:29> el<13:34>
n<> u<177> t<Constant_expression> p<179> c<176> l<13:29> el<13:34>
n<> u<178> t<BinOp_Equiv> p<179> s<177> l<13:26> el<13:28>
n<> u<179> t<Constant_expression> p<194> c<173> s<192> l<13:11> el<13:34>
n<bar> u<180> t<StringConst> p<191> s<189> l<14:11> el<14:14>
n<bar> u<181> t<StringConst> p<187> s<186> l<15:7> el<15:10>
n<i0> u<182> t<StringConst> p<183> l<15:11> el<15:13>
n<> u<183> t<Name_of_instance> p<186> c<182> s<185> l<15:11> el<15:13>
n<> u<184> t<Ordered_port_connection> p<185> l<15:15> el<15:15>
n<> u<185> t<List_of_port_connections> p<186> c<184> l<15:15> el<15:15>
n<> u<186> t<Hierarchical_instance> p<187> c<183> l<15:11> el<15:16>
n<> u<187> t<Module_instantiation> p<188> c<181> l<15:7> el<15:17>
n<> u<188> t<Module_or_generate_item> p<189> c<187> l<15:7> el<15:17>
n<> u<189> t<Generate_item> p<191> c<188> s<190> l<15:7> el<15:17>
n<> u<190> t<END> p<191> l<16:4> el<16:7>
n<> u<191> t<Generate_begin_end_block> p<192> c<180> l<14:4> el<16:7>
n<> u<192> t<Generate_item> p<194> c<191> l<14:4> el<16:7>
n<> u<193> t<IF> p<194> s<179> l<13:7> el<13:9>
n<> u<194> t<If_generate_construct> p<195> c<193> l<13:7> el<16:7>
n<> u<195> t<Conditional_generate_construct> p<196> c<194> l<13:7> el<16:7>
n<> u<196> t<Module_common_item> p<197> c<195> l<13:7> el<16:7>
n<> u<197> t<Module_or_generate_item> p<198> c<196> l<13:7> el<16:7>
n<> u<198> t<Generate_item> p<201> c<197> l<13:7> el<16:7>
n<> u<199> t<IF> p<201> s<127> l<9:2> el<9:4>
n<> u<200> t<ELSE> p<201> s<198> l<13:2> el<13:6>
n<> u<201> t<If_generate_construct> p<202> c<199> l<9:2> el<16:7>
n<> u<202> t<Conditional_generate_construct> p<203> c<201> l<9:2> el<16:7>
n<> u<203> t<Module_common_item> p<204> c<202> l<9:2> el<16:7>
n<> u<204> t<Module_or_generate_item> p<205> c<203> l<9:2> el<16:7>
n<> u<205> t<Generate_item> p<207> c<204> s<206> l<9:2> el<16:7>
n<> u<206> t<END> p<207> l<17:6> el<17:9>
n<> u<207> t<Generate_begin_end_block> p<208> c<88> l<8:6> el<17:9>
n<> u<208> t<Generate_item> p<209> c<207> l<8:6> el<17:9>
n<> u<209> t<Loop_generate_construct> p<210> c<64> l<7:3> el<17:9>
n<> u<210> t<Module_common_item> p<211> c<209> l<7:3> el<17:9>
n<> u<211> t<Module_or_generate_item> p<212> c<210> l<7:3> el<17:9>
n<> u<212> t<Non_port_module_item> p<213> c<211> l<7:3> el<17:9>
n<> u<213> t<Module_item> p<215> c<212> s<214> l<7:3> el<17:9>
n<> u<214> t<ENDMODULE> p<215> l<19:1> el<19:10>
n<> u<215> t<Module_declaration> p<216> c<6> l<1:1> el<19:10>
n<> u<216> t<Description> p<217> c<215> l<1:1> el<19:10>
n<> u<217> t<Source_text> p<218> c<216> l<1:1> el<19:10>
n<> u<218> t<Top_level_rule> c<1> l<1:1> el<20:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:1:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:1:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:8:6: Compile generate block "work@test.loop[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:10:4: Compile generate block "work@test.loop[0].foo".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:8:6: Compile generate block "work@test.loop[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:15:7: Compile generate block "work@test.loop[1].bar".

[NTE:EL0503] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:1:1: Top level module "work@test".

[WRN:EL0500] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:11:7: Cannot find a module definition for "work@test.loop[0].foo::foo".

[WRN:EL0500] ${SURELOG_DIR}/tests/PartSelectRange/dut.sv:15:7: Cannot find a module definition for "work@test.loop[1].bar::bar".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            1
assignment                                             1
begin                                                  1
constant                                              75
design                                                 1
gen_for                                                1
gen_if                                                 1
gen_if_else                                            1
gen_scope                                              8
gen_scope_array                                        8
int_typespec                                           8
int_var                                                2
logic_net                                              1
logic_typespec                                         3
module_inst                                            6
named_begin                                            3
operation                                             25
param_assign                                           4
parameter                                              6
part_select                                            5
range                                                  5
ref_module                                             4
ref_obj                                               34
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            1
assignment                                             1
begin                                                  1
constant                                              75
design                                                 1
gen_for                                                1
gen_if                                                 1
gen_if_else                                            1
gen_scope                                             12
gen_scope_array                                       12
int_typespec                                           8
int_var                                                2
logic_net                                              1
logic_typespec                                         3
module_inst                                            8
named_begin                                            3
operation                                             25
param_assign                                           4
parameter                                              6
part_select                                            5
range                                                  5
ref_module                                             4
ref_obj                                               36
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectRange/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PartSelectRange/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectRange/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiParameter:
  \_parameter: (work@test.MAP), line:3:19, endln:3:22
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |BIN:0100
    |vpiTypespec:
    \_ref_obj: (work@test.MAP)
      |vpiParent:
      \_parameter: (work@test.MAP), line:3:19, endln:3:22
      |vpiFullName:work@test.MAP
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:18
    |vpiName:MAP
    |vpiFullName:work@test.MAP
  |vpiParameter:
  \_parameter: (work@test.N), line:4:13, endln:4:14
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |UINT:2
    |vpiTypespec:
    \_ref_obj: (work@test.N)
      |vpiParent:
      \_parameter: (work@test.N), line:4:13, endln:4:14
      |vpiFullName:work@test.N
      |vpiActual:
      \_int_typespec: , line:4:3, endln:4:18
    |vpiName:N
    |vpiFullName:work@test.N
  |vpiParamAssign:
  \_param_assign: , line:3:19, endln:3:33
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:3:25, endln:3:33
      |vpiParent:
      \_param_assign: , line:3:19, endln:3:33
      |vpiDecompile:4'b01_00
      |vpiSize:4
      |BIN:0100
      |vpiTypespec:
      \_ref_obj: (work@test)
        |vpiParent:
        \_constant: , line:3:25, endln:3:33
        |vpiFullName:work@test
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:18
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@test.MAP), line:3:19, endln:3:22
  |vpiParamAssign:
  \_param_assign: , line:4:13, endln:4:18
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:4:17, endln:4:18
      |vpiParent:
      \_param_assign: , line:4:13, endln:4:18
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_obj: (work@test)
        |vpiParent:
        \_constant: , line:4:17, endln:4:18
        |vpiFullName:work@test
        |vpiActual:
        \_int_typespec: , line:4:3, endln:4:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.N), line:4:13, endln:4:14
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.i), line:7:11, endln:7:12
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |vpiName:i
    |vpiFullName:work@test.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |vpiForInitStmt:
    \_assign_stmt: , line:7:7, endln:7:10
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:7:9, endln:7:10
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@test.i), line:7:7, endln:7:8
        |vpiParent:
        \_assign_stmt: , line:7:7, endln:7:10
        |vpiTypespec:
        \_ref_obj: (work@test.i)
          |vpiParent:
          \_int_var: (work@test.i), line:7:7, endln:7:8
          |vpiFullName:work@test.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@test.i
    |vpiCondition:
    \_operation: , line:7:11, endln:7:14
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@test.i), line:7:11, endln:7:12
        |vpiParent:
        \_operation: , line:7:11, endln:7:14
        |vpiName:i
        |vpiFullName:work@test.i
        |vpiActual:
        \_logic_net: (work@test.i), line:7:11, endln:7:12
      |vpiOperand:
      \_ref_obj: (work@test.N), line:7:13, endln:7:14
        |vpiParent:
        \_operation: , line:7:11, endln:7:14
        |vpiName:N
        |vpiFullName:work@test.N
    |vpiForIncStmt:
    \_assignment: , line:7:15, endln:7:20
      |vpiParent:
      \_gen_for: 
      |vpiOpType:82
      |vpiRhs:
      \_operation: , line:7:17, endln:7:20
        |vpiParent:
        \_assignment: , line:7:15, endln:7:20
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@test.i), line:7:17, endln:7:18
          |vpiParent:
          \_operation: , line:7:17, endln:7:20
          |vpiName:i
          |vpiFullName:work@test.i
          |vpiActual:
          \_logic_net: (work@test.i), line:7:11, endln:7:12
        |vpiOperand:
        \_constant: , line:7:19, endln:7:20
          |vpiParent:
          \_operation: , line:7:17, endln:7:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@test.i), line:7:15, endln:7:16
        |vpiParent:
        \_assignment: , line:7:15, endln:7:20
        |vpiName:i
        |vpiFullName:work@test.i
        |vpiActual:
        \_logic_net: (work@test.i), line:7:11, endln:7:12
    |vpiStmt:
    \_named_begin: (work@test.loop)
      |vpiParent:
      \_gen_for: 
      |vpiName:loop
      |vpiFullName:work@test.loop
      |vpiStmt:
      \_gen_if_else: , line:9:2, endln:16:7
        |vpiParent:
        \_named_begin: (work@test.loop)
        |vpiCondition:
        \_operation: , line:9:6, endln:9:29
          |vpiParent:
          \_gen_if_else: , line:9:2, endln:16:7
          |vpiOpType:14
          |vpiOperand:
          \_part_select: MAP (work@test.loop.MAP), line:9:6, endln:9:20
            |vpiParent:
            \_operation: , line:9:6, endln:9:29
            |vpiName:MAP
            |vpiFullName:work@test.loop.MAP
            |vpiDefName:MAP
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:9:10, endln:9:15
              |vpiParent:
              \_part_select: MAP (work@test.loop.MAP), line:9:6, endln:9:20
              |vpiOpType:24
              |vpiOperand:
              \_operation: , line:9:10, endln:9:13
                |vpiParent:
                \_operation: , line:9:10, endln:9:15
                |vpiOpType:25
                |vpiOperand:
                \_ref_obj: (work@test.loop.MAP.i), line:9:10, endln:9:11
                  |vpiParent:
                  \_operation: , line:9:10, endln:9:13
                  |vpiName:i
                  |vpiFullName:work@test.loop.MAP.i
                |vpiOperand:
                \_constant: , line:9:12, endln:9:13
                  |vpiParent:
                  \_operation: , line:9:10, endln:9:13
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
              |vpiOperand:
              \_constant: , line:9:14, endln:9:15
                |vpiParent:
                \_operation: , line:9:10, endln:9:15
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_operation: , line:9:16, endln:9:19
              |vpiParent:
              \_part_select: MAP (work@test.loop.MAP), line:9:6, endln:9:20
              |vpiOpType:25
              |vpiOperand:
              \_ref_obj: (work@test.loop.MAP.i), line:9:16, endln:9:17
                |vpiParent:
                \_operation: , line:9:16, endln:9:19
                |vpiName:i
                |vpiFullName:work@test.loop.MAP.i
              |vpiOperand:
              \_constant: , line:9:18, endln:9:19
                |vpiParent:
                \_operation: , line:9:16, endln:9:19
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
          |vpiOperand:
          \_constant: , line:9:24, endln:9:29
            |vpiParent:
            \_operation: , line:9:6, endln:9:29
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
        |vpiStmt:
        \_named_begin: (work@test.loop.foo)
          |vpiParent:
          \_gen_if_else: , line:9:2, endln:16:7
          |vpiName:foo
          |vpiFullName:work@test.loop.foo
          |vpiStmt:
          \_ref_module: work@foo (i0), line:11:11, endln:11:13
            |vpiParent:
            \_named_begin: (work@test.loop.foo)
            |vpiName:i0
            |vpiDefName:work@foo
        |vpiElseStmt:
        \_begin: (work@test.loop)
          |vpiParent:
          \_gen_if_else: , line:9:2, endln:16:7
          |vpiFullName:work@test.loop
          |vpiStmt:
          \_gen_if: , line:13:7, endln:13:9
            |vpiParent:
            \_begin: (work@test.loop)
            |vpiCondition:
            \_operation: , line:13:11, endln:13:34
              |vpiParent:
              \_gen_if: , line:13:7, endln:13:9
              |vpiOpType:14
              |vpiOperand:
              \_part_select: MAP (work@test.loop.MAP), line:13:11, endln:13:25
                |vpiParent:
                \_operation: , line:13:11, endln:13:34
                |vpiName:MAP
                |vpiFullName:work@test.loop.MAP
                |vpiDefName:MAP
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:13:15, endln:13:20
                  |vpiParent:
                  \_part_select: MAP (work@test.loop.MAP), line:13:11, endln:13:25
                  |vpiOpType:24
                  |vpiOperand:
                  \_operation: , line:13:15, endln:13:18
                    |vpiParent:
                    \_operation: , line:13:15, endln:13:20
                    |vpiOpType:25
                    |vpiOperand:
                    \_ref_obj: (work@test.loop.MAP.i), line:13:15, endln:13:16
                      |vpiParent:
                      \_operation: , line:13:15, endln:13:18
                      |vpiName:i
                      |vpiFullName:work@test.loop.MAP.i
                    |vpiOperand:
                    \_constant: , line:13:17, endln:13:18
                      |vpiParent:
                      \_operation: , line:13:15, endln:13:18
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiOperand:
                  \_constant: , line:13:19, endln:13:20
                    |vpiParent:
                    \_operation: , line:13:15, endln:13:20
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_operation: , line:13:21, endln:13:24
                  |vpiParent:
                  \_part_select: MAP (work@test.loop.MAP), line:13:11, endln:13:25
                  |vpiOpType:25
                  |vpiOperand:
                  \_ref_obj: (work@test.loop.MAP.i), line:13:21, endln:13:22
                    |vpiParent:
                    \_operation: , line:13:21, endln:13:24
                    |vpiName:i
                    |vpiFullName:work@test.loop.MAP.i
                  |vpiOperand:
                  \_constant: , line:13:23, endln:13:24
                    |vpiParent:
                    \_operation: , line:13:21, endln:13:24
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
              |vpiOperand:
              \_constant: , line:13:29, endln:13:34
                |vpiParent:
                \_operation: , line:13:11, endln:13:34
                |vpiDecompile:2'b01
                |vpiSize:2
                |BIN:01
                |vpiConstType:3
            |vpiStmt:
            \_named_begin: (work@test.loop.bar)
              |vpiParent:
              \_gen_if: , line:13:7, endln:13:9
              |vpiName:bar
              |vpiFullName:work@test.loop.bar
              |vpiStmt:
              \_ref_module: work@bar (i0), line:15:11, endln:15:13
                |vpiParent:
                \_named_begin: (work@test.loop.bar)
                |vpiName:i0
                |vpiDefName:work@bar
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
  |vpiName:work@test
  |vpiParameter:
  \_parameter: (work@test.MAP), line:3:19, endln:3:22
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |BIN:0100
    |vpiTypespec:
    \_ref_obj: (work@test.MAP)
      |vpiParent:
      \_parameter: (work@test.MAP), line:3:19, endln:3:22
      |vpiFullName:work@test.MAP
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:18
    |vpiName:MAP
    |vpiFullName:work@test.MAP
  |vpiParameter:
  \_parameter: (work@test.N), line:4:13, endln:4:14
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |UINT:2
    |vpiTypespec:
    \_ref_obj: (work@test.N)
      |vpiParent:
      \_parameter: (work@test.N), line:4:13, endln:4:14
      |vpiFullName:work@test.N
      |vpiActual:
      \_int_typespec: , line:4:3, endln:4:18
    |vpiName:N
    |vpiFullName:work@test.N
  |vpiParamAssign:
  \_param_assign: , line:3:19, endln:3:33
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:3:25, endln:3:33
      |vpiParent:
      \_param_assign: , line:3:19, endln:3:33
      |vpiDecompile:4'b0100
      |vpiSize:4
      |BIN:0100
      |vpiTypespec:
      \_ref_obj: (work@test)
        |vpiParent:
        \_constant: , line:3:25, endln:3:33
        |vpiFullName:work@test
        |vpiActual:
        \_logic_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@test.MAP), line:3:19, endln:3:22
  |vpiParamAssign:
  \_param_assign: , line:4:13, endln:4:18
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:4:17, endln:4:18
      |vpiParent:
      \_param_assign: , line:4:13, endln:4:18
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_obj: (work@test)
        |vpiParent:
        \_constant: , line:4:17, endln:4:18
        |vpiFullName:work@test
        |vpiActual:
        \_int_typespec: , line:4:3, endln:4:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.N), line:4:13, endln:4:14
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.loop[0]), line:8:6, endln:17:9
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |vpiName:loop[0]
    |vpiFullName:work@test.loop[0]
    |vpiGenScope:
    \_gen_scope: (work@test.loop[0]), line:8:6, endln:17:9
      |vpiParent:
      \_gen_scope_array: (work@test.loop[0]), line:8:6, endln:17:9
      |vpiFullName:work@test.loop[0]
      |vpiParameter:
      \_parameter: (work@test.loop[0].i), line:7:0
        |vpiParent:
        \_gen_scope: (work@test.loop[0]), line:8:6, endln:17:9
        |UINT:0
        |vpiTypespec:
        \_ref_obj: (work@test.loop[0].i)
          |vpiParent:
          \_parameter: (work@test.loop[0].i), line:7:0
          |vpiFullName:work@test.loop[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@test.loop[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@test.loop[0].foo), line:10:4, endln:12:7
        |vpiParent:
        \_gen_scope: (work@test.loop[0]), line:8:6, endln:17:9
        |vpiName:foo
        |vpiFullName:work@test.loop[0].foo
        |vpiGenScope:
        \_gen_scope: (work@test.loop[0].foo), line:10:4, endln:12:7
          |vpiParent:
          \_gen_scope_array: (work@test.loop[0].foo), line:10:4, endln:12:7
          |vpiFullName:work@test.loop[0].foo
          |vpiModule:
          \_module_inst: work@test.loop[0].foo::foo (work@test.loop[0].foo.i0), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:11:7, endln:11:17
            |vpiParent:
            \_gen_scope: (work@test.loop[0].foo), line:10:4, endln:12:7
            |vpiName:i0
            |vpiFullName:work@test.loop[0].foo.i0
            |vpiDefName:work@test.loop[0].foo::foo
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.loop[1]), line:8:6, endln:17:9
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:1:1, endln:19:10
    |vpiName:loop[1]
    |vpiFullName:work@test.loop[1]
    |vpiGenScope:
    \_gen_scope: (work@test.loop[1]), line:8:6, endln:17:9
      |vpiParent:
      \_gen_scope_array: (work@test.loop[1]), line:8:6, endln:17:9
      |vpiFullName:work@test.loop[1]
      |vpiParameter:
      \_parameter: (work@test.loop[1].i), line:7:0
        |vpiParent:
        \_gen_scope: (work@test.loop[1]), line:8:6, endln:17:9
        |UINT:1
        |vpiTypespec:
        \_ref_obj: (work@test.loop[1].i)
          |vpiParent:
          \_parameter: (work@test.loop[1].i), line:7:0
          |vpiFullName:work@test.loop[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@test.loop[1].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@test.loop[1].bar), line:15:7, endln:15:17
        |vpiParent:
        \_gen_scope: (work@test.loop[1]), line:8:6, endln:17:9
        |vpiName:bar
        |vpiFullName:work@test.loop[1].bar
        |vpiGenScope:
        \_gen_scope: (work@test.loop[1].bar), line:15:7, endln:15:17
          |vpiParent:
          \_gen_scope_array: (work@test.loop[1].bar), line:15:7, endln:15:17
          |vpiFullName:work@test.loop[1].bar
          |vpiModule:
          \_module_inst: work@test.loop[1].bar::bar (work@test.loop[1].bar.i0), file:${SURELOG_DIR}/tests/PartSelectRange/dut.sv, line:15:7, endln:15:17
            |vpiParent:
            \_gen_scope: (work@test.loop[1].bar), line:15:7, endln:15:17
            |vpiName:i0
            |vpiFullName:work@test.loop[1].bar.i0
            |vpiDefName:work@test.loop[1].bar::bar
\_weaklyReferenced:
\_int_typespec: , line:3:13, endln:3:18
  |vpiParent:
  \_parameter: (work@test.MAP), line:3:19, endln:3:22
  |vpiRange:
  \_range: , line:3:13, endln:3:18
    |vpiParent:
    \_int_typespec: , line:3:13, endln:3:18
    |vpiLeftRange:
    \_constant: , line:3:14, endln:3:15
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:16, endln:3:17
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:4:3, endln:4:18
\_logic_typespec: 
  |vpiRange:
  \_range: 
    |vpiParent:
    \_logic_typespec: 
    |vpiLeftRange:
    \_constant: 
      |UINT:3
    |vpiRightRange:
    \_constant: 
      |UINT:0
\_int_typespec: , line:3:13, endln:3:18
  |vpiParent:
  \_ref_obj: (work@test.MAP)
  |vpiRange:
  \_range: , line:3:13, endln:3:18
    |vpiParent:
    \_int_typespec: , line:3:13, endln:3:18
    |vpiLeftRange:
    \_constant: , line:3:14, endln:3:15
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:16, endln:3:17
      |vpiParent:
      \_range: , line:3:13, endln:3:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:4:3, endln:4:18
  |vpiParent:
  \_ref_obj: (work@test.N)
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5
