// Seed: 3661032082
module module_0 (
    output wor id_0,
    output wire id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply0 id_6
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output logic id_2,
    input  uwire id_3,
    input  uwire id_4,
    output tri   id_5,
    input  wor   id_6,
    input  wor   id_7
);
  assign id_5 = 1;
  logic id_9;
  logic id_10;
  ;
  logic id_11;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_1,
      id_7
  );
  wire id_12;
  always begin : LABEL_0
    id_2 <= 1;
  end
  localparam id_13 = 1;
endmodule
