INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 00:32:05 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.428ns  (required time - arrival time)
  Source:                 Buffer_4/oehb1/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Buffer_5/tehb1/data_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.464ns (35.049%)  route 2.713ns (64.951%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 1.638 - 1.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=514, unset)          0.672     0.672    Buffer_4/oehb1/clk
                         FDCE                                         r  Buffer_4/oehb1/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_4/oehb1/data_reg_reg[3]/Q
                         net (fo=7, unplaced)         0.567     1.448    Buffer_4/oehb1/data_reg_reg[4]_1[2]
                         LUT4 (Prop_lut4_I1_O)        0.153     1.601 f  Buffer_4/oehb1/Memory_reg_0_7_0_0_i_3__0/O
                         net (fo=4, unplaced)         0.545     2.146    Buffer_4/oehb1/Memory_reg_0_7_0_0_i_3__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.199 r  Buffer_4/oehb1/full_reg_i_2__7/O
                         net (fo=6, unplaced)         0.372     2.571    fork_9/generateBlocks[0].regblock/Empty_reg_0
                         LUT3 (Prop_lut3_I2_O)        0.053     2.624 f  fork_9/generateBlocks[0].regblock/Memory_reg_0_7_0_0_i_3/O
                         net (fo=9, unplaced)         0.381     3.005    Buffer_10/fifo/Empty_reg_3
                         LUT5 (Prop_lut5_I3_O)        0.053     3.058 r  Buffer_10/fifo/Head[0]_i_2/O
                         net (fo=102, unplaced)       0.440     3.498    phi_1/tehb1/data_reg_reg[31]_1
                         LUT5 (Prop_lut5_I0_O)        0.053     3.551 r  phi_1/tehb1/dataOutArray[0]_carry_i_3/O
                         net (fo=1, unplaced)         0.000     3.551    add_11/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.861 r  add_11/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.008     3.869    add_11/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.929 r  add_11/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.929    add_11/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.989 r  add_11/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.989    add_11/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.049 r  add_11/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.049    add_11/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.109 r  add_11/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.109    add_11/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.169 r  add_11/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.169    add_11/dataOutArray[0]_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.229 r  add_11/dataOutArray[0]_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.229    add_11/dataOutArray[0]_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     4.449 r  add_11/dataOutArray[0]_carry__6/O[1]
                         net (fo=2, unplaced)         0.400     4.849    Buffer_5/tehb1/data_reg_reg[31]_4[29]
                         FDCE                                         r  Buffer_5/tehb1/data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=514, unset)          0.638     1.638    Buffer_5/tehb1/clk
                         FDCE                                         r  Buffer_5/tehb1/data_reg_reg[29]/C
                         clock pessimism              0.000     1.638    
                         clock uncertainty           -0.035     1.603    
                         FDCE (Setup_fdce_C_D)       -0.182     1.421    Buffer_5/tehb1/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          1.421    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -3.428    




