

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'
================================================================
* Date:           Sat Sep  2 22:24:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_separate_i_s_l_j_s  |      769|      769|         3|          1|          1|   768|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_s = alloca i32 1"   --->   Operation 6 'alloca' 'j_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_s = alloca i32 1"   --->   Operation 7 'alloca' 'i_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp"   --->   Operation 9 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_s"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j_s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [kernel.cpp:176]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln176 = icmp_eq  i10 %indvar_flatten_load, i10 768" [kernel.cpp:176]   --->   Operation 15 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln176_1 = add i10 %indvar_flatten_load, i10 1" [kernel.cpp:176]   --->   Operation 16 'add' 'add_ln176_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc35, void %for.inc.i.preheader.exitStub" [kernel.cpp:176]   --->   Operation 17 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_s_load = load i7 %j_s" [kernel.cpp:177]   --->   Operation 18 'load' 'j_s_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_s_load = load i4 %i_s" [kernel.cpp:176]   --->   Operation 19 'load' 'i_s_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln176 = add i4 %i_s_load, i4 1" [kernel.cpp:176]   --->   Operation 20 'add' 'add_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln177 = icmp_eq  i7 %j_s_load, i7 64" [kernel.cpp:177]   --->   Operation 21 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln176 = select i1 %icmp_ln177, i7 0, i7 %j_s_load" [kernel.cpp:176]   --->   Operation 22 'select' 'select_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln176_1 = select i1 %icmp_ln177, i4 %add_ln176, i4 %i_s_load" [kernel.cpp:176]   --->   Operation 23 'select' 'select_ln176_1' <Predicate = (!icmp_ln176)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %select_ln176" [kernel.cpp:180]   --->   Operation 24 'zext' 'zext_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln179 = add i10 %zext_ln180, i10 %tmp_read" [kernel.cpp:179]   --->   Operation 25 'add' 'add_ln179' <Predicate = (!icmp_ln176)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.87ns)   --->   "%add_ln177 = add i7 %select_ln176, i7 1" [kernel.cpp:177]   --->   Operation 26 'add' 'add_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln177 = store i10 %add_ln176_1, i10 %indvar_flatten" [kernel.cpp:177]   --->   Operation 27 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %select_ln176_1, i4 %i_s" [kernel.cpp:177]   --->   Operation 28 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln177 = store i7 %add_ln177, i7 %j_s" [kernel.cpp:177]   --->   Operation 29 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln176_1, i10 0" [kernel.cpp:179]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln176_1, i8 0" [kernel.cpp:179]   --->   Operation 31 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i12 %tmp_19" [kernel.cpp:179]   --->   Operation 32 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln179 = sub i14 %tmp_s, i14 %zext_ln179" [kernel.cpp:179]   --->   Operation 33 'sub' 'sub_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln176_1, i6 0" [kernel.cpp:180]   --->   Operation 34 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln180 = add i10 %tmp_20, i10 %zext_ln180" [kernel.cpp:180]   --->   Operation 35 'add' 'add_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i10 %add_ln179" [kernel.cpp:179]   --->   Operation 36 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln179_1 = add i14 %sub_ln179, i14 %zext_ln179_1" [kernel.cpp:179]   --->   Operation 37 'add' 'add_ln179_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i14 %add_ln179_1" [kernel.cpp:179]   --->   Operation 38 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v75_addr = getelementptr i32 %v75, i64 0, i64 %zext_ln179_2" [kernel.cpp:179]   --->   Operation 39 'getelementptr' 'v75_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%v76_addr = getelementptr i32 %v76, i64 0, i64 %zext_ln179_2" [kernel.cpp:181]   --->   Operation 40 'getelementptr' 'v76_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%v77_addr = getelementptr i32 %v77, i64 0, i64 %zext_ln179_2" [kernel.cpp:183]   --->   Operation 41 'getelementptr' 'v77_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%v85 = load i14 %v75_addr" [kernel.cpp:179]   --->   Operation 42 'load' 'v85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%v86 = load i14 %v76_addr" [kernel.cpp:181]   --->   Operation 43 'load' 'v86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%v87 = load i14 %v77_addr" [kernel.cpp:183]   --->   Operation 44 'load' 'v87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_separate_i_s_l_j_s_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i10 %add_ln180" [kernel.cpp:180]   --->   Operation 47 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%Q_h_addr = getelementptr i32 %Q_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:180]   --->   Operation 48 'getelementptr' 'Q_h_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%K_h_addr = getelementptr i32 %K_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:182]   --->   Operation 49 'getelementptr' 'K_h_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%V_h_addr = getelementptr i32 %V_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:184]   --->   Operation 50 'getelementptr' 'V_h_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:178]   --->   Operation 51 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:177]   --->   Operation 52 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%v85 = load i14 %v75_addr" [kernel.cpp:179]   --->   Operation 53 'load' 'v85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln180 = store i32 %v85, i10 %Q_h_addr" [kernel.cpp:180]   --->   Operation 54 'store' 'store_ln180' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%v86 = load i14 %v76_addr" [kernel.cpp:181]   --->   Operation 55 'load' 'v86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln182 = store i32 %v86, i10 %K_h_addr" [kernel.cpp:182]   --->   Operation 56 'store' 'store_ln182' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%v87 = load i14 %v77_addr" [kernel.cpp:183]   --->   Operation 57 'load' 'v87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln184 = store i32 %v87, i10 %V_h_addr" [kernel.cpp:184]   --->   Operation 58 'store' 'store_ln184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc" [kernel.cpp:177]   --->   Operation 59 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j_s') [8]  (0 ns)
	'load' operation ('j_s_load', kernel.cpp:177) on local variable 'j_s' [22]  (0 ns)
	'icmp' operation ('icmp_ln177', kernel.cpp:177) [27]  (1.49 ns)
	'select' operation ('select_ln176', kernel.cpp:176) [28]  (0.993 ns)
	'add' operation ('add_ln177', kernel.cpp:177) [56]  (1.87 ns)
	'store' operation ('store_ln177', kernel.cpp:177) of variable 'add_ln177', kernel.cpp:177 on local variable 'j_s' [59]  (1.59 ns)

 <State 2>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln179', kernel.cpp:179) [33]  (0 ns)
	'add' operation ('add_ln179_1', kernel.cpp:179) [45]  (3.84 ns)
	'getelementptr' operation ('v75_addr', kernel.cpp:179) [47]  (0 ns)
	'load' operation ('v85', kernel.cpp:179) on array 'v75' [50]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('v85', kernel.cpp:179) on array 'v75' [50]  (3.25 ns)
	'store' operation ('store_ln180', kernel.cpp:180) of variable 'v85', kernel.cpp:179 on array 'Q_h' [51]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
