git clone --depth 1 --no-tags https://github.com/zhoudian64/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213507744
git clone --depth 1 --no-tags https://github.com/prateekkarkare/median_filter_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210766825
git clone --depth 1 --no-tags https://github.com/feng1368003611/cy7c68013_fpga_bulk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216022684
git clone --depth 1 --no-tags https://github.com/Nels0/calc-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210993411
git clone --depth 1 --no-tags https://github.com/Mortaza-Seydi/TOY-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210428910
git clone --depth 1 --no-tags https://github.com/stellaw1/211-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212863791
git clone --depth 1 --no-tags https://github.com/styltsars96/ASTRA_RAM_BIST_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211866113
git clone --depth 1 --no-tags https://github.com/jrs322/EECS485-Lab2-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212699576
git clone --depth 1 --no-tags https://github.com/davidodidi/hexidecimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211389272
git clone --depth 1 --no-tags https://github.com/Havilandz/ECE473_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212410515
git clone --depth 1 --no-tags https://github.com/eugenetdr/MiniHardwareProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214666463
git clone --depth 1 --no-tags https://github.com/StYaming/runoob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214749835
git clone --depth 1 --no-tags https://github.com/AnoushkaVyas/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217768747
git clone --depth 1 --no-tags https://github.com/lc6chang/BUAA_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215317616
git clone --depth 1 --no-tags https://github.com/huradominik/Logic-Controllers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215977513
git clone --depth 1 --no-tags https://github.com/wl17443/design-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214038266
git clone --depth 1 --no-tags https://github.com/sanggchoi/pac_man_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213805456
git clone --depth 1 --no-tags https://github.com/TingyiZhang/Wrap-Around-LEDs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213216977
git clone --depth 1 --no-tags https://github.com/DrFoz/ECE485.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214325244
git clone --depth 1 --no-tags https://github.com/onglichang/javamusings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214375418
git clone --depth 1 --no-tags https://github.com/vvr3ddy/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214375862
git clone --depth 1 --no-tags https://github.com/koko-maung/comparator4Bit-Signed4Bit-8Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213240301
git clone --depth 1 --no-tags https://github.com/ishaniMadhuwanthi/CO221-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213593730
git clone --depth 1 --no-tags https://github.com/JADC362/Arquitectura_Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213653362
git clone --depth 1 --no-tags https://github.com/misadrik/UVMProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216962275
git clone --depth 1 --no-tags https://github.com/TheDoebes/refactored-succotash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217347804
git clone --depth 1 --no-tags https://github.com/mounakrishna/32-bit-Reversible-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215507002
git clone --depth 1 --no-tags https://github.com/aahmed7/Pipeline_processor_MIPS_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213954603
git clone --depth 1 --no-tags https://github.com/wengwm18/Logic-design-FPGA-ISE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214998174
git clone --depth 1 --no-tags https://github.com/MohamedEl-Naggar/Digital-Clock-Alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216123033
git clone --depth 1 --no-tags https://github.com/amanshreshtha1998/RC-5-Transmitter-and-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217072751
git clone --depth 1 --no-tags https://github.com/AQJED/8-Bit-Barrel-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212621829
git clone --depth 1 --no-tags https://github.com/letitbe0201/EE271-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210924730
git clone --depth 1 --no-tags https://github.com/stompercito/ProcessorMipsWithPipes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210606117
git clone --depth 1 --no-tags https://github.com/mst-zyw/verilog_ram_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212047955
git clone --depth 1 --no-tags https://github.com/miaohahaha/MIPS-CPU-10instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214356117
git clone --depth 1 --no-tags https://github.com/AmrElsersy/Verilog_MIPS_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215349447
git clone --depth 1 --no-tags https://github.com/huradominik/Multi-Core-Logic-Unit-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215986213
git clone --depth 1 --no-tags https://github.com/Allahfan/nvdla_change.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215432413
git clone --depth 1 --no-tags https://github.com/sanshulou/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211435328
git clone --depth 1 --no-tags https://github.com/h8191/EE2003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213293380
git clone --depth 1 --no-tags https://github.com/OscarCorzoVargas/Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213676262
git clone --depth 1 --no-tags https://github.com/jpatel8886/Segway-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212211151
git clone --depth 1 --no-tags https://github.com/jianhao-nihao/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213311788
git clone --depth 1 --no-tags https://github.com/iqraahmad4/371minipro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211239284
git clone --depth 1 --no-tags https://github.com/eejongyun/Ultra96_Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211209500
git clone --depth 1 --no-tags https://github.com/zaidMughal/Riscv-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211167424
git clone --depth 1 --no-tags https://github.com/zq24/soccer_penalty_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213099932
git clone --depth 1 --no-tags https://github.com/saranyab9064/Algorithm_to_architecture_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213115734
git clone --depth 1 --no-tags https://github.com/mrgucci1/systemsynth-onecounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214016158
git clone --depth 1 --no-tags https://github.com/ItzaMeLuigi/FPGAgame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214049923
git clone --depth 1 --no-tags https://github.com/DasAnish/verilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216830382
git clone --depth 1 --no-tags https://github.com/RishabhAgarwal-2001/Hamming-Code-Structural-Code-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217850919
git clone --depth 1 --no-tags https://github.com/pleiadesian/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215804306
git clone --depth 1 --no-tags https://github.com/heyask/PNU-logic-gate-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210290155
git clone --depth 1 --no-tags https://github.com/BasharHabash/Music-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210282156
git clone --depth 1 --no-tags https://github.com/DuskwatcherLT/sdram_axi_apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210731478
git clone --depth 1 --no-tags https://github.com/SaxoCup/SEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210381294
git clone --depth 1 --no-tags https://github.com/ah1415/Verilog-Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217415913
git clone --depth 1 --no-tags https://github.com/nkrama-99/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216157844
git clone --depth 1 --no-tags https://github.com/Prateek7805/Alarm-Clock-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216367722
git clone --depth 1 --no-tags https://github.com/KarthiVi95/8BitsMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212002844
git clone --depth 1 --no-tags https://github.com/namachan10777/cpu-ex-team1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214126507
git clone --depth 1 --no-tags https://github.com/nadaol/AdComputadoras_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215612465
git clone --depth 1 --no-tags https://github.com/grimmweeper/MHP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214481016
git clone --depth 1 --no-tags https://github.com/eerkaijun/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217521183
git clone --depth 1 --no-tags https://github.com/Yuzain/Supercar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217326059
git clone --depth 1 --no-tags https://github.com/jason841226/random_t-small_polynomial_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216887257
git clone --depth 1 --no-tags https://github.com/lastVIZSLA/FPGA-Robocup19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217065898
git clone --depth 1 --no-tags https://github.com/sodipot/venus_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216978838
git clone --depth 1 --no-tags https://github.com/SimonVictorLy/HW-Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210723832
git clone --depth 1 --no-tags https://github.com/Voldivh/Arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210859917
git clone --depth 1 --no-tags https://github.com/parimalarenga/Verilog-designs-with-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210636832
git clone --depth 1 --no-tags https://github.com/tapasvipatel/Jeopardy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210752769
git clone --depth 1 --no-tags https://github.com/Ehsan2754/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212927534
git clone --depth 1 --no-tags https://github.com/sehuang/phyrilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210428215
git clone --depth 1 --no-tags https://github.com/pedropstuba/SEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210358352
git clone --depth 1 --no-tags https://github.com/matthuszagh/libdigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210479678
git clone --depth 1 --no-tags https://github.com/wangk2017/krv_c1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211748148
git clone --depth 1 --no-tags https://github.com/ClSlaid/StepFpgaProjects_CE_BUPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214087426
git clone --depth 1 --no-tags https://github.com/Pinacolada8/DataPathVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216089415
git clone --depth 1 --no-tags https://github.com/lizhongwang520/IOPAT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214836903
git clone --depth 1 --no-tags https://github.com/AudunAsdal/TFE4152_IC_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215229866
git clone --depth 1 --no-tags https://github.com/XinqiaoLiu/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215295860
git clone --depth 1 --no-tags https://github.com/iri16009/Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215648344
git clone --depth 1 --no-tags https://github.com/Kowus/or_gate_intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216627905
git clone --depth 1 --no-tags https://github.com/cope3319/Project2DigitalLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217620955
git clone --depth 1 --no-tags https://github.com/jordan1204/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217544732
git clone --depth 1 --no-tags https://github.com/tanbour/gmii_mirror_xgmii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217571352
git clone --depth 1 --no-tags https://github.com/james330/B0729047_CompOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210627318
git clone --depth 1 --no-tags https://github.com/Niyati18/Wave_Generator_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210473740
git clone --depth 1 --no-tags https://github.com/gasparmribeiro/EComp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210640247
git clone --depth 1 --no-tags https://github.com/shipchou/Computer-Organization-2018-spring-NCTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210280386
git clone --depth 1 --no-tags https://github.com/wonseobshin/402Project2-RTL-Compiled-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213445301
git clone --depth 1 --no-tags https://github.com/theoliao1998/Intro-to-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213678158
