
BOOTLOADER_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005930  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  08005b00  08005b00  00015b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d34  08005d34  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005d34  08005d34  00015d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d3c  08005d3c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d3c  08005d3c  00015d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d40  08005d40  00015d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  20000074  08005db8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08005db8  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c09d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e7  00000000  00000000  0002c141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  0002e328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000808  00000000  00000000  0002ec08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022013  00000000  00000000  0002f410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e5fa  00000000  00000000  00051423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9cfe  00000000  00000000  0005fa1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012971b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002684  00000000  00000000  0012976c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005ae8 	.word	0x08005ae8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08005ae8 	.word	0x08005ae8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <app_ota_write_flash_memory>:
volatile uint32_t address_write_flash;
/* Private function prototypes ---------------------------------------- */

/* Function definitions ----------------------------------------------- */
void app_ota_write_flash_memory(app_ota_hex_form_data_t *hex_data)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	; 0x28
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  uint8_t  data_count, i;
  uint8_t  counter_index       = 0;
 80005cc:	2300      	movs	r3, #0
 80005ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint16_t data_write_flash[8] = { 0 };
 80005d2:	f107 030c 	add.w	r3, r7, #12
 80005d6:	2200      	movs	r2, #0
 80005d8:	601a      	str	r2, [r3, #0]
 80005da:	605a      	str	r2, [r3, #4]
 80005dc:	609a      	str	r2, [r3, #8]
 80005de:	60da      	str	r2, [r3, #12]

  switch (hex_data->record_type)
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	78db      	ldrb	r3, [r3, #3]
 80005e4:	2b05      	cmp	r3, #5
 80005e6:	f000 809a 	beq.w	800071e <app_ota_write_flash_memory+0x15a>
 80005ea:	2b05      	cmp	r3, #5
 80005ec:	f300 8099 	bgt.w	8000722 <app_ota_write_flash_memory+0x15e>
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d015      	beq.n	8000620 <app_ota_write_flash_memory+0x5c>
 80005f4:	2b04      	cmp	r3, #4
 80005f6:	f040 8094 	bne.w	8000722 <app_ota_write_flash_memory+0x15e>
  {
  case 4: /* Extended Linear Address Record: used to identify the extended linear address  */
  {
    uint32_t address = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	623b      	str	r3, [r7, #32]
    address |= hex_data->data[0] << 8 | hex_data->data[1];
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	791b      	ldrb	r3, [r3, #4]
 8000602:	021b      	lsls	r3, r3, #8
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	7952      	ldrb	r2, [r2, #5]
 8000608:	4313      	orrs	r3, r2
 800060a:	461a      	mov	r2, r3
 800060c:	6a3b      	ldr	r3, [r7, #32]
 800060e:	4313      	orrs	r3, r2
 8000610:	623b      	str	r3, [r7, #32]
    /* Address save firmware update */
    address_write_flash = 0x08000000 | (address << 16);
 8000612:	6a3b      	ldr	r3, [r7, #32]
 8000614:	041b      	lsls	r3, r3, #16
 8000616:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800061a:	4a44      	ldr	r2, [pc, #272]	; (800072c <app_ota_write_flash_memory+0x168>)
 800061c:	6013      	str	r3, [r2, #0]
    break;
 800061e:	e081      	b.n	8000724 <app_ota_write_flash_memory+0x160>
    break;
  }
  case 0: /* Data Rrecord: used to record data, most records of HEX files are data records */
  {
    /* get character count */
    data_count = hex_data->byte_count;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	77fb      	strb	r3, [r7, #31]
    size_data_firmware += data_count;
 8000626:	7ffa      	ldrb	r2, [r7, #31]
 8000628:	4b41      	ldr	r3, [pc, #260]	; (8000730 <app_ota_write_flash_memory+0x16c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4413      	add	r3, r2
 800062e:	4a40      	ldr	r2, [pc, #256]	; (8000730 <app_ota_write_flash_memory+0x16c>)
 8000630:	6013      	str	r3, [r2, #0]

    /* set full address */
    address_write_flash = address_write_flash & 0xFFFF0000;
 8000632:	4b3e      	ldr	r3, [pc, #248]	; (800072c <app_ota_write_flash_memory+0x168>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	0c1b      	lsrs	r3, r3, #16
 8000638:	041b      	lsls	r3, r3, #16
 800063a:	4a3c      	ldr	r2, [pc, #240]	; (800072c <app_ota_write_flash_memory+0x168>)
 800063c:	6013      	str	r3, [r2, #0]
    address_write_flash = address_write_flash | (hex_data->address[0] << 8) | (hex_data->address[1]);
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	785b      	ldrb	r3, [r3, #1]
 8000642:	021b      	lsls	r3, r3, #8
 8000644:	461a      	mov	r2, r3
 8000646:	4b39      	ldr	r3, [pc, #228]	; (800072c <app_ota_write_flash_memory+0x168>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4313      	orrs	r3, r2
 800064c:	687a      	ldr	r2, [r7, #4]
 800064e:	7892      	ldrb	r2, [r2, #2]
 8000650:	4313      	orrs	r3, r2
 8000652:	4a36      	ldr	r2, [pc, #216]	; (800072c <app_ota_write_flash_memory+0x168>)
 8000654:	6013      	str	r3, [r2, #0]

    /* check address wite flash data */
    if (address_write_flash < ADDRESS_FIRMWARE_APPLICATION)
 8000656:	4b35      	ldr	r3, [pc, #212]	; (800072c <app_ota_write_flash_memory+0x168>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a36      	ldr	r2, [pc, #216]	; (8000734 <app_ota_write_flash_memory+0x170>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d203      	bcs.n	8000668 <app_ota_write_flash_memory+0xa4>
    {
      address_write_flash = 0;
 8000660:	4b32      	ldr	r3, [pc, #200]	; (800072c <app_ota_write_flash_memory+0x168>)
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	e05d      	b.n	8000724 <app_ota_write_flash_memory+0x160>
      return;
    }

    /* get the data of the record */
    for (i = 0; i < data_count; i += 2)
 8000668:	2300      	movs	r3, #0
 800066a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800066e:	e021      	b.n	80006b4 <app_ota_write_flash_memory+0xf0>
    {
      data_write_flash[counter_index] = (hex_data->data[i + 1] << 8) | (hex_data->data[i]);
 8000670:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000674:	3301      	adds	r3, #1
 8000676:	687a      	ldr	r2, [r7, #4]
 8000678:	4413      	add	r3, r2
 800067a:	791b      	ldrb	r3, [r3, #4]
 800067c:	021b      	lsls	r3, r3, #8
 800067e:	b21a      	sxth	r2, r3
 8000680:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000684:	6879      	ldr	r1, [r7, #4]
 8000686:	440b      	add	r3, r1
 8000688:	791b      	ldrb	r3, [r3, #4]
 800068a:	b21b      	sxth	r3, r3
 800068c:	4313      	orrs	r3, r2
 800068e:	b21a      	sxth	r2, r3
 8000690:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000694:	b292      	uxth	r2, r2
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	3328      	adds	r3, #40	; 0x28
 800069a:	443b      	add	r3, r7
 800069c:	f823 2c1c 	strh.w	r2, [r3, #-28]
      counter_index++;
 80006a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006a4:	3301      	adds	r3, #1
 80006a6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    for (i = 0; i < data_count; i += 2)
 80006aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006ae:	3302      	adds	r3, #2
 80006b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80006b4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80006b8:	7ffb      	ldrb	r3, [r7, #31]
 80006ba:	429a      	cmp	r2, r3
 80006bc:	d3d8      	bcc.n	8000670 <app_ota_write_flash_memory+0xac>
    }

    /* count data old or even */
    if (data_count % 2 != 0)
 80006be:	7ffb      	ldrb	r3, [r7, #31]
 80006c0:	f003 0301 	and.w	r3, r3, #1
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d01d      	beq.n	8000706 <app_ota_write_flash_memory+0x142>
    {
      data_write_flash[counter_index] = 0xFF00 | (hex_data->data[data_count - 1]);
 80006ca:	7ffb      	ldrb	r3, [r7, #31]
 80006cc:	3b01      	subs	r3, #1
 80006ce:	687a      	ldr	r2, [r7, #4]
 80006d0:	4413      	add	r3, r2
 80006d2:	791b      	ldrb	r3, [r3, #4]
 80006d4:	b21b      	sxth	r3, r3
 80006d6:	f063 03ff 	orn	r3, r3, #255	; 0xff
 80006da:	b21a      	sxth	r2, r3
 80006dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006e0:	b292      	uxth	r2, r2
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	3328      	adds	r3, #40	; 0x28
 80006e6:	443b      	add	r3, r7
 80006e8:	f823 2c1c 	strh.w	r2, [r3, #-28]
      bsp_flash_write(address_write_flash, (uint32_t *) data_write_flash, data_count / 4 + 1);
 80006ec:	4b0f      	ldr	r3, [pc, #60]	; (800072c <app_ota_write_flash_memory+0x168>)
 80006ee:	6818      	ldr	r0, [r3, #0]
 80006f0:	7ffb      	ldrb	r3, [r7, #31]
 80006f2:	089b      	lsrs	r3, r3, #2
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	461a      	mov	r2, r3
 80006fa:	f107 030c 	add.w	r3, r7, #12
 80006fe:	4619      	mov	r1, r3
 8000700:	f000 fdbc 	bl	800127c <bsp_flash_write>
    }
    else
      bsp_flash_write(address_write_flash, (uint32_t *) data_write_flash, data_count / 4);
    break;
 8000704:	e00e      	b.n	8000724 <app_ota_write_flash_memory+0x160>
      bsp_flash_write(address_write_flash, (uint32_t *) data_write_flash, data_count / 4);
 8000706:	4b09      	ldr	r3, [pc, #36]	; (800072c <app_ota_write_flash_memory+0x168>)
 8000708:	6818      	ldr	r0, [r3, #0]
 800070a:	7ffb      	ldrb	r3, [r7, #31]
 800070c:	089b      	lsrs	r3, r3, #2
 800070e:	b2db      	uxtb	r3, r3
 8000710:	461a      	mov	r2, r3
 8000712:	f107 030c 	add.w	r3, r7, #12
 8000716:	4619      	mov	r1, r3
 8000718:	f000 fdb0 	bl	800127c <bsp_flash_write>
    break;
 800071c:	e002      	b.n	8000724 <app_ota_write_flash_memory+0x160>
    break;
 800071e:	bf00      	nop
 8000720:	e000      	b.n	8000724 <app_ota_write_flash_memory+0x160>
  }
  default: break;
 8000722:	bf00      	nop
  }
}
 8000724:	3728      	adds	r7, #40	; 0x28
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	200000a0 	.word	0x200000a0
 8000730:	2000009c 	.word	0x2000009c
 8000734:	08008000 	.word	0x08008000

08000738 <app_ota_start_up_bootloader>:

void app_ota_start_up_bootloader(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
  bsp_uart_init();
 800073e:	f000 fe39 	bl	80013b4 <bsp_uart_init>

  uint32_t time_last = HAL_GetTick();
 8000742:	f001 faf3 	bl	8001d2c <HAL_GetTick>
 8000746:	60b8      	str	r0, [r7, #8]
  /* wait for update firmware */
  while ((HAL_GetTick() - time_last < 3000) || (flag_ota_check_infor == TRUE))
 8000748:	e03d      	b.n	80007c6 <app_ota_start_up_bootloader+0x8e>
  {
    if ((flag_ota_update == TRUE) && (flag_size_flash == TRUE))
 800074a:	4b28      	ldr	r3, [pc, #160]	; (80007ec <app_ota_start_up_bootloader+0xb4>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	2b01      	cmp	r3, #1
 8000750:	d139      	bne.n	80007c6 <app_ota_start_up_bootloader+0x8e>
 8000752:	4b27      	ldr	r3, [pc, #156]	; (80007f0 <app_ota_start_up_bootloader+0xb8>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	2b01      	cmp	r3, #1
 8000758:	d135      	bne.n	80007c6 <app_ota_start_up_bootloader+0x8e>
    {
      flag_earse_ok = FALSE;
 800075a:	4b26      	ldr	r3, [pc, #152]	; (80007f4 <app_ota_start_up_bootloader+0xbc>)
 800075c:	2200      	movs	r2, #0
 800075e:	701a      	strb	r2, [r3, #0]
      /* caculation number sector */
      uint8_t start_sector  = bsp_get_sector_from_address(ADDRESS_FIRMWARE_APPLICATION);
 8000760:	4825      	ldr	r0, [pc, #148]	; (80007f8 <app_ota_start_up_bootloader+0xc0>)
 8000762:	f000 fc49 	bl	8000ff8 <bsp_get_sector_from_address>
 8000766:	4603      	mov	r3, r0
 8000768:	73fb      	strb	r3, [r7, #15]
      uint8_t end_sector    = bsp_get_sector_from_address(ADDRESS_FIRMWARE_APPLICATION + size_current);
 800076a:	4b24      	ldr	r3, [pc, #144]	; (80007fc <app_ota_start_up_bootloader+0xc4>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000772:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8000776:	4618      	mov	r0, r3
 8000778:	f000 fc3e 	bl	8000ff8 <bsp_get_sector_from_address>
 800077c:	4603      	mov	r3, r0
 800077e:	71fb      	strb	r3, [r7, #7]
      uint8_t number_sector = end_sector - start_sector + 1;
 8000780:	79fa      	ldrb	r2, [r7, #7]
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	1ad3      	subs	r3, r2, r3
 8000786:	b2db      	uxtb	r3, r3
 8000788:	3301      	adds	r3, #1
 800078a:	71bb      	strb	r3, [r7, #6]

      /* erase sector for write data */
      for (uint8_t i = 0; i < number_sector; i++)
 800078c:	2300      	movs	r3, #0
 800078e:	73bb      	strb	r3, [r7, #14]
 8000790:	e00d      	b.n	80007ae <app_ota_start_up_bootloader+0x76>
      {
        bsp_flash_erase(bsp_get_address_from_sector(start_sector));
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	4618      	mov	r0, r3
 8000796:	f000 fca9 	bl	80010ec <bsp_get_address_from_sector>
 800079a:	4603      	mov	r3, r0
 800079c:	4618      	mov	r0, r3
 800079e:	f000 fcf1 	bl	8001184 <bsp_flash_erase>
        start_sector++;
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	3301      	adds	r3, #1
 80007a6:	73fb      	strb	r3, [r7, #15]
      for (uint8_t i = 0; i < number_sector; i++)
 80007a8:	7bbb      	ldrb	r3, [r7, #14]
 80007aa:	3301      	adds	r3, #1
 80007ac:	73bb      	strb	r3, [r7, #14]
 80007ae:	7bba      	ldrb	r2, [r7, #14]
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	429a      	cmp	r2, r3
 80007b4:	d3ed      	bcc.n	8000792 <app_ota_start_up_bootloader+0x5a>
      }
      flag_earse_ok = TRUE;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <app_ota_start_up_bootloader+0xbc>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	701a      	strb	r2, [r3, #0]
      while (flag_ota_complete == FALSE)
 80007bc:	bf00      	nop
 80007be:	4b10      	ldr	r3, [pc, #64]	; (8000800 <app_ota_start_up_bootloader+0xc8>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d0fb      	beq.n	80007be <app_ota_start_up_bootloader+0x86>
  while ((HAL_GetTick() - time_last < 3000) || (flag_ota_check_infor == TRUE))
 80007c6:	f001 fab1 	bl	8001d2c <HAL_GetTick>
 80007ca:	4602      	mov	r2, r0
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d9b8      	bls.n	800074a <app_ota_start_up_bootloader+0x12>
 80007d8:	4b0a      	ldr	r3, [pc, #40]	; (8000804 <app_ota_start_up_bootloader+0xcc>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d0b4      	beq.n	800074a <app_ota_start_up_bootloader+0x12>
      {
      }
    }
  }
}
 80007e0:	bf00      	nop
 80007e2:	bf00      	nop
 80007e4:	3710      	adds	r7, #16
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	20000090 	.word	0x20000090
 80007f0:	20000091 	.word	0x20000091
 80007f4:	20000093 	.word	0x20000093
 80007f8:	08008000 	.word	0x08008000
 80007fc:	20000098 	.word	0x20000098
 8000800:	20000092 	.word	0x20000092
 8000804:	20000094 	.word	0x20000094

08000808 <app_ota_jump_to_firmware>:

void app_ota_jump_to_firmware(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
  bsp_uart_deinit_peripheral();
 800080e:	f000 fe37 	bl	8001480 <bsp_uart_deinit_peripheral>
  HAL_RCC_DeInit();
 8000812:	f002 fec7 	bl	80035a4 <HAL_RCC_DeInit>

  SCB->SHCSR &= ~(SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk);
 8000816:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <app_ota_jump_to_firmware+0x40>)
 8000818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800081a:	4a0b      	ldr	r2, [pc, #44]	; (8000848 <app_ota_jump_to_firmware+0x40>)
 800081c:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8000820:	6253      	str	r3, [r2, #36]	; 0x24
  __set_MSP(*((volatile uint32_t *) ADDRESS_FIRMWARE_APPLICATION));
 8000822:	4b0a      	ldr	r3, [pc, #40]	; (800084c <app_ota_jump_to_firmware+0x44>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	f383 8808 	msr	MSP, r3
}
 800082e:	bf00      	nop
  uint32_t jump_address       = *((volatile uint32_t *) (ADDRESS_FIRMWARE_APPLICATION + 4));
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <app_ota_jump_to_firmware+0x48>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	60fb      	str	r3, [r7, #12]
  void (*reset_handler)(void) = (void *) jump_address;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	60bb      	str	r3, [r7, #8]
  reset_handler();
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	4798      	blx	r3
}
 800083e:	bf00      	nop
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	e000ed00 	.word	0xe000ed00
 800084c:	08008000 	.word	0x08008000
 8000850:	08008004 	.word	0x08008004

08000854 <app_ota_parse_element>:

void app_ota_parse_element(uint8_t *des, uint8_t *buff, uint8_t length)
{
 8000854:	b480      	push	{r7}
 8000856:	b08f      	sub	sp, #60	; 0x3c
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	4613      	mov	r3, r2
 8000860:	71fb      	strb	r3, [r7, #7]
  uint8_t count_array = 0U;
 8000862:	2300      	movs	r3, #0
 8000864:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint8_t buffer_temp[32];

  /* convert data string to data hex and save to des buffer*/
  for (uint8_t count = 0U; count < length; count++)
 8000868:	2300      	movs	r3, #0
 800086a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800086e:	e05f      	b.n	8000930 <app_ota_parse_element+0xdc>
  {
    if (buff[count] >= '0' && buff[count] <= '9')
 8000870:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000874:	68ba      	ldr	r2, [r7, #8]
 8000876:	4413      	add	r3, r2
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b2f      	cmp	r3, #47	; 0x2f
 800087c:	d914      	bls.n	80008a8 <app_ota_parse_element+0x54>
 800087e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000882:	68ba      	ldr	r2, [r7, #8]
 8000884:	4413      	add	r3, r2
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b39      	cmp	r3, #57	; 0x39
 800088a:	d80d      	bhi.n	80008a8 <app_ota_parse_element+0x54>
      buffer_temp[count] = buff[count] - 48;
 800088c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000890:	68ba      	ldr	r2, [r7, #8]
 8000892:	4413      	add	r3, r2
 8000894:	781a      	ldrb	r2, [r3, #0]
 8000896:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800089a:	3a30      	subs	r2, #48	; 0x30
 800089c:	b2d2      	uxtb	r2, r2
 800089e:	3338      	adds	r3, #56	; 0x38
 80008a0:	443b      	add	r3, r7
 80008a2:	f803 2c24 	strb.w	r2, [r3, #-36]
 80008a6:	e01a      	b.n	80008de <app_ota_parse_element+0x8a>
    else if (buff[count] >= 'A' && buff[count] <= 'F')
 80008a8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80008ac:	68ba      	ldr	r2, [r7, #8]
 80008ae:	4413      	add	r3, r2
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	2b40      	cmp	r3, #64	; 0x40
 80008b4:	d942      	bls.n	800093c <app_ota_parse_element+0xe8>
 80008b6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80008ba:	68ba      	ldr	r2, [r7, #8]
 80008bc:	4413      	add	r3, r2
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b46      	cmp	r3, #70	; 0x46
 80008c2:	d83b      	bhi.n	800093c <app_ota_parse_element+0xe8>
      buffer_temp[count] = buff[count] - 65 + 10;
 80008c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80008c8:	68ba      	ldr	r2, [r7, #8]
 80008ca:	4413      	add	r3, r2
 80008cc:	781a      	ldrb	r2, [r3, #0]
 80008ce:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80008d2:	3a37      	subs	r2, #55	; 0x37
 80008d4:	b2d2      	uxtb	r2, r2
 80008d6:	3338      	adds	r3, #56	; 0x38
 80008d8:	443b      	add	r3, r7
 80008da:	f803 2c24 	strb.w	r2, [r3, #-36]
    else
      return;
    if (count % 2 != 0)
 80008de:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d01c      	beq.n	8000926 <app_ota_parse_element+0xd2>
    {
      des[count_array] = ((buffer_temp[count - 1] << 4) | (buffer_temp[count]));
 80008ec:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80008f0:	3b01      	subs	r3, #1
 80008f2:	3338      	adds	r3, #56	; 0x38
 80008f4:	443b      	add	r3, r7
 80008f6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80008fa:	011b      	lsls	r3, r3, #4
 80008fc:	b25a      	sxtb	r2, r3
 80008fe:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000902:	3338      	adds	r3, #56	; 0x38
 8000904:	443b      	add	r3, r7
 8000906:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800090a:	b25b      	sxtb	r3, r3
 800090c:	4313      	orrs	r3, r2
 800090e:	b259      	sxtb	r1, r3
 8000910:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000914:	68fa      	ldr	r2, [r7, #12]
 8000916:	4413      	add	r3, r2
 8000918:	b2ca      	uxtb	r2, r1
 800091a:	701a      	strb	r2, [r3, #0]
      count_array++;
 800091c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000920:	3301      	adds	r3, #1
 8000922:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  for (uint8_t count = 0U; count < length; count++)
 8000926:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800092a:	3301      	adds	r3, #1
 800092c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000930:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	429a      	cmp	r2, r3
 8000938:	d39a      	bcc.n	8000870 <app_ota_parse_element+0x1c>
 800093a:	e000      	b.n	800093e <app_ota_parse_element+0xea>
      return;
 800093c:	bf00      	nop
    }
  }
}
 800093e:	373c      	adds	r7, #60	; 0x3c
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <app_ota_handle_data_receive>:

uint8_t app_ota_handle_data_receive(app_ota_hex_form_data_t *hex_data, uint8_t *data, uint16_t size)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08a      	sub	sp, #40	; 0x28
 800094c:	af00      	add	r7, sp, #0
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	4613      	mov	r3, r2
 8000954:	80fb      	strh	r3, [r7, #6]
  uint8_t                   cal_check_sum = 0;
 8000956:	2300      	movs	r3, #0
 8000958:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  app_ota_field_hex_files_t state         = START_CODE;
 800095c:	2300      	movs	r3, #0
 800095e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t                   buffer_save_data_hex[16];

  /* parse string to hex form data hex */
  for (uint8_t count = 0; count < size; count++)
 8000962:	2300      	movs	r3, #0
 8000964:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000968:	e0e4      	b.n	8000b34 <app_ota_handle_data_receive+0x1ec>
  {
    switch (state)
 800096a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800096e:	2b06      	cmp	r3, #6
 8000970:	f200 80d9 	bhi.w	8000b26 <app_ota_handle_data_receive+0x1de>
 8000974:	a201      	add	r2, pc, #4	; (adr r2, 800097c <app_ota_handle_data_receive+0x34>)
 8000976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800097a:	bf00      	nop
 800097c:	08000999 	.word	0x08000999
 8000980:	080009b3 	.word	0x080009b3
 8000984:	080009db 	.word	0x080009db
 8000988:	08000a09 	.word	0x08000a09
 800098c:	08000a31 	.word	0x08000a31
 8000990:	08000a97 	.word	0x08000a97
 8000994:	08000ab9 	.word	0x08000ab9
    {
    case START_CODE:
    {
      if (data[count] != ':')
 8000998:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800099c:	68ba      	ldr	r2, [r7, #8]
 800099e:	4413      	add	r3, r2
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b3a      	cmp	r3, #58	; 0x3a
 80009a4:	d001      	beq.n	80009aa <app_ota_handle_data_receive+0x62>
        return STATE_ERRORS;
 80009a6:	2300      	movs	r3, #0
 80009a8:	e0cc      	b.n	8000b44 <app_ota_handle_data_receive+0x1fc>
      else
        state = BYTE_COUNT;
 80009aa:	2301      	movs	r3, #1
 80009ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 80009b0:	e0bb      	b.n	8000b2a <app_ota_handle_data_receive+0x1e2>
    }
    case BYTE_COUNT:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], 2U);
 80009b2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80009b6:	68ba      	ldr	r2, [r7, #8]
 80009b8:	18d1      	adds	r1, r2, r3
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	2202      	movs	r2, #2
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff ff47 	bl	8000854 <app_ota_parse_element>
      hex_data->byte_count = buffer_save_data_hex[0];
 80009c6:	7d3a      	ldrb	r2, [r7, #20]
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	701a      	strb	r2, [r3, #0]
      count                = 2U;
 80009cc:	2302      	movs	r3, #2
 80009ce:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      state                = ADDRESS;
 80009d2:	2302      	movs	r3, #2
 80009d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 80009d8:	e0a7      	b.n	8000b2a <app_ota_handle_data_receive+0x1e2>
    }
    case ADDRESS:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], 4U);
 80009da:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80009de:	68ba      	ldr	r2, [r7, #8]
 80009e0:	18d1      	adds	r1, r2, r3
 80009e2:	f107 0314 	add.w	r3, r7, #20
 80009e6:	2204      	movs	r2, #4
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff ff33 	bl	8000854 <app_ota_parse_element>
      hex_data->address[0] = buffer_save_data_hex[0];
 80009ee:	7d3a      	ldrb	r2, [r7, #20]
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	705a      	strb	r2, [r3, #1]
      hex_data->address[1] = buffer_save_data_hex[1];
 80009f4:	7d7a      	ldrb	r2, [r7, #21]
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	709a      	strb	r2, [r3, #2]
      count                = 6U;
 80009fa:	2306      	movs	r3, #6
 80009fc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      state                = RECORD_TYPE;
 8000a00:	2303      	movs	r3, #3
 8000a02:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 8000a06:	e090      	b.n	8000b2a <app_ota_handle_data_receive+0x1e2>
    }
    case RECORD_TYPE:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], 2U);
 8000a08:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a0c:	68ba      	ldr	r2, [r7, #8]
 8000a0e:	18d1      	adds	r1, r2, r3
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	2202      	movs	r2, #2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff ff1c 	bl	8000854 <app_ota_parse_element>
      hex_data->record_type = buffer_save_data_hex[0];
 8000a1c:	7d3a      	ldrb	r2, [r7, #20]
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	70da      	strb	r2, [r3, #3]
      count                 = 8U;
 8000a22:	2308      	movs	r3, #8
 8000a24:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      state                 = DATA;
 8000a28:	2304      	movs	r3, #4
 8000a2a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 8000a2e:	e07c      	b.n	8000b2a <app_ota_handle_data_receive+0x1e2>
    }
    case DATA:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], (hex_data->byte_count * 2U));
 8000a30:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a34:	68ba      	ldr	r2, [r7, #8]
 8000a36:	18d1      	adds	r1, r2, r3
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	005b      	lsls	r3, r3, #1
 8000a3e:	b2da      	uxtb	r2, r3
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff05 	bl	8000854 <app_ota_parse_element>
      for (count = 0; count < hex_data->byte_count; count++)
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000a50:	e010      	b.n	8000a74 <app_ota_handle_data_receive+0x12c>
      {
        hex_data->data[count] = buffer_save_data_hex[count];
 8000a52:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8000a56:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a5a:	3228      	adds	r2, #40	; 0x28
 8000a5c:	443a      	add	r2, r7
 8000a5e:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	4413      	add	r3, r2
 8000a66:	460a      	mov	r2, r1
 8000a68:	711a      	strb	r2, [r3, #4]
      for (count = 0; count < hex_data->byte_count; count++)
 8000a6a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a6e:	3301      	adds	r3, #1
 8000a70:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d3e8      	bcc.n	8000a52 <app_ota_handle_data_receive+0x10a>
      }
      count = 8U + (hex_data->byte_count * 2U);
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	3304      	adds	r3, #4
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      state = CHECKSUM;
 8000a8e:	2305      	movs	r3, #5
 8000a90:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 8000a94:	e049      	b.n	8000b2a <app_ota_handle_data_receive+0x1e2>
    }
    case CHECKSUM:
    {
      app_ota_parse_element(buffer_save_data_hex, &data[count], 2U);
 8000a96:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000a9a:	68ba      	ldr	r2, [r7, #8]
 8000a9c:	18d1      	adds	r1, r2, r3
 8000a9e:	f107 0314 	add.w	r3, r7, #20
 8000aa2:	2202      	movs	r2, #2
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fed5 	bl	8000854 <app_ota_parse_element>
      hex_data->check_sum = buffer_save_data_hex[0];
 8000aaa:	7d3a      	ldrb	r2, [r7, #20]
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	751a      	strb	r2, [r3, #20]
      state               = DONE;
 8000ab0:	2306      	movs	r3, #6
 8000ab2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      break;
 8000ab6:	e038      	b.n	8000b2a <app_ota_handle_data_receive+0x1e2>
    }
    case DONE:
    {
      /* check sum data hex */
      cal_check_sum = hex_data->byte_count + hex_data->address[0] + hex_data->address[1] + hex_data->record_type;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	781a      	ldrb	r2, [r3, #0]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	785b      	ldrb	r3, [r3, #1]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	b2da      	uxtb	r2, r3
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	789b      	ldrb	r3, [r3, #2]
 8000ac8:	4413      	add	r3, r2
 8000aca:	b2da      	uxtb	r2, r3
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	78db      	ldrb	r3, [r3, #3]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      for (count = 0; count < hex_data->byte_count; count++)
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000adc:	e00e      	b.n	8000afc <app_ota_handle_data_receive+0x1b4>
      {
        cal_check_sum += hex_data->data[count];
 8000ade:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	791a      	ldrb	r2, [r3, #4]
 8000ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000aec:	4413      	add	r3, r2
 8000aee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      for (count = 0; count < hex_data->byte_count; count++)
 8000af2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000af6:	3301      	adds	r3, #1
 8000af8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d3ea      	bcc.n	8000ade <app_ota_handle_data_receive+0x196>
      }
      cal_check_sum = ~cal_check_sum + 1U;
 8000b08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000b0c:	425b      	negs	r3, r3
 8000b0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      if (cal_check_sum == hex_data->check_sum)
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	7d1b      	ldrb	r3, [r3, #20]
 8000b16:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d101      	bne.n	8000b22 <app_ota_handle_data_receive+0x1da>
        return STATE_NO_ERRORS;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e010      	b.n	8000b44 <app_ota_handle_data_receive+0x1fc>
      else
        return STATE_ERRORS;
 8000b22:	2300      	movs	r3, #0
 8000b24:	e00e      	b.n	8000b44 <app_ota_handle_data_receive+0x1fc>
    }
    default: return STATE_ERRORS;
 8000b26:	2300      	movs	r3, #0
 8000b28:	e00c      	b.n	8000b44 <app_ota_handle_data_receive+0x1fc>
  for (uint8_t count = 0; count < size; count++)
 8000b2a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000b2e:	3301      	adds	r3, #1
 8000b30:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000b34:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	88fa      	ldrh	r2, [r7, #6]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	f63f af14 	bhi.w	800096a <app_ota_handle_data_receive+0x22>
    }
  }
  return STATE_ERRORS;
 8000b42:	2300      	movs	r3, #0
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3728      	adds	r7, #40	; 0x28
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <app_ota_communication>:

void app_ota_communication(uint8_t choose, uint8_t *data, uint16_t size)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08e      	sub	sp, #56	; 0x38
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	71fb      	strb	r3, [r7, #7]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	80bb      	strh	r3, [r7, #4]
  switch (choose)
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	2b05      	cmp	r3, #5
 8000b62:	f200 8099 	bhi.w	8000c98 <app_ota_communication+0x14c>
 8000b66:	a201      	add	r2, pc, #4	; (adr r2, 8000b6c <app_ota_communication+0x20>)
 8000b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b6c:	08000b85 	.word	0x08000b85
 8000b70:	08000bed 	.word	0x08000bed
 8000b74:	08000c53 	.word	0x08000c53
 8000b78:	08000c63 	.word	0x08000c63
 8000b7c:	08000c6d 	.word	0x08000c6d
 8000b80:	08000c77 	.word	0x08000c77
  {
  case APP_OTA_READ_FLASH:
  {
    /* code */
    char    TX[20] = { 0 };
 8000b84:	2300      	movs	r3, #0
 8000b86:	61bb      	str	r3, [r7, #24]
 8000b88:	f107 031c 	add.w	r3, r7, #28
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
    uint8_t data_convert[4];
    app_ota_parse_element(data_convert, &data[4], 8);
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	1d19      	adds	r1, r3, #4
 8000b9a:	f107 0314 	add.w	r3, r7, #20
 8000b9e:	2208      	movs	r2, #8
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fe57 	bl	8000854 <app_ota_parse_element>
    uint32_t address_read  = (data_convert[0] << 24) | (data_convert[1] << 16) | (data_convert[2] << 8) | (data_convert[3]);
 8000ba6:	7d3b      	ldrb	r3, [r7, #20]
 8000ba8:	061a      	lsls	r2, r3, #24
 8000baa:	7d7b      	ldrb	r3, [r7, #21]
 8000bac:	041b      	lsls	r3, r3, #16
 8000bae:	431a      	orrs	r2, r3
 8000bb0:	7dbb      	ldrb	r3, [r7, #22]
 8000bb2:	021b      	lsls	r3, r3, #8
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	7dfa      	ldrb	r2, [r7, #23]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	633b      	str	r3, [r7, #48]	; 0x30
    uint32_t address_value = *(uint32_t *) address_read;
 8000bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    sprintf(TX, "Address value: %lx\r\n", address_value);
 8000bc2:	f107 0318 	add.w	r3, r7, #24
 8000bc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000bc8:	4938      	ldr	r1, [pc, #224]	; (8000cac <app_ota_communication+0x160>)
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f004 fc0e 	bl	80053ec <siprintf>
    bsp_uart_printf_len(USART_UD, (uint8_t *) TX, strlen(TX));
 8000bd0:	f107 0318 	add.w	r3, r7, #24
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff fb1b 	bl	8000210 <strlen>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	f107 0318 	add.w	r3, r7, #24
 8000be2:	4619      	mov	r1, r3
 8000be4:	4832      	ldr	r0, [pc, #200]	; (8000cb0 <app_ota_communication+0x164>)
 8000be6:	f000 fc13 	bl	8001410 <bsp_uart_printf_len>
    break;
 8000bea:	e05a      	b.n	8000ca2 <app_ota_communication+0x156>
  }
  case APP_OTA_WRITE_FLASH:
  {
    /* code */
    uint8_t data_convert[4];
    app_ota_parse_element(data_convert, &data[4], 8);
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	1d19      	adds	r1, r3, #4
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	2208      	movs	r2, #8
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fe2c 	bl	8000854 <app_ota_parse_element>
    uint32_t address_write = (data_convert[0] << 24) | (data_convert[1] << 16) | (data_convert[2] << 8) | (data_convert[3]);
 8000bfc:	7c3b      	ldrb	r3, [r7, #16]
 8000bfe:	061a      	lsls	r2, r3, #24
 8000c00:	7c7b      	ldrb	r3, [r7, #17]
 8000c02:	041b      	lsls	r3, r3, #16
 8000c04:	431a      	orrs	r2, r3
 8000c06:	7cbb      	ldrb	r3, [r7, #18]
 8000c08:	021b      	lsls	r3, r3, #8
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	7cfa      	ldrb	r2, [r7, #19]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	637b      	str	r3, [r7, #52]	; 0x34
    app_ota_parse_element(data_convert, &data[15], 8);
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	f103 010f 	add.w	r1, r3, #15
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	2208      	movs	r2, #8
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f7ff fe18 	bl	8000854 <app_ota_parse_element>
    uint32_t value = (data_convert[0] << 24) | (data_convert[1] << 16) | (data_convert[2] << 8) | (data_convert[3]);
 8000c24:	7c3b      	ldrb	r3, [r7, #16]
 8000c26:	061a      	lsls	r2, r3, #24
 8000c28:	7c7b      	ldrb	r3, [r7, #17]
 8000c2a:	041b      	lsls	r3, r3, #16
 8000c2c:	431a      	orrs	r2, r3
 8000c2e:	7cbb      	ldrb	r3, [r7, #18]
 8000c30:	021b      	lsls	r3, r3, #8
 8000c32:	4313      	orrs	r3, r2
 8000c34:	7cfa      	ldrb	r2, [r7, #19]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	60fb      	str	r3, [r7, #12]
    bsp_flash_write(address_write, &value, 1);
 8000c3a:	f107 030c 	add.w	r3, r7, #12
 8000c3e:	2201      	movs	r2, #1
 8000c40:	4619      	mov	r1, r3
 8000c42:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000c44:	f000 fb1a 	bl	800127c <bsp_flash_write>
    bsp_uart_printf(USART_UD, (uint8_t *) "Write flash memory\r\n");
 8000c48:	491a      	ldr	r1, [pc, #104]	; (8000cb4 <app_ota_communication+0x168>)
 8000c4a:	4819      	ldr	r0, [pc, #100]	; (8000cb0 <app_ota_communication+0x164>)
 8000c4c:	f000 fbcc 	bl	80013e8 <bsp_uart_printf>
    break;
 8000c50:	e027      	b.n	8000ca2 <app_ota_communication+0x156>
  }
  case APP_OTA_EXECUTE_APPLICATION_USER:
  {
    /* code */
    bsp_uart_printf(USART_UD, (uint8_t *) "Go To The Application Code\r\n");
 8000c52:	4919      	ldr	r1, [pc, #100]	; (8000cb8 <app_ota_communication+0x16c>)
 8000c54:	4816      	ldr	r0, [pc, #88]	; (8000cb0 <app_ota_communication+0x164>)
 8000c56:	f000 fbc7 	bl	80013e8 <bsp_uart_printf>
    flag_ota_check_infor = FALSE;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <app_ota_communication+0x170>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
    break;
 8000c60:	e01f      	b.n	8000ca2 <app_ota_communication+0x156>
  }
  case APP_OTA_GET_BOOTLOADER_VERSION:
  {
    /* code */
    bsp_uart_printf(USART_UD, (uint8_t *) "BOOOTLOADER STM32446RET6 V1.0\r\n");
 8000c62:	4917      	ldr	r1, [pc, #92]	; (8000cc0 <app_ota_communication+0x174>)
 8000c64:	4812      	ldr	r0, [pc, #72]	; (8000cb0 <app_ota_communication+0x164>)
 8000c66:	f000 fbbf 	bl	80013e8 <bsp_uart_printf>
    break;
 8000c6a:	e01a      	b.n	8000ca2 <app_ota_communication+0x156>
  }
  case APP_OTA_GET_DEVICE_INFORMATION:
  {
    /* code */
    bsp_uart_printf(USART_UD, (uint8_t *) "STM32446RET6 FLASH: 512KB, RAM: 128KB\r\n");
 8000c6c:	4915      	ldr	r1, [pc, #84]	; (8000cc4 <app_ota_communication+0x178>)
 8000c6e:	4810      	ldr	r0, [pc, #64]	; (8000cb0 <app_ota_communication+0x164>)
 8000c70:	f000 fbba 	bl	80013e8 <bsp_uart_printf>
    break;
 8000c74:	e015      	b.n	8000ca2 <app_ota_communication+0x156>
  }
  case APP_OTA_ERASE_SECTOR_DEVICE:
  {
    /* code */
    bsp_flash_erase(bsp_get_address_from_sector(data[2] - 48));
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	3302      	adds	r3, #2
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	3b30      	subs	r3, #48	; 0x30
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	4618      	mov	r0, r3
 8000c82:	f000 fa33 	bl	80010ec <bsp_get_address_from_sector>
 8000c86:	4603      	mov	r3, r0
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 fa7b 	bl	8001184 <bsp_flash_erase>
    bsp_uart_printf(USART_UD, (uint8_t *) "Erase sector done !!!\r\n");
 8000c8e:	490e      	ldr	r1, [pc, #56]	; (8000cc8 <app_ota_communication+0x17c>)
 8000c90:	4807      	ldr	r0, [pc, #28]	; (8000cb0 <app_ota_communication+0x164>)
 8000c92:	f000 fba9 	bl	80013e8 <bsp_uart_printf>
    break;
 8000c96:	e004      	b.n	8000ca2 <app_ota_communication+0x156>
  }
  default:
  {
    bsp_uart_printf(USART_UD, (uint8_t *) "Error !!!\r\n");
 8000c98:	490c      	ldr	r1, [pc, #48]	; (8000ccc <app_ota_communication+0x180>)
 8000c9a:	4805      	ldr	r0, [pc, #20]	; (8000cb0 <app_ota_communication+0x164>)
 8000c9c:	f000 fba4 	bl	80013e8 <bsp_uart_printf>
    break;
 8000ca0:	bf00      	nop
  }
  }
}
 8000ca2:	bf00      	nop
 8000ca4:	3738      	adds	r7, #56	; 0x38
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	08005b00 	.word	0x08005b00
 8000cb0:	20000118 	.word	0x20000118
 8000cb4:	08005b18 	.word	0x08005b18
 8000cb8:	08005b30 	.word	0x08005b30
 8000cbc:	20000094 	.word	0x20000094
 8000cc0:	08005b50 	.word	0x08005b50
 8000cc4:	08005b70 	.word	0x08005b70
 8000cc8:	08005b98 	.word	0x08005b98
 8000ccc:	08005bb0 	.word	0x08005bb0

08000cd0 <app_ota_show_function>:

void app_ota_show_function(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  flag_ota_check_infor = TRUE;
 8000cd4:	4b12      	ldr	r3, [pc, #72]	; (8000d20 <app_ota_show_function+0x50>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	701a      	strb	r2, [r3, #0]
  bsp_uart_printf(USART_UD, (uint8_t *) "\r========== Main Menu ==========\r\n");
 8000cda:	4912      	ldr	r1, [pc, #72]	; (8000d24 <app_ota_show_function+0x54>)
 8000cdc:	4812      	ldr	r0, [pc, #72]	; (8000d28 <app_ota_show_function+0x58>)
 8000cde:	f000 fb83 	bl	80013e8 <bsp_uart_printf>
  bsp_uart_printf(USART_UD, (uint8_t *) "     1. Read Flash Memory \r\n");
 8000ce2:	4912      	ldr	r1, [pc, #72]	; (8000d2c <app_ota_show_function+0x5c>)
 8000ce4:	4810      	ldr	r0, [pc, #64]	; (8000d28 <app_ota_show_function+0x58>)
 8000ce6:	f000 fb7f 	bl	80013e8 <bsp_uart_printf>
  bsp_uart_printf(USART_UD, (uint8_t *) "     2. Write Flash Memory \r\n");
 8000cea:	4911      	ldr	r1, [pc, #68]	; (8000d30 <app_ota_show_function+0x60>)
 8000cec:	480e      	ldr	r0, [pc, #56]	; (8000d28 <app_ota_show_function+0x58>)
 8000cee:	f000 fb7b 	bl	80013e8 <bsp_uart_printf>
  bsp_uart_printf(USART_UD, (uint8_t *) "     3. Execute The Application Code \r\n");
 8000cf2:	4910      	ldr	r1, [pc, #64]	; (8000d34 <app_ota_show_function+0x64>)
 8000cf4:	480c      	ldr	r0, [pc, #48]	; (8000d28 <app_ota_show_function+0x58>)
 8000cf6:	f000 fb77 	bl	80013e8 <bsp_uart_printf>
  bsp_uart_printf(USART_UD, (uint8_t *) "     4. Get Bootloader Version \r\n");
 8000cfa:	490f      	ldr	r1, [pc, #60]	; (8000d38 <app_ota_show_function+0x68>)
 8000cfc:	480a      	ldr	r0, [pc, #40]	; (8000d28 <app_ota_show_function+0x58>)
 8000cfe:	f000 fb73 	bl	80013e8 <bsp_uart_printf>
  bsp_uart_printf(USART_UD, (uint8_t *) "     5. Get Device Information \r\n");
 8000d02:	490e      	ldr	r1, [pc, #56]	; (8000d3c <app_ota_show_function+0x6c>)
 8000d04:	4808      	ldr	r0, [pc, #32]	; (8000d28 <app_ota_show_function+0x58>)
 8000d06:	f000 fb6f 	bl	80013e8 <bsp_uart_printf>
  bsp_uart_printf(USART_UD, (uint8_t *) "     6. Erase Sector Device \r\n");
 8000d0a:	490d      	ldr	r1, [pc, #52]	; (8000d40 <app_ota_show_function+0x70>)
 8000d0c:	4806      	ldr	r0, [pc, #24]	; (8000d28 <app_ota_show_function+0x58>)
 8000d0e:	f000 fb6b 	bl	80013e8 <bsp_uart_printf>
  bsp_uart_printf(USART_UD, (uint8_t *) "=============================\r\n");
 8000d12:	490c      	ldr	r1, [pc, #48]	; (8000d44 <app_ota_show_function+0x74>)
 8000d14:	4804      	ldr	r0, [pc, #16]	; (8000d28 <app_ota_show_function+0x58>)
 8000d16:	f000 fb67 	bl	80013e8 <bsp_uart_printf>
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000094 	.word	0x20000094
 8000d24:	08005bbc 	.word	0x08005bbc
 8000d28:	20000118 	.word	0x20000118
 8000d2c:	08005be0 	.word	0x08005be0
 8000d30:	08005c00 	.word	0x08005c00
 8000d34:	08005c20 	.word	0x08005c20
 8000d38:	08005c48 	.word	0x08005c48
 8000d3c:	08005c6c 	.word	0x08005c6c
 8000d40:	08005c90 	.word	0x08005c90
 8000d44:	08005cb0 	.word	0x08005cb0

08000d48 <app_ota_handle_data_receive_dma>:

void app_ota_handle_data_receive_dma(UART_HandleTypeDef *huart, uint8_t *data, uint16_t size)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08c      	sub	sp, #48	; 0x30
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	60b9      	str	r1, [r7, #8]
 8000d52:	4613      	mov	r3, r2
 8000d54:	80fb      	strh	r3, [r7, #6]
  app_ota_hex_form_data_t hex_data;
  uint8_t                *buff = data;
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	62bb      	str	r3, [r7, #40]	; 0x28
  switch (buff[0])
 8000d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	3b3a      	subs	r3, #58	; 0x3a
 8000d60:	2b20      	cmp	r3, #32
 8000d62:	f200 8113 	bhi.w	8000f8c <app_ota_handle_data_receive_dma+0x244>
 8000d66:	a201      	add	r2, pc, #4	; (adr r2, 8000d6c <app_ota_handle_data_receive_dma+0x24>)
 8000d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6c:	08000f27 	.word	0x08000f27
 8000d70:	08000f8d 	.word	0x08000f8d
 8000d74:	08000f8d 	.word	0x08000f8d
 8000d78:	08000f8d 	.word	0x08000f8d
 8000d7c:	08000f8d 	.word	0x08000f8d
 8000d80:	08000f8d 	.word	0x08000f8d
 8000d84:	08000f8d 	.word	0x08000f8d
 8000d88:	08000f8d 	.word	0x08000f8d
 8000d8c:	08000f8d 	.word	0x08000f8d
 8000d90:	08000f8d 	.word	0x08000f8d
 8000d94:	08000f8d 	.word	0x08000f8d
 8000d98:	08000f8d 	.word	0x08000f8d
 8000d9c:	08000df1 	.word	0x08000df1
 8000da0:	08000f8d 	.word	0x08000f8d
 8000da4:	08000f8d 	.word	0x08000f8d
 8000da8:	08000f8d 	.word	0x08000f8d
 8000dac:	08000f8d 	.word	0x08000f8d
 8000db0:	08000f8d 	.word	0x08000f8d
 8000db4:	08000f8d 	.word	0x08000f8d
 8000db8:	08000f8d 	.word	0x08000f8d
 8000dbc:	08000f8d 	.word	0x08000f8d
 8000dc0:	08000f8d 	.word	0x08000f8d
 8000dc4:	08000f8d 	.word	0x08000f8d
 8000dc8:	08000f8d 	.word	0x08000f8d
 8000dcc:	08000f8d 	.word	0x08000f8d
 8000dd0:	08000ea3 	.word	0x08000ea3
 8000dd4:	08000f8d 	.word	0x08000f8d
 8000dd8:	08000e93 	.word	0x08000e93
 8000ddc:	08000f8d 	.word	0x08000f8d
 8000de0:	08000f8d 	.word	0x08000f8d
 8000de4:	08000f0f 	.word	0x08000f0f
 8000de8:	08000f8d 	.word	0x08000f8d
 8000dec:	08000f7d 	.word	0x08000f7d
  {
  /* flag ota update */
  case APP_OTA_COMMUNICATION:
  {
    /* send confirm character */
    if (buff[1] == 'S')
 8000df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000df2:	3301      	adds	r3, #1
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b53      	cmp	r3, #83	; 0x53
 8000df8:	d102      	bne.n	8000e00 <app_ota_handle_data_receive_dma+0xb8>
      app_ota_show_function();
 8000dfa:	f7ff ff69 	bl	8000cd0 <app_ota_show_function>
      app_ota_communication(4, buff, size);
    else if (buff[1] == '5')
      app_ota_communication(5, buff, size);
    else if (buff[1] == '6')
      app_ota_communication(6, buff, size);
    break;
 8000dfe:	e0c7      	b.n	8000f90 <app_ota_handle_data_receive_dma+0x248>
    else if (buff[1] == '1')
 8000e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e02:	3301      	adds	r3, #1
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b31      	cmp	r3, #49	; 0x31
 8000e08:	d106      	bne.n	8000e18 <app_ota_handle_data_receive_dma+0xd0>
      app_ota_communication(1, buff, size);
 8000e0a:	88fb      	ldrh	r3, [r7, #6]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e10:	2001      	movs	r0, #1
 8000e12:	f7ff fe9b 	bl	8000b4c <app_ota_communication>
    break;
 8000e16:	e0bb      	b.n	8000f90 <app_ota_handle_data_receive_dma+0x248>
    else if (buff[1] == '2')
 8000e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2b32      	cmp	r3, #50	; 0x32
 8000e20:	d106      	bne.n	8000e30 <app_ota_handle_data_receive_dma+0xe8>
      app_ota_communication(2, buff, size);
 8000e22:	88fb      	ldrh	r3, [r7, #6]
 8000e24:	461a      	mov	r2, r3
 8000e26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e28:	2002      	movs	r0, #2
 8000e2a:	f7ff fe8f 	bl	8000b4c <app_ota_communication>
    break;
 8000e2e:	e0af      	b.n	8000f90 <app_ota_handle_data_receive_dma+0x248>
    else if (buff[1] == '3')
 8000e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e32:	3301      	adds	r3, #1
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b33      	cmp	r3, #51	; 0x33
 8000e38:	d106      	bne.n	8000e48 <app_ota_handle_data_receive_dma+0x100>
      app_ota_communication(3, buff, size);
 8000e3a:	88fb      	ldrh	r3, [r7, #6]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e40:	2003      	movs	r0, #3
 8000e42:	f7ff fe83 	bl	8000b4c <app_ota_communication>
    break;
 8000e46:	e0a3      	b.n	8000f90 <app_ota_handle_data_receive_dma+0x248>
    else if (buff[1] == '4')
 8000e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b34      	cmp	r3, #52	; 0x34
 8000e50:	d106      	bne.n	8000e60 <app_ota_handle_data_receive_dma+0x118>
      app_ota_communication(4, buff, size);
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	461a      	mov	r2, r3
 8000e56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e58:	2004      	movs	r0, #4
 8000e5a:	f7ff fe77 	bl	8000b4c <app_ota_communication>
    break;
 8000e5e:	e097      	b.n	8000f90 <app_ota_handle_data_receive_dma+0x248>
    else if (buff[1] == '5')
 8000e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e62:	3301      	adds	r3, #1
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b35      	cmp	r3, #53	; 0x35
 8000e68:	d106      	bne.n	8000e78 <app_ota_handle_data_receive_dma+0x130>
      app_ota_communication(5, buff, size);
 8000e6a:	88fb      	ldrh	r3, [r7, #6]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e70:	2005      	movs	r0, #5
 8000e72:	f7ff fe6b 	bl	8000b4c <app_ota_communication>
    break;
 8000e76:	e08b      	b.n	8000f90 <app_ota_handle_data_receive_dma+0x248>
    else if (buff[1] == '6')
 8000e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	2b36      	cmp	r3, #54	; 0x36
 8000e80:	f040 8086 	bne.w	8000f90 <app_ota_handle_data_receive_dma+0x248>
      app_ota_communication(6, buff, size);
 8000e84:	88fb      	ldrh	r3, [r7, #6]
 8000e86:	461a      	mov	r2, r3
 8000e88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e8a:	2006      	movs	r0, #6
 8000e8c:	f7ff fe5e 	bl	8000b4c <app_ota_communication>
    break;
 8000e90:	e07e      	b.n	8000f90 <app_ota_handle_data_receive_dma+0x248>
  }
  /* flag ota update */
  case APP_OTA_UPDATE_FW:
  {
    flag_ota_update = TRUE;
 8000e92:	4b44      	ldr	r3, [pc, #272]	; (8000fa4 <app_ota_handle_data_receive_dma+0x25c>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	701a      	strb	r2, [r3, #0]
    /* send confirm character */
    bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000e98:	4943      	ldr	r1, [pc, #268]	; (8000fa8 <app_ota_handle_data_receive_dma+0x260>)
 8000e9a:	4844      	ldr	r0, [pc, #272]	; (8000fac <app_ota_handle_data_receive_dma+0x264>)
 8000e9c:	f000 faa4 	bl	80013e8 <bsp_uart_printf>
    break;
 8000ea0:	e079      	b.n	8000f96 <app_ota_handle_data_receive_dma+0x24e>
  }
  /* flag check size flash memory */
  case APP_OTA_CHECK_SIZE_FLASH:
  {
    size_current  = 0;
 8000ea2:	4b43      	ldr	r3, [pc, #268]	; (8000fb0 <app_ota_handle_data_receive_dma+0x268>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
    uint8_t index = 1;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    while (buff[index] != '\n')
 8000eae:	e014      	b.n	8000eda <app_ota_handle_data_receive_dma+0x192>
    {
      size_current = size_current * 10 + (buff[index] - 48);
 8000eb0:	4b3f      	ldr	r3, [pc, #252]	; (8000fb0 <app_ota_handle_data_receive_dma+0x268>)
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	4413      	add	r3, r2
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ec2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ec4:	4413      	add	r3, r2
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	440b      	add	r3, r1
 8000eca:	3b30      	subs	r3, #48	; 0x30
 8000ecc:	4a38      	ldr	r2, [pc, #224]	; (8000fb0 <app_ota_handle_data_receive_dma+0x268>)
 8000ece:	6013      	str	r3, [r2, #0]
      index++;
 8000ed0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    while (buff[index] != '\n')
 8000eda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ede:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ee0:	4413      	add	r3, r2
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b0a      	cmp	r3, #10
 8000ee6:	d1e3      	bne.n	8000eb0 <app_ota_handle_data_receive_dma+0x168>
    }
    if (size_current > max_size_flash)
 8000ee8:	4b31      	ldr	r3, [pc, #196]	; (8000fb0 <app_ota_handle_data_receive_dma+0x268>)
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	4b31      	ldr	r3, [pc, #196]	; (8000fb4 <app_ota_handle_data_receive_dma+0x26c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d904      	bls.n	8000efe <app_ota_handle_data_receive_dma+0x1b6>
      /* send char cancel update because over size flash memory */
      bsp_uart_printf(USART_UD, APP_OTA_CANCEL_UPDATE);
 8000ef4:	4930      	ldr	r1, [pc, #192]	; (8000fb8 <app_ota_handle_data_receive_dma+0x270>)
 8000ef6:	482d      	ldr	r0, [pc, #180]	; (8000fac <app_ota_handle_data_receive_dma+0x264>)
 8000ef8:	f000 fa76 	bl	80013e8 <bsp_uart_printf>
    {
      /* send confirm character */
      bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
      flag_size_flash = TRUE;
    }
    break;
 8000efc:	e04b      	b.n	8000f96 <app_ota_handle_data_receive_dma+0x24e>
      bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000efe:	492a      	ldr	r1, [pc, #168]	; (8000fa8 <app_ota_handle_data_receive_dma+0x260>)
 8000f00:	482a      	ldr	r0, [pc, #168]	; (8000fac <app_ota_handle_data_receive_dma+0x264>)
 8000f02:	f000 fa71 	bl	80013e8 <bsp_uart_printf>
      flag_size_flash = TRUE;
 8000f06:	4b2d      	ldr	r3, [pc, #180]	; (8000fbc <app_ota_handle_data_receive_dma+0x274>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]
    break;
 8000f0c:	e043      	b.n	8000f96 <app_ota_handle_data_receive_dma+0x24e>
  }
  /* flag ota start */
  case APP_OTA_UPDATE_START:
  {
    if (flag_earse_ok == TRUE)
 8000f0e:	4b2c      	ldr	r3, [pc, #176]	; (8000fc0 <app_ota_handle_data_receive_dma+0x278>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d13e      	bne.n	8000f94 <app_ota_handle_data_receive_dma+0x24c>
    {
      flag_earse_ok = FALSE;
 8000f16:	4b2a      	ldr	r3, [pc, #168]	; (8000fc0 <app_ota_handle_data_receive_dma+0x278>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
      /* send confirm character */
      bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000f1c:	4922      	ldr	r1, [pc, #136]	; (8000fa8 <app_ota_handle_data_receive_dma+0x260>)
 8000f1e:	4823      	ldr	r0, [pc, #140]	; (8000fac <app_ota_handle_data_receive_dma+0x264>)
 8000f20:	f000 fa62 	bl	80013e8 <bsp_uart_printf>
    }
    break;
 8000f24:	e036      	b.n	8000f94 <app_ota_handle_data_receive_dma+0x24c>
  }
  /* ota data received */
  case APP_OTA_RECEIVE_DATA:
  {
    /* check data correct ? */
    if ((app_ota_handle_data_receive(&hex_data, buff, size) == STATE_NO_ERRORS) && flag_ota_update && flag_size_flash)
 8000f26:	88fa      	ldrh	r2, [r7, #6]
 8000f28:	f107 0310 	add.w	r3, r7, #16
 8000f2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff fd0a 	bl	8000948 <app_ota_handle_data_receive>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d11a      	bne.n	8000f70 <app_ota_handle_data_receive_dma+0x228>
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <app_ota_handle_data_receive_dma+0x25c>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d016      	beq.n	8000f70 <app_ota_handle_data_receive_dma+0x228>
 8000f42:	4b1e      	ldr	r3, [pc, #120]	; (8000fbc <app_ota_handle_data_receive_dma+0x274>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d012      	beq.n	8000f70 <app_ota_handle_data_receive_dma+0x228>
    {
      /* write data receive to flash memory */
      app_ota_write_flash_memory(&hex_data);
 8000f4a:	f107 0310 	add.w	r3, r7, #16
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff fb38 	bl	80005c4 <app_ota_write_flash_memory>
      if (!address_write_flash)
 8000f54:	4b1b      	ldr	r3, [pc, #108]	; (8000fc4 <app_ota_handle_data_receive_dma+0x27c>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d104      	bne.n	8000f66 <app_ota_handle_data_receive_dma+0x21e>
        /* address write memory errors */
        bsp_uart_printf(USART_UD, APP_OTA_CANCEL_UPDATE);
 8000f5c:	4916      	ldr	r1, [pc, #88]	; (8000fb8 <app_ota_handle_data_receive_dma+0x270>)
 8000f5e:	4813      	ldr	r0, [pc, #76]	; (8000fac <app_ota_handle_data_receive_dma+0x264>)
 8000f60:	f000 fa42 	bl	80013e8 <bsp_uart_printf>
      if (!address_write_flash)
 8000f64:	e009      	b.n	8000f7a <app_ota_handle_data_receive_dma+0x232>
      else
        /* data write successful */
        bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000f66:	4910      	ldr	r1, [pc, #64]	; (8000fa8 <app_ota_handle_data_receive_dma+0x260>)
 8000f68:	4810      	ldr	r0, [pc, #64]	; (8000fac <app_ota_handle_data_receive_dma+0x264>)
 8000f6a:	f000 fa3d 	bl	80013e8 <bsp_uart_printf>
      if (!address_write_flash)
 8000f6e:	e004      	b.n	8000f7a <app_ota_handle_data_receive_dma+0x232>
    }
    else
      /* data receive miss or error */
      bsp_uart_printf(USART_UD, APP_OTA_RESEND_DATA);
 8000f70:	4915      	ldr	r1, [pc, #84]	; (8000fc8 <app_ota_handle_data_receive_dma+0x280>)
 8000f72:	480e      	ldr	r0, [pc, #56]	; (8000fac <app_ota_handle_data_receive_dma+0x264>)
 8000f74:	f000 fa38 	bl	80013e8 <bsp_uart_printf>
    break;
 8000f78:	e00d      	b.n	8000f96 <app_ota_handle_data_receive_dma+0x24e>
 8000f7a:	e00c      	b.n	8000f96 <app_ota_handle_data_receive_dma+0x24e>
  }
  /* flag ota firmware update complete */
  case APP_OTA_UPDATE_FW_COMPLETE:
  {
    flag_ota_complete = TRUE;
 8000f7c:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <app_ota_handle_data_receive_dma+0x284>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
    /* send confirm character */
    bsp_uart_printf(USART_UD, APP_OTA_READ_CONFIRM_CHAR);
 8000f82:	4909      	ldr	r1, [pc, #36]	; (8000fa8 <app_ota_handle_data_receive_dma+0x260>)
 8000f84:	4809      	ldr	r0, [pc, #36]	; (8000fac <app_ota_handle_data_receive_dma+0x264>)
 8000f86:	f000 fa2f 	bl	80013e8 <bsp_uart_printf>
    break;
 8000f8a:	e004      	b.n	8000f96 <app_ota_handle_data_receive_dma+0x24e>
  }
  default: break;
 8000f8c:	bf00      	nop
 8000f8e:	e002      	b.n	8000f96 <app_ota_handle_data_receive_dma+0x24e>
    break;
 8000f90:	bf00      	nop
 8000f92:	e000      	b.n	8000f96 <app_ota_handle_data_receive_dma+0x24e>
    break;
 8000f94:	bf00      	nop
  }
  free(buff);
 8000f96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f98:	f004 f928 	bl	80051ec <free>
}
 8000f9c:	bf00      	nop
 8000f9e:	3730      	adds	r7, #48	; 0x30
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000090 	.word	0x20000090
 8000fa8:	08005cd0 	.word	0x08005cd0
 8000fac:	20000118 	.word	0x20000118
 8000fb0:	20000098 	.word	0x20000098
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	08005cd4 	.word	0x08005cd4
 8000fbc:	20000091 	.word	0x20000091
 8000fc0:	20000093 	.word	0x20000093
 8000fc4:	200000a0 	.word	0x200000a0
 8000fc8:	08005cd8 	.word	0x08005cd8
 8000fcc:	20000092 	.word	0x20000092

08000fd0 <bsp_flash_unlock>:

/* Private function prototypes ---------------------------------------- */

/* Function definitions ----------------------------------------------- */
void bsp_flash_unlock(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  FLASH->KEYR = KEY1;
 8000fd4:	4b05      	ldr	r3, [pc, #20]	; (8000fec <bsp_flash_unlock+0x1c>)
 8000fd6:	4a06      	ldr	r2, [pc, #24]	; (8000ff0 <bsp_flash_unlock+0x20>)
 8000fd8:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = KEY2;
 8000fda:	4b04      	ldr	r3, [pc, #16]	; (8000fec <bsp_flash_unlock+0x1c>)
 8000fdc:	4a05      	ldr	r2, [pc, #20]	; (8000ff4 <bsp_flash_unlock+0x24>)
 8000fde:	605a      	str	r2, [r3, #4]
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	40023c00 	.word	0x40023c00
 8000ff0:	45670123 	.word	0x45670123
 8000ff4:	cdef89ab 	.word	0xcdef89ab

08000ff8 <bsp_get_sector_from_address>:

uint8_t bsp_get_sector_from_address(uint32_t start_address)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint8_t sector_number = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	73fb      	strb	r3, [r7, #15]
  if ((start_address >= 0x08000000) && (start_address < 0x08003FFF))
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800100a:	d306      	bcc.n	800101a <bsp_get_sector_from_address+0x22>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a2c      	ldr	r2, [pc, #176]	; (80010c0 <bsp_get_sector_from_address+0xc8>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d802      	bhi.n	800101a <bsp_get_sector_from_address+0x22>
    sector_number = BSP_FLASH_SECTOR_0;
 8001014:	2300      	movs	r3, #0
 8001016:	73fb      	strb	r3, [r7, #15]
 8001018:	e04b      	b.n	80010b2 <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08004000) && (start_address < 0x08007FFF))
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a29      	ldr	r2, [pc, #164]	; (80010c4 <bsp_get_sector_from_address+0xcc>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d306      	bcc.n	8001030 <bsp_get_sector_from_address+0x38>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a28      	ldr	r2, [pc, #160]	; (80010c8 <bsp_get_sector_from_address+0xd0>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d802      	bhi.n	8001030 <bsp_get_sector_from_address+0x38>
    sector_number = BSP_FLASH_SECTOR_1;
 800102a:	2301      	movs	r3, #1
 800102c:	73fb      	strb	r3, [r7, #15]
 800102e:	e040      	b.n	80010b2 <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08008000) && (start_address < 0x0800BFFF))
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a26      	ldr	r2, [pc, #152]	; (80010cc <bsp_get_sector_from_address+0xd4>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d306      	bcc.n	8001046 <bsp_get_sector_from_address+0x4e>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a25      	ldr	r2, [pc, #148]	; (80010d0 <bsp_get_sector_from_address+0xd8>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d802      	bhi.n	8001046 <bsp_get_sector_from_address+0x4e>
    sector_number = BSP_FLASH_SECTOR_2;
 8001040:	2302      	movs	r3, #2
 8001042:	73fb      	strb	r3, [r7, #15]
 8001044:	e035      	b.n	80010b2 <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x0800C000) && (start_address < 0x0800FFFF))
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a22      	ldr	r2, [pc, #136]	; (80010d4 <bsp_get_sector_from_address+0xdc>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d306      	bcc.n	800105c <bsp_get_sector_from_address+0x64>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a21      	ldr	r2, [pc, #132]	; (80010d8 <bsp_get_sector_from_address+0xe0>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d202      	bcs.n	800105c <bsp_get_sector_from_address+0x64>
    sector_number = BSP_FLASH_SECTOR_3;
 8001056:	2303      	movs	r3, #3
 8001058:	73fb      	strb	r3, [r7, #15]
 800105a:	e02a      	b.n	80010b2 <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08010000) && (start_address < 0x0801FFFF))
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a1e      	ldr	r2, [pc, #120]	; (80010d8 <bsp_get_sector_from_address+0xe0>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d906      	bls.n	8001072 <bsp_get_sector_from_address+0x7a>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a1d      	ldr	r2, [pc, #116]	; (80010dc <bsp_get_sector_from_address+0xe4>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d202      	bcs.n	8001072 <bsp_get_sector_from_address+0x7a>
    sector_number = BSP_FLASH_SECTOR_4;
 800106c:	2304      	movs	r3, #4
 800106e:	73fb      	strb	r3, [r7, #15]
 8001070:	e01f      	b.n	80010b2 <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08020000) && (start_address < 0x0803FFFF))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a19      	ldr	r2, [pc, #100]	; (80010dc <bsp_get_sector_from_address+0xe4>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d906      	bls.n	8001088 <bsp_get_sector_from_address+0x90>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a18      	ldr	r2, [pc, #96]	; (80010e0 <bsp_get_sector_from_address+0xe8>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d202      	bcs.n	8001088 <bsp_get_sector_from_address+0x90>
    sector_number = BSP_FLASH_SECTOR_5;
 8001082:	2305      	movs	r3, #5
 8001084:	73fb      	strb	r3, [r7, #15]
 8001086:	e014      	b.n	80010b2 <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08040000) && (start_address < 0x0805FFFF))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4a15      	ldr	r2, [pc, #84]	; (80010e0 <bsp_get_sector_from_address+0xe8>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d906      	bls.n	800109e <bsp_get_sector_from_address+0xa6>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a14      	ldr	r2, [pc, #80]	; (80010e4 <bsp_get_sector_from_address+0xec>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d202      	bcs.n	800109e <bsp_get_sector_from_address+0xa6>
    sector_number = BSP_FLASH_SECTOR_6;
 8001098:	2306      	movs	r3, #6
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	e009      	b.n	80010b2 <bsp_get_sector_from_address+0xba>
  else if ((start_address >= 0x08060000) && (start_address < 0x0807FFFF))
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a10      	ldr	r2, [pc, #64]	; (80010e4 <bsp_get_sector_from_address+0xec>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d905      	bls.n	80010b2 <bsp_get_sector_from_address+0xba>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a0f      	ldr	r2, [pc, #60]	; (80010e8 <bsp_get_sector_from_address+0xf0>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d201      	bcs.n	80010b2 <bsp_get_sector_from_address+0xba>
    sector_number = BSP_FLASH_SECTOR_7;
 80010ae:	2307      	movs	r3, #7
 80010b0:	73fb      	strb	r3, [r7, #15]
  return sector_number;
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	08003ffe 	.word	0x08003ffe
 80010c4:	08004000 	.word	0x08004000
 80010c8:	08007ffe 	.word	0x08007ffe
 80010cc:	08008000 	.word	0x08008000
 80010d0:	0800bffe 	.word	0x0800bffe
 80010d4:	0800c000 	.word	0x0800c000
 80010d8:	0800ffff 	.word	0x0800ffff
 80010dc:	0801ffff 	.word	0x0801ffff
 80010e0:	0803ffff 	.word	0x0803ffff
 80010e4:	0805ffff 	.word	0x0805ffff
 80010e8:	0807ffff 	.word	0x0807ffff

080010ec <bsp_get_address_from_sector>:

uint32_t bsp_get_address_from_sector(uint8_t sector_number)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
  uint32_t address_sector = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  if (sector_number == BSP_FLASH_SECTOR_0)
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d103      	bne.n	8001108 <bsp_get_address_from_sector+0x1c>
    address_sector = 0x08000000;
 8001100:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	e028      	b.n	800115a <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_1)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d102      	bne.n	8001114 <bsp_get_address_from_sector+0x28>
    address_sector = 0x08004000;
 800110e:	4b16      	ldr	r3, [pc, #88]	; (8001168 <bsp_get_address_from_sector+0x7c>)
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	e022      	b.n	800115a <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_2)
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	2b02      	cmp	r3, #2
 8001118:	d102      	bne.n	8001120 <bsp_get_address_from_sector+0x34>
    address_sector = 0x08008000;
 800111a:	4b14      	ldr	r3, [pc, #80]	; (800116c <bsp_get_address_from_sector+0x80>)
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	e01c      	b.n	800115a <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_3)
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	2b03      	cmp	r3, #3
 8001124:	d102      	bne.n	800112c <bsp_get_address_from_sector+0x40>
    address_sector = 0x0800C000;
 8001126:	4b12      	ldr	r3, [pc, #72]	; (8001170 <bsp_get_address_from_sector+0x84>)
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	e016      	b.n	800115a <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_4)
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	2b04      	cmp	r3, #4
 8001130:	d102      	bne.n	8001138 <bsp_get_address_from_sector+0x4c>
    address_sector = 0x08010000;
 8001132:	4b10      	ldr	r3, [pc, #64]	; (8001174 <bsp_get_address_from_sector+0x88>)
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	e010      	b.n	800115a <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_5)
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	2b05      	cmp	r3, #5
 800113c:	d102      	bne.n	8001144 <bsp_get_address_from_sector+0x58>
    address_sector = 0x08020000;
 800113e:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <bsp_get_address_from_sector+0x8c>)
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	e00a      	b.n	800115a <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_6)
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	2b06      	cmp	r3, #6
 8001148:	d102      	bne.n	8001150 <bsp_get_address_from_sector+0x64>
    address_sector = 0x08040000;
 800114a:	4b0c      	ldr	r3, [pc, #48]	; (800117c <bsp_get_address_from_sector+0x90>)
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	e004      	b.n	800115a <bsp_get_address_from_sector+0x6e>
  else if (sector_number == BSP_FLASH_SECTOR_7)
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	2b07      	cmp	r3, #7
 8001154:	d101      	bne.n	800115a <bsp_get_address_from_sector+0x6e>
    address_sector = 0x08060000;
 8001156:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <bsp_get_address_from_sector+0x94>)
 8001158:	60fb      	str	r3, [r7, #12]
  return address_sector;
 800115a:	68fb      	ldr	r3, [r7, #12]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	08004000 	.word	0x08004000
 800116c:	08008000 	.word	0x08008000
 8001170:	0800c000 	.word	0x0800c000
 8001174:	08010000 	.word	0x08010000
 8001178:	08020000 	.word	0x08020000
 800117c:	08040000 	.word	0x08040000
 8001180:	08060000 	.word	0x08060000

08001184 <bsp_flash_erase>:

bsp_flash_status_t bsp_flash_erase(uint32_t start_address)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  uint32_t time_out = BSP_FLASH_TIMEOUT;
 800118c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001190:	60fb      	str	r3, [r7, #12]
  /* Check that no Flash memory operation is ongoing by checking the BSY bit in the FLASH CR register */
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8001192:	e007      	b.n	80011a4 <bsp_flash_erase+0x20>
  {
    if (--time_out == 0x00)
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	3b01      	subs	r3, #1
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <bsp_flash_erase+0x20>
    {
      return bsp_flash_status_errors;
 80011a0:	2300      	movs	r3, #0
 80011a2:	e064      	b.n	800126e <bsp_flash_erase+0xea>
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 80011a4:	4b34      	ldr	r3, [pc, #208]	; (8001278 <bsp_flash_erase+0xf4>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011b0:	d102      	bne.n	80011b8 <bsp_flash_erase+0x34>
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1ed      	bne.n	8001194 <bsp_flash_erase+0x10>
    }
  }
  /* Wating for Bsy bit */
  /* Check unlock sequences */
  if ((FLASH->CR & FLASH_CR_LOCK) == FLASH_CR_LOCK)
 80011b8:	4b2f      	ldr	r3, [pc, #188]	; (8001278 <bsp_flash_erase+0xf4>)
 80011ba:	691b      	ldr	r3, [r3, #16]
 80011bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80011c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80011c4:	d101      	bne.n	80011ca <bsp_flash_erase+0x46>
  {
    bsp_flash_unlock();
 80011c6:	f7ff ff03 	bl	8000fd0 <bsp_flash_unlock>
  }
  FLASH->CR |= FLASH_PSIZE_WORD;
 80011ca:	4b2b      	ldr	r3, [pc, #172]	; (8001278 <bsp_flash_erase+0xf4>)
 80011cc:	691b      	ldr	r3, [r3, #16]
 80011ce:	4a2a      	ldr	r2, [pc, #168]	; (8001278 <bsp_flash_erase+0xf4>)
 80011d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011d4:	6113      	str	r3, [r2, #16]
  /* Set the SER bit in the FLASH_CR register */
  FLASH->CR |= FLASH_CR_SER;
 80011d6:	4b28      	ldr	r3, [pc, #160]	; (8001278 <bsp_flash_erase+0xf4>)
 80011d8:	691b      	ldr	r3, [r3, #16]
 80011da:	4a27      	ldr	r2, [pc, #156]	; (8001278 <bsp_flash_erase+0xf4>)
 80011dc:	f043 0302 	orr.w	r3, r3, #2
 80011e0:	6113      	str	r3, [r2, #16]
  /* Program the FLASH_CR register to select a sector_number to erase */
  FLASH->CR |= bsp_get_sector_from_address(start_address) << 3;
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff ff08 	bl	8000ff8 <bsp_get_sector_from_address>
 80011e8:	4603      	mov	r3, r0
 80011ea:	00da      	lsls	r2, r3, #3
 80011ec:	4b22      	ldr	r3, [pc, #136]	; (8001278 <bsp_flash_erase+0xf4>)
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	4611      	mov	r1, r2
 80011f2:	4a21      	ldr	r2, [pc, #132]	; (8001278 <bsp_flash_erase+0xf4>)
 80011f4:	430b      	orrs	r3, r1
 80011f6:	6113      	str	r3, [r2, #16]
  /* Set the STRT bit in the FLASH CR register */
  FLASH->CR |= FLASH_CR_STRT;
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <bsp_flash_erase+0xf4>)
 80011fa:	691b      	ldr	r3, [r3, #16]
 80011fc:	4a1e      	ldr	r2, [pc, #120]	; (8001278 <bsp_flash_erase+0xf4>)
 80011fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001202:	6113      	str	r3, [r2, #16]
  /* Wait for the BSY bit to be reset */
  time_out = BSP_FLASH_TIMEOUT;
 8001204:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001208:	60fb      	str	r3, [r7, #12]
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 800120a:	e007      	b.n	800121c <bsp_flash_erase+0x98>
  {
    /* Wating for Bsy bit */
    if (--time_out == 0x00)
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	3b01      	subs	r3, #1
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d101      	bne.n	800121c <bsp_flash_erase+0x98>
    {
      return bsp_flash_status_errors;
 8001218:	2300      	movs	r3, #0
 800121a:	e028      	b.n	800126e <bsp_flash_erase+0xea>
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 800121c:	4b16      	ldr	r3, [pc, #88]	; (8001278 <bsp_flash_erase+0xf4>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001224:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001228:	d102      	bne.n	8001230 <bsp_flash_erase+0xac>
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1ed      	bne.n	800120c <bsp_flash_erase+0x88>
    }
  }
  /* Check FLASH End of Operation flag  */
  if ((FLASH->SR & FLASH_FLAG_EOP) != RESET)
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <bsp_flash_erase+0xf4>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	2b00      	cmp	r3, #0
 800123a:	d005      	beq.n	8001248 <bsp_flash_erase+0xc4>
  {
    /* Clear FLASH End of Operation pending bit */
    FLASH->SR &= ~FLASH_FLAG_EOP;
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <bsp_flash_erase+0xf4>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	4a0d      	ldr	r2, [pc, #52]	; (8001278 <bsp_flash_erase+0xf4>)
 8001242:	f023 0301 	bic.w	r3, r3, #1
 8001246:	60d3      	str	r3, [r2, #12]
  }
  /* Clear SER bit in the FLASH_CR register */
  FLASH->CR &= FLASH_CR_SER;
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <bsp_flash_erase+0xf4>)
 800124a:	691b      	ldr	r3, [r3, #16]
 800124c:	4a0a      	ldr	r2, [pc, #40]	; (8001278 <bsp_flash_erase+0xf4>)
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	6113      	str	r3, [r2, #16]
  /* Clear STRT bit in the FLASH CR register */
  FLASH->CR &= FLASH_CR_STRT;
 8001254:	4b08      	ldr	r3, [pc, #32]	; (8001278 <bsp_flash_erase+0xf4>)
 8001256:	691b      	ldr	r3, [r3, #16]
 8001258:	4a07      	ldr	r2, [pc, #28]	; (8001278 <bsp_flash_erase+0xf4>)
 800125a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800125e:	6113      	str	r3, [r2, #16]
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001260:	4b05      	ldr	r3, [pc, #20]	; (8001278 <bsp_flash_erase+0xf4>)
 8001262:	691b      	ldr	r3, [r3, #16]
 8001264:	4a04      	ldr	r2, [pc, #16]	; (8001278 <bsp_flash_erase+0xf4>)
 8001266:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800126a:	6113      	str	r3, [r2, #16]
  return bsp_flash_status_ok;
 800126c:	2301      	movs	r3, #1
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40023c00 	.word	0x40023c00

0800127c <bsp_flash_write>:

bsp_flash_status_t bsp_flash_write(volatile uint32_t start_address, uint32_t *buffer_write, uint32_t length)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
  uint32_t count    = 0u;
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]
  uint32_t time_out = BSP_FLASH_TIMEOUT;
 800128c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001290:	613b      	str	r3, [r7, #16]
  /* Check input parameters */
  if ((buffer_write == 0u) || (length == 0u))
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d002      	beq.n	800129e <bsp_flash_write+0x22>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d109      	bne.n	80012b2 <bsp_flash_write+0x36>
  {
    return bsp_flash_status_errors;
 800129e:	2300      	movs	r3, #0
 80012a0:	e05d      	b.n	800135e <bsp_flash_write+0xe2>
  }
  /* Check thet no Flash memory ope ration is ongoing by checking the BSY bit in the FLASH_CR register*/
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
  {
    /* Wating for Bsy bit */
    if (--time_out == 0x00)
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	3b01      	subs	r3, #1
 80012a6:	613b      	str	r3, [r7, #16]
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <bsp_flash_write+0x36>
    {
      return bsp_flash_status_errors;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e055      	b.n	800135e <bsp_flash_write+0xe2>
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 80012b2:	4b2d      	ldr	r3, [pc, #180]	; (8001368 <bsp_flash_write+0xec>)
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012be:	d102      	bne.n	80012c6 <bsp_flash_write+0x4a>
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d1ed      	bne.n	80012a2 <bsp_flash_write+0x26>
    }
  }
  /* Check unlock sequences */
  if ((FLASH->CR & FLASH_CR_LOCK) == FLASH_CR_LOCK)
 80012c6:	4b28      	ldr	r3, [pc, #160]	; (8001368 <bsp_flash_write+0xec>)
 80012c8:	691b      	ldr	r3, [r3, #16]
 80012ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80012ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80012d2:	d101      	bne.n	80012d8 <bsp_flash_write+0x5c>
  {
    bsp_flash_unlock();
 80012d4:	f7ff fe7c 	bl	8000fd0 <bsp_flash_unlock>
  }
  FLASH->CR |= FLASH_PSIZE_WORD;
 80012d8:	4b23      	ldr	r3, [pc, #140]	; (8001368 <bsp_flash_write+0xec>)
 80012da:	691b      	ldr	r3, [r3, #16]
 80012dc:	4a22      	ldr	r2, [pc, #136]	; (8001368 <bsp_flash_write+0xec>)
 80012de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012e2:	6113      	str	r3, [r2, #16]
  /* Write FLASH CR_PG to 1 */
  FLASH->CR |= FLASH_CR_PG;
 80012e4:	4b20      	ldr	r3, [pc, #128]	; (8001368 <bsp_flash_write+0xec>)
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	4a1f      	ldr	r2, [pc, #124]	; (8001368 <bsp_flash_write+0xec>)
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	6113      	str	r3, [r2, #16]
  /* Perform word write at the desired address */
  for (count = 0; count < length; count++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
 80012f4:	e00c      	b.n	8001310 <bsp_flash_write+0x94>
  {
    *(__IO uint32_t *) (start_address + count * 4u) = *(uint32_t *) (buffer_write + count);
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	68ba      	ldr	r2, [r7, #8]
 80012fc:	4413      	add	r3, r2
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	0091      	lsls	r1, r2, #2
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	440a      	add	r2, r1
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6013      	str	r3, [r2, #0]
  for (count = 0; count < length; count++)
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	3301      	adds	r3, #1
 800130e:	617b      	str	r3, [r7, #20]
 8001310:	697a      	ldr	r2, [r7, #20]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	429a      	cmp	r2, r3
 8001316:	d3ee      	bcc.n	80012f6 <bsp_flash_write+0x7a>
  }
  /* Wait for the BSY bit to be reset */
  time_out = BSP_FLASH_TIMEOUT;
 8001318:	f644 6320 	movw	r3, #20000	; 0x4e20
 800131c:	613b      	str	r3, [r7, #16]
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 800131e:	e007      	b.n	8001330 <bsp_flash_write+0xb4>
  {
    /* Wating for Bsy bit */
    if (--time_out == 0x00)
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	3b01      	subs	r3, #1
 8001324:	613b      	str	r3, [r7, #16]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d101      	bne.n	8001330 <bsp_flash_write+0xb4>
    {
      return bsp_flash_status_errors;
 800132c:	2300      	movs	r3, #0
 800132e:	e016      	b.n	800135e <bsp_flash_write+0xe2>
  while (((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY) && time_out)
 8001330:	4b0d      	ldr	r3, [pc, #52]	; (8001368 <bsp_flash_write+0xec>)
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800133c:	d102      	bne.n	8001344 <bsp_flash_write+0xc8>
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d1ed      	bne.n	8001320 <bsp_flash_write+0xa4>
    }
  }
  /* Clear PG bit in the FLASH CR register */
  FLASH->CR &= FLASH_CR_PG;
 8001344:	4b08      	ldr	r3, [pc, #32]	; (8001368 <bsp_flash_write+0xec>)
 8001346:	691b      	ldr	r3, [r3, #16]
 8001348:	4a07      	ldr	r2, [pc, #28]	; (8001368 <bsp_flash_write+0xec>)
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	6113      	str	r3, [r2, #16]
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <bsp_flash_write+0xec>)
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	4a04      	ldr	r2, [pc, #16]	; (8001368 <bsp_flash_write+0xec>)
 8001356:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800135a:	6113      	str	r3, [r2, #16]
  return bsp_flash_status_ok;
 800135c:	2301      	movs	r3, #1
}
 800135e:	4618      	mov	r0, r3
 8001360:	3718      	adds	r7, #24
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40023c00 	.word	0x40023c00

0800136c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	2b00      	cmp	r3, #0
 800137c:	db12      	blt.n	80013a4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	f003 021f 	and.w	r2, r3, #31
 8001384:	490a      	ldr	r1, [pc, #40]	; (80013b0 <__NVIC_DisableIRQ+0x44>)
 8001386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138a:	095b      	lsrs	r3, r3, #5
 800138c:	2001      	movs	r0, #1
 800138e:	fa00 f202 	lsl.w	r2, r0, r2
 8001392:	3320      	adds	r3, #32
 8001394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001398:	f3bf 8f4f 	dsb	sy
}
 800139c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800139e:	f3bf 8f6f 	isb	sy
}
 80013a2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000e100 	.word	0xe000e100

080013b4 <bsp_uart_init>:

/* Private function prototypes ---------------------------------------- */

/* Function definitions ----------------------------------------------- */
void bsp_uart_init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* Init UART */
  bsp_uart_dma_unregister_callback(&hdma_usart1_rx, HAL_DMA_XFER_HALFCPLT_CB_ID);
 80013b8:	2101      	movs	r1, #1
 80013ba:	4806      	ldr	r0, [pc, #24]	; (80013d4 <bsp_uart_init+0x20>)
 80013bc:	f000 f850 	bl	8001460 <bsp_uart_dma_unregister_callback>
  /* receive data uart dma */
  bsp_uart_receive_to_idle_dma(&huart1, data_receive_dma, RX_BUFFER_SIZE);
 80013c0:	2232      	movs	r2, #50	; 0x32
 80013c2:	4905      	ldr	r1, [pc, #20]	; (80013d8 <bsp_uart_init+0x24>)
 80013c4:	4805      	ldr	r0, [pc, #20]	; (80013dc <bsp_uart_init+0x28>)
 80013c6:	f000 f835 	bl	8001434 <bsp_uart_receive_to_idle_dma>
  buffer_save_data_handle = rx_buffer;
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <bsp_uart_init+0x2c>)
 80013cc:	4a05      	ldr	r2, [pc, #20]	; (80013e4 <bsp_uart_init+0x30>)
 80013ce:	601a      	str	r2, [r3, #0]
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200001a0 	.word	0x200001a0
 80013d8:	200000a8 	.word	0x200000a8
 80013dc:	20000118 	.word	0x20000118
 80013e0:	20000110 	.word	0x20000110
 80013e4:	200000dc 	.word	0x200000dc

080013e8 <bsp_uart_printf>:

void bsp_uart_printf(UART_HandleTypeDef *huart, uint8_t *string)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  HAL_UART_Transmit(huart, string, strlen((char*) string), TIME_OUT_TRANSMIT_UART);
 80013f2:	6838      	ldr	r0, [r7, #0]
 80013f4:	f7fe ff0c 	bl	8000210 <strlen>
 80013f8:	4603      	mov	r3, r0
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001400:	6839      	ldr	r1, [r7, #0]
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f002 fce0 	bl	8003dc8 <HAL_UART_Transmit>
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <bsp_uart_printf_len>:

void bsp_uart_printf_len(UART_HandleTypeDef *huart, uint8_t *string, uint16_t len)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	4613      	mov	r3, r2
 800141c:	80fb      	strh	r3, [r7, #6]
  HAL_UART_Transmit(huart, string, len, TIME_OUT_TRANSMIT_UART);
 800141e:	88fa      	ldrh	r2, [r7, #6]
 8001420:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001424:	68b9      	ldr	r1, [r7, #8]
 8001426:	68f8      	ldr	r0, [r7, #12]
 8001428:	f002 fcce 	bl	8003dc8 <HAL_UART_Transmit>
}
 800142c:	bf00      	nop
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <bsp_uart_receive_to_idle_dma>:

void bsp_uart_receive_to_idle_dma(UART_HandleTypeDef *huart, uint8_t *data, uint16_t size)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	4613      	mov	r3, r2
 8001440:	80fb      	strh	r3, [r7, #6]
  if (HAL_OK != HAL_UARTEx_ReceiveToIdle_DMA(huart, data, size))
 8001442:	88fb      	ldrh	r3, [r7, #6]
 8001444:	461a      	mov	r2, r3
 8001446:	68b9      	ldr	r1, [r7, #8]
 8001448:	68f8      	ldr	r0, [r7, #12]
 800144a:	f002 fd4f 	bl	8003eec <HAL_UARTEx_ReceiveToIdle_DMA>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <bsp_uart_receive_to_idle_dma+0x24>
  {
    Error_Handler();
 8001454:	f000 fa32 	bl	80018bc <Error_Handler>
  }
}
 8001458:	bf00      	nop
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <bsp_uart_dma_unregister_callback>:

void bsp_uart_dma_unregister_callback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	70fb      	strb	r3, [r7, #3]
  HAL_DMA_UnRegisterCallback(hdma, CallbackID);
 800146c:	78fb      	ldrb	r3, [r7, #3]
 800146e:	4619      	mov	r1, r3
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f001 f92b 	bl	80026cc <HAL_DMA_UnRegisterCallback>
}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <bsp_uart_deinit_peripheral>:

void bsp_uart_deinit_peripheral(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  NVIC_DisableIRQ(USART1_IRQn);
 8001484:	2025      	movs	r0, #37	; 0x25
 8001486:	f7ff ff71 	bl	800136c <__NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(DMA2_Stream2_IRQn);
 800148a:	203a      	movs	r0, #58	; 0x3a
 800148c:	f000 fd83 	bl	8001f96 <HAL_NVIC_DisableIRQ>

  HAL_UART_DeInit(&huart1);
 8001490:	4805      	ldr	r0, [pc, #20]	; (80014a8 <bsp_uart_deinit_peripheral+0x28>)
 8001492:	f002 fc6a 	bl	8003d6a <HAL_UART_DeInit>
  HAL_UART_DeInit(&huart2);
 8001496:	4805      	ldr	r0, [pc, #20]	; (80014ac <bsp_uart_deinit_peripheral+0x2c>)
 8001498:	f002 fc67 	bl	8003d6a <HAL_UART_DeInit>
  HAL_DMA_DeInit(&hdma_usart1_rx);
 800149c:	4804      	ldr	r0, [pc, #16]	; (80014b0 <bsp_uart_deinit_peripheral+0x30>)
 800149e:	f000 fe43 	bl	8002128 <HAL_DMA_DeInit>
}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000118 	.word	0x20000118
 80014ac:	2000015c 	.word	0x2000015c
 80014b0:	200001a0 	.word	0x200001a0

080014b4 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b096      	sub	sp, #88	; 0x58
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	807b      	strh	r3, [r7, #2]
  uint16_t number_char_receive;
  uint8_t  check_data_full[50];

  /* read data receive from dma */
  if ((huart->Instance == USART1))
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a65      	ldr	r2, [pc, #404]	; (800165c <HAL_UARTEx_RxEventCallback+0x1a8>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	f040 80c5 	bne.w	8001656 <HAL_UARTEx_RxEventCallback+0x1a2>
  {
    static uint16_t old_pos = 0;
    uint16_t        i;

    /* check data when dma transfer complete */
    if (g_flag_cplt_dma)
 80014cc:	4b64      	ldr	r3, [pc, #400]	; (8001660 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d031      	beq.n	8001538 <HAL_UARTEx_RxEventCallback+0x84>
    {
      g_flag_cplt_dma = FALSE;
 80014d4:	4b62      	ldr	r3, [pc, #392]	; (8001660 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < size - old_pos; i++)
 80014da:	2300      	movs	r3, #0
 80014dc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80014e0:	e012      	b.n	8001508 <HAL_UARTEx_RxEventCallback+0x54>
      {
        check_data_full[i] = data_receive_dma[old_pos + i];
 80014e2:	4b60      	ldr	r3, [pc, #384]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	461a      	mov	r2, r3
 80014e8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80014ec:	441a      	add	r2, r3
 80014ee:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80014f2:	495d      	ldr	r1, [pc, #372]	; (8001668 <HAL_UARTEx_RxEventCallback+0x1b4>)
 80014f4:	5c8a      	ldrb	r2, [r1, r2]
 80014f6:	3358      	adds	r3, #88	; 0x58
 80014f8:	443b      	add	r3, r7
 80014fa:	f803 2c38 	strb.w	r2, [r3, #-56]
      for (i = 0; i < size - old_pos; i++)
 80014fe:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001502:	3301      	adds	r3, #1
 8001504:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8001508:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	4955      	ldr	r1, [pc, #340]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001510:	8809      	ldrh	r1, [r1, #0]
 8001512:	1a5b      	subs	r3, r3, r1
 8001514:	429a      	cmp	r2, r3
 8001516:	dbe4      	blt.n	80014e2 <HAL_UARTEx_RxEventCallback+0x2e>
      }
      app_ota_hex_form_data_t hex_data;
      /* check data form correct */
      if (app_ota_handle_data_receive(&hex_data, check_data_full, size - old_pos) == STATE_ERRORS)
 8001518:	4b52      	ldr	r3, [pc, #328]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800151a:	881b      	ldrh	r3, [r3, #0]
 800151c:	887a      	ldrh	r2, [r7, #2]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	b29a      	uxth	r2, r3
 8001522:	f107 0120 	add.w	r1, r7, #32
 8001526:	f107 0308 	add.w	r3, r7, #8
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fa0c 	bl	8000948 <app_ota_handle_data_receive>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 808f 	beq.w	8001656 <HAL_UARTEx_RxEventCallback+0x1a2>
        return;
    }

    /* check if new data */
    if (size != old_pos)
 8001538:	4b4a      	ldr	r3, [pc, #296]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	887a      	ldrh	r2, [r7, #2]
 800153e:	429a      	cmp	r2, r3
 8001540:	f000 8086 	beq.w	8001650 <HAL_UARTEx_RxEventCallback+0x19c>
    {
      /* check wraps around index data */
      if (size > old_pos)
 8001544:	4b47      	ldr	r3, [pc, #284]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	887a      	ldrh	r2, [r7, #2]
 800154a:	429a      	cmp	r2, r3
 800154c:	d923      	bls.n	8001596 <HAL_UARTEx_RxEventCallback+0xe2>
      {
        number_char_receive = size - old_pos;
 800154e:	4b45      	ldr	r3, [pc, #276]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	887a      	ldrh	r2, [r7, #2]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        for (i = 0; i < number_char_receive; i++)
 800155a:	2300      	movs	r3, #0
 800155c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8001560:	e012      	b.n	8001588 <HAL_UARTEx_RxEventCallback+0xd4>
        {
          /* read data from buffer dma */
          buffer_save_data_handle[i] = data_receive_dma[old_pos + i];
 8001562:	4b40      	ldr	r3, [pc, #256]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001564:	881b      	ldrh	r3, [r3, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800156c:	441a      	add	r2, r3
 800156e:	4b3f      	ldr	r3, [pc, #252]	; (800166c <HAL_UARTEx_RxEventCallback+0x1b8>)
 8001570:	6819      	ldr	r1, [r3, #0]
 8001572:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001576:	440b      	add	r3, r1
 8001578:	493b      	ldr	r1, [pc, #236]	; (8001668 <HAL_UARTEx_RxEventCallback+0x1b4>)
 800157a:	5c8a      	ldrb	r2, [r1, r2]
 800157c:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < number_char_receive; i++)
 800157e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001582:	3301      	adds	r3, #1
 8001584:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8001588:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800158c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001590:	429a      	cmp	r2, r3
 8001592:	d3e6      	bcc.n	8001562 <HAL_UARTEx_RxEventCallback+0xae>
 8001594:	e046      	b.n	8001624 <HAL_UARTEx_RxEventCallback+0x170>
        }
      }
      else
      {
        number_char_receive = RX_BUFFER_SIZE - old_pos;
 8001596:	4b33      	ldr	r3, [pc, #204]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 800159e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        for (i = 0; i < number_char_receive; i++)
 80015a2:	2300      	movs	r3, #0
 80015a4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80015a8:	e012      	b.n	80015d0 <HAL_UARTEx_RxEventCallback+0x11c>
        {
          /* read data from buffer dma */
          buffer_save_data_handle[i] = data_receive_dma[old_pos + i];
 80015aa:	4b2e      	ldr	r3, [pc, #184]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	461a      	mov	r2, r3
 80015b0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80015b4:	441a      	add	r2, r3
 80015b6:	4b2d      	ldr	r3, [pc, #180]	; (800166c <HAL_UARTEx_RxEventCallback+0x1b8>)
 80015b8:	6819      	ldr	r1, [r3, #0]
 80015ba:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80015be:	440b      	add	r3, r1
 80015c0:	4929      	ldr	r1, [pc, #164]	; (8001668 <HAL_UARTEx_RxEventCallback+0x1b4>)
 80015c2:	5c8a      	ldrb	r2, [r1, r2]
 80015c4:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < number_char_receive; i++)
 80015c6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80015ca:	3301      	adds	r3, #1
 80015cc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80015d0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80015d4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80015d8:	429a      	cmp	r2, r3
 80015da:	d3e6      	bcc.n	80015aa <HAL_UARTEx_RxEventCallback+0xf6>
        }
        if (size > 0)
 80015dc:	887b      	ldrh	r3, [r7, #2]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d020      	beq.n	8001624 <HAL_UARTEx_RxEventCallback+0x170>
        {
          for (i = 0; i < size; i++)
 80015e2:	2300      	movs	r3, #0
 80015e4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80015e8:	e011      	b.n	800160e <HAL_UARTEx_RxEventCallback+0x15a>
          {
            /* read data from buffer dma */
            buffer_save_data_handle[number_char_receive + i] = data_receive_dma[i];
 80015ea:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <HAL_UARTEx_RxEventCallback+0x1b8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f8b7 0056 	ldrh.w	r0, [r7, #86]	; 0x56
 80015f6:	f8b7 1054 	ldrh.w	r1, [r7, #84]	; 0x54
 80015fa:	4401      	add	r1, r0
 80015fc:	440b      	add	r3, r1
 80015fe:	491a      	ldr	r1, [pc, #104]	; (8001668 <HAL_UARTEx_RxEventCallback+0x1b4>)
 8001600:	5c8a      	ldrb	r2, [r1, r2]
 8001602:	701a      	strb	r2, [r3, #0]
          for (i = 0; i < size; i++)
 8001604:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8001608:	3301      	adds	r3, #1
 800160a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 800160e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8001612:	887b      	ldrh	r3, [r7, #2]
 8001614:	429a      	cmp	r2, r3
 8001616:	d3e8      	bcc.n	80015ea <HAL_UARTEx_RxEventCallback+0x136>
          }
          number_char_receive += size;
 8001618:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 800161c:	887b      	ldrh	r3, [r7, #2]
 800161e:	4413      	add	r3, r2
 8001620:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        }
      }

	#ifdef DEBUG
      HAL_UART_Transmit(&huart2, buffer_save_data_handle, number_char_receive, 100);
 8001624:	4b11      	ldr	r3, [pc, #68]	; (800166c <HAL_UARTEx_RxEventCallback+0x1b8>)
 8001626:	6819      	ldr	r1, [r3, #0]
 8001628:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 800162c:	2364      	movs	r3, #100	; 0x64
 800162e:	4810      	ldr	r0, [pc, #64]	; (8001670 <HAL_UARTEx_RxEventCallback+0x1bc>)
 8001630:	f002 fbca 	bl	8003dc8 <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart2, (uint8_t *) "\r\n", 2, 100);
 8001634:	2364      	movs	r3, #100	; 0x64
 8001636:	2202      	movs	r2, #2
 8001638:	490e      	ldr	r1, [pc, #56]	; (8001674 <HAL_UARTEx_RxEventCallback+0x1c0>)
 800163a:	480d      	ldr	r0, [pc, #52]	; (8001670 <HAL_UARTEx_RxEventCallback+0x1bc>)
 800163c:	f002 fbc4 	bl	8003dc8 <HAL_UART_Transmit>
	#endif
      /* handle data read */
      app_ota_handle_data_receive_dma(huart, buffer_save_data_handle, number_char_receive);
 8001640:	4b0a      	ldr	r3, [pc, #40]	; (800166c <HAL_UARTEx_RxEventCallback+0x1b8>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8001648:	4619      	mov	r1, r3
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7ff fb7c 	bl	8000d48 <app_ota_handle_data_receive_dma>
    }
    old_pos = size;
 8001650:	4a04      	ldr	r2, [pc, #16]	; (8001664 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001652:	887b      	ldrh	r3, [r7, #2]
 8001654:	8013      	strh	r3, [r2, #0]
  }
}
 8001656:	3758      	adds	r7, #88	; 0x58
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40011000 	.word	0x40011000
 8001660:	200000a4 	.word	0x200000a4
 8001664:	20000114 	.word	0x20000114
 8001668:	200000a8 	.word	0x200000a8
 800166c:	20000110 	.word	0x20000110
 8001670:	2000015c 	.word	0x2000015c
 8001674:	08005cdc 	.word	0x08005cdc

08001678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800167c:	f000 faf0 	bl	8001c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001680:	f000 f80e 	bl	80016a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001684:	f000 f8f2 	bl	800186c <MX_GPIO_Init>
  MX_DMA_Init();
 8001688:	f000 f8d0 	bl	800182c <MX_DMA_Init>
  MX_USART1_UART_Init();
 800168c:	f000 f87a 	bl	8001784 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001690:	f000 f8a2 	bl	80017d8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  app_ota_start_up_bootloader();
 8001694:	f7ff f850 	bl	8000738 <app_ota_start_up_bootloader>

  app_ota_jump_to_firmware();
 8001698:	f7ff f8b6 	bl	8000808 <app_ota_jump_to_firmware>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800169c:	e7fe      	b.n	800169c <main+0x24>
	...

080016a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b094      	sub	sp, #80	; 0x50
 80016a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016a6:	f107 031c 	add.w	r3, r7, #28
 80016aa:	2234      	movs	r2, #52	; 0x34
 80016ac:	2100      	movs	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f003 fda4 	bl	80051fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b4:	f107 0308 	add.w	r3, r7, #8
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c4:	2300      	movs	r3, #0
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	4b2c      	ldr	r3, [pc, #176]	; (800177c <SystemClock_Config+0xdc>)
 80016ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016cc:	4a2b      	ldr	r2, [pc, #172]	; (800177c <SystemClock_Config+0xdc>)
 80016ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d2:	6413      	str	r3, [r2, #64]	; 0x40
 80016d4:	4b29      	ldr	r3, [pc, #164]	; (800177c <SystemClock_Config+0xdc>)
 80016d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016dc:	607b      	str	r3, [r7, #4]
 80016de:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016e0:	2300      	movs	r3, #0
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	4b26      	ldr	r3, [pc, #152]	; (8001780 <SystemClock_Config+0xe0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a25      	ldr	r2, [pc, #148]	; (8001780 <SystemClock_Config+0xe0>)
 80016ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016ee:	6013      	str	r3, [r2, #0]
 80016f0:	4b23      	ldr	r3, [pc, #140]	; (8001780 <SystemClock_Config+0xe0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016f8:	603b      	str	r3, [r7, #0]
 80016fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016fc:	2301      	movs	r3, #1
 80016fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001700:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001704:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001706:	2302      	movs	r3, #2
 8001708:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800170a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800170e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001710:	2304      	movs	r3, #4
 8001712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001714:	23b4      	movs	r3, #180	; 0xb4
 8001716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001718:	2302      	movs	r3, #2
 800171a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800171c:	2302      	movs	r3, #2
 800171e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001720:	2302      	movs	r3, #2
 8001722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001724:	f107 031c 	add.w	r3, r7, #28
 8001728:	4618      	mov	r0, r3
 800172a:	f002 f833 	bl	8003794 <HAL_RCC_OscConfig>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001734:	f000 f8c2 	bl	80018bc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001738:	f001 fb9a 	bl	8002e70 <HAL_PWREx_EnableOverDrive>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001742:	f000 f8bb 	bl	80018bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001746:	230f      	movs	r3, #15
 8001748:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800174a:	2302      	movs	r3, #2
 800174c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001752:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001756:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800175c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800175e:	f107 0308 	add.w	r3, r7, #8
 8001762:	2105      	movs	r1, #5
 8001764:	4618      	mov	r0, r3
 8001766:	f001 fbd3 	bl	8002f10 <HAL_RCC_ClockConfig>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001770:	f000 f8a4 	bl	80018bc <Error_Handler>
  }
}
 8001774:	bf00      	nop
 8001776:	3750      	adds	r7, #80	; 0x50
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40023800 	.word	0x40023800
 8001780:	40007000 	.word	0x40007000

08001784 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 800178a:	4a12      	ldr	r2, [pc, #72]	; (80017d4 <MX_USART1_UART_Init+0x50>)
 800178c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800178e:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 8001790:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001794:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017a8:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 80017aa:	220c      	movs	r2, #12
 80017ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ba:	4805      	ldr	r0, [pc, #20]	; (80017d0 <MX_USART1_UART_Init+0x4c>)
 80017bc:	f002 fa88 	bl	8003cd0 <HAL_UART_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017c6:	f000 f879 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000118 	.word	0x20000118
 80017d4:	40011000 	.word	0x40011000

080017d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017dc:	4b11      	ldr	r3, [pc, #68]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 80017de:	4a12      	ldr	r2, [pc, #72]	; (8001828 <MX_USART2_UART_Init+0x50>)
 80017e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017e2:	4b10      	ldr	r3, [pc, #64]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 80017e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ea:	4b0e      	ldr	r3, [pc, #56]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017f0:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017f6:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 80017fe:	220c      	movs	r2, #12
 8001800:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001802:	4b08      	ldr	r3, [pc, #32]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001808:	4b06      	ldr	r3, [pc, #24]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800180e:	4805      	ldr	r0, [pc, #20]	; (8001824 <MX_USART2_UART_Init+0x4c>)
 8001810:	f002 fa5e 	bl	8003cd0 <HAL_UART_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800181a:	f000 f84f 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	2000015c 	.word	0x2000015c
 8001828:	40004400 	.word	0x40004400

0800182c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <MX_DMA_Init+0x3c>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	4a0b      	ldr	r2, [pc, #44]	; (8001868 <MX_DMA_Init+0x3c>)
 800183c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001840:	6313      	str	r3, [r2, #48]	; 0x30
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <MX_DMA_Init+0x3c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	2100      	movs	r1, #0
 8001852:	203a      	movs	r0, #58	; 0x3a
 8001854:	f000 fb75 	bl	8001f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001858:	203a      	movs	r0, #58	; 0x3a
 800185a:	f000 fb8e 	bl	8001f7a <HAL_NVIC_EnableIRQ>

}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40023800 	.word	0x40023800

0800186c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	4b10      	ldr	r3, [pc, #64]	; (80018b8 <MX_GPIO_Init+0x4c>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a0f      	ldr	r2, [pc, #60]	; (80018b8 <MX_GPIO_Init+0x4c>)
 800187c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <MX_GPIO_Init+0x4c>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	603b      	str	r3, [r7, #0]
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_GPIO_Init+0x4c>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	4a08      	ldr	r2, [pc, #32]	; (80018b8 <MX_GPIO_Init+0x4c>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6313      	str	r3, [r2, #48]	; 0x30
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_GPIO_Init+0x4c>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	603b      	str	r3, [r7, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]

}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800

080018bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80018c0:	b672      	cpsid	i
}
 80018c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <Error_Handler+0x8>
	...

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	4b10      	ldr	r3, [pc, #64]	; (8001914 <HAL_MspInit+0x4c>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d6:	4a0f      	ldr	r2, [pc, #60]	; (8001914 <HAL_MspInit+0x4c>)
 80018d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018dc:	6453      	str	r3, [r2, #68]	; 0x44
 80018de:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <HAL_MspInit+0x4c>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	603b      	str	r3, [r7, #0]
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_MspInit+0x4c>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a08      	ldr	r2, [pc, #32]	; (8001914 <HAL_MspInit+0x4c>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b06      	ldr	r3, [pc, #24]	; (8001914 <HAL_MspInit+0x4c>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001902:	603b      	str	r3, [r7, #0]
 8001904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800

08001918 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08c      	sub	sp, #48	; 0x30
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 031c 	add.w	r3, r7, #28
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
 800192e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a4e      	ldr	r2, [pc, #312]	; (8001a70 <HAL_UART_MspInit+0x158>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d164      	bne.n	8001a04 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	61bb      	str	r3, [r7, #24]
 800193e:	4b4d      	ldr	r3, [pc, #308]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001942:	4a4c      	ldr	r2, [pc, #304]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001944:	f043 0310 	orr.w	r3, r3, #16
 8001948:	6453      	str	r3, [r2, #68]	; 0x44
 800194a:	4b4a      	ldr	r3, [pc, #296]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 800194c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194e:	f003 0310 	and.w	r3, r3, #16
 8001952:	61bb      	str	r3, [r7, #24]
 8001954:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	4b46      	ldr	r3, [pc, #280]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a45      	ldr	r2, [pc, #276]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b43      	ldr	r3, [pc, #268]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001972:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001984:	2307      	movs	r3, #7
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	4619      	mov	r1, r3
 800198e:	483a      	ldr	r0, [pc, #232]	; (8001a78 <HAL_UART_MspInit+0x160>)
 8001990:	f000 ffe6 	bl	8002960 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001994:	4b39      	ldr	r3, [pc, #228]	; (8001a7c <HAL_UART_MspInit+0x164>)
 8001996:	4a3a      	ldr	r2, [pc, #232]	; (8001a80 <HAL_UART_MspInit+0x168>)
 8001998:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800199a:	4b38      	ldr	r3, [pc, #224]	; (8001a7c <HAL_UART_MspInit+0x164>)
 800199c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019a0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019a2:	4b36      	ldr	r3, [pc, #216]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a8:	4b34      	ldr	r3, [pc, #208]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019ae:	4b33      	ldr	r3, [pc, #204]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019b4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019b6:	4b31      	ldr	r3, [pc, #196]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019bc:	4b2f      	ldr	r3, [pc, #188]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019be:	2200      	movs	r2, #0
 80019c0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80019c2:	4b2e      	ldr	r3, [pc, #184]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019c8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019ca:	4b2c      	ldr	r3, [pc, #176]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019d0:	4b2a      	ldr	r3, [pc, #168]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80019d6:	4829      	ldr	r0, [pc, #164]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019d8:	f000 faf8 	bl	8001fcc <HAL_DMA_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80019e2:	f7ff ff6b 	bl	80018bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a24      	ldr	r2, [pc, #144]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019ea:	639a      	str	r2, [r3, #56]	; 0x38
 80019ec:	4a23      	ldr	r2, [pc, #140]	; (8001a7c <HAL_UART_MspInit+0x164>)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019f2:	2200      	movs	r2, #0
 80019f4:	2100      	movs	r1, #0
 80019f6:	2025      	movs	r0, #37	; 0x25
 80019f8:	f000 faa3 	bl	8001f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019fc:	2025      	movs	r0, #37	; 0x25
 80019fe:	f000 fabc 	bl	8001f7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a02:	e030      	b.n	8001a66 <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a1e      	ldr	r2, [pc, #120]	; (8001a84 <HAL_UART_MspInit+0x16c>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d12b      	bne.n	8001a66 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a16:	4a17      	ldr	r2, [pc, #92]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001a18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1e:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a26:	613b      	str	r3, [r7, #16]
 8001a28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a10      	ldr	r2, [pc, #64]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <HAL_UART_MspInit+0x15c>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a46:	230c      	movs	r3, #12
 8001a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a52:	2303      	movs	r3, #3
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a56:	2307      	movs	r3, #7
 8001a58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5a:	f107 031c 	add.w	r3, r7, #28
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4805      	ldr	r0, [pc, #20]	; (8001a78 <HAL_UART_MspInit+0x160>)
 8001a62:	f000 ff7d 	bl	8002960 <HAL_GPIO_Init>
}
 8001a66:	bf00      	nop
 8001a68:	3730      	adds	r7, #48	; 0x30
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40011000 	.word	0x40011000
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40020000 	.word	0x40020000
 8001a7c:	200001a0 	.word	0x200001a0
 8001a80:	40026440 	.word	0x40026440
 8001a84:	40004400 	.word	0x40004400

08001a88 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <HAL_UART_MspDeInit+0x60>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d113      	bne.n	8001ac2 <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001a9a:	4b14      	ldr	r3, [pc, #80]	; (8001aec <HAL_UART_MspDeInit+0x64>)
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9e:	4a13      	ldr	r2, [pc, #76]	; (8001aec <HAL_UART_MspDeInit+0x64>)
 8001aa0:	f023 0310 	bic.w	r3, r3, #16
 8001aa4:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001aa6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001aaa:	4811      	ldr	r0, [pc, #68]	; (8001af0 <HAL_UART_MspDeInit+0x68>)
 8001aac:	f001 f8ec 	bl	8002c88 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f000 fb37 	bl	8002128 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8001aba:	2025      	movs	r0, #37	; 0x25
 8001abc:	f000 fa6b 	bl	8001f96 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001ac0:	e00e      	b.n	8001ae0 <HAL_UART_MspDeInit+0x58>
  else if(huart->Instance==USART2)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	; (8001af4 <HAL_UART_MspDeInit+0x6c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d109      	bne.n	8001ae0 <HAL_UART_MspDeInit+0x58>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001acc:	4b07      	ldr	r3, [pc, #28]	; (8001aec <HAL_UART_MspDeInit+0x64>)
 8001ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad0:	4a06      	ldr	r2, [pc, #24]	; (8001aec <HAL_UART_MspDeInit+0x64>)
 8001ad2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001ad6:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001ad8:	210c      	movs	r1, #12
 8001ada:	4805      	ldr	r0, [pc, #20]	; (8001af0 <HAL_UART_MspDeInit+0x68>)
 8001adc:	f001 f8d4 	bl	8002c88 <HAL_GPIO_DeInit>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40011000 	.word	0x40011000
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40004400 	.word	0x40004400

08001af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <NMI_Handler+0x4>

08001afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <HardFault_Handler+0x4>

08001b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <MemManage_Handler+0x4>

08001b0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0e:	e7fe      	b.n	8001b0e <BusFault_Handler+0x4>

08001b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <UsageFault_Handler+0x4>

08001b16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b44:	f000 f8de 	bl	8001d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b50:	4802      	ldr	r0, [pc, #8]	; (8001b5c <USART1_IRQHandler+0x10>)
 8001b52:	f002 fa31 	bl	8003fb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000118 	.word	0x20000118

08001b60 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
  g_flag_cplt_dma = 1;
 8001b64:	4b03      	ldr	r3, [pc, #12]	; (8001b74 <DMA2_Stream2_IRQHandler+0x14>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001b6a:	4803      	ldr	r0, [pc, #12]	; (8001b78 <DMA2_Stream2_IRQHandler+0x18>)
 8001b6c:	f000 fc24 	bl	80023b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	200000a4 	.word	0x200000a4
 8001b78:	200001a0 	.word	0x200001a0

08001b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b84:	4a14      	ldr	r2, [pc, #80]	; (8001bd8 <_sbrk+0x5c>)
 8001b86:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <_sbrk+0x60>)
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b90:	4b13      	ldr	r3, [pc, #76]	; (8001be0 <_sbrk+0x64>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d102      	bne.n	8001b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b98:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <_sbrk+0x64>)
 8001b9a:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <_sbrk+0x68>)
 8001b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9e:	4b10      	ldr	r3, [pc, #64]	; (8001be0 <_sbrk+0x64>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d207      	bcs.n	8001bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bac:	f003 faf4 	bl	8005198 <__errno>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	220c      	movs	r2, #12
 8001bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bba:	e009      	b.n	8001bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bbc:	4b08      	ldr	r3, [pc, #32]	; (8001be0 <_sbrk+0x64>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bc2:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <_sbrk+0x64>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	4a05      	ldr	r2, [pc, #20]	; (8001be0 <_sbrk+0x64>)
 8001bcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bce:	68fb      	ldr	r3, [r7, #12]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20020000 	.word	0x20020000
 8001bdc:	00000400 	.word	0x00000400
 8001be0:	20000200 	.word	0x20000200
 8001be4:	20000218 	.word	0x20000218

08001be8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <SystemInit+0x20>)
 8001bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bf2:	4a05      	ldr	r2, [pc, #20]	; (8001c08 <SystemInit+0x20>)
 8001bf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c10:	480d      	ldr	r0, [pc, #52]	; (8001c48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c12:	490e      	ldr	r1, [pc, #56]	; (8001c4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c14:	4a0e      	ldr	r2, [pc, #56]	; (8001c50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c18:	e002      	b.n	8001c20 <LoopCopyDataInit>

08001c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1e:	3304      	adds	r3, #4

08001c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c24:	d3f9      	bcc.n	8001c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c26:	4a0b      	ldr	r2, [pc, #44]	; (8001c54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c28:	4c0b      	ldr	r4, [pc, #44]	; (8001c58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c2c:	e001      	b.n	8001c32 <LoopFillZerobss>

08001c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c30:	3204      	adds	r2, #4

08001c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c34:	d3fb      	bcc.n	8001c2e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c36:	f7ff ffd7 	bl	8001be8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c3a:	f003 fab3 	bl	80051a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3e:	f7ff fd1b 	bl	8001678 <main>
  bx  lr    
 8001c42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c4c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001c50:	08005d44 	.word	0x08005d44
  ldr r2, =_sbss
 8001c54:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001c58:	20000218 	.word	0x20000218

08001c5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c5c:	e7fe      	b.n	8001c5c <ADC_IRQHandler>
	...

08001c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c64:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <HAL_Init+0x40>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a0d      	ldr	r2, [pc, #52]	; (8001ca0 <HAL_Init+0x40>)
 8001c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c70:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <HAL_Init+0x40>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a0a      	ldr	r2, [pc, #40]	; (8001ca0 <HAL_Init+0x40>)
 8001c76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <HAL_Init+0x40>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a07      	ldr	r2, [pc, #28]	; (8001ca0 <HAL_Init+0x40>)
 8001c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c88:	2003      	movs	r0, #3
 8001c8a:	f000 f94f 	bl	8001f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c8e:	200f      	movs	r0, #15
 8001c90:	f000 f808 	bl	8001ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c94:	f7ff fe18 	bl	80018c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40023c00 	.word	0x40023c00

08001ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <HAL_InitTick+0x54>)
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <HAL_InitTick+0x58>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 f975 	bl	8001fb2 <HAL_SYSTICK_Config>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e00e      	b.n	8001cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b0f      	cmp	r3, #15
 8001cd6:	d80a      	bhi.n	8001cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	6879      	ldr	r1, [r7, #4]
 8001cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce0:	f000 f92f 	bl	8001f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce4:	4a06      	ldr	r2, [pc, #24]	; (8001d00 <HAL_InitTick+0x5c>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cea:	2300      	movs	r3, #0
 8001cec:	e000      	b.n	8001cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20000004 	.word	0x20000004
 8001cfc:	2000000c 	.word	0x2000000c
 8001d00:	20000008 	.word	0x20000008

08001d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_IncTick+0x20>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <HAL_IncTick+0x24>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4413      	add	r3, r2
 8001d14:	4a04      	ldr	r2, [pc, #16]	; (8001d28 <HAL_IncTick+0x24>)
 8001d16:	6013      	str	r3, [r2, #0]
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	2000000c 	.word	0x2000000c
 8001d28:	20000204 	.word	0x20000204

08001d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d30:	4b03      	ldr	r3, [pc, #12]	; (8001d40 <HAL_GetTick+0x14>)
 8001d32:	681b      	ldr	r3, [r3, #0]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20000204 	.word	0x20000204

08001d44 <__NVIC_SetPriorityGrouping>:
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d54:	4b0c      	ldr	r3, [pc, #48]	; (8001d88 <__NVIC_SetPriorityGrouping+0x44>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d60:	4013      	ands	r3, r2
 8001d62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d76:	4a04      	ldr	r2, [pc, #16]	; (8001d88 <__NVIC_SetPriorityGrouping+0x44>)
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	60d3      	str	r3, [r2, #12]
}
 8001d7c:	bf00      	nop
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <__NVIC_GetPriorityGrouping>:
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d90:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <__NVIC_GetPriorityGrouping+0x18>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	0a1b      	lsrs	r3, r3, #8
 8001d96:	f003 0307 	and.w	r3, r3, #7
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <__NVIC_EnableIRQ>:
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	db0b      	blt.n	8001dd2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	f003 021f 	and.w	r2, r3, #31
 8001dc0:	4907      	ldr	r1, [pc, #28]	; (8001de0 <__NVIC_EnableIRQ+0x38>)
 8001dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc6:	095b      	lsrs	r3, r3, #5
 8001dc8:	2001      	movs	r0, #1
 8001dca:	fa00 f202 	lsl.w	r2, r0, r2
 8001dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001dd2:	bf00      	nop
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	e000e100 	.word	0xe000e100

08001de4 <__NVIC_DisableIRQ>:
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	db12      	blt.n	8001e1c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	f003 021f 	and.w	r2, r3, #31
 8001dfc:	490a      	ldr	r1, [pc, #40]	; (8001e28 <__NVIC_DisableIRQ+0x44>)
 8001dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e02:	095b      	lsrs	r3, r3, #5
 8001e04:	2001      	movs	r0, #1
 8001e06:	fa00 f202 	lsl.w	r2, r0, r2
 8001e0a:	3320      	adds	r3, #32
 8001e0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e10:	f3bf 8f4f 	dsb	sy
}
 8001e14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e16:	f3bf 8f6f 	isb	sy
}
 8001e1a:	bf00      	nop
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	e000e100 	.word	0xe000e100

08001e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	6039      	str	r1, [r7, #0]
 8001e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	db0a      	blt.n	8001e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	490c      	ldr	r1, [pc, #48]	; (8001e78 <__NVIC_SetPriority+0x4c>)
 8001e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4a:	0112      	lsls	r2, r2, #4
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	440b      	add	r3, r1
 8001e50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e54:	e00a      	b.n	8001e6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	4908      	ldr	r1, [pc, #32]	; (8001e7c <__NVIC_SetPriority+0x50>)
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	3b04      	subs	r3, #4
 8001e64:	0112      	lsls	r2, r2, #4
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	440b      	add	r3, r1
 8001e6a:	761a      	strb	r2, [r3, #24]
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000e100 	.word	0xe000e100
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b089      	sub	sp, #36	; 0x24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f1c3 0307 	rsb	r3, r3, #7
 8001e9a:	2b04      	cmp	r3, #4
 8001e9c:	bf28      	it	cs
 8001e9e:	2304      	movcs	r3, #4
 8001ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	2b06      	cmp	r3, #6
 8001ea8:	d902      	bls.n	8001eb0 <NVIC_EncodePriority+0x30>
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	3b03      	subs	r3, #3
 8001eae:	e000      	b.n	8001eb2 <NVIC_EncodePriority+0x32>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	401a      	ands	r2, r3
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed2:	43d9      	mvns	r1, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed8:	4313      	orrs	r3, r2
         );
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3724      	adds	r7, #36	; 0x24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
	...

08001ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ef8:	d301      	bcc.n	8001efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001efa:	2301      	movs	r3, #1
 8001efc:	e00f      	b.n	8001f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001efe:	4a0a      	ldr	r2, [pc, #40]	; (8001f28 <SysTick_Config+0x40>)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f06:	210f      	movs	r1, #15
 8001f08:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0c:	f7ff ff8e 	bl	8001e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f10:	4b05      	ldr	r3, [pc, #20]	; (8001f28 <SysTick_Config+0x40>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f16:	4b04      	ldr	r3, [pc, #16]	; (8001f28 <SysTick_Config+0x40>)
 8001f18:	2207      	movs	r2, #7
 8001f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	e000e010 	.word	0xe000e010

08001f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff ff05 	bl	8001d44 <__NVIC_SetPriorityGrouping>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b086      	sub	sp, #24
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	4603      	mov	r3, r0
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
 8001f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f54:	f7ff ff1a 	bl	8001d8c <__NVIC_GetPriorityGrouping>
 8001f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	68b9      	ldr	r1, [r7, #8]
 8001f5e:	6978      	ldr	r0, [r7, #20]
 8001f60:	f7ff ff8e 	bl	8001e80 <NVIC_EncodePriority>
 8001f64:	4602      	mov	r2, r0
 8001f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff5d 	bl	8001e2c <__NVIC_SetPriority>
}
 8001f72:	bf00      	nop
 8001f74:	3718      	adds	r7, #24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	4603      	mov	r3, r0
 8001f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff0d 	bl	8001da8 <__NVIC_EnableIRQ>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff ff1d 	bl	8001de4 <__NVIC_DisableIRQ>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7ff ff94 	bl	8001ee8 <SysTick_Config>
 8001fc0:	4603      	mov	r3, r0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
	...

08001fcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001fd8:	f7ff fea8 	bl	8001d2c <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e099      	b.n	800211c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2202      	movs	r2, #2
 8001fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 0201 	bic.w	r2, r2, #1
 8002006:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002008:	e00f      	b.n	800202a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800200a:	f7ff fe8f 	bl	8001d2c <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b05      	cmp	r3, #5
 8002016:	d908      	bls.n	800202a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2220      	movs	r2, #32
 800201c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2203      	movs	r2, #3
 8002022:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e078      	b.n	800211c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1e8      	bne.n	800200a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	4b38      	ldr	r3, [pc, #224]	; (8002124 <HAL_DMA_Init+0x158>)
 8002044:	4013      	ands	r3, r2
 8002046:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002056:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002062:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800206e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	4313      	orrs	r3, r2
 800207a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002080:	2b04      	cmp	r3, #4
 8002082:	d107      	bne.n	8002094 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208c:	4313      	orrs	r3, r2
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	4313      	orrs	r3, r2
 8002092:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	697a      	ldr	r2, [r7, #20]
 800209a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	f023 0307 	bic.w	r3, r3, #7
 80020aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ba:	2b04      	cmp	r3, #4
 80020bc:	d117      	bne.n	80020ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00e      	beq.n	80020ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 fbc9 	bl	8002868 <DMA_CheckFifoParam>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d008      	beq.n	80020ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2240      	movs	r2, #64	; 0x40
 80020e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80020ea:	2301      	movs	r3, #1
 80020ec:	e016      	b.n	800211c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	697a      	ldr	r2, [r7, #20]
 80020f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 fb80 	bl	80027fc <DMA_CalcBaseAndBitshift>
 80020fc:	4603      	mov	r3, r0
 80020fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002104:	223f      	movs	r2, #63	; 0x3f
 8002106:	409a      	lsls	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	f010803f 	.word	0xf010803f

08002128 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e050      	b.n	80021dc <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d101      	bne.n	800214a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002146:	2302      	movs	r3, #2
 8002148:	e048      	b.n	80021dc <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 0201 	bic.w	r2, r2, #1
 8002158:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2200      	movs	r2, #0
 8002168:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2200      	movs	r2, #0
 8002180:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2221      	movs	r2, #33	; 0x21
 8002188:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fb36 	bl	80027fc <DMA_CalcBaseAndBitshift>
 8002190:	4603      	mov	r3, r0
 8002192:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021bc:	223f      	movs	r2, #63	; 0x3f
 80021be:	409a      	lsls	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3710      	adds	r7, #16
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
 80021f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021f2:	2300      	movs	r3, #0
 80021f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002202:	2b01      	cmp	r3, #1
 8002204:	d101      	bne.n	800220a <HAL_DMA_Start_IT+0x26>
 8002206:	2302      	movs	r3, #2
 8002208:	e040      	b.n	800228c <HAL_DMA_Start_IT+0xa8>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2201      	movs	r2, #1
 800220e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b01      	cmp	r3, #1
 800221c:	d12f      	bne.n	800227e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2202      	movs	r2, #2
 8002222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	68b9      	ldr	r1, [r7, #8]
 8002232:	68f8      	ldr	r0, [r7, #12]
 8002234:	f000 fab4 	bl	80027a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800223c:	223f      	movs	r2, #63	; 0x3f
 800223e:	409a      	lsls	r2, r3
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f042 0216 	orr.w	r2, r2, #22
 8002252:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	2b00      	cmp	r3, #0
 800225a:	d007      	beq.n	800226c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f042 0208 	orr.w	r2, r2, #8
 800226a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f042 0201 	orr.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	e005      	b.n	800228a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002286:	2302      	movs	r3, #2
 8002288:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800228a:	7dfb      	ldrb	r3, [r7, #23]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80022a2:	f7ff fd43 	bl	8001d2c <HAL_GetTick>
 80022a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d008      	beq.n	80022c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2280      	movs	r2, #128	; 0x80
 80022b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e052      	b.n	800236c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0216 	bic.w	r2, r2, #22
 80022d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	695a      	ldr	r2, [r3, #20]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d103      	bne.n	80022f6 <HAL_DMA_Abort+0x62>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 0208 	bic.w	r2, r2, #8
 8002304:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 0201 	bic.w	r2, r2, #1
 8002314:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002316:	e013      	b.n	8002340 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002318:	f7ff fd08 	bl	8001d2c <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b05      	cmp	r3, #5
 8002324:	d90c      	bls.n	8002340 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2220      	movs	r2, #32
 800232a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2203      	movs	r2, #3
 8002330:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e015      	b.n	800236c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1e4      	bne.n	8002318 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002352:	223f      	movs	r2, #63	; 0x3f
 8002354:	409a      	lsls	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d004      	beq.n	8002392 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2280      	movs	r2, #128	; 0x80
 800238c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e00c      	b.n	80023ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2205      	movs	r2, #5
 8002396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 0201 	bic.w	r2, r2, #1
 80023a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80023c0:	2300      	movs	r3, #0
 80023c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023c4:	4b8e      	ldr	r3, [pc, #568]	; (8002600 <HAL_DMA_IRQHandler+0x248>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a8e      	ldr	r2, [pc, #568]	; (8002604 <HAL_DMA_IRQHandler+0x24c>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	0a9b      	lsrs	r3, r3, #10
 80023d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e2:	2208      	movs	r2, #8
 80023e4:	409a      	lsls	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4013      	ands	r3, r2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d01a      	beq.n	8002424 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d013      	beq.n	8002424 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0204 	bic.w	r2, r2, #4
 800240a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002410:	2208      	movs	r2, #8
 8002412:	409a      	lsls	r2, r3
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800241c:	f043 0201 	orr.w	r2, r3, #1
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002428:	2201      	movs	r2, #1
 800242a:	409a      	lsls	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4013      	ands	r3, r2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d012      	beq.n	800245a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800243e:	2b00      	cmp	r3, #0
 8002440:	d00b      	beq.n	800245a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002446:	2201      	movs	r2, #1
 8002448:	409a      	lsls	r2, r3
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002452:	f043 0202 	orr.w	r2, r3, #2
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800245e:	2204      	movs	r2, #4
 8002460:	409a      	lsls	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	4013      	ands	r3, r2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d012      	beq.n	8002490 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00b      	beq.n	8002490 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800247c:	2204      	movs	r2, #4
 800247e:	409a      	lsls	r2, r3
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002488:	f043 0204 	orr.w	r2, r3, #4
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002494:	2210      	movs	r2, #16
 8002496:	409a      	lsls	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4013      	ands	r3, r2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d043      	beq.n	8002528 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0308 	and.w	r3, r3, #8
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d03c      	beq.n	8002528 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024b2:	2210      	movs	r2, #16
 80024b4:	409a      	lsls	r2, r3
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d018      	beq.n	80024fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d108      	bne.n	80024e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d024      	beq.n	8002528 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	4798      	blx	r3
 80024e6:	e01f      	b.n	8002528 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d01b      	beq.n	8002528 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	4798      	blx	r3
 80024f8:	e016      	b.n	8002528 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002504:	2b00      	cmp	r3, #0
 8002506:	d107      	bne.n	8002518 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0208 	bic.w	r2, r2, #8
 8002516:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800252c:	2220      	movs	r2, #32
 800252e:	409a      	lsls	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4013      	ands	r3, r2
 8002534:	2b00      	cmp	r3, #0
 8002536:	f000 808f 	beq.w	8002658 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0310 	and.w	r3, r3, #16
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 8087 	beq.w	8002658 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800254e:	2220      	movs	r2, #32
 8002550:	409a      	lsls	r2, r3
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b05      	cmp	r3, #5
 8002560:	d136      	bne.n	80025d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 0216 	bic.w	r2, r2, #22
 8002570:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	695a      	ldr	r2, [r3, #20]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002580:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002586:	2b00      	cmp	r3, #0
 8002588:	d103      	bne.n	8002592 <HAL_DMA_IRQHandler+0x1da>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800258e:	2b00      	cmp	r3, #0
 8002590:	d007      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0208 	bic.w	r2, r2, #8
 80025a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025a6:	223f      	movs	r2, #63	; 0x3f
 80025a8:	409a      	lsls	r2, r3
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d07e      	beq.n	80026c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	4798      	blx	r3
        }
        return;
 80025ce:	e079      	b.n	80026c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d01d      	beq.n	800261a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d10d      	bne.n	8002608 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d031      	beq.n	8002658 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	4798      	blx	r3
 80025fc:	e02c      	b.n	8002658 <HAL_DMA_IRQHandler+0x2a0>
 80025fe:	bf00      	nop
 8002600:	20000004 	.word	0x20000004
 8002604:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800260c:	2b00      	cmp	r3, #0
 800260e:	d023      	beq.n	8002658 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	4798      	blx	r3
 8002618:	e01e      	b.n	8002658 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002624:	2b00      	cmp	r3, #0
 8002626:	d10f      	bne.n	8002648 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0210 	bic.w	r2, r2, #16
 8002636:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800264c:	2b00      	cmp	r3, #0
 800264e:	d003      	beq.n	8002658 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800265c:	2b00      	cmp	r3, #0
 800265e:	d032      	beq.n	80026c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	2b00      	cmp	r3, #0
 800266a:	d022      	beq.n	80026b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2205      	movs	r2, #5
 8002670:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f022 0201 	bic.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	3301      	adds	r3, #1
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	429a      	cmp	r2, r3
 800268e:	d307      	bcc.n	80026a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f2      	bne.n	8002684 <HAL_DMA_IRQHandler+0x2cc>
 800269e:	e000      	b.n	80026a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80026a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2201      	movs	r2, #1
 80026a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d005      	beq.n	80026c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	4798      	blx	r3
 80026c2:	e000      	b.n	80026c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80026c4:	bf00      	nop
    }
  }
}
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifier
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	460b      	mov	r3, r1
 80026d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80026d8:	2300      	movs	r3, #0
 80026da:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d101      	bne.n	80026ea <HAL_DMA_UnRegisterCallback+0x1e>
 80026e6:	2302      	movs	r3, #2
 80026e8:	e053      	b.n	8002792 <HAL_DMA_UnRegisterCallback+0xc6>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d142      	bne.n	8002784 <HAL_DMA_UnRegisterCallback+0xb8>
  {
    switch (CallbackID)
 80026fe:	78fb      	ldrb	r3, [r7, #3]
 8002700:	2b06      	cmp	r3, #6
 8002702:	d83c      	bhi.n	800277e <HAL_DMA_UnRegisterCallback+0xb2>
 8002704:	a201      	add	r2, pc, #4	; (adr r2, 800270c <HAL_DMA_UnRegisterCallback+0x40>)
 8002706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800270a:	bf00      	nop
 800270c:	08002729 	.word	0x08002729
 8002710:	08002731 	.word	0x08002731
 8002714:	08002739 	.word	0x08002739
 8002718:	08002741 	.word	0x08002741
 800271c:	08002749 	.word	0x08002749
 8002720:	08002751 	.word	0x08002751
 8002724:	08002759 	.word	0x08002759
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 800272e:	e02b      	b.n	8002788 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8002736:	e027      	b.n	8002788 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 800273e:	e023      	b.n	8002788 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8002746:	e01f      	b.n	8002788 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 800274e:	e01b      	b.n	8002788 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 8002756:	e017      	b.n	8002788 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	63da      	str	r2, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	641a      	str	r2, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	645a      	str	r2, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	649a      	str	r2, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	64da      	str	r2, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 800277c:	e004      	b.n	8002788 <HAL_DMA_UnRegisterCallback+0xbc>
      
    default:
      status = HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	73fb      	strb	r3, [r7, #15]
      break;
 8002782:	e001      	b.n	8002788 <HAL_DMA_UnRegisterCallback+0xbc>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8002790:	7bfb      	ldrb	r3, [r7, #15]
}
 8002792:	4618      	mov	r0, r3
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop

080027a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
 80027ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	2b40      	cmp	r3, #64	; 0x40
 80027cc:	d108      	bne.n	80027e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80027de:	e007      	b.n	80027f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	60da      	str	r2, [r3, #12]
}
 80027f0:	bf00      	nop
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	3b10      	subs	r3, #16
 800280c:	4a14      	ldr	r2, [pc, #80]	; (8002860 <DMA_CalcBaseAndBitshift+0x64>)
 800280e:	fba2 2303 	umull	r2, r3, r2, r3
 8002812:	091b      	lsrs	r3, r3, #4
 8002814:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002816:	4a13      	ldr	r2, [pc, #76]	; (8002864 <DMA_CalcBaseAndBitshift+0x68>)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	4413      	add	r3, r2
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2b03      	cmp	r3, #3
 8002828:	d909      	bls.n	800283e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002832:	f023 0303 	bic.w	r3, r3, #3
 8002836:	1d1a      	adds	r2, r3, #4
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	659a      	str	r2, [r3, #88]	; 0x58
 800283c:	e007      	b.n	800284e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002846:	f023 0303 	bic.w	r3, r3, #3
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	aaaaaaab 	.word	0xaaaaaaab
 8002864:	08005cf8 	.word	0x08005cf8

08002868 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002870:	2300      	movs	r3, #0
 8002872:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002878:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d11f      	bne.n	80028c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	2b03      	cmp	r3, #3
 8002886:	d856      	bhi.n	8002936 <DMA_CheckFifoParam+0xce>
 8002888:	a201      	add	r2, pc, #4	; (adr r2, 8002890 <DMA_CheckFifoParam+0x28>)
 800288a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800288e:	bf00      	nop
 8002890:	080028a1 	.word	0x080028a1
 8002894:	080028b3 	.word	0x080028b3
 8002898:	080028a1 	.word	0x080028a1
 800289c:	08002937 	.word	0x08002937
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d046      	beq.n	800293a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028b0:	e043      	b.n	800293a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028ba:	d140      	bne.n	800293e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028c0:	e03d      	b.n	800293e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028ca:	d121      	bne.n	8002910 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2b03      	cmp	r3, #3
 80028d0:	d837      	bhi.n	8002942 <DMA_CheckFifoParam+0xda>
 80028d2:	a201      	add	r2, pc, #4	; (adr r2, 80028d8 <DMA_CheckFifoParam+0x70>)
 80028d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d8:	080028e9 	.word	0x080028e9
 80028dc:	080028ef 	.word	0x080028ef
 80028e0:	080028e9 	.word	0x080028e9
 80028e4:	08002901 	.word	0x08002901
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
      break;
 80028ec:	e030      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d025      	beq.n	8002946 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028fe:	e022      	b.n	8002946 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002904:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002908:	d11f      	bne.n	800294a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800290e:	e01c      	b.n	800294a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	2b02      	cmp	r3, #2
 8002914:	d903      	bls.n	800291e <DMA_CheckFifoParam+0xb6>
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	2b03      	cmp	r3, #3
 800291a:	d003      	beq.n	8002924 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800291c:	e018      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	73fb      	strb	r3, [r7, #15]
      break;
 8002922:	e015      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002928:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d00e      	beq.n	800294e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
      break;
 8002934:	e00b      	b.n	800294e <DMA_CheckFifoParam+0xe6>
      break;
 8002936:	bf00      	nop
 8002938:	e00a      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
      break;
 800293a:	bf00      	nop
 800293c:	e008      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
      break;
 800293e:	bf00      	nop
 8002940:	e006      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
      break;
 8002942:	bf00      	nop
 8002944:	e004      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
      break;
 8002946:	bf00      	nop
 8002948:	e002      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
      break;   
 800294a:	bf00      	nop
 800294c:	e000      	b.n	8002950 <DMA_CheckFifoParam+0xe8>
      break;
 800294e:	bf00      	nop
    }
  } 
  
  return status; 
 8002950:	7bfb      	ldrb	r3, [r7, #15]
}
 8002952:	4618      	mov	r0, r3
 8002954:	3714      	adds	r7, #20
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop

08002960 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002960:	b480      	push	{r7}
 8002962:	b089      	sub	sp, #36	; 0x24
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
 800297a:	e165      	b.n	8002c48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800297c:	2201      	movs	r2, #1
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	4013      	ands	r3, r2
 800298e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	429a      	cmp	r2, r3
 8002996:	f040 8154 	bne.w	8002c42 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 0303 	and.w	r3, r3, #3
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d005      	beq.n	80029b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d130      	bne.n	8002a14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	2203      	movs	r2, #3
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43db      	mvns	r3, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4013      	ands	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4313      	orrs	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029e8:	2201      	movs	r2, #1
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	091b      	lsrs	r3, r3, #4
 80029fe:	f003 0201 	and.w	r2, r3, #1
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 0303 	and.w	r3, r3, #3
 8002a1c:	2b03      	cmp	r3, #3
 8002a1e:	d017      	beq.n	8002a50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 0303 	and.w	r3, r3, #3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d123      	bne.n	8002aa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	08da      	lsrs	r2, r3, #3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3208      	adds	r2, #8
 8002a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	f003 0307 	and.w	r3, r3, #7
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	220f      	movs	r2, #15
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	691a      	ldr	r2, [r3, #16]
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	08da      	lsrs	r2, r3, #3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	3208      	adds	r2, #8
 8002a9e:	69b9      	ldr	r1, [r7, #24]
 8002aa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	2203      	movs	r2, #3
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 0203 	and.w	r2, r3, #3
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f000 80ae 	beq.w	8002c42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	4b5d      	ldr	r3, [pc, #372]	; (8002c60 <HAL_GPIO_Init+0x300>)
 8002aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aee:	4a5c      	ldr	r2, [pc, #368]	; (8002c60 <HAL_GPIO_Init+0x300>)
 8002af0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002af4:	6453      	str	r3, [r2, #68]	; 0x44
 8002af6:	4b5a      	ldr	r3, [pc, #360]	; (8002c60 <HAL_GPIO_Init+0x300>)
 8002af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b02:	4a58      	ldr	r2, [pc, #352]	; (8002c64 <HAL_GPIO_Init+0x304>)
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	089b      	lsrs	r3, r3, #2
 8002b08:	3302      	adds	r3, #2
 8002b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	220f      	movs	r2, #15
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	43db      	mvns	r3, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	4013      	ands	r3, r2
 8002b24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a4f      	ldr	r2, [pc, #316]	; (8002c68 <HAL_GPIO_Init+0x308>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d025      	beq.n	8002b7a <HAL_GPIO_Init+0x21a>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a4e      	ldr	r2, [pc, #312]	; (8002c6c <HAL_GPIO_Init+0x30c>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d01f      	beq.n	8002b76 <HAL_GPIO_Init+0x216>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a4d      	ldr	r2, [pc, #308]	; (8002c70 <HAL_GPIO_Init+0x310>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d019      	beq.n	8002b72 <HAL_GPIO_Init+0x212>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a4c      	ldr	r2, [pc, #304]	; (8002c74 <HAL_GPIO_Init+0x314>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d013      	beq.n	8002b6e <HAL_GPIO_Init+0x20e>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a4b      	ldr	r2, [pc, #300]	; (8002c78 <HAL_GPIO_Init+0x318>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00d      	beq.n	8002b6a <HAL_GPIO_Init+0x20a>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a4a      	ldr	r2, [pc, #296]	; (8002c7c <HAL_GPIO_Init+0x31c>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d007      	beq.n	8002b66 <HAL_GPIO_Init+0x206>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a49      	ldr	r2, [pc, #292]	; (8002c80 <HAL_GPIO_Init+0x320>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d101      	bne.n	8002b62 <HAL_GPIO_Init+0x202>
 8002b5e:	2306      	movs	r3, #6
 8002b60:	e00c      	b.n	8002b7c <HAL_GPIO_Init+0x21c>
 8002b62:	2307      	movs	r3, #7
 8002b64:	e00a      	b.n	8002b7c <HAL_GPIO_Init+0x21c>
 8002b66:	2305      	movs	r3, #5
 8002b68:	e008      	b.n	8002b7c <HAL_GPIO_Init+0x21c>
 8002b6a:	2304      	movs	r3, #4
 8002b6c:	e006      	b.n	8002b7c <HAL_GPIO_Init+0x21c>
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e004      	b.n	8002b7c <HAL_GPIO_Init+0x21c>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e002      	b.n	8002b7c <HAL_GPIO_Init+0x21c>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <HAL_GPIO_Init+0x21c>
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	69fa      	ldr	r2, [r7, #28]
 8002b7e:	f002 0203 	and.w	r2, r2, #3
 8002b82:	0092      	lsls	r2, r2, #2
 8002b84:	4093      	lsls	r3, r2
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b8c:	4935      	ldr	r1, [pc, #212]	; (8002c64 <HAL_GPIO_Init+0x304>)
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	3302      	adds	r3, #2
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b9a:	4b3a      	ldr	r3, [pc, #232]	; (8002c84 <HAL_GPIO_Init+0x324>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d003      	beq.n	8002bbe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bbe:	4a31      	ldr	r2, [pc, #196]	; (8002c84 <HAL_GPIO_Init+0x324>)
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bc4:	4b2f      	ldr	r3, [pc, #188]	; (8002c84 <HAL_GPIO_Init+0x324>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002be8:	4a26      	ldr	r2, [pc, #152]	; (8002c84 <HAL_GPIO_Init+0x324>)
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bee:	4b25      	ldr	r3, [pc, #148]	; (8002c84 <HAL_GPIO_Init+0x324>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c12:	4a1c      	ldr	r2, [pc, #112]	; (8002c84 <HAL_GPIO_Init+0x324>)
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c18:	4b1a      	ldr	r3, [pc, #104]	; (8002c84 <HAL_GPIO_Init+0x324>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	43db      	mvns	r3, r3
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	4013      	ands	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d003      	beq.n	8002c3c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c3c:	4a11      	ldr	r2, [pc, #68]	; (8002c84 <HAL_GPIO_Init+0x324>)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3301      	adds	r3, #1
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	2b0f      	cmp	r3, #15
 8002c4c:	f67f ae96 	bls.w	800297c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	3724      	adds	r7, #36	; 0x24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800
 8002c64:	40013800 	.word	0x40013800
 8002c68:	40020000 	.word	0x40020000
 8002c6c:	40020400 	.word	0x40020400
 8002c70:	40020800 	.word	0x40020800
 8002c74:	40020c00 	.word	0x40020c00
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	40021400 	.word	0x40021400
 8002c80:	40021800 	.word	0x40021800
 8002c84:	40013c00 	.word	0x40013c00

08002c88 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b087      	sub	sp, #28
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	617b      	str	r3, [r7, #20]
 8002ca2:	e0c7      	b.n	8002e34 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	f040 80b7 	bne.w	8002e2e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002cc0:	4a62      	ldr	r2, [pc, #392]	; (8002e4c <HAL_GPIO_DeInit+0x1c4>)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	089b      	lsrs	r3, r3, #2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ccc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	220f      	movs	r2, #15
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a5a      	ldr	r2, [pc, #360]	; (8002e50 <HAL_GPIO_DeInit+0x1c8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d025      	beq.n	8002d36 <HAL_GPIO_DeInit+0xae>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a59      	ldr	r2, [pc, #356]	; (8002e54 <HAL_GPIO_DeInit+0x1cc>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d01f      	beq.n	8002d32 <HAL_GPIO_DeInit+0xaa>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a58      	ldr	r2, [pc, #352]	; (8002e58 <HAL_GPIO_DeInit+0x1d0>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d019      	beq.n	8002d2e <HAL_GPIO_DeInit+0xa6>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a57      	ldr	r2, [pc, #348]	; (8002e5c <HAL_GPIO_DeInit+0x1d4>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d013      	beq.n	8002d2a <HAL_GPIO_DeInit+0xa2>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a56      	ldr	r2, [pc, #344]	; (8002e60 <HAL_GPIO_DeInit+0x1d8>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d00d      	beq.n	8002d26 <HAL_GPIO_DeInit+0x9e>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a55      	ldr	r2, [pc, #340]	; (8002e64 <HAL_GPIO_DeInit+0x1dc>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d007      	beq.n	8002d22 <HAL_GPIO_DeInit+0x9a>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a54      	ldr	r2, [pc, #336]	; (8002e68 <HAL_GPIO_DeInit+0x1e0>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d101      	bne.n	8002d1e <HAL_GPIO_DeInit+0x96>
 8002d1a:	2306      	movs	r3, #6
 8002d1c:	e00c      	b.n	8002d38 <HAL_GPIO_DeInit+0xb0>
 8002d1e:	2307      	movs	r3, #7
 8002d20:	e00a      	b.n	8002d38 <HAL_GPIO_DeInit+0xb0>
 8002d22:	2305      	movs	r3, #5
 8002d24:	e008      	b.n	8002d38 <HAL_GPIO_DeInit+0xb0>
 8002d26:	2304      	movs	r3, #4
 8002d28:	e006      	b.n	8002d38 <HAL_GPIO_DeInit+0xb0>
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e004      	b.n	8002d38 <HAL_GPIO_DeInit+0xb0>
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e002      	b.n	8002d38 <HAL_GPIO_DeInit+0xb0>
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <HAL_GPIO_DeInit+0xb0>
 8002d36:	2300      	movs	r3, #0
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	f002 0203 	and.w	r2, r2, #3
 8002d3e:	0092      	lsls	r2, r2, #2
 8002d40:	4093      	lsls	r3, r2
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d132      	bne.n	8002dae <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002d48:	4b48      	ldr	r3, [pc, #288]	; (8002e6c <HAL_GPIO_DeInit+0x1e4>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	4946      	ldr	r1, [pc, #280]	; (8002e6c <HAL_GPIO_DeInit+0x1e4>)
 8002d52:	4013      	ands	r3, r2
 8002d54:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002d56:	4b45      	ldr	r3, [pc, #276]	; (8002e6c <HAL_GPIO_DeInit+0x1e4>)
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	4943      	ldr	r1, [pc, #268]	; (8002e6c <HAL_GPIO_DeInit+0x1e4>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002d64:	4b41      	ldr	r3, [pc, #260]	; (8002e6c <HAL_GPIO_DeInit+0x1e4>)
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	493f      	ldr	r1, [pc, #252]	; (8002e6c <HAL_GPIO_DeInit+0x1e4>)
 8002d6e:	4013      	ands	r3, r2
 8002d70:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002d72:	4b3e      	ldr	r3, [pc, #248]	; (8002e6c <HAL_GPIO_DeInit+0x1e4>)
 8002d74:	689a      	ldr	r2, [r3, #8]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	493c      	ldr	r1, [pc, #240]	; (8002e6c <HAL_GPIO_DeInit+0x1e4>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	220f      	movs	r2, #15
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002d90:	4a2e      	ldr	r2, [pc, #184]	; (8002e4c <HAL_GPIO_DeInit+0x1c4>)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	089b      	lsrs	r3, r3, #2
 8002d96:	3302      	adds	r3, #2
 8002d98:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	43da      	mvns	r2, r3
 8002da0:	482a      	ldr	r0, [pc, #168]	; (8002e4c <HAL_GPIO_DeInit+0x1c4>)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	089b      	lsrs	r3, r3, #2
 8002da6:	400a      	ands	r2, r1
 8002da8:	3302      	adds	r3, #2
 8002daa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	2103      	movs	r1, #3
 8002db8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	401a      	ands	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	08da      	lsrs	r2, r3, #3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3208      	adds	r2, #8
 8002dcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	220f      	movs	r2, #15
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43db      	mvns	r3, r3
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	08d2      	lsrs	r2, r2, #3
 8002de4:	4019      	ands	r1, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3208      	adds	r2, #8
 8002dea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68da      	ldr	r2, [r3, #12]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	2103      	movs	r1, #3
 8002df8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	401a      	ands	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	2101      	movs	r1, #1
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e10:	43db      	mvns	r3, r3
 8002e12:	401a      	ands	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	2103      	movs	r1, #3
 8002e22:	fa01 f303 	lsl.w	r3, r1, r3
 8002e26:	43db      	mvns	r3, r3
 8002e28:	401a      	ands	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	3301      	adds	r3, #1
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	2b0f      	cmp	r3, #15
 8002e38:	f67f af34 	bls.w	8002ca4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	bf00      	nop
 8002e40:	371c      	adds	r7, #28
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	40013800 	.word	0x40013800
 8002e50:	40020000 	.word	0x40020000
 8002e54:	40020400 	.word	0x40020400
 8002e58:	40020800 	.word	0x40020800
 8002e5c:	40020c00 	.word	0x40020c00
 8002e60:	40021000 	.word	0x40021000
 8002e64:	40021400 	.word	0x40021400
 8002e68:	40021800 	.word	0x40021800
 8002e6c:	40013c00 	.word	0x40013c00

08002e70 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	603b      	str	r3, [r7, #0]
 8002e7e:	4b20      	ldr	r3, [pc, #128]	; (8002f00 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	4a1f      	ldr	r2, [pc, #124]	; (8002f00 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e88:	6413      	str	r3, [r2, #64]	; 0x40
 8002e8a:	4b1d      	ldr	r3, [pc, #116]	; (8002f00 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002e96:	4b1b      	ldr	r3, [pc, #108]	; (8002f04 <HAL_PWREx_EnableOverDrive+0x94>)
 8002e98:	2201      	movs	r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e9c:	f7fe ff46 	bl	8001d2c <HAL_GetTick>
 8002ea0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ea2:	e009      	b.n	8002eb8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ea4:	f7fe ff42 	bl	8001d2c <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002eb2:	d901      	bls.n	8002eb8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e01f      	b.n	8002ef8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002eb8:	4b13      	ldr	r3, [pc, #76]	; (8002f08 <HAL_PWREx_EnableOverDrive+0x98>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ec4:	d1ee      	bne.n	8002ea4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ec6:	4b11      	ldr	r3, [pc, #68]	; (8002f0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ec8:	2201      	movs	r2, #1
 8002eca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ecc:	f7fe ff2e 	bl	8001d2c <HAL_GetTick>
 8002ed0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ed2:	e009      	b.n	8002ee8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ed4:	f7fe ff2a 	bl	8001d2c <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ee2:	d901      	bls.n	8002ee8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e007      	b.n	8002ef8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ee8:	4b07      	ldr	r3, [pc, #28]	; (8002f08 <HAL_PWREx_EnableOverDrive+0x98>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ef4:	d1ee      	bne.n	8002ed4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40023800 	.word	0x40023800
 8002f04:	420e0040 	.word	0x420e0040
 8002f08:	40007000 	.word	0x40007000
 8002f0c:	420e0044 	.word	0x420e0044

08002f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0cc      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f24:	4b68      	ldr	r3, [pc, #416]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 030f 	and.w	r3, r3, #15
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d90c      	bls.n	8002f4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f32:	4b65      	ldr	r3, [pc, #404]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	b2d2      	uxtb	r2, r2
 8002f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3a:	4b63      	ldr	r3, [pc, #396]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d001      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e0b8      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d020      	beq.n	8002f9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d005      	beq.n	8002f70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f64:	4b59      	ldr	r3, [pc, #356]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	4a58      	ldr	r2, [pc, #352]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0308 	and.w	r3, r3, #8
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d005      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f7c:	4b53      	ldr	r3, [pc, #332]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	4a52      	ldr	r2, [pc, #328]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f88:	4b50      	ldr	r3, [pc, #320]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	494d      	ldr	r1, [pc, #308]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d044      	beq.n	8003030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d107      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fae:	4b47      	ldr	r3, [pc, #284]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d119      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e07f      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d003      	beq.n	8002fce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fce:	4b3f      	ldr	r3, [pc, #252]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d109      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e06f      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fde:	4b3b      	ldr	r3, [pc, #236]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e067      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fee:	4b37      	ldr	r3, [pc, #220]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f023 0203 	bic.w	r2, r3, #3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	4934      	ldr	r1, [pc, #208]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003000:	f7fe fe94 	bl	8001d2c <HAL_GetTick>
 8003004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003006:	e00a      	b.n	800301e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003008:	f7fe fe90 	bl	8001d2c <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f241 3288 	movw	r2, #5000	; 0x1388
 8003016:	4293      	cmp	r3, r2
 8003018:	d901      	bls.n	800301e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e04f      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301e:	4b2b      	ldr	r3, [pc, #172]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 020c 	and.w	r2, r3, #12
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	429a      	cmp	r2, r3
 800302e:	d1eb      	bne.n	8003008 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003030:	4b25      	ldr	r3, [pc, #148]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 030f 	and.w	r3, r3, #15
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	429a      	cmp	r2, r3
 800303c:	d20c      	bcs.n	8003058 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303e:	4b22      	ldr	r3, [pc, #136]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003046:	4b20      	ldr	r3, [pc, #128]	; (80030c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 030f 	and.w	r3, r3, #15
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	429a      	cmp	r2, r3
 8003052:	d001      	beq.n	8003058 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e032      	b.n	80030be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d008      	beq.n	8003076 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	4916      	ldr	r1, [pc, #88]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003072:	4313      	orrs	r3, r2
 8003074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d009      	beq.n	8003096 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003082:	4b12      	ldr	r3, [pc, #72]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	490e      	ldr	r1, [pc, #56]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 8003092:	4313      	orrs	r3, r2
 8003094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003096:	f000 f855 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 800309a:	4602      	mov	r2, r0
 800309c:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <HAL_RCC_ClockConfig+0x1bc>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	091b      	lsrs	r3, r3, #4
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	490a      	ldr	r1, [pc, #40]	; (80030d0 <HAL_RCC_ClockConfig+0x1c0>)
 80030a8:	5ccb      	ldrb	r3, [r1, r3]
 80030aa:	fa22 f303 	lsr.w	r3, r2, r3
 80030ae:	4a09      	ldr	r2, [pc, #36]	; (80030d4 <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030b2:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <HAL_RCC_ClockConfig+0x1c8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fe fdf4 	bl	8001ca4 <HAL_InitTick>

  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40023c00 	.word	0x40023c00
 80030cc:	40023800 	.word	0x40023800
 80030d0:	08005ce0 	.word	0x08005ce0
 80030d4:	20000004 	.word	0x20000004
 80030d8:	20000008 	.word	0x20000008

080030dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e0:	4b03      	ldr	r3, [pc, #12]	; (80030f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80030e2:	681b      	ldr	r3, [r3, #0]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	20000004 	.word	0x20000004

080030f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030f8:	f7ff fff0 	bl	80030dc <HAL_RCC_GetHCLKFreq>
 80030fc:	4602      	mov	r2, r0
 80030fe:	4b05      	ldr	r3, [pc, #20]	; (8003114 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	0a9b      	lsrs	r3, r3, #10
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	4903      	ldr	r1, [pc, #12]	; (8003118 <HAL_RCC_GetPCLK1Freq+0x24>)
 800310a:	5ccb      	ldrb	r3, [r1, r3]
 800310c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003110:	4618      	mov	r0, r3
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40023800 	.word	0x40023800
 8003118:	08005cf0 	.word	0x08005cf0

0800311c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003120:	f7ff ffdc 	bl	80030dc <HAL_RCC_GetHCLKFreq>
 8003124:	4602      	mov	r2, r0
 8003126:	4b05      	ldr	r3, [pc, #20]	; (800313c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	0b5b      	lsrs	r3, r3, #13
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	4903      	ldr	r1, [pc, #12]	; (8003140 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003132:	5ccb      	ldrb	r3, [r1, r3]
 8003134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003138:	4618      	mov	r0, r3
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40023800 	.word	0x40023800
 8003140:	08005cf0 	.word	0x08005cf0

08003144 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003144:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003148:	b0ae      	sub	sp, #184	; 0xb8
 800314a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800314c:	2300      	movs	r3, #0
 800314e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003152:	2300      	movs	r3, #0
 8003154:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003158:	2300      	movs	r3, #0
 800315a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800315e:	2300      	movs	r3, #0
 8003160:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003164:	2300      	movs	r3, #0
 8003166:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800316a:	4bcb      	ldr	r3, [pc, #812]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b0c      	cmp	r3, #12
 8003174:	f200 8206 	bhi.w	8003584 <HAL_RCC_GetSysClockFreq+0x440>
 8003178:	a201      	add	r2, pc, #4	; (adr r2, 8003180 <HAL_RCC_GetSysClockFreq+0x3c>)
 800317a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800317e:	bf00      	nop
 8003180:	080031b5 	.word	0x080031b5
 8003184:	08003585 	.word	0x08003585
 8003188:	08003585 	.word	0x08003585
 800318c:	08003585 	.word	0x08003585
 8003190:	080031bd 	.word	0x080031bd
 8003194:	08003585 	.word	0x08003585
 8003198:	08003585 	.word	0x08003585
 800319c:	08003585 	.word	0x08003585
 80031a0:	080031c5 	.word	0x080031c5
 80031a4:	08003585 	.word	0x08003585
 80031a8:	08003585 	.word	0x08003585
 80031ac:	08003585 	.word	0x08003585
 80031b0:	080033b5 	.word	0x080033b5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031b4:	4bb9      	ldr	r3, [pc, #740]	; (800349c <HAL_RCC_GetSysClockFreq+0x358>)
 80031b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80031ba:	e1e7      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031bc:	4bb8      	ldr	r3, [pc, #736]	; (80034a0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80031be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80031c2:	e1e3      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031c4:	4bb4      	ldr	r3, [pc, #720]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031d0:	4bb1      	ldr	r3, [pc, #708]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d071      	beq.n	80032c0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031dc:	4bae      	ldr	r3, [pc, #696]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	099b      	lsrs	r3, r3, #6
 80031e2:	2200      	movs	r2, #0
 80031e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80031e8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80031ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80031f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80031f8:	2300      	movs	r3, #0
 80031fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80031fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003202:	4622      	mov	r2, r4
 8003204:	462b      	mov	r3, r5
 8003206:	f04f 0000 	mov.w	r0, #0
 800320a:	f04f 0100 	mov.w	r1, #0
 800320e:	0159      	lsls	r1, r3, #5
 8003210:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003214:	0150      	lsls	r0, r2, #5
 8003216:	4602      	mov	r2, r0
 8003218:	460b      	mov	r3, r1
 800321a:	4621      	mov	r1, r4
 800321c:	1a51      	subs	r1, r2, r1
 800321e:	6439      	str	r1, [r7, #64]	; 0x40
 8003220:	4629      	mov	r1, r5
 8003222:	eb63 0301 	sbc.w	r3, r3, r1
 8003226:	647b      	str	r3, [r7, #68]	; 0x44
 8003228:	f04f 0200 	mov.w	r2, #0
 800322c:	f04f 0300 	mov.w	r3, #0
 8003230:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003234:	4649      	mov	r1, r9
 8003236:	018b      	lsls	r3, r1, #6
 8003238:	4641      	mov	r1, r8
 800323a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800323e:	4641      	mov	r1, r8
 8003240:	018a      	lsls	r2, r1, #6
 8003242:	4641      	mov	r1, r8
 8003244:	1a51      	subs	r1, r2, r1
 8003246:	63b9      	str	r1, [r7, #56]	; 0x38
 8003248:	4649      	mov	r1, r9
 800324a:	eb63 0301 	sbc.w	r3, r3, r1
 800324e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003250:	f04f 0200 	mov.w	r2, #0
 8003254:	f04f 0300 	mov.w	r3, #0
 8003258:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800325c:	4649      	mov	r1, r9
 800325e:	00cb      	lsls	r3, r1, #3
 8003260:	4641      	mov	r1, r8
 8003262:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003266:	4641      	mov	r1, r8
 8003268:	00ca      	lsls	r2, r1, #3
 800326a:	4610      	mov	r0, r2
 800326c:	4619      	mov	r1, r3
 800326e:	4603      	mov	r3, r0
 8003270:	4622      	mov	r2, r4
 8003272:	189b      	adds	r3, r3, r2
 8003274:	633b      	str	r3, [r7, #48]	; 0x30
 8003276:	462b      	mov	r3, r5
 8003278:	460a      	mov	r2, r1
 800327a:	eb42 0303 	adc.w	r3, r2, r3
 800327e:	637b      	str	r3, [r7, #52]	; 0x34
 8003280:	f04f 0200 	mov.w	r2, #0
 8003284:	f04f 0300 	mov.w	r3, #0
 8003288:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800328c:	4629      	mov	r1, r5
 800328e:	024b      	lsls	r3, r1, #9
 8003290:	4621      	mov	r1, r4
 8003292:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003296:	4621      	mov	r1, r4
 8003298:	024a      	lsls	r2, r1, #9
 800329a:	4610      	mov	r0, r2
 800329c:	4619      	mov	r1, r3
 800329e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80032a2:	2200      	movs	r2, #0
 80032a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80032a8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80032ac:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80032b0:	f7fd f806 	bl	80002c0 <__aeabi_uldivmod>
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	4613      	mov	r3, r2
 80032ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032be:	e067      	b.n	8003390 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032c0:	4b75      	ldr	r3, [pc, #468]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	099b      	lsrs	r3, r3, #6
 80032c6:	2200      	movs	r2, #0
 80032c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80032cc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80032d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80032d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80032da:	2300      	movs	r3, #0
 80032dc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80032de:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80032e2:	4622      	mov	r2, r4
 80032e4:	462b      	mov	r3, r5
 80032e6:	f04f 0000 	mov.w	r0, #0
 80032ea:	f04f 0100 	mov.w	r1, #0
 80032ee:	0159      	lsls	r1, r3, #5
 80032f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032f4:	0150      	lsls	r0, r2, #5
 80032f6:	4602      	mov	r2, r0
 80032f8:	460b      	mov	r3, r1
 80032fa:	4621      	mov	r1, r4
 80032fc:	1a51      	subs	r1, r2, r1
 80032fe:	62b9      	str	r1, [r7, #40]	; 0x28
 8003300:	4629      	mov	r1, r5
 8003302:	eb63 0301 	sbc.w	r3, r3, r1
 8003306:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003308:	f04f 0200 	mov.w	r2, #0
 800330c:	f04f 0300 	mov.w	r3, #0
 8003310:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003314:	4649      	mov	r1, r9
 8003316:	018b      	lsls	r3, r1, #6
 8003318:	4641      	mov	r1, r8
 800331a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800331e:	4641      	mov	r1, r8
 8003320:	018a      	lsls	r2, r1, #6
 8003322:	4641      	mov	r1, r8
 8003324:	ebb2 0a01 	subs.w	sl, r2, r1
 8003328:	4649      	mov	r1, r9
 800332a:	eb63 0b01 	sbc.w	fp, r3, r1
 800332e:	f04f 0200 	mov.w	r2, #0
 8003332:	f04f 0300 	mov.w	r3, #0
 8003336:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800333a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800333e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003342:	4692      	mov	sl, r2
 8003344:	469b      	mov	fp, r3
 8003346:	4623      	mov	r3, r4
 8003348:	eb1a 0303 	adds.w	r3, sl, r3
 800334c:	623b      	str	r3, [r7, #32]
 800334e:	462b      	mov	r3, r5
 8003350:	eb4b 0303 	adc.w	r3, fp, r3
 8003354:	627b      	str	r3, [r7, #36]	; 0x24
 8003356:	f04f 0200 	mov.w	r2, #0
 800335a:	f04f 0300 	mov.w	r3, #0
 800335e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003362:	4629      	mov	r1, r5
 8003364:	028b      	lsls	r3, r1, #10
 8003366:	4621      	mov	r1, r4
 8003368:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800336c:	4621      	mov	r1, r4
 800336e:	028a      	lsls	r2, r1, #10
 8003370:	4610      	mov	r0, r2
 8003372:	4619      	mov	r1, r3
 8003374:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003378:	2200      	movs	r2, #0
 800337a:	673b      	str	r3, [r7, #112]	; 0x70
 800337c:	677a      	str	r2, [r7, #116]	; 0x74
 800337e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003382:	f7fc ff9d 	bl	80002c0 <__aeabi_uldivmod>
 8003386:	4602      	mov	r2, r0
 8003388:	460b      	mov	r3, r1
 800338a:	4613      	mov	r3, r2
 800338c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003390:	4b41      	ldr	r3, [pc, #260]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	0c1b      	lsrs	r3, r3, #16
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	3301      	adds	r3, #1
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80033a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80033a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80033aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80033b2:	e0eb      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033b4:	4b38      	ldr	r3, [pc, #224]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033c0:	4b35      	ldr	r3, [pc, #212]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d06b      	beq.n	80034a4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033cc:	4b32      	ldr	r3, [pc, #200]	; (8003498 <HAL_RCC_GetSysClockFreq+0x354>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	099b      	lsrs	r3, r3, #6
 80033d2:	2200      	movs	r2, #0
 80033d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80033d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80033d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033de:	663b      	str	r3, [r7, #96]	; 0x60
 80033e0:	2300      	movs	r3, #0
 80033e2:	667b      	str	r3, [r7, #100]	; 0x64
 80033e4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80033e8:	4622      	mov	r2, r4
 80033ea:	462b      	mov	r3, r5
 80033ec:	f04f 0000 	mov.w	r0, #0
 80033f0:	f04f 0100 	mov.w	r1, #0
 80033f4:	0159      	lsls	r1, r3, #5
 80033f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033fa:	0150      	lsls	r0, r2, #5
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4621      	mov	r1, r4
 8003402:	1a51      	subs	r1, r2, r1
 8003404:	61b9      	str	r1, [r7, #24]
 8003406:	4629      	mov	r1, r5
 8003408:	eb63 0301 	sbc.w	r3, r3, r1
 800340c:	61fb      	str	r3, [r7, #28]
 800340e:	f04f 0200 	mov.w	r2, #0
 8003412:	f04f 0300 	mov.w	r3, #0
 8003416:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800341a:	4659      	mov	r1, fp
 800341c:	018b      	lsls	r3, r1, #6
 800341e:	4651      	mov	r1, sl
 8003420:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003424:	4651      	mov	r1, sl
 8003426:	018a      	lsls	r2, r1, #6
 8003428:	4651      	mov	r1, sl
 800342a:	ebb2 0801 	subs.w	r8, r2, r1
 800342e:	4659      	mov	r1, fp
 8003430:	eb63 0901 	sbc.w	r9, r3, r1
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	f04f 0300 	mov.w	r3, #0
 800343c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003440:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003444:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003448:	4690      	mov	r8, r2
 800344a:	4699      	mov	r9, r3
 800344c:	4623      	mov	r3, r4
 800344e:	eb18 0303 	adds.w	r3, r8, r3
 8003452:	613b      	str	r3, [r7, #16]
 8003454:	462b      	mov	r3, r5
 8003456:	eb49 0303 	adc.w	r3, r9, r3
 800345a:	617b      	str	r3, [r7, #20]
 800345c:	f04f 0200 	mov.w	r2, #0
 8003460:	f04f 0300 	mov.w	r3, #0
 8003464:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003468:	4629      	mov	r1, r5
 800346a:	024b      	lsls	r3, r1, #9
 800346c:	4621      	mov	r1, r4
 800346e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003472:	4621      	mov	r1, r4
 8003474:	024a      	lsls	r2, r1, #9
 8003476:	4610      	mov	r0, r2
 8003478:	4619      	mov	r1, r3
 800347a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800347e:	2200      	movs	r2, #0
 8003480:	65bb      	str	r3, [r7, #88]	; 0x58
 8003482:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003484:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003488:	f7fc ff1a 	bl	80002c0 <__aeabi_uldivmod>
 800348c:	4602      	mov	r2, r0
 800348e:	460b      	mov	r3, r1
 8003490:	4613      	mov	r3, r2
 8003492:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003496:	e065      	b.n	8003564 <HAL_RCC_GetSysClockFreq+0x420>
 8003498:	40023800 	.word	0x40023800
 800349c:	00f42400 	.word	0x00f42400
 80034a0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034a4:	4b3d      	ldr	r3, [pc, #244]	; (800359c <HAL_RCC_GetSysClockFreq+0x458>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	099b      	lsrs	r3, r3, #6
 80034aa:	2200      	movs	r2, #0
 80034ac:	4618      	mov	r0, r3
 80034ae:	4611      	mov	r1, r2
 80034b0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034b4:	653b      	str	r3, [r7, #80]	; 0x50
 80034b6:	2300      	movs	r3, #0
 80034b8:	657b      	str	r3, [r7, #84]	; 0x54
 80034ba:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80034be:	4642      	mov	r2, r8
 80034c0:	464b      	mov	r3, r9
 80034c2:	f04f 0000 	mov.w	r0, #0
 80034c6:	f04f 0100 	mov.w	r1, #0
 80034ca:	0159      	lsls	r1, r3, #5
 80034cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034d0:	0150      	lsls	r0, r2, #5
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	4641      	mov	r1, r8
 80034d8:	1a51      	subs	r1, r2, r1
 80034da:	60b9      	str	r1, [r7, #8]
 80034dc:	4649      	mov	r1, r9
 80034de:	eb63 0301 	sbc.w	r3, r3, r1
 80034e2:	60fb      	str	r3, [r7, #12]
 80034e4:	f04f 0200 	mov.w	r2, #0
 80034e8:	f04f 0300 	mov.w	r3, #0
 80034ec:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80034f0:	4659      	mov	r1, fp
 80034f2:	018b      	lsls	r3, r1, #6
 80034f4:	4651      	mov	r1, sl
 80034f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034fa:	4651      	mov	r1, sl
 80034fc:	018a      	lsls	r2, r1, #6
 80034fe:	4651      	mov	r1, sl
 8003500:	1a54      	subs	r4, r2, r1
 8003502:	4659      	mov	r1, fp
 8003504:	eb63 0501 	sbc.w	r5, r3, r1
 8003508:	f04f 0200 	mov.w	r2, #0
 800350c:	f04f 0300 	mov.w	r3, #0
 8003510:	00eb      	lsls	r3, r5, #3
 8003512:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003516:	00e2      	lsls	r2, r4, #3
 8003518:	4614      	mov	r4, r2
 800351a:	461d      	mov	r5, r3
 800351c:	4643      	mov	r3, r8
 800351e:	18e3      	adds	r3, r4, r3
 8003520:	603b      	str	r3, [r7, #0]
 8003522:	464b      	mov	r3, r9
 8003524:	eb45 0303 	adc.w	r3, r5, r3
 8003528:	607b      	str	r3, [r7, #4]
 800352a:	f04f 0200 	mov.w	r2, #0
 800352e:	f04f 0300 	mov.w	r3, #0
 8003532:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003536:	4629      	mov	r1, r5
 8003538:	028b      	lsls	r3, r1, #10
 800353a:	4621      	mov	r1, r4
 800353c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003540:	4621      	mov	r1, r4
 8003542:	028a      	lsls	r2, r1, #10
 8003544:	4610      	mov	r0, r2
 8003546:	4619      	mov	r1, r3
 8003548:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800354c:	2200      	movs	r2, #0
 800354e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003550:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003552:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003556:	f7fc feb3 	bl	80002c0 <__aeabi_uldivmod>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	4613      	mov	r3, r2
 8003560:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003564:	4b0d      	ldr	r3, [pc, #52]	; (800359c <HAL_RCC_GetSysClockFreq+0x458>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	0f1b      	lsrs	r3, r3, #28
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003572:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003576:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800357a:	fbb2 f3f3 	udiv	r3, r2, r3
 800357e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003582:	e003      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003584:	4b06      	ldr	r3, [pc, #24]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003586:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800358a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800358c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003590:	4618      	mov	r0, r3
 8003592:	37b8      	adds	r7, #184	; 0xb8
 8003594:	46bd      	mov	sp, r7
 8003596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800
 80035a0:	00f42400 	.word	0x00f42400

080035a4 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80035aa:	f7fe fbbf 	bl	8001d2c <HAL_GetTick>
 80035ae:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80035b0:	4b72      	ldr	r3, [pc, #456]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a71      	ldr	r2, [pc, #452]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80035bc:	e008      	b.n	80035d0 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035be:	f7fe fbb5 	bl	8001d2c <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e0d0      	b.n	8003772 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80035d0:	4b6a      	ldr	r3, [pc, #424]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0f0      	beq.n	80035be <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80035dc:	4b67      	ldr	r3, [pc, #412]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a66      	ldr	r2, [pc, #408]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80035e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035e6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80035e8:	f7fe fba0 	bl	8001d2c <HAL_GetTick>
 80035ec:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80035ee:	4b63      	ldr	r3, [pc, #396]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80035f4:	e00a      	b.n	800360c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035f6:	f7fe fb99 	bl	8001d2c <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	f241 3288 	movw	r2, #5000	; 0x1388
 8003604:	4293      	cmp	r3, r2
 8003606:	d901      	bls.n	800360c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e0b2      	b.n	8003772 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800360c:	4b5b      	ldr	r3, [pc, #364]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 030c 	and.w	r3, r3, #12
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1ee      	bne.n	80035f6 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003618:	f7fe fb88 	bl	8001d2c <HAL_GetTick>
 800361c:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 800361e:	4b57      	ldr	r3, [pc, #348]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a56      	ldr	r2, [pc, #344]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003624:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8003628:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800362a:	e008      	b.n	800363e <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800362c:	f7fe fb7e 	bl	8001d2c <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b64      	cmp	r3, #100	; 0x64
 8003638:	d901      	bls.n	800363e <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e099      	b.n	8003772 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800363e:	4b4f      	ldr	r3, [pc, #316]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f0      	bne.n	800362c <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800364a:	f7fe fb6f 	bl	8001d2c <HAL_GetTick>
 800364e:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003650:	4b4a      	ldr	r3, [pc, #296]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a49      	ldr	r2, [pc, #292]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003656:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800365a:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800365c:	e008      	b.n	8003670 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800365e:	f7fe fb65 	bl	8001d2c <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e080      	b.n	8003772 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003670:	4b42      	ldr	r3, [pc, #264]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d1f0      	bne.n	800365e <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800367c:	f7fe fb56 	bl	8001d2c <HAL_GetTick>
 8003680:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8003682:	4b3e      	ldr	r3, [pc, #248]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a3d      	ldr	r2, [pc, #244]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003688:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800368c:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800368e:	e008      	b.n	80036a2 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003690:	f7fe fb4c 	bl	8001d2c <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e067      	b.n	8003772 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80036a2:	4b36      	ldr	r3, [pc, #216]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1f0      	bne.n	8003690 <HAL_RCC_DeInit+0xec>
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80036ae:	f7fe fb3d 	bl	8001d2c <HAL_GetTick>
 80036b2:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 80036b4:	4b31      	ldr	r3, [pc, #196]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a30      	ldr	r2, [pc, #192]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036be:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 80036c0:	e008      	b.n	80036d4 <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80036c2:	f7fe fb33 	bl	8001d2c <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e04e      	b.n	8003772 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 80036d4:	4b29      	ldr	r3, [pc, #164]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1f0      	bne.n	80036c2 <HAL_RCC_DeInit+0x11e>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 80036e0:	4b26      	ldr	r3, [pc, #152]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036e2:	4a27      	ldr	r2, [pc, #156]	; (8003780 <HAL_RCC_DeInit+0x1dc>)
 80036e4:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80036e6:	4b25      	ldr	r3, [pc, #148]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036e8:	4a25      	ldr	r2, [pc, #148]	; (8003780 <HAL_RCC_DeInit+0x1dc>)
 80036ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
 80036ee:	4b23      	ldr	r3, [pc, #140]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036f0:	4a24      	ldr	r2, [pc, #144]	; (8003784 <HAL_RCC_DeInit+0x1e0>)
 80036f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80036f6:	4b21      	ldr	r3, [pc, #132]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	4a20      	ldr	r2, [pc, #128]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 80036fc:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8003700:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8003702:	4b1e      	ldr	r3, [pc, #120]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	4a1d      	ldr	r2, [pc, #116]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003708:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800370c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 800370e:	4b1b      	ldr	r3, [pc, #108]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	4a1a      	ldr	r2, [pc, #104]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003714:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003718:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 800371a:	4b18      	ldr	r3, [pc, #96]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	4a17      	ldr	r2, [pc, #92]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003720:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8003724:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8003726:	4b15      	ldr	r3, [pc, #84]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	4a14      	ldr	r2, [pc, #80]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 800372c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003730:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 8003732:	4b12      	ldr	r3, [pc, #72]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	4a11      	ldr	r2, [pc, #68]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003738:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800373c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800373e:	4b0f      	ldr	r3, [pc, #60]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003740:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003742:	4a0e      	ldr	r2, [pc, #56]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003744:	f023 0301 	bic.w	r3, r3, #1
 8003748:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800374a:	4b0c      	ldr	r3, [pc, #48]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 800374c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800374e:	4a0b      	ldr	r2, [pc, #44]	; (800377c <HAL_RCC_DeInit+0x1d8>)
 8003750:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003754:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8003756:	4b0c      	ldr	r3, [pc, #48]	; (8003788 <HAL_RCC_DeInit+0x1e4>)
 8003758:	4a0c      	ldr	r2, [pc, #48]	; (800378c <HAL_RCC_DeInit+0x1e8>)
 800375a:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 800375c:	4b0c      	ldr	r3, [pc, #48]	; (8003790 <HAL_RCC_DeInit+0x1ec>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4618      	mov	r0, r3
 8003762:	f7fe fa9f 	bl	8001ca4 <HAL_InitTick>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <HAL_RCC_DeInit+0x1cc>
  {
    return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e000      	b.n	8003772 <HAL_RCC_DeInit+0x1ce>
  }
  else
  {
    return HAL_OK;
 8003770:	2300      	movs	r3, #0
  }
}
 8003772:	4618      	mov	r0, r3
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	40023800 	.word	0x40023800
 8003780:	24003010 	.word	0x24003010
 8003784:	04003010 	.word	0x04003010
 8003788:	20000004 	.word	0x20000004
 800378c:	00f42400 	.word	0x00f42400
 8003790:	20000008 	.word	0x20000008

08003794 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e28d      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 8083 	beq.w	80038ba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80037b4:	4b94      	ldr	r3, [pc, #592]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f003 030c 	and.w	r3, r3, #12
 80037bc:	2b04      	cmp	r3, #4
 80037be:	d019      	beq.n	80037f4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80037c0:	4b91      	ldr	r3, [pc, #580]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80037c8:	2b08      	cmp	r3, #8
 80037ca:	d106      	bne.n	80037da <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80037cc:	4b8e      	ldr	r3, [pc, #568]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037d8:	d00c      	beq.n	80037f4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037da:	4b8b      	ldr	r3, [pc, #556]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80037e2:	2b0c      	cmp	r3, #12
 80037e4:	d112      	bne.n	800380c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037e6:	4b88      	ldr	r3, [pc, #544]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037f2:	d10b      	bne.n	800380c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f4:	4b84      	ldr	r3, [pc, #528]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d05b      	beq.n	80038b8 <HAL_RCC_OscConfig+0x124>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d157      	bne.n	80038b8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e25a      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003814:	d106      	bne.n	8003824 <HAL_RCC_OscConfig+0x90>
 8003816:	4b7c      	ldr	r3, [pc, #496]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a7b      	ldr	r2, [pc, #492]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800381c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	e01d      	b.n	8003860 <HAL_RCC_OscConfig+0xcc>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800382c:	d10c      	bne.n	8003848 <HAL_RCC_OscConfig+0xb4>
 800382e:	4b76      	ldr	r3, [pc, #472]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a75      	ldr	r2, [pc, #468]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003834:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003838:	6013      	str	r3, [r2, #0]
 800383a:	4b73      	ldr	r3, [pc, #460]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a72      	ldr	r2, [pc, #456]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003844:	6013      	str	r3, [r2, #0]
 8003846:	e00b      	b.n	8003860 <HAL_RCC_OscConfig+0xcc>
 8003848:	4b6f      	ldr	r3, [pc, #444]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a6e      	ldr	r2, [pc, #440]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800384e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003852:	6013      	str	r3, [r2, #0]
 8003854:	4b6c      	ldr	r3, [pc, #432]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a6b      	ldr	r2, [pc, #428]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800385a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800385e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d013      	beq.n	8003890 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003868:	f7fe fa60 	bl	8001d2c <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800386e:	e008      	b.n	8003882 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003870:	f7fe fa5c 	bl	8001d2c <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b64      	cmp	r3, #100	; 0x64
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e21f      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003882:	4b61      	ldr	r3, [pc, #388]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0f0      	beq.n	8003870 <HAL_RCC_OscConfig+0xdc>
 800388e:	e014      	b.n	80038ba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003890:	f7fe fa4c 	bl	8001d2c <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003898:	f7fe fa48 	bl	8001d2c <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b64      	cmp	r3, #100	; 0x64
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e20b      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038aa:	4b57      	ldr	r3, [pc, #348]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0x104>
 80038b6:	e000      	b.n	80038ba <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d06f      	beq.n	80039a6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80038c6:	4b50      	ldr	r3, [pc, #320]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 030c 	and.w	r3, r3, #12
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d017      	beq.n	8003902 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80038d2:	4b4d      	ldr	r3, [pc, #308]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80038da:	2b08      	cmp	r3, #8
 80038dc:	d105      	bne.n	80038ea <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80038de:	4b4a      	ldr	r3, [pc, #296]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00b      	beq.n	8003902 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ea:	4b47      	ldr	r3, [pc, #284]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80038f2:	2b0c      	cmp	r3, #12
 80038f4:	d11c      	bne.n	8003930 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038f6:	4b44      	ldr	r3, [pc, #272]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d116      	bne.n	8003930 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003902:	4b41      	ldr	r3, [pc, #260]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d005      	beq.n	800391a <HAL_RCC_OscConfig+0x186>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	2b01      	cmp	r3, #1
 8003914:	d001      	beq.n	800391a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e1d3      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800391a:	4b3b      	ldr	r3, [pc, #236]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	4937      	ldr	r1, [pc, #220]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800392a:	4313      	orrs	r3, r2
 800392c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800392e:	e03a      	b.n	80039a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d020      	beq.n	800397a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003938:	4b34      	ldr	r3, [pc, #208]	; (8003a0c <HAL_RCC_OscConfig+0x278>)
 800393a:	2201      	movs	r2, #1
 800393c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393e:	f7fe f9f5 	bl	8001d2c <HAL_GetTick>
 8003942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003944:	e008      	b.n	8003958 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003946:	f7fe f9f1 	bl	8001d2c <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e1b4      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003958:	4b2b      	ldr	r3, [pc, #172]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0f0      	beq.n	8003946 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003964:	4b28      	ldr	r3, [pc, #160]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	4925      	ldr	r1, [pc, #148]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 8003974:	4313      	orrs	r3, r2
 8003976:	600b      	str	r3, [r1, #0]
 8003978:	e015      	b.n	80039a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800397a:	4b24      	ldr	r3, [pc, #144]	; (8003a0c <HAL_RCC_OscConfig+0x278>)
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003980:	f7fe f9d4 	bl	8001d2c <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003988:	f7fe f9d0 	bl	8001d2c <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e193      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800399a:	4b1b      	ldr	r3, [pc, #108]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d036      	beq.n	8003a20 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d016      	beq.n	80039e8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ba:	4b15      	ldr	r3, [pc, #84]	; (8003a10 <HAL_RCC_OscConfig+0x27c>)
 80039bc:	2201      	movs	r2, #1
 80039be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c0:	f7fe f9b4 	bl	8001d2c <HAL_GetTick>
 80039c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039c8:	f7fe f9b0 	bl	8001d2c <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e173      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039da:	4b0b      	ldr	r3, [pc, #44]	; (8003a08 <HAL_RCC_OscConfig+0x274>)
 80039dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d0f0      	beq.n	80039c8 <HAL_RCC_OscConfig+0x234>
 80039e6:	e01b      	b.n	8003a20 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039e8:	4b09      	ldr	r3, [pc, #36]	; (8003a10 <HAL_RCC_OscConfig+0x27c>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ee:	f7fe f99d 	bl	8001d2c <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039f4:	e00e      	b.n	8003a14 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039f6:	f7fe f999 	bl	8001d2c <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d907      	bls.n	8003a14 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e15c      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	42470000 	.word	0x42470000
 8003a10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a14:	4b8a      	ldr	r3, [pc, #552]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1ea      	bne.n	80039f6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 8097 	beq.w	8003b5c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a32:	4b83      	ldr	r3, [pc, #524]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10f      	bne.n	8003a5e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60bb      	str	r3, [r7, #8]
 8003a42:	4b7f      	ldr	r3, [pc, #508]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	4a7e      	ldr	r2, [pc, #504]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a4e:	4b7c      	ldr	r3, [pc, #496]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a56:	60bb      	str	r3, [r7, #8]
 8003a58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a5e:	4b79      	ldr	r3, [pc, #484]	; (8003c44 <HAL_RCC_OscConfig+0x4b0>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d118      	bne.n	8003a9c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a6a:	4b76      	ldr	r3, [pc, #472]	; (8003c44 <HAL_RCC_OscConfig+0x4b0>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a75      	ldr	r2, [pc, #468]	; (8003c44 <HAL_RCC_OscConfig+0x4b0>)
 8003a70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a76:	f7fe f959 	bl	8001d2c <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a7e:	f7fe f955 	bl	8001d2c <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e118      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a90:	4b6c      	ldr	r3, [pc, #432]	; (8003c44 <HAL_RCC_OscConfig+0x4b0>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d0f0      	beq.n	8003a7e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d106      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x31e>
 8003aa4:	4b66      	ldr	r3, [pc, #408]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa8:	4a65      	ldr	r2, [pc, #404]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003aaa:	f043 0301 	orr.w	r3, r3, #1
 8003aae:	6713      	str	r3, [r2, #112]	; 0x70
 8003ab0:	e01c      	b.n	8003aec <HAL_RCC_OscConfig+0x358>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	2b05      	cmp	r3, #5
 8003ab8:	d10c      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x340>
 8003aba:	4b61      	ldr	r3, [pc, #388]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003abe:	4a60      	ldr	r2, [pc, #384]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003ac0:	f043 0304 	orr.w	r3, r3, #4
 8003ac4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ac6:	4b5e      	ldr	r3, [pc, #376]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aca:	4a5d      	ldr	r2, [pc, #372]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ad2:	e00b      	b.n	8003aec <HAL_RCC_OscConfig+0x358>
 8003ad4:	4b5a      	ldr	r3, [pc, #360]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad8:	4a59      	ldr	r2, [pc, #356]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003ada:	f023 0301 	bic.w	r3, r3, #1
 8003ade:	6713      	str	r3, [r2, #112]	; 0x70
 8003ae0:	4b57      	ldr	r3, [pc, #348]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae4:	4a56      	ldr	r2, [pc, #344]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003ae6:	f023 0304 	bic.w	r3, r3, #4
 8003aea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d015      	beq.n	8003b20 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af4:	f7fe f91a 	bl	8001d2c <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003afa:	e00a      	b.n	8003b12 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003afc:	f7fe f916 	bl	8001d2c <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e0d7      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b12:	4b4b      	ldr	r3, [pc, #300]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d0ee      	beq.n	8003afc <HAL_RCC_OscConfig+0x368>
 8003b1e:	e014      	b.n	8003b4a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b20:	f7fe f904 	bl	8001d2c <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b26:	e00a      	b.n	8003b3e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b28:	f7fe f900 	bl	8001d2c <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e0c1      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b3e:	4b40      	ldr	r3, [pc, #256]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1ee      	bne.n	8003b28 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b4a:	7dfb      	ldrb	r3, [r7, #23]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d105      	bne.n	8003b5c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b50:	4b3b      	ldr	r3, [pc, #236]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b54:	4a3a      	ldr	r2, [pc, #232]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003b56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 80ad 	beq.w	8003cc0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b66:	4b36      	ldr	r3, [pc, #216]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f003 030c 	and.w	r3, r3, #12
 8003b6e:	2b08      	cmp	r3, #8
 8003b70:	d060      	beq.n	8003c34 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d145      	bne.n	8003c06 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b7a:	4b33      	ldr	r3, [pc, #204]	; (8003c48 <HAL_RCC_OscConfig+0x4b4>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b80:	f7fe f8d4 	bl	8001d2c <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b88:	f7fe f8d0 	bl	8001d2c <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e093      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b9a:	4b29      	ldr	r3, [pc, #164]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f0      	bne.n	8003b88 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69da      	ldr	r2, [r3, #28]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb4:	019b      	lsls	r3, r3, #6
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bbc:	085b      	lsrs	r3, r3, #1
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	041b      	lsls	r3, r3, #16
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc8:	061b      	lsls	r3, r3, #24
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd0:	071b      	lsls	r3, r3, #28
 8003bd2:	491b      	ldr	r1, [pc, #108]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bd8:	4b1b      	ldr	r3, [pc, #108]	; (8003c48 <HAL_RCC_OscConfig+0x4b4>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bde:	f7fe f8a5 	bl	8001d2c <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003be6:	f7fe f8a1 	bl	8001d2c <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e064      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bf8:	4b11      	ldr	r3, [pc, #68]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0f0      	beq.n	8003be6 <HAL_RCC_OscConfig+0x452>
 8003c04:	e05c      	b.n	8003cc0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c06:	4b10      	ldr	r3, [pc, #64]	; (8003c48 <HAL_RCC_OscConfig+0x4b4>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0c:	f7fe f88e 	bl	8001d2c <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c14:	f7fe f88a 	bl	8001d2c <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e04d      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c26:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <HAL_RCC_OscConfig+0x4ac>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1f0      	bne.n	8003c14 <HAL_RCC_OscConfig+0x480>
 8003c32:	e045      	b.n	8003cc0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d107      	bne.n	8003c4c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e040      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
 8003c40:	40023800 	.word	0x40023800
 8003c44:	40007000 	.word	0x40007000
 8003c48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c4c:	4b1f      	ldr	r3, [pc, #124]	; (8003ccc <HAL_RCC_OscConfig+0x538>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d030      	beq.n	8003cbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d129      	bne.n	8003cbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d122      	bne.n	8003cbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d119      	bne.n	8003cbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c92:	085b      	lsrs	r3, r3, #1
 8003c94:	3b01      	subs	r3, #1
 8003c96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d10f      	bne.n	8003cbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d107      	bne.n	8003cbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d001      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e000      	b.n	8003cc2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3718      	adds	r7, #24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	40023800 	.word	0x40023800

08003cd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e03f      	b.n	8003d62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d106      	bne.n	8003cfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f7fd fe0e 	bl	8001918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2224      	movs	r2, #36	; 0x24
 8003d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68da      	ldr	r2, [r3, #12]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 ffcb 	bl	8004cb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	691a      	ldr	r2, [r3, #16]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	695a      	ldr	r2, [r3, #20]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68da      	ldr	r2, [r3, #12]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2220      	movs	r2, #32
 8003d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b082      	sub	sp, #8
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d101      	bne.n	8003d7c <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e021      	b.n	8003dc0 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2224      	movs	r2, #36	; 0x24
 8003d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68da      	ldr	r2, [r3, #12]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d92:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7fd fe77 	bl	8001a88 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b08a      	sub	sp, #40	; 0x28
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	603b      	str	r3, [r7, #0]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b20      	cmp	r3, #32
 8003de6:	d17c      	bne.n	8003ee2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d002      	beq.n	8003df4 <HAL_UART_Transmit+0x2c>
 8003dee:	88fb      	ldrh	r3, [r7, #6]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e075      	b.n	8003ee4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d101      	bne.n	8003e06 <HAL_UART_Transmit+0x3e>
 8003e02:	2302      	movs	r3, #2
 8003e04:	e06e      	b.n	8003ee4 <HAL_UART_Transmit+0x11c>
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2221      	movs	r2, #33	; 0x21
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e1c:	f7fd ff86 	bl	8001d2c <HAL_GetTick>
 8003e20:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	88fa      	ldrh	r2, [r7, #6]
 8003e26:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	88fa      	ldrh	r2, [r7, #6]
 8003e2c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e36:	d108      	bne.n	8003e4a <HAL_UART_Transmit+0x82>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d104      	bne.n	8003e4a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e40:	2300      	movs	r3, #0
 8003e42:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	61bb      	str	r3, [r7, #24]
 8003e48:	e003      	b.n	8003e52 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e5a:	e02a      	b.n	8003eb2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2200      	movs	r2, #0
 8003e64:	2180      	movs	r1, #128	; 0x80
 8003e66:	68f8      	ldr	r0, [r7, #12]
 8003e68:	f000 fc54 	bl	8004714 <UART_WaitOnFlagUntilTimeout>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e036      	b.n	8003ee4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d10b      	bne.n	8003e94 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	881b      	ldrh	r3, [r3, #0]
 8003e80:	461a      	mov	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e8a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	3302      	adds	r3, #2
 8003e90:	61bb      	str	r3, [r7, #24]
 8003e92:	e007      	b.n	8003ea4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	781a      	ldrb	r2, [r3, #0]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1cf      	bne.n	8003e5c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	9300      	str	r3, [sp, #0]
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2140      	movs	r1, #64	; 0x40
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fc24 	bl	8004714 <UART_WaitOnFlagUntilTimeout>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d001      	beq.n	8003ed6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e006      	b.n	8003ee4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2220      	movs	r2, #32
 8003eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	e000      	b.n	8003ee4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ee2:	2302      	movs	r3, #2
  }
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3720      	adds	r7, #32
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b08c      	sub	sp, #48	; 0x30
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b20      	cmp	r3, #32
 8003f04:	d152      	bne.n	8003fac <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d002      	beq.n	8003f12 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003f0c:	88fb      	ldrh	r3, [r7, #6]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e04b      	b.n	8003fae <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d101      	bne.n	8003f24 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8003f20:	2302      	movs	r3, #2
 8003f22:	e044      	b.n	8003fae <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003f32:	88fb      	ldrh	r3, [r7, #6]
 8003f34:	461a      	mov	r2, r3
 8003f36:	68b9      	ldr	r1, [r7, #8]
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 fc59 	bl	80047f0 <UART_Start_Receive_DMA>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003f44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d12c      	bne.n	8003fa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d125      	bne.n	8003fa0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f54:	2300      	movs	r3, #0
 8003f56:	613b      	str	r3, [r7, #16]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	613b      	str	r3, [r7, #16]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	613b      	str	r3, [r7, #16]
 8003f68:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	330c      	adds	r3, #12
 8003f70:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	e853 3f00 	ldrex	r3, [r3]
 8003f78:	617b      	str	r3, [r7, #20]
   return(result);
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	f043 0310 	orr.w	r3, r3, #16
 8003f80:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	330c      	adds	r3, #12
 8003f88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f8a:	627a      	str	r2, [r7, #36]	; 0x24
 8003f8c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f8e:	6a39      	ldr	r1, [r7, #32]
 8003f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f92:	e841 2300 	strex	r3, r2, [r1]
 8003f96:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1e5      	bne.n	8003f6a <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8003f9e:	e002      	b.n	8003fa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8003fa6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003faa:	e000      	b.n	8003fae <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8003fac:	2302      	movs	r3, #2
  }
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3730      	adds	r7, #48	; 0x30
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b0ba      	sub	sp, #232	; 0xe8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fee:	f003 030f 	and.w	r3, r3, #15
 8003ff2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10f      	bne.n	800401e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004002:	f003 0320 	and.w	r3, r3, #32
 8004006:	2b00      	cmp	r3, #0
 8004008:	d009      	beq.n	800401e <HAL_UART_IRQHandler+0x66>
 800400a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800400e:	f003 0320 	and.w	r3, r3, #32
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 fd8f 	bl	8004b3a <UART_Receive_IT>
      return;
 800401c:	e256      	b.n	80044cc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800401e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004022:	2b00      	cmp	r3, #0
 8004024:	f000 80de 	beq.w	80041e4 <HAL_UART_IRQHandler+0x22c>
 8004028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b00      	cmp	r3, #0
 8004032:	d106      	bne.n	8004042 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004038:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 80d1 	beq.w	80041e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00b      	beq.n	8004066 <HAL_UART_IRQHandler+0xae>
 800404e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004056:	2b00      	cmp	r3, #0
 8004058:	d005      	beq.n	8004066 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	f043 0201 	orr.w	r2, r3, #1
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800406a:	f003 0304 	and.w	r3, r3, #4
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00b      	beq.n	800408a <HAL_UART_IRQHandler+0xd2>
 8004072:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f043 0202 	orr.w	r2, r3, #2
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800408a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00b      	beq.n	80040ae <HAL_UART_IRQHandler+0xf6>
 8004096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d005      	beq.n	80040ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a6:	f043 0204 	orr.w	r2, r3, #4
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80040ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040b2:	f003 0308 	and.w	r3, r3, #8
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d011      	beq.n	80040de <HAL_UART_IRQHandler+0x126>
 80040ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040be:	f003 0320 	and.w	r3, r3, #32
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d105      	bne.n	80040d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80040c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d005      	beq.n	80040de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	f043 0208 	orr.w	r2, r3, #8
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f000 81ed 	beq.w	80044c2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040ec:	f003 0320 	and.w	r3, r3, #32
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d008      	beq.n	8004106 <HAL_UART_IRQHandler+0x14e>
 80040f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040f8:	f003 0320 	and.w	r3, r3, #32
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d002      	beq.n	8004106 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f000 fd1a 	bl	8004b3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	695b      	ldr	r3, [r3, #20]
 800410c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004110:	2b40      	cmp	r3, #64	; 0x40
 8004112:	bf0c      	ite	eq
 8004114:	2301      	moveq	r3, #1
 8004116:	2300      	movne	r3, #0
 8004118:	b2db      	uxtb	r3, r3
 800411a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b00      	cmp	r3, #0
 8004128:	d103      	bne.n	8004132 <HAL_UART_IRQHandler+0x17a>
 800412a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800412e:	2b00      	cmp	r3, #0
 8004130:	d04f      	beq.n	80041d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 fc22 	bl	800497c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004142:	2b40      	cmp	r3, #64	; 0x40
 8004144:	d141      	bne.n	80041ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	3314      	adds	r3, #20
 800414c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004150:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004154:	e853 3f00 	ldrex	r3, [r3]
 8004158:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800415c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004160:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004164:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	3314      	adds	r3, #20
 800416e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004172:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004176:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800417e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004182:	e841 2300 	strex	r3, r2, [r1]
 8004186:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800418a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1d9      	bne.n	8004146 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004196:	2b00      	cmp	r3, #0
 8004198:	d013      	beq.n	80041c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800419e:	4a7d      	ldr	r2, [pc, #500]	; (8004394 <HAL_UART_IRQHandler+0x3dc>)
 80041a0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7fe f8e4 	bl	8002374 <HAL_DMA_Abort_IT>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d016      	beq.n	80041e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041bc:	4610      	mov	r0, r2
 80041be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041c0:	e00e      	b.n	80041e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f9a4 	bl	8004510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041c8:	e00a      	b.n	80041e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f9a0 	bl	8004510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d0:	e006      	b.n	80041e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f99c 	bl	8004510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80041de:	e170      	b.n	80044c2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e0:	bf00      	nop
    return;
 80041e2:	e16e      	b.n	80044c2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	f040 814a 	bne.w	8004482 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80041ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041f2:	f003 0310 	and.w	r3, r3, #16
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 8143 	beq.w	8004482 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80041fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 813c 	beq.w	8004482 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800420a:	2300      	movs	r3, #0
 800420c:	60bb      	str	r3, [r7, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	60bb      	str	r3, [r7, #8]
 800421e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800422a:	2b40      	cmp	r3, #64	; 0x40
 800422c:	f040 80b4 	bne.w	8004398 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800423c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 8140 	beq.w	80044c6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800424a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800424e:	429a      	cmp	r2, r3
 8004250:	f080 8139 	bcs.w	80044c6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800425a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004266:	f000 8088 	beq.w	800437a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	330c      	adds	r3, #12
 8004270:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004274:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004278:	e853 3f00 	ldrex	r3, [r3]
 800427c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004280:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004288:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	330c      	adds	r3, #12
 8004292:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004296:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800429a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80042a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80042a6:	e841 2300 	strex	r3, r2, [r1]
 80042aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80042ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1d9      	bne.n	800426a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	3314      	adds	r3, #20
 80042bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042c0:	e853 3f00 	ldrex	r3, [r3]
 80042c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80042c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042c8:	f023 0301 	bic.w	r3, r3, #1
 80042cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	3314      	adds	r3, #20
 80042d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80042da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80042de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80042e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80042e6:	e841 2300 	strex	r3, r2, [r1]
 80042ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80042ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1e1      	bne.n	80042b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	3314      	adds	r3, #20
 80042f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042fc:	e853 3f00 	ldrex	r3, [r3]
 8004300:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004302:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004308:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	3314      	adds	r3, #20
 8004312:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004316:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004318:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800431c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800431e:	e841 2300 	strex	r3, r2, [r1]
 8004322:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004324:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1e3      	bne.n	80042f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2220      	movs	r2, #32
 800432e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	330c      	adds	r3, #12
 800433e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004340:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004342:	e853 3f00 	ldrex	r3, [r3]
 8004346:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004348:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800434a:	f023 0310 	bic.w	r3, r3, #16
 800434e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	330c      	adds	r3, #12
 8004358:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800435c:	65ba      	str	r2, [r7, #88]	; 0x58
 800435e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004360:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004362:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004364:	e841 2300 	strex	r3, r2, [r1]
 8004368:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800436a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e3      	bne.n	8004338 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004374:	4618      	mov	r0, r3
 8004376:	f7fd ff8d 	bl	8002294 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004382:	b29b      	uxth	r3, r3
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	b29b      	uxth	r3, r3
 8004388:	4619      	mov	r1, r3
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7fd f892 	bl	80014b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004390:	e099      	b.n	80044c6 <HAL_UART_IRQHandler+0x50e>
 8004392:	bf00      	nop
 8004394:	08004a43 	.word	0x08004a43
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f000 808b 	beq.w	80044ca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80043b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 8086 	beq.w	80044ca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	330c      	adds	r3, #12
 80043c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c8:	e853 3f00 	ldrex	r3, [r3]
 80043cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80043ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80043d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	330c      	adds	r3, #12
 80043de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80043e2:	647a      	str	r2, [r7, #68]	; 0x44
 80043e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80043e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043ea:	e841 2300 	strex	r3, r2, [r1]
 80043ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80043f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1e3      	bne.n	80043be <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	3314      	adds	r3, #20
 80043fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	e853 3f00 	ldrex	r3, [r3]
 8004404:	623b      	str	r3, [r7, #32]
   return(result);
 8004406:	6a3b      	ldr	r3, [r7, #32]
 8004408:	f023 0301 	bic.w	r3, r3, #1
 800440c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3314      	adds	r3, #20
 8004416:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800441a:	633a      	str	r2, [r7, #48]	; 0x30
 800441c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004420:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004422:	e841 2300 	strex	r3, r2, [r1]
 8004426:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1e3      	bne.n	80043f6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	330c      	adds	r3, #12
 8004442:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	e853 3f00 	ldrex	r3, [r3]
 800444a:	60fb      	str	r3, [r7, #12]
   return(result);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f023 0310 	bic.w	r3, r3, #16
 8004452:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	330c      	adds	r3, #12
 800445c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004460:	61fa      	str	r2, [r7, #28]
 8004462:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004464:	69b9      	ldr	r1, [r7, #24]
 8004466:	69fa      	ldr	r2, [r7, #28]
 8004468:	e841 2300 	strex	r3, r2, [r1]
 800446c:	617b      	str	r3, [r7, #20]
   return(result);
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1e3      	bne.n	800443c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004474:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004478:	4619      	mov	r1, r3
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7fd f81a 	bl	80014b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004480:	e023      	b.n	80044ca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800448a:	2b00      	cmp	r3, #0
 800448c:	d009      	beq.n	80044a2 <HAL_UART_IRQHandler+0x4ea>
 800448e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 fae5 	bl	8004a6a <UART_Transmit_IT>
    return;
 80044a0:	e014      	b.n	80044cc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80044a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00e      	beq.n	80044cc <HAL_UART_IRQHandler+0x514>
 80044ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d008      	beq.n	80044cc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 fb25 	bl	8004b0a <UART_EndTransmit_IT>
    return;
 80044c0:	e004      	b.n	80044cc <HAL_UART_IRQHandler+0x514>
    return;
 80044c2:	bf00      	nop
 80044c4:	e002      	b.n	80044cc <HAL_UART_IRQHandler+0x514>
      return;
 80044c6:	bf00      	nop
 80044c8:	e000      	b.n	80044cc <HAL_UART_IRQHandler+0x514>
      return;
 80044ca:	bf00      	nop
  }
}
 80044cc:	37e8      	adds	r7, #232	; 0xe8
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop

080044d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004518:	bf00      	nop
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b09c      	sub	sp, #112	; 0x70
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004530:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453c:	2b00      	cmp	r3, #0
 800453e:	d172      	bne.n	8004626 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004542:	2200      	movs	r2, #0
 8004544:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004550:	e853 3f00 	ldrex	r3, [r3]
 8004554:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004556:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004558:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800455c:	66bb      	str	r3, [r7, #104]	; 0x68
 800455e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	330c      	adds	r3, #12
 8004564:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004566:	65ba      	str	r2, [r7, #88]	; 0x58
 8004568:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800456c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800456e:	e841 2300 	strex	r3, r2, [r1]
 8004572:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1e5      	bne.n	8004546 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3314      	adds	r3, #20
 8004580:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004584:	e853 3f00 	ldrex	r3, [r3]
 8004588:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800458a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800458c:	f023 0301 	bic.w	r3, r3, #1
 8004590:	667b      	str	r3, [r7, #100]	; 0x64
 8004592:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	3314      	adds	r3, #20
 8004598:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800459a:	647a      	str	r2, [r7, #68]	; 0x44
 800459c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045a2:	e841 2300 	strex	r3, r2, [r1]
 80045a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80045a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1e5      	bne.n	800457a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	3314      	adds	r3, #20
 80045b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b8:	e853 3f00 	ldrex	r3, [r3]
 80045bc:	623b      	str	r3, [r7, #32]
   return(result);
 80045be:	6a3b      	ldr	r3, [r7, #32]
 80045c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045c4:	663b      	str	r3, [r7, #96]	; 0x60
 80045c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	3314      	adds	r3, #20
 80045cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80045ce:	633a      	str	r2, [r7, #48]	; 0x30
 80045d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045d6:	e841 2300 	strex	r3, r2, [r1]
 80045da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80045dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1e5      	bne.n	80045ae <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80045e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045e4:	2220      	movs	r2, #32
 80045e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d119      	bne.n	8004626 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	330c      	adds	r3, #12
 80045f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	e853 3f00 	ldrex	r3, [r3]
 8004600:	60fb      	str	r3, [r7, #12]
   return(result);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f023 0310 	bic.w	r3, r3, #16
 8004608:	65fb      	str	r3, [r7, #92]	; 0x5c
 800460a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	330c      	adds	r3, #12
 8004610:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004612:	61fa      	str	r2, [r7, #28]
 8004614:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004616:	69b9      	ldr	r1, [r7, #24]
 8004618:	69fa      	ldr	r2, [r7, #28]
 800461a:	e841 2300 	strex	r3, r2, [r1]
 800461e:	617b      	str	r3, [r7, #20]
   return(result);
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1e5      	bne.n	80045f2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	2b01      	cmp	r3, #1
 800462c:	d106      	bne.n	800463c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800462e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004630:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004632:	4619      	mov	r1, r3
 8004634:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004636:	f7fc ff3d 	bl	80014b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800463a:	e002      	b.n	8004642 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800463c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800463e:	f7ff ff53 	bl	80044e8 <HAL_UART_RxCpltCallback>
}
 8004642:	bf00      	nop
 8004644:	3770      	adds	r7, #112	; 0x70
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b084      	sub	sp, #16
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004656:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465c:	2b01      	cmp	r3, #1
 800465e:	d108      	bne.n	8004672 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004664:	085b      	lsrs	r3, r3, #1
 8004666:	b29b      	uxth	r3, r3
 8004668:	4619      	mov	r1, r3
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f7fc ff22 	bl	80014b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004670:	e002      	b.n	8004678 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f7ff ff42 	bl	80044fc <HAL_UART_RxHalfCpltCallback>
}
 8004678:	bf00      	nop
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004688:	2300      	movs	r3, #0
 800468a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004690:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800469c:	2b80      	cmp	r3, #128	; 0x80
 800469e:	bf0c      	ite	eq
 80046a0:	2301      	moveq	r3, #1
 80046a2:	2300      	movne	r3, #0
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b21      	cmp	r3, #33	; 0x21
 80046b2:	d108      	bne.n	80046c6 <UART_DMAError+0x46>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d005      	beq.n	80046c6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2200      	movs	r2, #0
 80046be:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80046c0:	68b8      	ldr	r0, [r7, #8]
 80046c2:	f000 f933 	bl	800492c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d0:	2b40      	cmp	r3, #64	; 0x40
 80046d2:	bf0c      	ite	eq
 80046d4:	2301      	moveq	r3, #1
 80046d6:	2300      	movne	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b22      	cmp	r3, #34	; 0x22
 80046e6:	d108      	bne.n	80046fa <UART_DMAError+0x7a>
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d005      	beq.n	80046fa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2200      	movs	r2, #0
 80046f2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80046f4:	68b8      	ldr	r0, [r7, #8]
 80046f6:	f000 f941 	bl	800497c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	f043 0210 	orr.w	r2, r3, #16
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004706:	68b8      	ldr	r0, [r7, #8]
 8004708:	f7ff ff02 	bl	8004510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800470c:	bf00      	nop
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b090      	sub	sp, #64	; 0x40
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	603b      	str	r3, [r7, #0]
 8004720:	4613      	mov	r3, r2
 8004722:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004724:	e050      	b.n	80047c8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472c:	d04c      	beq.n	80047c8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800472e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004730:	2b00      	cmp	r3, #0
 8004732:	d007      	beq.n	8004744 <UART_WaitOnFlagUntilTimeout+0x30>
 8004734:	f7fd fafa 	bl	8001d2c <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004740:	429a      	cmp	r2, r3
 8004742:	d241      	bcs.n	80047c8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	330c      	adds	r3, #12
 800474a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474e:	e853 3f00 	ldrex	r3, [r3]
 8004752:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004756:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800475a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	330c      	adds	r3, #12
 8004762:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004764:	637a      	str	r2, [r7, #52]	; 0x34
 8004766:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004768:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800476a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800476c:	e841 2300 	strex	r3, r2, [r1]
 8004770:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004774:	2b00      	cmp	r3, #0
 8004776:	d1e5      	bne.n	8004744 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	3314      	adds	r3, #20
 800477e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	e853 3f00 	ldrex	r3, [r3]
 8004786:	613b      	str	r3, [r7, #16]
   return(result);
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	f023 0301 	bic.w	r3, r3, #1
 800478e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3314      	adds	r3, #20
 8004796:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004798:	623a      	str	r2, [r7, #32]
 800479a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479c:	69f9      	ldr	r1, [r7, #28]
 800479e:	6a3a      	ldr	r2, [r7, #32]
 80047a0:	e841 2300 	strex	r3, r2, [r1]
 80047a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1e5      	bne.n	8004778 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2220      	movs	r2, #32
 80047b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2220      	movs	r2, #32
 80047b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e00f      	b.n	80047e8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	4013      	ands	r3, r2
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	bf0c      	ite	eq
 80047d8:	2301      	moveq	r3, #1
 80047da:	2300      	movne	r3, #0
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	461a      	mov	r2, r3
 80047e0:	79fb      	ldrb	r3, [r7, #7]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d09f      	beq.n	8004726 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3740      	adds	r7, #64	; 0x40
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b098      	sub	sp, #96	; 0x60
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	4613      	mov	r3, r2
 80047fc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	88fa      	ldrh	r2, [r7, #6]
 8004808:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2222      	movs	r2, #34	; 0x22
 8004814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481c:	4a40      	ldr	r2, [pc, #256]	; (8004920 <UART_Start_Receive_DMA+0x130>)
 800481e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004824:	4a3f      	ldr	r2, [pc, #252]	; (8004924 <UART_Start_Receive_DMA+0x134>)
 8004826:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482c:	4a3e      	ldr	r2, [pc, #248]	; (8004928 <UART_Start_Receive_DMA+0x138>)
 800482e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004834:	2200      	movs	r2, #0
 8004836:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004838:	f107 0308 	add.w	r3, r7, #8
 800483c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	3304      	adds	r3, #4
 8004848:	4619      	mov	r1, r3
 800484a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	88fb      	ldrh	r3, [r7, #6]
 8004850:	f7fd fcc8 	bl	80021e4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004854:	2300      	movs	r3, #0
 8004856:	613b      	str	r3, [r7, #16]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	613b      	str	r3, [r7, #16]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	613b      	str	r3, [r7, #16]
 8004868:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d019      	beq.n	80048ae <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	330c      	adds	r3, #12
 8004880:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004882:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004884:	e853 3f00 	ldrex	r3, [r3]
 8004888:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800488a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800488c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004890:	65bb      	str	r3, [r7, #88]	; 0x58
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	330c      	adds	r3, #12
 8004898:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800489a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800489c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800489e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80048a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048a2:	e841 2300 	strex	r3, r2, [r1]
 80048a6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80048a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1e5      	bne.n	800487a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	3314      	adds	r3, #20
 80048b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b8:	e853 3f00 	ldrex	r3, [r3]
 80048bc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80048be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c0:	f043 0301 	orr.w	r3, r3, #1
 80048c4:	657b      	str	r3, [r7, #84]	; 0x54
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	3314      	adds	r3, #20
 80048cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80048ce:	63ba      	str	r2, [r7, #56]	; 0x38
 80048d0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048d6:	e841 2300 	strex	r3, r2, [r1]
 80048da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1e5      	bne.n	80048ae <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	3314      	adds	r3, #20
 80048e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	e853 3f00 	ldrex	r3, [r3]
 80048f0:	617b      	str	r3, [r7, #20]
   return(result);
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048f8:	653b      	str	r3, [r7, #80]	; 0x50
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	3314      	adds	r3, #20
 8004900:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004902:	627a      	str	r2, [r7, #36]	; 0x24
 8004904:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004906:	6a39      	ldr	r1, [r7, #32]
 8004908:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800490a:	e841 2300 	strex	r3, r2, [r1]
 800490e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1e5      	bne.n	80048e2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3760      	adds	r7, #96	; 0x60
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	08004525 	.word	0x08004525
 8004924:	0800464b 	.word	0x0800464b
 8004928:	08004681 	.word	0x08004681

0800492c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800492c:	b480      	push	{r7}
 800492e:	b089      	sub	sp, #36	; 0x24
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	330c      	adds	r3, #12
 800493a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	e853 3f00 	ldrex	r3, [r3]
 8004942:	60bb      	str	r3, [r7, #8]
   return(result);
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800494a:	61fb      	str	r3, [r7, #28]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	330c      	adds	r3, #12
 8004952:	69fa      	ldr	r2, [r7, #28]
 8004954:	61ba      	str	r2, [r7, #24]
 8004956:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004958:	6979      	ldr	r1, [r7, #20]
 800495a:	69ba      	ldr	r2, [r7, #24]
 800495c:	e841 2300 	strex	r3, r2, [r1]
 8004960:	613b      	str	r3, [r7, #16]
   return(result);
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1e5      	bne.n	8004934 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004970:	bf00      	nop
 8004972:	3724      	adds	r7, #36	; 0x24
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800497c:	b480      	push	{r7}
 800497e:	b095      	sub	sp, #84	; 0x54
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	330c      	adds	r3, #12
 800498a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800498c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800498e:	e853 3f00 	ldrex	r3, [r3]
 8004992:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004996:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800499a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	330c      	adds	r3, #12
 80049a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049a4:	643a      	str	r2, [r7, #64]	; 0x40
 80049a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80049aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049ac:	e841 2300 	strex	r3, r2, [r1]
 80049b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d1e5      	bne.n	8004984 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3314      	adds	r3, #20
 80049be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	e853 3f00 	ldrex	r3, [r3]
 80049c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	f023 0301 	bic.w	r3, r3, #1
 80049ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3314      	adds	r3, #20
 80049d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80049da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049e0:	e841 2300 	strex	r3, r2, [r1]
 80049e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1e5      	bne.n	80049b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d119      	bne.n	8004a28 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	330c      	adds	r3, #12
 80049fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	e853 3f00 	ldrex	r3, [r3]
 8004a02:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	f023 0310 	bic.w	r3, r3, #16
 8004a0a:	647b      	str	r3, [r7, #68]	; 0x44
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	330c      	adds	r3, #12
 8004a12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a14:	61ba      	str	r2, [r7, #24]
 8004a16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a18:	6979      	ldr	r1, [r7, #20]
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	e841 2300 	strex	r3, r2, [r1]
 8004a20:	613b      	str	r3, [r7, #16]
   return(result);
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1e5      	bne.n	80049f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004a36:	bf00      	nop
 8004a38:	3754      	adds	r7, #84	; 0x54
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr

08004a42 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b084      	sub	sp, #16
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2200      	movs	r2, #0
 8004a54:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a5c:	68f8      	ldr	r0, [r7, #12]
 8004a5e:	f7ff fd57 	bl	8004510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a62:	bf00      	nop
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004a6a:	b480      	push	{r7}
 8004a6c:	b085      	sub	sp, #20
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b21      	cmp	r3, #33	; 0x21
 8004a7c:	d13e      	bne.n	8004afc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a86:	d114      	bne.n	8004ab2 <UART_Transmit_IT+0x48>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d110      	bne.n	8004ab2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	881b      	ldrh	r3, [r3, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aa4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	1c9a      	adds	r2, r3, #2
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	621a      	str	r2, [r3, #32]
 8004ab0:	e008      	b.n	8004ac4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	1c59      	adds	r1, r3, #1
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	6211      	str	r1, [r2, #32]
 8004abc:	781a      	ldrb	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	3b01      	subs	r3, #1
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d10f      	bne.n	8004af8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68da      	ldr	r2, [r3, #12]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ae6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68da      	ldr	r2, [r3, #12]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004af6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004af8:	2300      	movs	r3, #0
 8004afa:	e000      	b.n	8004afe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004afc:	2302      	movs	r3, #2
  }
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b082      	sub	sp, #8
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68da      	ldr	r2, [r3, #12]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2220      	movs	r2, #32
 8004b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f7ff fcd2 	bl	80044d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b08c      	sub	sp, #48	; 0x30
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b22      	cmp	r3, #34	; 0x22
 8004b4c:	f040 80ab 	bne.w	8004ca6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b58:	d117      	bne.n	8004b8a <UART_Receive_IT+0x50>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d113      	bne.n	8004b8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004b62:	2300      	movs	r3, #0
 8004b64:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b82:	1c9a      	adds	r2, r3, #2
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	629a      	str	r2, [r3, #40]	; 0x28
 8004b88:	e026      	b.n	8004bd8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004b90:	2300      	movs	r3, #0
 8004b92:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b9c:	d007      	beq.n	8004bae <UART_Receive_IT+0x74>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10a      	bne.n	8004bbc <UART_Receive_IT+0x82>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d106      	bne.n	8004bbc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	b2da      	uxtb	r2, r3
 8004bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb8:	701a      	strb	r2, [r3, #0]
 8004bba:	e008      	b.n	8004bce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004bc8:	b2da      	uxtb	r2, r3
 8004bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bcc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd2:	1c5a      	adds	r2, r3, #1
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	3b01      	subs	r3, #1
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	4619      	mov	r1, r3
 8004be6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d15a      	bne.n	8004ca2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68da      	ldr	r2, [r3, #12]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0220 	bic.w	r2, r2, #32
 8004bfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68da      	ldr	r2, [r3, #12]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695a      	ldr	r2, [r3, #20]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0201 	bic.w	r2, r2, #1
 8004c1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2220      	movs	r2, #32
 8004c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d135      	bne.n	8004c98 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	330c      	adds	r3, #12
 8004c38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	e853 3f00 	ldrex	r3, [r3]
 8004c40:	613b      	str	r3, [r7, #16]
   return(result);
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	f023 0310 	bic.w	r3, r3, #16
 8004c48:	627b      	str	r3, [r7, #36]	; 0x24
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	330c      	adds	r3, #12
 8004c50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c52:	623a      	str	r2, [r7, #32]
 8004c54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c56:	69f9      	ldr	r1, [r7, #28]
 8004c58:	6a3a      	ldr	r2, [r7, #32]
 8004c5a:	e841 2300 	strex	r3, r2, [r1]
 8004c5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1e5      	bne.n	8004c32 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0310 	and.w	r3, r3, #16
 8004c70:	2b10      	cmp	r3, #16
 8004c72:	d10a      	bne.n	8004c8a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c74:	2300      	movs	r3, #0
 8004c76:	60fb      	str	r3, [r7, #12]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004c8e:	4619      	mov	r1, r3
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f7fc fc0f 	bl	80014b4 <HAL_UARTEx_RxEventCallback>
 8004c96:	e002      	b.n	8004c9e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7ff fc25 	bl	80044e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	e002      	b.n	8004ca8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	e000      	b.n	8004ca8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004ca6:	2302      	movs	r3, #2
  }
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3730      	adds	r7, #48	; 0x30
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cb4:	b0c0      	sub	sp, #256	; 0x100
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ccc:	68d9      	ldr	r1, [r3, #12]
 8004cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	ea40 0301 	orr.w	r3, r0, r1
 8004cd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004d08:	f021 010c 	bic.w	r1, r1, #12
 8004d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d16:	430b      	orrs	r3, r1
 8004d18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d2a:	6999      	ldr	r1, [r3, #24]
 8004d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	ea40 0301 	orr.w	r3, r0, r1
 8004d36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	4b8f      	ldr	r3, [pc, #572]	; (8004f7c <UART_SetConfig+0x2cc>)
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d005      	beq.n	8004d50 <UART_SetConfig+0xa0>
 8004d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	4b8d      	ldr	r3, [pc, #564]	; (8004f80 <UART_SetConfig+0x2d0>)
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d104      	bne.n	8004d5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d50:	f7fe f9e4 	bl	800311c <HAL_RCC_GetPCLK2Freq>
 8004d54:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d58:	e003      	b.n	8004d62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d5a:	f7fe f9cb 	bl	80030f4 <HAL_RCC_GetPCLK1Freq>
 8004d5e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d66:	69db      	ldr	r3, [r3, #28]
 8004d68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d6c:	f040 810c 	bne.w	8004f88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d74:	2200      	movs	r2, #0
 8004d76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d7a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d82:	4622      	mov	r2, r4
 8004d84:	462b      	mov	r3, r5
 8004d86:	1891      	adds	r1, r2, r2
 8004d88:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d8a:	415b      	adcs	r3, r3
 8004d8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d92:	4621      	mov	r1, r4
 8004d94:	eb12 0801 	adds.w	r8, r2, r1
 8004d98:	4629      	mov	r1, r5
 8004d9a:	eb43 0901 	adc.w	r9, r3, r1
 8004d9e:	f04f 0200 	mov.w	r2, #0
 8004da2:	f04f 0300 	mov.w	r3, #0
 8004da6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004daa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004db2:	4690      	mov	r8, r2
 8004db4:	4699      	mov	r9, r3
 8004db6:	4623      	mov	r3, r4
 8004db8:	eb18 0303 	adds.w	r3, r8, r3
 8004dbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004dc0:	462b      	mov	r3, r5
 8004dc2:	eb49 0303 	adc.w	r3, r9, r3
 8004dc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004dd6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004dda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004dde:	460b      	mov	r3, r1
 8004de0:	18db      	adds	r3, r3, r3
 8004de2:	653b      	str	r3, [r7, #80]	; 0x50
 8004de4:	4613      	mov	r3, r2
 8004de6:	eb42 0303 	adc.w	r3, r2, r3
 8004dea:	657b      	str	r3, [r7, #84]	; 0x54
 8004dec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004df0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004df4:	f7fb fa64 	bl	80002c0 <__aeabi_uldivmod>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4b61      	ldr	r3, [pc, #388]	; (8004f84 <UART_SetConfig+0x2d4>)
 8004dfe:	fba3 2302 	umull	r2, r3, r3, r2
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	011c      	lsls	r4, r3, #4
 8004e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e10:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004e14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004e18:	4642      	mov	r2, r8
 8004e1a:	464b      	mov	r3, r9
 8004e1c:	1891      	adds	r1, r2, r2
 8004e1e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004e20:	415b      	adcs	r3, r3
 8004e22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e28:	4641      	mov	r1, r8
 8004e2a:	eb12 0a01 	adds.w	sl, r2, r1
 8004e2e:	4649      	mov	r1, r9
 8004e30:	eb43 0b01 	adc.w	fp, r3, r1
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e48:	4692      	mov	sl, r2
 8004e4a:	469b      	mov	fp, r3
 8004e4c:	4643      	mov	r3, r8
 8004e4e:	eb1a 0303 	adds.w	r3, sl, r3
 8004e52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e56:	464b      	mov	r3, r9
 8004e58:	eb4b 0303 	adc.w	r3, fp, r3
 8004e5c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e6c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e74:	460b      	mov	r3, r1
 8004e76:	18db      	adds	r3, r3, r3
 8004e78:	643b      	str	r3, [r7, #64]	; 0x40
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	eb42 0303 	adc.w	r3, r2, r3
 8004e80:	647b      	str	r3, [r7, #68]	; 0x44
 8004e82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e8a:	f7fb fa19 	bl	80002c0 <__aeabi_uldivmod>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	460b      	mov	r3, r1
 8004e92:	4611      	mov	r1, r2
 8004e94:	4b3b      	ldr	r3, [pc, #236]	; (8004f84 <UART_SetConfig+0x2d4>)
 8004e96:	fba3 2301 	umull	r2, r3, r3, r1
 8004e9a:	095b      	lsrs	r3, r3, #5
 8004e9c:	2264      	movs	r2, #100	; 0x64
 8004e9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ea2:	1acb      	subs	r3, r1, r3
 8004ea4:	00db      	lsls	r3, r3, #3
 8004ea6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004eaa:	4b36      	ldr	r3, [pc, #216]	; (8004f84 <UART_SetConfig+0x2d4>)
 8004eac:	fba3 2302 	umull	r2, r3, r3, r2
 8004eb0:	095b      	lsrs	r3, r3, #5
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004eb8:	441c      	add	r4, r3
 8004eba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ec4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004ec8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ecc:	4642      	mov	r2, r8
 8004ece:	464b      	mov	r3, r9
 8004ed0:	1891      	adds	r1, r2, r2
 8004ed2:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ed4:	415b      	adcs	r3, r3
 8004ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ed8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004edc:	4641      	mov	r1, r8
 8004ede:	1851      	adds	r1, r2, r1
 8004ee0:	6339      	str	r1, [r7, #48]	; 0x30
 8004ee2:	4649      	mov	r1, r9
 8004ee4:	414b      	adcs	r3, r1
 8004ee6:	637b      	str	r3, [r7, #52]	; 0x34
 8004ee8:	f04f 0200 	mov.w	r2, #0
 8004eec:	f04f 0300 	mov.w	r3, #0
 8004ef0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ef4:	4659      	mov	r1, fp
 8004ef6:	00cb      	lsls	r3, r1, #3
 8004ef8:	4651      	mov	r1, sl
 8004efa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004efe:	4651      	mov	r1, sl
 8004f00:	00ca      	lsls	r2, r1, #3
 8004f02:	4610      	mov	r0, r2
 8004f04:	4619      	mov	r1, r3
 8004f06:	4603      	mov	r3, r0
 8004f08:	4642      	mov	r2, r8
 8004f0a:	189b      	adds	r3, r3, r2
 8004f0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f10:	464b      	mov	r3, r9
 8004f12:	460a      	mov	r2, r1
 8004f14:	eb42 0303 	adc.w	r3, r2, r3
 8004f18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f28:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f30:	460b      	mov	r3, r1
 8004f32:	18db      	adds	r3, r3, r3
 8004f34:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f36:	4613      	mov	r3, r2
 8004f38:	eb42 0303 	adc.w	r3, r2, r3
 8004f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004f46:	f7fb f9bb 	bl	80002c0 <__aeabi_uldivmod>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	4b0d      	ldr	r3, [pc, #52]	; (8004f84 <UART_SetConfig+0x2d4>)
 8004f50:	fba3 1302 	umull	r1, r3, r3, r2
 8004f54:	095b      	lsrs	r3, r3, #5
 8004f56:	2164      	movs	r1, #100	; 0x64
 8004f58:	fb01 f303 	mul.w	r3, r1, r3
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	3332      	adds	r3, #50	; 0x32
 8004f62:	4a08      	ldr	r2, [pc, #32]	; (8004f84 <UART_SetConfig+0x2d4>)
 8004f64:	fba2 2303 	umull	r2, r3, r2, r3
 8004f68:	095b      	lsrs	r3, r3, #5
 8004f6a:	f003 0207 	and.w	r2, r3, #7
 8004f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4422      	add	r2, r4
 8004f76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f78:	e105      	b.n	8005186 <UART_SetConfig+0x4d6>
 8004f7a:	bf00      	nop
 8004f7c:	40011000 	.word	0x40011000
 8004f80:	40011400 	.word	0x40011400
 8004f84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f92:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004f96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004f9a:	4642      	mov	r2, r8
 8004f9c:	464b      	mov	r3, r9
 8004f9e:	1891      	adds	r1, r2, r2
 8004fa0:	6239      	str	r1, [r7, #32]
 8004fa2:	415b      	adcs	r3, r3
 8004fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8004fa6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004faa:	4641      	mov	r1, r8
 8004fac:	1854      	adds	r4, r2, r1
 8004fae:	4649      	mov	r1, r9
 8004fb0:	eb43 0501 	adc.w	r5, r3, r1
 8004fb4:	f04f 0200 	mov.w	r2, #0
 8004fb8:	f04f 0300 	mov.w	r3, #0
 8004fbc:	00eb      	lsls	r3, r5, #3
 8004fbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fc2:	00e2      	lsls	r2, r4, #3
 8004fc4:	4614      	mov	r4, r2
 8004fc6:	461d      	mov	r5, r3
 8004fc8:	4643      	mov	r3, r8
 8004fca:	18e3      	adds	r3, r4, r3
 8004fcc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fd0:	464b      	mov	r3, r9
 8004fd2:	eb45 0303 	adc.w	r3, r5, r3
 8004fd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fe6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004fea:	f04f 0200 	mov.w	r2, #0
 8004fee:	f04f 0300 	mov.w	r3, #0
 8004ff2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004ff6:	4629      	mov	r1, r5
 8004ff8:	008b      	lsls	r3, r1, #2
 8004ffa:	4621      	mov	r1, r4
 8004ffc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005000:	4621      	mov	r1, r4
 8005002:	008a      	lsls	r2, r1, #2
 8005004:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005008:	f7fb f95a 	bl	80002c0 <__aeabi_uldivmod>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	4b60      	ldr	r3, [pc, #384]	; (8005194 <UART_SetConfig+0x4e4>)
 8005012:	fba3 2302 	umull	r2, r3, r3, r2
 8005016:	095b      	lsrs	r3, r3, #5
 8005018:	011c      	lsls	r4, r3, #4
 800501a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800501e:	2200      	movs	r2, #0
 8005020:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005024:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005028:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800502c:	4642      	mov	r2, r8
 800502e:	464b      	mov	r3, r9
 8005030:	1891      	adds	r1, r2, r2
 8005032:	61b9      	str	r1, [r7, #24]
 8005034:	415b      	adcs	r3, r3
 8005036:	61fb      	str	r3, [r7, #28]
 8005038:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800503c:	4641      	mov	r1, r8
 800503e:	1851      	adds	r1, r2, r1
 8005040:	6139      	str	r1, [r7, #16]
 8005042:	4649      	mov	r1, r9
 8005044:	414b      	adcs	r3, r1
 8005046:	617b      	str	r3, [r7, #20]
 8005048:	f04f 0200 	mov.w	r2, #0
 800504c:	f04f 0300 	mov.w	r3, #0
 8005050:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005054:	4659      	mov	r1, fp
 8005056:	00cb      	lsls	r3, r1, #3
 8005058:	4651      	mov	r1, sl
 800505a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800505e:	4651      	mov	r1, sl
 8005060:	00ca      	lsls	r2, r1, #3
 8005062:	4610      	mov	r0, r2
 8005064:	4619      	mov	r1, r3
 8005066:	4603      	mov	r3, r0
 8005068:	4642      	mov	r2, r8
 800506a:	189b      	adds	r3, r3, r2
 800506c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005070:	464b      	mov	r3, r9
 8005072:	460a      	mov	r2, r1
 8005074:	eb42 0303 	adc.w	r3, r2, r3
 8005078:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800507c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	67bb      	str	r3, [r7, #120]	; 0x78
 8005086:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005088:	f04f 0200 	mov.w	r2, #0
 800508c:	f04f 0300 	mov.w	r3, #0
 8005090:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005094:	4649      	mov	r1, r9
 8005096:	008b      	lsls	r3, r1, #2
 8005098:	4641      	mov	r1, r8
 800509a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800509e:	4641      	mov	r1, r8
 80050a0:	008a      	lsls	r2, r1, #2
 80050a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80050a6:	f7fb f90b 	bl	80002c0 <__aeabi_uldivmod>
 80050aa:	4602      	mov	r2, r0
 80050ac:	460b      	mov	r3, r1
 80050ae:	4b39      	ldr	r3, [pc, #228]	; (8005194 <UART_SetConfig+0x4e4>)
 80050b0:	fba3 1302 	umull	r1, r3, r3, r2
 80050b4:	095b      	lsrs	r3, r3, #5
 80050b6:	2164      	movs	r1, #100	; 0x64
 80050b8:	fb01 f303 	mul.w	r3, r1, r3
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	011b      	lsls	r3, r3, #4
 80050c0:	3332      	adds	r3, #50	; 0x32
 80050c2:	4a34      	ldr	r2, [pc, #208]	; (8005194 <UART_SetConfig+0x4e4>)
 80050c4:	fba2 2303 	umull	r2, r3, r2, r3
 80050c8:	095b      	lsrs	r3, r3, #5
 80050ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050ce:	441c      	add	r4, r3
 80050d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050d4:	2200      	movs	r2, #0
 80050d6:	673b      	str	r3, [r7, #112]	; 0x70
 80050d8:	677a      	str	r2, [r7, #116]	; 0x74
 80050da:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80050de:	4642      	mov	r2, r8
 80050e0:	464b      	mov	r3, r9
 80050e2:	1891      	adds	r1, r2, r2
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	415b      	adcs	r3, r3
 80050e8:	60fb      	str	r3, [r7, #12]
 80050ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050ee:	4641      	mov	r1, r8
 80050f0:	1851      	adds	r1, r2, r1
 80050f2:	6039      	str	r1, [r7, #0]
 80050f4:	4649      	mov	r1, r9
 80050f6:	414b      	adcs	r3, r1
 80050f8:	607b      	str	r3, [r7, #4]
 80050fa:	f04f 0200 	mov.w	r2, #0
 80050fe:	f04f 0300 	mov.w	r3, #0
 8005102:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005106:	4659      	mov	r1, fp
 8005108:	00cb      	lsls	r3, r1, #3
 800510a:	4651      	mov	r1, sl
 800510c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005110:	4651      	mov	r1, sl
 8005112:	00ca      	lsls	r2, r1, #3
 8005114:	4610      	mov	r0, r2
 8005116:	4619      	mov	r1, r3
 8005118:	4603      	mov	r3, r0
 800511a:	4642      	mov	r2, r8
 800511c:	189b      	adds	r3, r3, r2
 800511e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005120:	464b      	mov	r3, r9
 8005122:	460a      	mov	r2, r1
 8005124:	eb42 0303 	adc.w	r3, r2, r3
 8005128:	66fb      	str	r3, [r7, #108]	; 0x6c
 800512a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	663b      	str	r3, [r7, #96]	; 0x60
 8005134:	667a      	str	r2, [r7, #100]	; 0x64
 8005136:	f04f 0200 	mov.w	r2, #0
 800513a:	f04f 0300 	mov.w	r3, #0
 800513e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005142:	4649      	mov	r1, r9
 8005144:	008b      	lsls	r3, r1, #2
 8005146:	4641      	mov	r1, r8
 8005148:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800514c:	4641      	mov	r1, r8
 800514e:	008a      	lsls	r2, r1, #2
 8005150:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005154:	f7fb f8b4 	bl	80002c0 <__aeabi_uldivmod>
 8005158:	4602      	mov	r2, r0
 800515a:	460b      	mov	r3, r1
 800515c:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <UART_SetConfig+0x4e4>)
 800515e:	fba3 1302 	umull	r1, r3, r3, r2
 8005162:	095b      	lsrs	r3, r3, #5
 8005164:	2164      	movs	r1, #100	; 0x64
 8005166:	fb01 f303 	mul.w	r3, r1, r3
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	011b      	lsls	r3, r3, #4
 800516e:	3332      	adds	r3, #50	; 0x32
 8005170:	4a08      	ldr	r2, [pc, #32]	; (8005194 <UART_SetConfig+0x4e4>)
 8005172:	fba2 2303 	umull	r2, r3, r2, r3
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	f003 020f 	and.w	r2, r3, #15
 800517c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4422      	add	r2, r4
 8005184:	609a      	str	r2, [r3, #8]
}
 8005186:	bf00      	nop
 8005188:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800518c:	46bd      	mov	sp, r7
 800518e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005192:	bf00      	nop
 8005194:	51eb851f 	.word	0x51eb851f

08005198 <__errno>:
 8005198:	4b01      	ldr	r3, [pc, #4]	; (80051a0 <__errno+0x8>)
 800519a:	6818      	ldr	r0, [r3, #0]
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	20000010 	.word	0x20000010

080051a4 <__libc_init_array>:
 80051a4:	b570      	push	{r4, r5, r6, lr}
 80051a6:	4d0d      	ldr	r5, [pc, #52]	; (80051dc <__libc_init_array+0x38>)
 80051a8:	4c0d      	ldr	r4, [pc, #52]	; (80051e0 <__libc_init_array+0x3c>)
 80051aa:	1b64      	subs	r4, r4, r5
 80051ac:	10a4      	asrs	r4, r4, #2
 80051ae:	2600      	movs	r6, #0
 80051b0:	42a6      	cmp	r6, r4
 80051b2:	d109      	bne.n	80051c8 <__libc_init_array+0x24>
 80051b4:	4d0b      	ldr	r5, [pc, #44]	; (80051e4 <__libc_init_array+0x40>)
 80051b6:	4c0c      	ldr	r4, [pc, #48]	; (80051e8 <__libc_init_array+0x44>)
 80051b8:	f000 fc96 	bl	8005ae8 <_init>
 80051bc:	1b64      	subs	r4, r4, r5
 80051be:	10a4      	asrs	r4, r4, #2
 80051c0:	2600      	movs	r6, #0
 80051c2:	42a6      	cmp	r6, r4
 80051c4:	d105      	bne.n	80051d2 <__libc_init_array+0x2e>
 80051c6:	bd70      	pop	{r4, r5, r6, pc}
 80051c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051cc:	4798      	blx	r3
 80051ce:	3601      	adds	r6, #1
 80051d0:	e7ee      	b.n	80051b0 <__libc_init_array+0xc>
 80051d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80051d6:	4798      	blx	r3
 80051d8:	3601      	adds	r6, #1
 80051da:	e7f2      	b.n	80051c2 <__libc_init_array+0x1e>
 80051dc:	08005d3c 	.word	0x08005d3c
 80051e0:	08005d3c 	.word	0x08005d3c
 80051e4:	08005d3c 	.word	0x08005d3c
 80051e8:	08005d40 	.word	0x08005d40

080051ec <free>:
 80051ec:	4b02      	ldr	r3, [pc, #8]	; (80051f8 <free+0xc>)
 80051ee:	4601      	mov	r1, r0
 80051f0:	6818      	ldr	r0, [r3, #0]
 80051f2:	f000 b80b 	b.w	800520c <_free_r>
 80051f6:	bf00      	nop
 80051f8:	20000010 	.word	0x20000010

080051fc <memset>:
 80051fc:	4402      	add	r2, r0
 80051fe:	4603      	mov	r3, r0
 8005200:	4293      	cmp	r3, r2
 8005202:	d100      	bne.n	8005206 <memset+0xa>
 8005204:	4770      	bx	lr
 8005206:	f803 1b01 	strb.w	r1, [r3], #1
 800520a:	e7f9      	b.n	8005200 <memset+0x4>

0800520c <_free_r>:
 800520c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800520e:	2900      	cmp	r1, #0
 8005210:	d044      	beq.n	800529c <_free_r+0x90>
 8005212:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005216:	9001      	str	r0, [sp, #4]
 8005218:	2b00      	cmp	r3, #0
 800521a:	f1a1 0404 	sub.w	r4, r1, #4
 800521e:	bfb8      	it	lt
 8005220:	18e4      	addlt	r4, r4, r3
 8005222:	f000 f903 	bl	800542c <__malloc_lock>
 8005226:	4a1e      	ldr	r2, [pc, #120]	; (80052a0 <_free_r+0x94>)
 8005228:	9801      	ldr	r0, [sp, #4]
 800522a:	6813      	ldr	r3, [r2, #0]
 800522c:	b933      	cbnz	r3, 800523c <_free_r+0x30>
 800522e:	6063      	str	r3, [r4, #4]
 8005230:	6014      	str	r4, [r2, #0]
 8005232:	b003      	add	sp, #12
 8005234:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005238:	f000 b8fe 	b.w	8005438 <__malloc_unlock>
 800523c:	42a3      	cmp	r3, r4
 800523e:	d908      	bls.n	8005252 <_free_r+0x46>
 8005240:	6825      	ldr	r5, [r4, #0]
 8005242:	1961      	adds	r1, r4, r5
 8005244:	428b      	cmp	r3, r1
 8005246:	bf01      	itttt	eq
 8005248:	6819      	ldreq	r1, [r3, #0]
 800524a:	685b      	ldreq	r3, [r3, #4]
 800524c:	1949      	addeq	r1, r1, r5
 800524e:	6021      	streq	r1, [r4, #0]
 8005250:	e7ed      	b.n	800522e <_free_r+0x22>
 8005252:	461a      	mov	r2, r3
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	b10b      	cbz	r3, 800525c <_free_r+0x50>
 8005258:	42a3      	cmp	r3, r4
 800525a:	d9fa      	bls.n	8005252 <_free_r+0x46>
 800525c:	6811      	ldr	r1, [r2, #0]
 800525e:	1855      	adds	r5, r2, r1
 8005260:	42a5      	cmp	r5, r4
 8005262:	d10b      	bne.n	800527c <_free_r+0x70>
 8005264:	6824      	ldr	r4, [r4, #0]
 8005266:	4421      	add	r1, r4
 8005268:	1854      	adds	r4, r2, r1
 800526a:	42a3      	cmp	r3, r4
 800526c:	6011      	str	r1, [r2, #0]
 800526e:	d1e0      	bne.n	8005232 <_free_r+0x26>
 8005270:	681c      	ldr	r4, [r3, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	6053      	str	r3, [r2, #4]
 8005276:	4421      	add	r1, r4
 8005278:	6011      	str	r1, [r2, #0]
 800527a:	e7da      	b.n	8005232 <_free_r+0x26>
 800527c:	d902      	bls.n	8005284 <_free_r+0x78>
 800527e:	230c      	movs	r3, #12
 8005280:	6003      	str	r3, [r0, #0]
 8005282:	e7d6      	b.n	8005232 <_free_r+0x26>
 8005284:	6825      	ldr	r5, [r4, #0]
 8005286:	1961      	adds	r1, r4, r5
 8005288:	428b      	cmp	r3, r1
 800528a:	bf04      	itt	eq
 800528c:	6819      	ldreq	r1, [r3, #0]
 800528e:	685b      	ldreq	r3, [r3, #4]
 8005290:	6063      	str	r3, [r4, #4]
 8005292:	bf04      	itt	eq
 8005294:	1949      	addeq	r1, r1, r5
 8005296:	6021      	streq	r1, [r4, #0]
 8005298:	6054      	str	r4, [r2, #4]
 800529a:	e7ca      	b.n	8005232 <_free_r+0x26>
 800529c:	b003      	add	sp, #12
 800529e:	bd30      	pop	{r4, r5, pc}
 80052a0:	20000208 	.word	0x20000208

080052a4 <sbrk_aligned>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	4e0e      	ldr	r6, [pc, #56]	; (80052e0 <sbrk_aligned+0x3c>)
 80052a8:	460c      	mov	r4, r1
 80052aa:	6831      	ldr	r1, [r6, #0]
 80052ac:	4605      	mov	r5, r0
 80052ae:	b911      	cbnz	r1, 80052b6 <sbrk_aligned+0x12>
 80052b0:	f000 f88c 	bl	80053cc <_sbrk_r>
 80052b4:	6030      	str	r0, [r6, #0]
 80052b6:	4621      	mov	r1, r4
 80052b8:	4628      	mov	r0, r5
 80052ba:	f000 f887 	bl	80053cc <_sbrk_r>
 80052be:	1c43      	adds	r3, r0, #1
 80052c0:	d00a      	beq.n	80052d8 <sbrk_aligned+0x34>
 80052c2:	1cc4      	adds	r4, r0, #3
 80052c4:	f024 0403 	bic.w	r4, r4, #3
 80052c8:	42a0      	cmp	r0, r4
 80052ca:	d007      	beq.n	80052dc <sbrk_aligned+0x38>
 80052cc:	1a21      	subs	r1, r4, r0
 80052ce:	4628      	mov	r0, r5
 80052d0:	f000 f87c 	bl	80053cc <_sbrk_r>
 80052d4:	3001      	adds	r0, #1
 80052d6:	d101      	bne.n	80052dc <sbrk_aligned+0x38>
 80052d8:	f04f 34ff 	mov.w	r4, #4294967295
 80052dc:	4620      	mov	r0, r4
 80052de:	bd70      	pop	{r4, r5, r6, pc}
 80052e0:	2000020c 	.word	0x2000020c

080052e4 <_malloc_r>:
 80052e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e8:	1ccd      	adds	r5, r1, #3
 80052ea:	f025 0503 	bic.w	r5, r5, #3
 80052ee:	3508      	adds	r5, #8
 80052f0:	2d0c      	cmp	r5, #12
 80052f2:	bf38      	it	cc
 80052f4:	250c      	movcc	r5, #12
 80052f6:	2d00      	cmp	r5, #0
 80052f8:	4607      	mov	r7, r0
 80052fa:	db01      	blt.n	8005300 <_malloc_r+0x1c>
 80052fc:	42a9      	cmp	r1, r5
 80052fe:	d905      	bls.n	800530c <_malloc_r+0x28>
 8005300:	230c      	movs	r3, #12
 8005302:	603b      	str	r3, [r7, #0]
 8005304:	2600      	movs	r6, #0
 8005306:	4630      	mov	r0, r6
 8005308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800530c:	4e2e      	ldr	r6, [pc, #184]	; (80053c8 <_malloc_r+0xe4>)
 800530e:	f000 f88d 	bl	800542c <__malloc_lock>
 8005312:	6833      	ldr	r3, [r6, #0]
 8005314:	461c      	mov	r4, r3
 8005316:	bb34      	cbnz	r4, 8005366 <_malloc_r+0x82>
 8005318:	4629      	mov	r1, r5
 800531a:	4638      	mov	r0, r7
 800531c:	f7ff ffc2 	bl	80052a4 <sbrk_aligned>
 8005320:	1c43      	adds	r3, r0, #1
 8005322:	4604      	mov	r4, r0
 8005324:	d14d      	bne.n	80053c2 <_malloc_r+0xde>
 8005326:	6834      	ldr	r4, [r6, #0]
 8005328:	4626      	mov	r6, r4
 800532a:	2e00      	cmp	r6, #0
 800532c:	d140      	bne.n	80053b0 <_malloc_r+0xcc>
 800532e:	6823      	ldr	r3, [r4, #0]
 8005330:	4631      	mov	r1, r6
 8005332:	4638      	mov	r0, r7
 8005334:	eb04 0803 	add.w	r8, r4, r3
 8005338:	f000 f848 	bl	80053cc <_sbrk_r>
 800533c:	4580      	cmp	r8, r0
 800533e:	d13a      	bne.n	80053b6 <_malloc_r+0xd2>
 8005340:	6821      	ldr	r1, [r4, #0]
 8005342:	3503      	adds	r5, #3
 8005344:	1a6d      	subs	r5, r5, r1
 8005346:	f025 0503 	bic.w	r5, r5, #3
 800534a:	3508      	adds	r5, #8
 800534c:	2d0c      	cmp	r5, #12
 800534e:	bf38      	it	cc
 8005350:	250c      	movcc	r5, #12
 8005352:	4629      	mov	r1, r5
 8005354:	4638      	mov	r0, r7
 8005356:	f7ff ffa5 	bl	80052a4 <sbrk_aligned>
 800535a:	3001      	adds	r0, #1
 800535c:	d02b      	beq.n	80053b6 <_malloc_r+0xd2>
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	442b      	add	r3, r5
 8005362:	6023      	str	r3, [r4, #0]
 8005364:	e00e      	b.n	8005384 <_malloc_r+0xa0>
 8005366:	6822      	ldr	r2, [r4, #0]
 8005368:	1b52      	subs	r2, r2, r5
 800536a:	d41e      	bmi.n	80053aa <_malloc_r+0xc6>
 800536c:	2a0b      	cmp	r2, #11
 800536e:	d916      	bls.n	800539e <_malloc_r+0xba>
 8005370:	1961      	adds	r1, r4, r5
 8005372:	42a3      	cmp	r3, r4
 8005374:	6025      	str	r5, [r4, #0]
 8005376:	bf18      	it	ne
 8005378:	6059      	strne	r1, [r3, #4]
 800537a:	6863      	ldr	r3, [r4, #4]
 800537c:	bf08      	it	eq
 800537e:	6031      	streq	r1, [r6, #0]
 8005380:	5162      	str	r2, [r4, r5]
 8005382:	604b      	str	r3, [r1, #4]
 8005384:	4638      	mov	r0, r7
 8005386:	f104 060b 	add.w	r6, r4, #11
 800538a:	f000 f855 	bl	8005438 <__malloc_unlock>
 800538e:	f026 0607 	bic.w	r6, r6, #7
 8005392:	1d23      	adds	r3, r4, #4
 8005394:	1af2      	subs	r2, r6, r3
 8005396:	d0b6      	beq.n	8005306 <_malloc_r+0x22>
 8005398:	1b9b      	subs	r3, r3, r6
 800539a:	50a3      	str	r3, [r4, r2]
 800539c:	e7b3      	b.n	8005306 <_malloc_r+0x22>
 800539e:	6862      	ldr	r2, [r4, #4]
 80053a0:	42a3      	cmp	r3, r4
 80053a2:	bf0c      	ite	eq
 80053a4:	6032      	streq	r2, [r6, #0]
 80053a6:	605a      	strne	r2, [r3, #4]
 80053a8:	e7ec      	b.n	8005384 <_malloc_r+0xa0>
 80053aa:	4623      	mov	r3, r4
 80053ac:	6864      	ldr	r4, [r4, #4]
 80053ae:	e7b2      	b.n	8005316 <_malloc_r+0x32>
 80053b0:	4634      	mov	r4, r6
 80053b2:	6876      	ldr	r6, [r6, #4]
 80053b4:	e7b9      	b.n	800532a <_malloc_r+0x46>
 80053b6:	230c      	movs	r3, #12
 80053b8:	603b      	str	r3, [r7, #0]
 80053ba:	4638      	mov	r0, r7
 80053bc:	f000 f83c 	bl	8005438 <__malloc_unlock>
 80053c0:	e7a1      	b.n	8005306 <_malloc_r+0x22>
 80053c2:	6025      	str	r5, [r4, #0]
 80053c4:	e7de      	b.n	8005384 <_malloc_r+0xa0>
 80053c6:	bf00      	nop
 80053c8:	20000208 	.word	0x20000208

080053cc <_sbrk_r>:
 80053cc:	b538      	push	{r3, r4, r5, lr}
 80053ce:	4d06      	ldr	r5, [pc, #24]	; (80053e8 <_sbrk_r+0x1c>)
 80053d0:	2300      	movs	r3, #0
 80053d2:	4604      	mov	r4, r0
 80053d4:	4608      	mov	r0, r1
 80053d6:	602b      	str	r3, [r5, #0]
 80053d8:	f7fc fbd0 	bl	8001b7c <_sbrk>
 80053dc:	1c43      	adds	r3, r0, #1
 80053de:	d102      	bne.n	80053e6 <_sbrk_r+0x1a>
 80053e0:	682b      	ldr	r3, [r5, #0]
 80053e2:	b103      	cbz	r3, 80053e6 <_sbrk_r+0x1a>
 80053e4:	6023      	str	r3, [r4, #0]
 80053e6:	bd38      	pop	{r3, r4, r5, pc}
 80053e8:	20000210 	.word	0x20000210

080053ec <siprintf>:
 80053ec:	b40e      	push	{r1, r2, r3}
 80053ee:	b500      	push	{lr}
 80053f0:	b09c      	sub	sp, #112	; 0x70
 80053f2:	ab1d      	add	r3, sp, #116	; 0x74
 80053f4:	9002      	str	r0, [sp, #8]
 80053f6:	9006      	str	r0, [sp, #24]
 80053f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80053fc:	4809      	ldr	r0, [pc, #36]	; (8005424 <siprintf+0x38>)
 80053fe:	9107      	str	r1, [sp, #28]
 8005400:	9104      	str	r1, [sp, #16]
 8005402:	4909      	ldr	r1, [pc, #36]	; (8005428 <siprintf+0x3c>)
 8005404:	f853 2b04 	ldr.w	r2, [r3], #4
 8005408:	9105      	str	r1, [sp, #20]
 800540a:	6800      	ldr	r0, [r0, #0]
 800540c:	9301      	str	r3, [sp, #4]
 800540e:	a902      	add	r1, sp, #8
 8005410:	f000 f874 	bl	80054fc <_svfiprintf_r>
 8005414:	9b02      	ldr	r3, [sp, #8]
 8005416:	2200      	movs	r2, #0
 8005418:	701a      	strb	r2, [r3, #0]
 800541a:	b01c      	add	sp, #112	; 0x70
 800541c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005420:	b003      	add	sp, #12
 8005422:	4770      	bx	lr
 8005424:	20000010 	.word	0x20000010
 8005428:	ffff0208 	.word	0xffff0208

0800542c <__malloc_lock>:
 800542c:	4801      	ldr	r0, [pc, #4]	; (8005434 <__malloc_lock+0x8>)
 800542e:	f000 baf9 	b.w	8005a24 <__retarget_lock_acquire_recursive>
 8005432:	bf00      	nop
 8005434:	20000214 	.word	0x20000214

08005438 <__malloc_unlock>:
 8005438:	4801      	ldr	r0, [pc, #4]	; (8005440 <__malloc_unlock+0x8>)
 800543a:	f000 baf4 	b.w	8005a26 <__retarget_lock_release_recursive>
 800543e:	bf00      	nop
 8005440:	20000214 	.word	0x20000214

08005444 <__ssputs_r>:
 8005444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005448:	688e      	ldr	r6, [r1, #8]
 800544a:	429e      	cmp	r6, r3
 800544c:	4682      	mov	sl, r0
 800544e:	460c      	mov	r4, r1
 8005450:	4690      	mov	r8, r2
 8005452:	461f      	mov	r7, r3
 8005454:	d838      	bhi.n	80054c8 <__ssputs_r+0x84>
 8005456:	898a      	ldrh	r2, [r1, #12]
 8005458:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800545c:	d032      	beq.n	80054c4 <__ssputs_r+0x80>
 800545e:	6825      	ldr	r5, [r4, #0]
 8005460:	6909      	ldr	r1, [r1, #16]
 8005462:	eba5 0901 	sub.w	r9, r5, r1
 8005466:	6965      	ldr	r5, [r4, #20]
 8005468:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800546c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005470:	3301      	adds	r3, #1
 8005472:	444b      	add	r3, r9
 8005474:	106d      	asrs	r5, r5, #1
 8005476:	429d      	cmp	r5, r3
 8005478:	bf38      	it	cc
 800547a:	461d      	movcc	r5, r3
 800547c:	0553      	lsls	r3, r2, #21
 800547e:	d531      	bpl.n	80054e4 <__ssputs_r+0xa0>
 8005480:	4629      	mov	r1, r5
 8005482:	f7ff ff2f 	bl	80052e4 <_malloc_r>
 8005486:	4606      	mov	r6, r0
 8005488:	b950      	cbnz	r0, 80054a0 <__ssputs_r+0x5c>
 800548a:	230c      	movs	r3, #12
 800548c:	f8ca 3000 	str.w	r3, [sl]
 8005490:	89a3      	ldrh	r3, [r4, #12]
 8005492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005496:	81a3      	strh	r3, [r4, #12]
 8005498:	f04f 30ff 	mov.w	r0, #4294967295
 800549c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a0:	6921      	ldr	r1, [r4, #16]
 80054a2:	464a      	mov	r2, r9
 80054a4:	f000 fac0 	bl	8005a28 <memcpy>
 80054a8:	89a3      	ldrh	r3, [r4, #12]
 80054aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80054ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054b2:	81a3      	strh	r3, [r4, #12]
 80054b4:	6126      	str	r6, [r4, #16]
 80054b6:	6165      	str	r5, [r4, #20]
 80054b8:	444e      	add	r6, r9
 80054ba:	eba5 0509 	sub.w	r5, r5, r9
 80054be:	6026      	str	r6, [r4, #0]
 80054c0:	60a5      	str	r5, [r4, #8]
 80054c2:	463e      	mov	r6, r7
 80054c4:	42be      	cmp	r6, r7
 80054c6:	d900      	bls.n	80054ca <__ssputs_r+0x86>
 80054c8:	463e      	mov	r6, r7
 80054ca:	6820      	ldr	r0, [r4, #0]
 80054cc:	4632      	mov	r2, r6
 80054ce:	4641      	mov	r1, r8
 80054d0:	f000 fab8 	bl	8005a44 <memmove>
 80054d4:	68a3      	ldr	r3, [r4, #8]
 80054d6:	1b9b      	subs	r3, r3, r6
 80054d8:	60a3      	str	r3, [r4, #8]
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	4433      	add	r3, r6
 80054de:	6023      	str	r3, [r4, #0]
 80054e0:	2000      	movs	r0, #0
 80054e2:	e7db      	b.n	800549c <__ssputs_r+0x58>
 80054e4:	462a      	mov	r2, r5
 80054e6:	f000 fac7 	bl	8005a78 <_realloc_r>
 80054ea:	4606      	mov	r6, r0
 80054ec:	2800      	cmp	r0, #0
 80054ee:	d1e1      	bne.n	80054b4 <__ssputs_r+0x70>
 80054f0:	6921      	ldr	r1, [r4, #16]
 80054f2:	4650      	mov	r0, sl
 80054f4:	f7ff fe8a 	bl	800520c <_free_r>
 80054f8:	e7c7      	b.n	800548a <__ssputs_r+0x46>
	...

080054fc <_svfiprintf_r>:
 80054fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005500:	4698      	mov	r8, r3
 8005502:	898b      	ldrh	r3, [r1, #12]
 8005504:	061b      	lsls	r3, r3, #24
 8005506:	b09d      	sub	sp, #116	; 0x74
 8005508:	4607      	mov	r7, r0
 800550a:	460d      	mov	r5, r1
 800550c:	4614      	mov	r4, r2
 800550e:	d50e      	bpl.n	800552e <_svfiprintf_r+0x32>
 8005510:	690b      	ldr	r3, [r1, #16]
 8005512:	b963      	cbnz	r3, 800552e <_svfiprintf_r+0x32>
 8005514:	2140      	movs	r1, #64	; 0x40
 8005516:	f7ff fee5 	bl	80052e4 <_malloc_r>
 800551a:	6028      	str	r0, [r5, #0]
 800551c:	6128      	str	r0, [r5, #16]
 800551e:	b920      	cbnz	r0, 800552a <_svfiprintf_r+0x2e>
 8005520:	230c      	movs	r3, #12
 8005522:	603b      	str	r3, [r7, #0]
 8005524:	f04f 30ff 	mov.w	r0, #4294967295
 8005528:	e0d1      	b.n	80056ce <_svfiprintf_r+0x1d2>
 800552a:	2340      	movs	r3, #64	; 0x40
 800552c:	616b      	str	r3, [r5, #20]
 800552e:	2300      	movs	r3, #0
 8005530:	9309      	str	r3, [sp, #36]	; 0x24
 8005532:	2320      	movs	r3, #32
 8005534:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005538:	f8cd 800c 	str.w	r8, [sp, #12]
 800553c:	2330      	movs	r3, #48	; 0x30
 800553e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80056e8 <_svfiprintf_r+0x1ec>
 8005542:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005546:	f04f 0901 	mov.w	r9, #1
 800554a:	4623      	mov	r3, r4
 800554c:	469a      	mov	sl, r3
 800554e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005552:	b10a      	cbz	r2, 8005558 <_svfiprintf_r+0x5c>
 8005554:	2a25      	cmp	r2, #37	; 0x25
 8005556:	d1f9      	bne.n	800554c <_svfiprintf_r+0x50>
 8005558:	ebba 0b04 	subs.w	fp, sl, r4
 800555c:	d00b      	beq.n	8005576 <_svfiprintf_r+0x7a>
 800555e:	465b      	mov	r3, fp
 8005560:	4622      	mov	r2, r4
 8005562:	4629      	mov	r1, r5
 8005564:	4638      	mov	r0, r7
 8005566:	f7ff ff6d 	bl	8005444 <__ssputs_r>
 800556a:	3001      	adds	r0, #1
 800556c:	f000 80aa 	beq.w	80056c4 <_svfiprintf_r+0x1c8>
 8005570:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005572:	445a      	add	r2, fp
 8005574:	9209      	str	r2, [sp, #36]	; 0x24
 8005576:	f89a 3000 	ldrb.w	r3, [sl]
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 80a2 	beq.w	80056c4 <_svfiprintf_r+0x1c8>
 8005580:	2300      	movs	r3, #0
 8005582:	f04f 32ff 	mov.w	r2, #4294967295
 8005586:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800558a:	f10a 0a01 	add.w	sl, sl, #1
 800558e:	9304      	str	r3, [sp, #16]
 8005590:	9307      	str	r3, [sp, #28]
 8005592:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005596:	931a      	str	r3, [sp, #104]	; 0x68
 8005598:	4654      	mov	r4, sl
 800559a:	2205      	movs	r2, #5
 800559c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055a0:	4851      	ldr	r0, [pc, #324]	; (80056e8 <_svfiprintf_r+0x1ec>)
 80055a2:	f7fa fe3d 	bl	8000220 <memchr>
 80055a6:	9a04      	ldr	r2, [sp, #16]
 80055a8:	b9d8      	cbnz	r0, 80055e2 <_svfiprintf_r+0xe6>
 80055aa:	06d0      	lsls	r0, r2, #27
 80055ac:	bf44      	itt	mi
 80055ae:	2320      	movmi	r3, #32
 80055b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055b4:	0711      	lsls	r1, r2, #28
 80055b6:	bf44      	itt	mi
 80055b8:	232b      	movmi	r3, #43	; 0x2b
 80055ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055be:	f89a 3000 	ldrb.w	r3, [sl]
 80055c2:	2b2a      	cmp	r3, #42	; 0x2a
 80055c4:	d015      	beq.n	80055f2 <_svfiprintf_r+0xf6>
 80055c6:	9a07      	ldr	r2, [sp, #28]
 80055c8:	4654      	mov	r4, sl
 80055ca:	2000      	movs	r0, #0
 80055cc:	f04f 0c0a 	mov.w	ip, #10
 80055d0:	4621      	mov	r1, r4
 80055d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055d6:	3b30      	subs	r3, #48	; 0x30
 80055d8:	2b09      	cmp	r3, #9
 80055da:	d94e      	bls.n	800567a <_svfiprintf_r+0x17e>
 80055dc:	b1b0      	cbz	r0, 800560c <_svfiprintf_r+0x110>
 80055de:	9207      	str	r2, [sp, #28]
 80055e0:	e014      	b.n	800560c <_svfiprintf_r+0x110>
 80055e2:	eba0 0308 	sub.w	r3, r0, r8
 80055e6:	fa09 f303 	lsl.w	r3, r9, r3
 80055ea:	4313      	orrs	r3, r2
 80055ec:	9304      	str	r3, [sp, #16]
 80055ee:	46a2      	mov	sl, r4
 80055f0:	e7d2      	b.n	8005598 <_svfiprintf_r+0x9c>
 80055f2:	9b03      	ldr	r3, [sp, #12]
 80055f4:	1d19      	adds	r1, r3, #4
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	9103      	str	r1, [sp, #12]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	bfbb      	ittet	lt
 80055fe:	425b      	neglt	r3, r3
 8005600:	f042 0202 	orrlt.w	r2, r2, #2
 8005604:	9307      	strge	r3, [sp, #28]
 8005606:	9307      	strlt	r3, [sp, #28]
 8005608:	bfb8      	it	lt
 800560a:	9204      	strlt	r2, [sp, #16]
 800560c:	7823      	ldrb	r3, [r4, #0]
 800560e:	2b2e      	cmp	r3, #46	; 0x2e
 8005610:	d10c      	bne.n	800562c <_svfiprintf_r+0x130>
 8005612:	7863      	ldrb	r3, [r4, #1]
 8005614:	2b2a      	cmp	r3, #42	; 0x2a
 8005616:	d135      	bne.n	8005684 <_svfiprintf_r+0x188>
 8005618:	9b03      	ldr	r3, [sp, #12]
 800561a:	1d1a      	adds	r2, r3, #4
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	9203      	str	r2, [sp, #12]
 8005620:	2b00      	cmp	r3, #0
 8005622:	bfb8      	it	lt
 8005624:	f04f 33ff 	movlt.w	r3, #4294967295
 8005628:	3402      	adds	r4, #2
 800562a:	9305      	str	r3, [sp, #20]
 800562c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80056f8 <_svfiprintf_r+0x1fc>
 8005630:	7821      	ldrb	r1, [r4, #0]
 8005632:	2203      	movs	r2, #3
 8005634:	4650      	mov	r0, sl
 8005636:	f7fa fdf3 	bl	8000220 <memchr>
 800563a:	b140      	cbz	r0, 800564e <_svfiprintf_r+0x152>
 800563c:	2340      	movs	r3, #64	; 0x40
 800563e:	eba0 000a 	sub.w	r0, r0, sl
 8005642:	fa03 f000 	lsl.w	r0, r3, r0
 8005646:	9b04      	ldr	r3, [sp, #16]
 8005648:	4303      	orrs	r3, r0
 800564a:	3401      	adds	r4, #1
 800564c:	9304      	str	r3, [sp, #16]
 800564e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005652:	4826      	ldr	r0, [pc, #152]	; (80056ec <_svfiprintf_r+0x1f0>)
 8005654:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005658:	2206      	movs	r2, #6
 800565a:	f7fa fde1 	bl	8000220 <memchr>
 800565e:	2800      	cmp	r0, #0
 8005660:	d038      	beq.n	80056d4 <_svfiprintf_r+0x1d8>
 8005662:	4b23      	ldr	r3, [pc, #140]	; (80056f0 <_svfiprintf_r+0x1f4>)
 8005664:	bb1b      	cbnz	r3, 80056ae <_svfiprintf_r+0x1b2>
 8005666:	9b03      	ldr	r3, [sp, #12]
 8005668:	3307      	adds	r3, #7
 800566a:	f023 0307 	bic.w	r3, r3, #7
 800566e:	3308      	adds	r3, #8
 8005670:	9303      	str	r3, [sp, #12]
 8005672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005674:	4433      	add	r3, r6
 8005676:	9309      	str	r3, [sp, #36]	; 0x24
 8005678:	e767      	b.n	800554a <_svfiprintf_r+0x4e>
 800567a:	fb0c 3202 	mla	r2, ip, r2, r3
 800567e:	460c      	mov	r4, r1
 8005680:	2001      	movs	r0, #1
 8005682:	e7a5      	b.n	80055d0 <_svfiprintf_r+0xd4>
 8005684:	2300      	movs	r3, #0
 8005686:	3401      	adds	r4, #1
 8005688:	9305      	str	r3, [sp, #20]
 800568a:	4619      	mov	r1, r3
 800568c:	f04f 0c0a 	mov.w	ip, #10
 8005690:	4620      	mov	r0, r4
 8005692:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005696:	3a30      	subs	r2, #48	; 0x30
 8005698:	2a09      	cmp	r2, #9
 800569a:	d903      	bls.n	80056a4 <_svfiprintf_r+0x1a8>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0c5      	beq.n	800562c <_svfiprintf_r+0x130>
 80056a0:	9105      	str	r1, [sp, #20]
 80056a2:	e7c3      	b.n	800562c <_svfiprintf_r+0x130>
 80056a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80056a8:	4604      	mov	r4, r0
 80056aa:	2301      	movs	r3, #1
 80056ac:	e7f0      	b.n	8005690 <_svfiprintf_r+0x194>
 80056ae:	ab03      	add	r3, sp, #12
 80056b0:	9300      	str	r3, [sp, #0]
 80056b2:	462a      	mov	r2, r5
 80056b4:	4b0f      	ldr	r3, [pc, #60]	; (80056f4 <_svfiprintf_r+0x1f8>)
 80056b6:	a904      	add	r1, sp, #16
 80056b8:	4638      	mov	r0, r7
 80056ba:	f3af 8000 	nop.w
 80056be:	1c42      	adds	r2, r0, #1
 80056c0:	4606      	mov	r6, r0
 80056c2:	d1d6      	bne.n	8005672 <_svfiprintf_r+0x176>
 80056c4:	89ab      	ldrh	r3, [r5, #12]
 80056c6:	065b      	lsls	r3, r3, #25
 80056c8:	f53f af2c 	bmi.w	8005524 <_svfiprintf_r+0x28>
 80056cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056ce:	b01d      	add	sp, #116	; 0x74
 80056d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056d4:	ab03      	add	r3, sp, #12
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	462a      	mov	r2, r5
 80056da:	4b06      	ldr	r3, [pc, #24]	; (80056f4 <_svfiprintf_r+0x1f8>)
 80056dc:	a904      	add	r1, sp, #16
 80056de:	4638      	mov	r0, r7
 80056e0:	f000 f87a 	bl	80057d8 <_printf_i>
 80056e4:	e7eb      	b.n	80056be <_svfiprintf_r+0x1c2>
 80056e6:	bf00      	nop
 80056e8:	08005d00 	.word	0x08005d00
 80056ec:	08005d0a 	.word	0x08005d0a
 80056f0:	00000000 	.word	0x00000000
 80056f4:	08005445 	.word	0x08005445
 80056f8:	08005d06 	.word	0x08005d06

080056fc <_printf_common>:
 80056fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005700:	4616      	mov	r6, r2
 8005702:	4699      	mov	r9, r3
 8005704:	688a      	ldr	r2, [r1, #8]
 8005706:	690b      	ldr	r3, [r1, #16]
 8005708:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800570c:	4293      	cmp	r3, r2
 800570e:	bfb8      	it	lt
 8005710:	4613      	movlt	r3, r2
 8005712:	6033      	str	r3, [r6, #0]
 8005714:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005718:	4607      	mov	r7, r0
 800571a:	460c      	mov	r4, r1
 800571c:	b10a      	cbz	r2, 8005722 <_printf_common+0x26>
 800571e:	3301      	adds	r3, #1
 8005720:	6033      	str	r3, [r6, #0]
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	0699      	lsls	r1, r3, #26
 8005726:	bf42      	ittt	mi
 8005728:	6833      	ldrmi	r3, [r6, #0]
 800572a:	3302      	addmi	r3, #2
 800572c:	6033      	strmi	r3, [r6, #0]
 800572e:	6825      	ldr	r5, [r4, #0]
 8005730:	f015 0506 	ands.w	r5, r5, #6
 8005734:	d106      	bne.n	8005744 <_printf_common+0x48>
 8005736:	f104 0a19 	add.w	sl, r4, #25
 800573a:	68e3      	ldr	r3, [r4, #12]
 800573c:	6832      	ldr	r2, [r6, #0]
 800573e:	1a9b      	subs	r3, r3, r2
 8005740:	42ab      	cmp	r3, r5
 8005742:	dc26      	bgt.n	8005792 <_printf_common+0x96>
 8005744:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005748:	1e13      	subs	r3, r2, #0
 800574a:	6822      	ldr	r2, [r4, #0]
 800574c:	bf18      	it	ne
 800574e:	2301      	movne	r3, #1
 8005750:	0692      	lsls	r2, r2, #26
 8005752:	d42b      	bmi.n	80057ac <_printf_common+0xb0>
 8005754:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005758:	4649      	mov	r1, r9
 800575a:	4638      	mov	r0, r7
 800575c:	47c0      	blx	r8
 800575e:	3001      	adds	r0, #1
 8005760:	d01e      	beq.n	80057a0 <_printf_common+0xa4>
 8005762:	6823      	ldr	r3, [r4, #0]
 8005764:	68e5      	ldr	r5, [r4, #12]
 8005766:	6832      	ldr	r2, [r6, #0]
 8005768:	f003 0306 	and.w	r3, r3, #6
 800576c:	2b04      	cmp	r3, #4
 800576e:	bf08      	it	eq
 8005770:	1aad      	subeq	r5, r5, r2
 8005772:	68a3      	ldr	r3, [r4, #8]
 8005774:	6922      	ldr	r2, [r4, #16]
 8005776:	bf0c      	ite	eq
 8005778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800577c:	2500      	movne	r5, #0
 800577e:	4293      	cmp	r3, r2
 8005780:	bfc4      	itt	gt
 8005782:	1a9b      	subgt	r3, r3, r2
 8005784:	18ed      	addgt	r5, r5, r3
 8005786:	2600      	movs	r6, #0
 8005788:	341a      	adds	r4, #26
 800578a:	42b5      	cmp	r5, r6
 800578c:	d11a      	bne.n	80057c4 <_printf_common+0xc8>
 800578e:	2000      	movs	r0, #0
 8005790:	e008      	b.n	80057a4 <_printf_common+0xa8>
 8005792:	2301      	movs	r3, #1
 8005794:	4652      	mov	r2, sl
 8005796:	4649      	mov	r1, r9
 8005798:	4638      	mov	r0, r7
 800579a:	47c0      	blx	r8
 800579c:	3001      	adds	r0, #1
 800579e:	d103      	bne.n	80057a8 <_printf_common+0xac>
 80057a0:	f04f 30ff 	mov.w	r0, #4294967295
 80057a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057a8:	3501      	adds	r5, #1
 80057aa:	e7c6      	b.n	800573a <_printf_common+0x3e>
 80057ac:	18e1      	adds	r1, r4, r3
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	2030      	movs	r0, #48	; 0x30
 80057b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057b6:	4422      	add	r2, r4
 80057b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057c0:	3302      	adds	r3, #2
 80057c2:	e7c7      	b.n	8005754 <_printf_common+0x58>
 80057c4:	2301      	movs	r3, #1
 80057c6:	4622      	mov	r2, r4
 80057c8:	4649      	mov	r1, r9
 80057ca:	4638      	mov	r0, r7
 80057cc:	47c0      	blx	r8
 80057ce:	3001      	adds	r0, #1
 80057d0:	d0e6      	beq.n	80057a0 <_printf_common+0xa4>
 80057d2:	3601      	adds	r6, #1
 80057d4:	e7d9      	b.n	800578a <_printf_common+0x8e>
	...

080057d8 <_printf_i>:
 80057d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057dc:	7e0f      	ldrb	r7, [r1, #24]
 80057de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057e0:	2f78      	cmp	r7, #120	; 0x78
 80057e2:	4691      	mov	r9, r2
 80057e4:	4680      	mov	r8, r0
 80057e6:	460c      	mov	r4, r1
 80057e8:	469a      	mov	sl, r3
 80057ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80057ee:	d807      	bhi.n	8005800 <_printf_i+0x28>
 80057f0:	2f62      	cmp	r7, #98	; 0x62
 80057f2:	d80a      	bhi.n	800580a <_printf_i+0x32>
 80057f4:	2f00      	cmp	r7, #0
 80057f6:	f000 80d8 	beq.w	80059aa <_printf_i+0x1d2>
 80057fa:	2f58      	cmp	r7, #88	; 0x58
 80057fc:	f000 80a3 	beq.w	8005946 <_printf_i+0x16e>
 8005800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005804:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005808:	e03a      	b.n	8005880 <_printf_i+0xa8>
 800580a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800580e:	2b15      	cmp	r3, #21
 8005810:	d8f6      	bhi.n	8005800 <_printf_i+0x28>
 8005812:	a101      	add	r1, pc, #4	; (adr r1, 8005818 <_printf_i+0x40>)
 8005814:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005818:	08005871 	.word	0x08005871
 800581c:	08005885 	.word	0x08005885
 8005820:	08005801 	.word	0x08005801
 8005824:	08005801 	.word	0x08005801
 8005828:	08005801 	.word	0x08005801
 800582c:	08005801 	.word	0x08005801
 8005830:	08005885 	.word	0x08005885
 8005834:	08005801 	.word	0x08005801
 8005838:	08005801 	.word	0x08005801
 800583c:	08005801 	.word	0x08005801
 8005840:	08005801 	.word	0x08005801
 8005844:	08005991 	.word	0x08005991
 8005848:	080058b5 	.word	0x080058b5
 800584c:	08005973 	.word	0x08005973
 8005850:	08005801 	.word	0x08005801
 8005854:	08005801 	.word	0x08005801
 8005858:	080059b3 	.word	0x080059b3
 800585c:	08005801 	.word	0x08005801
 8005860:	080058b5 	.word	0x080058b5
 8005864:	08005801 	.word	0x08005801
 8005868:	08005801 	.word	0x08005801
 800586c:	0800597b 	.word	0x0800597b
 8005870:	682b      	ldr	r3, [r5, #0]
 8005872:	1d1a      	adds	r2, r3, #4
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	602a      	str	r2, [r5, #0]
 8005878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800587c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005880:	2301      	movs	r3, #1
 8005882:	e0a3      	b.n	80059cc <_printf_i+0x1f4>
 8005884:	6820      	ldr	r0, [r4, #0]
 8005886:	6829      	ldr	r1, [r5, #0]
 8005888:	0606      	lsls	r6, r0, #24
 800588a:	f101 0304 	add.w	r3, r1, #4
 800588e:	d50a      	bpl.n	80058a6 <_printf_i+0xce>
 8005890:	680e      	ldr	r6, [r1, #0]
 8005892:	602b      	str	r3, [r5, #0]
 8005894:	2e00      	cmp	r6, #0
 8005896:	da03      	bge.n	80058a0 <_printf_i+0xc8>
 8005898:	232d      	movs	r3, #45	; 0x2d
 800589a:	4276      	negs	r6, r6
 800589c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058a0:	485e      	ldr	r0, [pc, #376]	; (8005a1c <_printf_i+0x244>)
 80058a2:	230a      	movs	r3, #10
 80058a4:	e019      	b.n	80058da <_printf_i+0x102>
 80058a6:	680e      	ldr	r6, [r1, #0]
 80058a8:	602b      	str	r3, [r5, #0]
 80058aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058ae:	bf18      	it	ne
 80058b0:	b236      	sxthne	r6, r6
 80058b2:	e7ef      	b.n	8005894 <_printf_i+0xbc>
 80058b4:	682b      	ldr	r3, [r5, #0]
 80058b6:	6820      	ldr	r0, [r4, #0]
 80058b8:	1d19      	adds	r1, r3, #4
 80058ba:	6029      	str	r1, [r5, #0]
 80058bc:	0601      	lsls	r1, r0, #24
 80058be:	d501      	bpl.n	80058c4 <_printf_i+0xec>
 80058c0:	681e      	ldr	r6, [r3, #0]
 80058c2:	e002      	b.n	80058ca <_printf_i+0xf2>
 80058c4:	0646      	lsls	r6, r0, #25
 80058c6:	d5fb      	bpl.n	80058c0 <_printf_i+0xe8>
 80058c8:	881e      	ldrh	r6, [r3, #0]
 80058ca:	4854      	ldr	r0, [pc, #336]	; (8005a1c <_printf_i+0x244>)
 80058cc:	2f6f      	cmp	r7, #111	; 0x6f
 80058ce:	bf0c      	ite	eq
 80058d0:	2308      	moveq	r3, #8
 80058d2:	230a      	movne	r3, #10
 80058d4:	2100      	movs	r1, #0
 80058d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058da:	6865      	ldr	r5, [r4, #4]
 80058dc:	60a5      	str	r5, [r4, #8]
 80058de:	2d00      	cmp	r5, #0
 80058e0:	bfa2      	ittt	ge
 80058e2:	6821      	ldrge	r1, [r4, #0]
 80058e4:	f021 0104 	bicge.w	r1, r1, #4
 80058e8:	6021      	strge	r1, [r4, #0]
 80058ea:	b90e      	cbnz	r6, 80058f0 <_printf_i+0x118>
 80058ec:	2d00      	cmp	r5, #0
 80058ee:	d04d      	beq.n	800598c <_printf_i+0x1b4>
 80058f0:	4615      	mov	r5, r2
 80058f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80058f6:	fb03 6711 	mls	r7, r3, r1, r6
 80058fa:	5dc7      	ldrb	r7, [r0, r7]
 80058fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005900:	4637      	mov	r7, r6
 8005902:	42bb      	cmp	r3, r7
 8005904:	460e      	mov	r6, r1
 8005906:	d9f4      	bls.n	80058f2 <_printf_i+0x11a>
 8005908:	2b08      	cmp	r3, #8
 800590a:	d10b      	bne.n	8005924 <_printf_i+0x14c>
 800590c:	6823      	ldr	r3, [r4, #0]
 800590e:	07de      	lsls	r6, r3, #31
 8005910:	d508      	bpl.n	8005924 <_printf_i+0x14c>
 8005912:	6923      	ldr	r3, [r4, #16]
 8005914:	6861      	ldr	r1, [r4, #4]
 8005916:	4299      	cmp	r1, r3
 8005918:	bfde      	ittt	le
 800591a:	2330      	movle	r3, #48	; 0x30
 800591c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005920:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005924:	1b52      	subs	r2, r2, r5
 8005926:	6122      	str	r2, [r4, #16]
 8005928:	f8cd a000 	str.w	sl, [sp]
 800592c:	464b      	mov	r3, r9
 800592e:	aa03      	add	r2, sp, #12
 8005930:	4621      	mov	r1, r4
 8005932:	4640      	mov	r0, r8
 8005934:	f7ff fee2 	bl	80056fc <_printf_common>
 8005938:	3001      	adds	r0, #1
 800593a:	d14c      	bne.n	80059d6 <_printf_i+0x1fe>
 800593c:	f04f 30ff 	mov.w	r0, #4294967295
 8005940:	b004      	add	sp, #16
 8005942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005946:	4835      	ldr	r0, [pc, #212]	; (8005a1c <_printf_i+0x244>)
 8005948:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800594c:	6829      	ldr	r1, [r5, #0]
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	f851 6b04 	ldr.w	r6, [r1], #4
 8005954:	6029      	str	r1, [r5, #0]
 8005956:	061d      	lsls	r5, r3, #24
 8005958:	d514      	bpl.n	8005984 <_printf_i+0x1ac>
 800595a:	07df      	lsls	r7, r3, #31
 800595c:	bf44      	itt	mi
 800595e:	f043 0320 	orrmi.w	r3, r3, #32
 8005962:	6023      	strmi	r3, [r4, #0]
 8005964:	b91e      	cbnz	r6, 800596e <_printf_i+0x196>
 8005966:	6823      	ldr	r3, [r4, #0]
 8005968:	f023 0320 	bic.w	r3, r3, #32
 800596c:	6023      	str	r3, [r4, #0]
 800596e:	2310      	movs	r3, #16
 8005970:	e7b0      	b.n	80058d4 <_printf_i+0xfc>
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	f043 0320 	orr.w	r3, r3, #32
 8005978:	6023      	str	r3, [r4, #0]
 800597a:	2378      	movs	r3, #120	; 0x78
 800597c:	4828      	ldr	r0, [pc, #160]	; (8005a20 <_printf_i+0x248>)
 800597e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005982:	e7e3      	b.n	800594c <_printf_i+0x174>
 8005984:	0659      	lsls	r1, r3, #25
 8005986:	bf48      	it	mi
 8005988:	b2b6      	uxthmi	r6, r6
 800598a:	e7e6      	b.n	800595a <_printf_i+0x182>
 800598c:	4615      	mov	r5, r2
 800598e:	e7bb      	b.n	8005908 <_printf_i+0x130>
 8005990:	682b      	ldr	r3, [r5, #0]
 8005992:	6826      	ldr	r6, [r4, #0]
 8005994:	6961      	ldr	r1, [r4, #20]
 8005996:	1d18      	adds	r0, r3, #4
 8005998:	6028      	str	r0, [r5, #0]
 800599a:	0635      	lsls	r5, r6, #24
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	d501      	bpl.n	80059a4 <_printf_i+0x1cc>
 80059a0:	6019      	str	r1, [r3, #0]
 80059a2:	e002      	b.n	80059aa <_printf_i+0x1d2>
 80059a4:	0670      	lsls	r0, r6, #25
 80059a6:	d5fb      	bpl.n	80059a0 <_printf_i+0x1c8>
 80059a8:	8019      	strh	r1, [r3, #0]
 80059aa:	2300      	movs	r3, #0
 80059ac:	6123      	str	r3, [r4, #16]
 80059ae:	4615      	mov	r5, r2
 80059b0:	e7ba      	b.n	8005928 <_printf_i+0x150>
 80059b2:	682b      	ldr	r3, [r5, #0]
 80059b4:	1d1a      	adds	r2, r3, #4
 80059b6:	602a      	str	r2, [r5, #0]
 80059b8:	681d      	ldr	r5, [r3, #0]
 80059ba:	6862      	ldr	r2, [r4, #4]
 80059bc:	2100      	movs	r1, #0
 80059be:	4628      	mov	r0, r5
 80059c0:	f7fa fc2e 	bl	8000220 <memchr>
 80059c4:	b108      	cbz	r0, 80059ca <_printf_i+0x1f2>
 80059c6:	1b40      	subs	r0, r0, r5
 80059c8:	6060      	str	r0, [r4, #4]
 80059ca:	6863      	ldr	r3, [r4, #4]
 80059cc:	6123      	str	r3, [r4, #16]
 80059ce:	2300      	movs	r3, #0
 80059d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059d4:	e7a8      	b.n	8005928 <_printf_i+0x150>
 80059d6:	6923      	ldr	r3, [r4, #16]
 80059d8:	462a      	mov	r2, r5
 80059da:	4649      	mov	r1, r9
 80059dc:	4640      	mov	r0, r8
 80059de:	47d0      	blx	sl
 80059e0:	3001      	adds	r0, #1
 80059e2:	d0ab      	beq.n	800593c <_printf_i+0x164>
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	079b      	lsls	r3, r3, #30
 80059e8:	d413      	bmi.n	8005a12 <_printf_i+0x23a>
 80059ea:	68e0      	ldr	r0, [r4, #12]
 80059ec:	9b03      	ldr	r3, [sp, #12]
 80059ee:	4298      	cmp	r0, r3
 80059f0:	bfb8      	it	lt
 80059f2:	4618      	movlt	r0, r3
 80059f4:	e7a4      	b.n	8005940 <_printf_i+0x168>
 80059f6:	2301      	movs	r3, #1
 80059f8:	4632      	mov	r2, r6
 80059fa:	4649      	mov	r1, r9
 80059fc:	4640      	mov	r0, r8
 80059fe:	47d0      	blx	sl
 8005a00:	3001      	adds	r0, #1
 8005a02:	d09b      	beq.n	800593c <_printf_i+0x164>
 8005a04:	3501      	adds	r5, #1
 8005a06:	68e3      	ldr	r3, [r4, #12]
 8005a08:	9903      	ldr	r1, [sp, #12]
 8005a0a:	1a5b      	subs	r3, r3, r1
 8005a0c:	42ab      	cmp	r3, r5
 8005a0e:	dcf2      	bgt.n	80059f6 <_printf_i+0x21e>
 8005a10:	e7eb      	b.n	80059ea <_printf_i+0x212>
 8005a12:	2500      	movs	r5, #0
 8005a14:	f104 0619 	add.w	r6, r4, #25
 8005a18:	e7f5      	b.n	8005a06 <_printf_i+0x22e>
 8005a1a:	bf00      	nop
 8005a1c:	08005d11 	.word	0x08005d11
 8005a20:	08005d22 	.word	0x08005d22

08005a24 <__retarget_lock_acquire_recursive>:
 8005a24:	4770      	bx	lr

08005a26 <__retarget_lock_release_recursive>:
 8005a26:	4770      	bx	lr

08005a28 <memcpy>:
 8005a28:	440a      	add	r2, r1
 8005a2a:	4291      	cmp	r1, r2
 8005a2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a30:	d100      	bne.n	8005a34 <memcpy+0xc>
 8005a32:	4770      	bx	lr
 8005a34:	b510      	push	{r4, lr}
 8005a36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a3e:	4291      	cmp	r1, r2
 8005a40:	d1f9      	bne.n	8005a36 <memcpy+0xe>
 8005a42:	bd10      	pop	{r4, pc}

08005a44 <memmove>:
 8005a44:	4288      	cmp	r0, r1
 8005a46:	b510      	push	{r4, lr}
 8005a48:	eb01 0402 	add.w	r4, r1, r2
 8005a4c:	d902      	bls.n	8005a54 <memmove+0x10>
 8005a4e:	4284      	cmp	r4, r0
 8005a50:	4623      	mov	r3, r4
 8005a52:	d807      	bhi.n	8005a64 <memmove+0x20>
 8005a54:	1e43      	subs	r3, r0, #1
 8005a56:	42a1      	cmp	r1, r4
 8005a58:	d008      	beq.n	8005a6c <memmove+0x28>
 8005a5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a62:	e7f8      	b.n	8005a56 <memmove+0x12>
 8005a64:	4402      	add	r2, r0
 8005a66:	4601      	mov	r1, r0
 8005a68:	428a      	cmp	r2, r1
 8005a6a:	d100      	bne.n	8005a6e <memmove+0x2a>
 8005a6c:	bd10      	pop	{r4, pc}
 8005a6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a76:	e7f7      	b.n	8005a68 <memmove+0x24>

08005a78 <_realloc_r>:
 8005a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a7c:	4680      	mov	r8, r0
 8005a7e:	4614      	mov	r4, r2
 8005a80:	460e      	mov	r6, r1
 8005a82:	b921      	cbnz	r1, 8005a8e <_realloc_r+0x16>
 8005a84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a88:	4611      	mov	r1, r2
 8005a8a:	f7ff bc2b 	b.w	80052e4 <_malloc_r>
 8005a8e:	b92a      	cbnz	r2, 8005a9c <_realloc_r+0x24>
 8005a90:	f7ff fbbc 	bl	800520c <_free_r>
 8005a94:	4625      	mov	r5, r4
 8005a96:	4628      	mov	r0, r5
 8005a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a9c:	f000 f81b 	bl	8005ad6 <_malloc_usable_size_r>
 8005aa0:	4284      	cmp	r4, r0
 8005aa2:	4607      	mov	r7, r0
 8005aa4:	d802      	bhi.n	8005aac <_realloc_r+0x34>
 8005aa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005aaa:	d812      	bhi.n	8005ad2 <_realloc_r+0x5a>
 8005aac:	4621      	mov	r1, r4
 8005aae:	4640      	mov	r0, r8
 8005ab0:	f7ff fc18 	bl	80052e4 <_malloc_r>
 8005ab4:	4605      	mov	r5, r0
 8005ab6:	2800      	cmp	r0, #0
 8005ab8:	d0ed      	beq.n	8005a96 <_realloc_r+0x1e>
 8005aba:	42bc      	cmp	r4, r7
 8005abc:	4622      	mov	r2, r4
 8005abe:	4631      	mov	r1, r6
 8005ac0:	bf28      	it	cs
 8005ac2:	463a      	movcs	r2, r7
 8005ac4:	f7ff ffb0 	bl	8005a28 <memcpy>
 8005ac8:	4631      	mov	r1, r6
 8005aca:	4640      	mov	r0, r8
 8005acc:	f7ff fb9e 	bl	800520c <_free_r>
 8005ad0:	e7e1      	b.n	8005a96 <_realloc_r+0x1e>
 8005ad2:	4635      	mov	r5, r6
 8005ad4:	e7df      	b.n	8005a96 <_realloc_r+0x1e>

08005ad6 <_malloc_usable_size_r>:
 8005ad6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ada:	1f18      	subs	r0, r3, #4
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	bfbc      	itt	lt
 8005ae0:	580b      	ldrlt	r3, [r1, r0]
 8005ae2:	18c0      	addlt	r0, r0, r3
 8005ae4:	4770      	bx	lr
	...

08005ae8 <_init>:
 8005ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aea:	bf00      	nop
 8005aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aee:	bc08      	pop	{r3}
 8005af0:	469e      	mov	lr, r3
 8005af2:	4770      	bx	lr

08005af4 <_fini>:
 8005af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005af6:	bf00      	nop
 8005af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005afa:	bc08      	pop	{r3}
 8005afc:	469e      	mov	lr, r3
 8005afe:	4770      	bx	lr
