<!-- HTML header for doxygen 1.9.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CMSIS-Core (Cortex-A): API Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="tabs.js"></script>
<script type="text/javascript" src="footer.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/javascript" src="darkmode_toggle.js"></script>
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
<link href="extra_search.css" rel="stylesheet" type="text/css"/>
<link href="extra_tabs.css" rel="stylesheet" type="text/css"/>
<link href="version.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../version.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 55px;">
  <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
  <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
   <div id="projectname">CMSIS-Core (Cortex-A)
   &#160;<span id="projectnumber"><script type="text/javascript">
     <!--
     writeHeader.call(this);
     writeVersionDropdown.call(this, "CMSIS-Core (Cortex-A)");
     //-->
    </script>
   </span>
   </div>
   <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
  <!--END !PROJECT_NAME-->
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
  <ul class="tablist">
    <script type="text/javascript">
      writeComponentTabs.call(this);
    </script>
  </ul>
</div>
<script type="text/javascript">
  writeSubComponentTabs.call(this);
</script>
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('modules.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">API Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__SIMD__intrinsics.html" target="_self">CMSIS SIMD Intrinsics</a></td><td class="desc"></td></tr>
<tr id="row_1_" class="odd"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__system__init__gr.html" target="_self">System and Clock Configuration</a></td><td class="desc">Functions for system and clock setup available in system_<em>device</em>.c </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_2_" class="arrow" onclick="toggleFolder('2_')">&#9658;</span><a class="el" href="group__CMSIS__core__register.html" target="_self">Core Register Access</a></td><td class="desc">Functions to access the Cortex-A core registers </td></tr>
<tr id="row_2_0_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_0_" class="arrow" onclick="toggleFolder('2_0_')">&#9658;</span><a class="el" href="group__CMSIS__ACTLR.html" target="_self">Auxiliary Control Register (ACTLR)</a></td><td class="desc">The ACTLR provides IMPLEMENTATION DEFINED configuration and control options </td></tr>
<tr id="row_2_0_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__ACTLR__BITS.html" target="_self">ACTLR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_1_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CBPM.html" target="_self">Cache and branch predictor maintenance operations</a></td><td class="desc">This section describes the cache and branch predictor maintenance operations </td></tr>
<tr id="row_2_2_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_2_" class="arrow" onclick="toggleFolder('2_2_')">&#9658;</span><a class="el" href="group__CMSIS__CBAR.html" target="_self">Configuration Base Address Register (CBAR)</a></td><td class="desc">Takes the physical base address value of the memory-mapped SCU peripherals at reset from the external signal PERIPHBASE[31:13] </td></tr>
<tr id="row_2_2_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CBAR__BITS.html" target="_self">CBAR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_3_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_3_" class="arrow" onclick="toggleFolder('2_3_')">&#9658;</span><a class="el" href="group__CMSIS__CPACR.html" target="_self">Coprocessor Access Control Register (CPACR)</a></td><td class="desc">The CPACR controls access to coprocessors CP0 to CP13 </td></tr>
<tr id="row_2_3_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CPACR__BITS.html" target="_self">CPACR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_3_1_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CPACR__CP.html" target="_self">CPACR CP field values</a></td><td class="desc">Valid values for CPACR CP field </td></tr>
<tr id="row_2_4_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_4_" class="arrow" onclick="toggleFolder('2_4_')">&#9658;</span><a class="el" href="group__CMSIS__CPSR.html" target="_self">Current Program Status Register (CPSR)</a></td><td class="desc">The Current Program Status Register (CPSR) holds processor status and control information </td></tr>
<tr id="row_2_4_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CPSR__BITS.html" target="_self">CPSR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_4_1_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CPSR__M.html" target="_self">CPSR M field values</a></td><td class="desc">Valid values for CPSR M field </td></tr>
<tr id="row_2_5_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_5_" class="arrow" onclick="toggleFolder('2_5_')">&#9658;</span><a class="el" href="group__CMSIS__DFSR.html" target="_self">Data Fault Status Register (DFSR)</a></td><td class="desc">The DFSR holds status information about the last data fault </td></tr>
<tr id="row_2_5_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__DFSR__BITS.html" target="_self">ACTLR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_6_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_6_" class="arrow" onclick="toggleFolder('2_6_')">&#9658;</span><a class="el" href="group__CMSIS__DACR.html" target="_self">Domain Access Control Register (DACR)</a></td><td class="desc">DACR defines the access permission for each of the sixteen memory domains </td></tr>
<tr id="row_2_6_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__DACR__BITS.html" target="_self">DACR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_6_1_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__DACR__Dn.html" target="_self">DACR Dn field values</a></td><td class="desc">Valid values for DACR Dn field </td></tr>
<tr id="row_2_7_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__FPEXC.html" target="_self">Floating-Point Exception Control register (FPEXC)</a></td><td class="desc">Provides a global enable for the Advanced SIMD and Floating-point (VFP) Extensions, and indicates how the state of these extensions is recorded </td></tr>
<tr id="row_2_8_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_8_" class="arrow" onclick="toggleFolder('2_8_')">&#9658;</span><a class="el" href="group__CMSIS__FPSCR.html" target="_self">Floating-point Status and Control Register (FPSCR)</a></td><td class="desc">Provides floating-point system status information and control </td></tr>
<tr id="row_2_8_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__FPSCR__BITS.html" target="_self">FPSCR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_9_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_9_" class="arrow" onclick="toggleFolder('2_9_')">&#9658;</span><a class="el" href="group__CMSIS__IFSR.html" target="_self">Instruction Fault Status Register (IFSR)</a></td><td class="desc">The IFSR holds status information about the last instruction fault </td></tr>
<tr id="row_2_9_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__IFSR__BITS.html" target="_self">IFSR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_10_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_10_" class="arrow" onclick="toggleFolder('2_10_')">&#9658;</span><a class="el" href="group__CMSIS__ISR.html" target="_self">Interrupt Status Register (ISR)</a></td><td class="desc">The ISR shows whether an IRQ, FIQ, or external abort is pending </td></tr>
<tr id="row_2_10_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__ISR__BITS.html" target="_self">ISR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_11_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__MPIDR.html" target="_self">Multiprocessor Affinity Register (MPIDR)</a></td><td class="desc">In a multiprocessor system, the MPIDR provides an additional processor identification mechanism for scheduling purposes, and indicates whether the implementation includes the Multiprocessing Extensions </td></tr>
<tr id="row_2_12_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CNTFRQ.html" target="_self">Counter Frequency register (CNTFRQ)</a></td><td class="desc">Indicates the clock frequency of the system counter </td></tr>
<tr id="row_2_13_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CNTP__CTL.html" target="_self">PL1 Physical Timer Control register (CNTP_CTL)</a></td><td class="desc">The control register for the physical timer </td></tr>
<tr id="row_2_14_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CNTP__CVAL.html" target="_self">PL1 Physical Timer Compare Value register (CNTP_CVAL)</a></td><td class="desc">Holds the 64-bit compare value for the PL1 physical timer </td></tr>
<tr id="row_2_15_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CNTP__TVAL.html" target="_self">PL1 Physical Timer Value register (CNTP_TVAL)</a></td><td class="desc">Holds the timer value for the PL1 physical timer </td></tr>
<tr id="row_2_16_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__CNTPCT.html" target="_self">PL1 Physical Count register (CNTPCT)</a></td><td class="desc">Holds the 64-bit physical count value </td></tr>
<tr id="row_2_17_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__SP.html" target="_self">Stack Pointer (SP/R13)</a></td><td class="desc">The processor uses SP as a pointer to the active stack </td></tr>
<tr id="row_2_18_" class="odd" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_18_" class="arrow" onclick="toggleFolder('2_18_')">&#9658;</span><a class="el" href="group__CMSIS__SCTLR.html" target="_self">System Control Register (SCTLR)</a></td><td class="desc">The SCTLR provides the top level control of the system, including its memory system </td></tr>
<tr id="row_2_18_0_" class="odd" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__SCTLR__BITS.html" target="_self">SCTLR Bits</a></td><td class="desc">Bit position and mask macros </td></tr>
<tr id="row_2_19_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__TLB.html" target="_self">TLB maintenance operations</a></td><td class="desc">This section describes the TLB operations that are implemented on all Armv7-A implementations </td></tr>
<tr id="row_2_20_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__TTBR.html" target="_self">Translation Table Base Registers (TTBR0/TTBR1)</a></td><td class="desc">TTBRn holds the base address of translation table n, and information about the memory it occupies </td></tr>
<tr id="row_2_21_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__VBAR.html" target="_self">Vector Base Address Register (VBAR)</a></td><td class="desc">When high exception vectors are not selected, the VBAR holds the exception base address for exceptions that are not taken to Monitor mode or to Hyp mode </td></tr>
<tr id="row_2_22_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__MVBAR.html" target="_self">Monitor Vector Base Address Register (MVBAR)</a></td><td class="desc">The MVBAR holds the exception base address for all exceptions that are taken to Monitor mode </td></tr>
<tr id="row_3_" class="odd"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__peripheral__gr.html" target="_self">Peripheral Access</a></td><td class="desc">Naming conventions and optional features for accessing peripherals </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__version__control__gr.html" target="_self">Version Control</a></td><td class="desc">Version #define symbols for CMSIS release specific C/C++ source code </td></tr>
<tr id="row_5_" class="odd"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_5_" class="arrow" onclick="toggleFolder('5_')">&#9658;</span><a class="el" href="group__CMSIS__Core__FunctionInterface.html" target="_self">Core Peripherals</a></td><td class="desc"></td></tr>
<tr id="row_5_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__Core__RegAccFunctions.html" target="_self">CMSIS Core Register Access Functions</a></td><td class="desc"></td></tr>
<tr id="row_5_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__GIC__functions.html" target="_self">Generic Interrupt Controller Functions</a></td><td class="desc">The Generic Interrupt Controller Functions grant access to the configuration, control and status registers of the Generic Interrupt Controller (GIC) </td></tr>
<tr id="row_5_2_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__L1__cache__functions.html" target="_self">L1 Cache Functions</a></td><td class="desc">L1 Cache Functions give support to enable, clean and invalidate level 1 instruction and data caches, as well as to enable branch target address cache </td></tr>
<tr id="row_5_3_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__L2__cache__functions.html" target="_self">L2C-310 Cache Controller Functions</a></td><td class="desc">L2C-310 Cache Controller gives access to functions for level 2 cache maintenance.<br  />
Reference: <a href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0246h/index.html">Level 2 Cache Controller L2C-310 Technical Reference Manual</a> </td></tr>
<tr id="row_5_4_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__PL1__timer__functions.html" target="_self">Generic Physical Timer Functions</a></td><td class="desc">Generic Physical Timer Functions allow to control privilege level 1 physical timer registers on Generic Timer for Cortex-A7 class devices.<br  />
Reference: <a href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0464f/index.html">Cortex-A7 MPCore Technical Reference Manual</a> </td></tr>
<tr id="row_5_5_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__PTM__timer__functions.html" target="_self">Private Timer Functions</a></td><td class="desc">Private Timer Functions controls private timer registers present on Cortex-A5 and A9 class devices.<br  />
References: <a href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0434c/index.html">Cortex-A5 MPCore Technical Reference Manual</a>, <a href="http://infocenter.arm.com/help/topic/com.arm.doc.100486_0401_10_en/index.html">Cortex-A9 MPCore Technical Reference Manual</a> </td></tr>
<tr id="row_5_6_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_6_" class="arrow" onclick="toggleFolder('5_6_')">&#9658;</span><a class="el" href="group__MMU__functions.html" target="_self">Memory Management Unit Functions</a></td><td class="desc">MMU Functions provide control of the Memory Management Unit using translation tables and attributes of different regions of the physical memory map.<br  />
Reference: <a href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c/index.html">Architecture Reference Manual Reference Manual - Armv7-A and Armv7-R edition</a> </td></tr>
<tr id="row_5_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__MMU__defs__gr.html" target="_self">MMU Defines and Structs</a></td><td class="desc">Defines and structures that relate to the Memory Management Unit </td></tr>
<tr id="row_5_7_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__FPU__functions.html" target="_self">Floating Point Unit Functions</a></td><td class="desc">FPU Functions enable the use of Floating Point instructions and extensions.<br  />
Reference: <a href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c/index.html">Architecture Reference Manual Reference Manual - Armv7-A and Armv7-R edition</a> </td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__comp__cntrl__gr.html" target="_self">Compiler Control</a></td><td class="desc">Compiler agnostic #define symbols for generic C/C++ source code </td></tr>
<tr id="row_7_" class="odd"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CMSIS__Core__InstructionInterface.html" target="_self">Intrinsic Functions</a></td><td class="desc">Functions that generate specific Cortex-A CPU Instructions </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_8_" class="arrow" onclick="toggleFolder('8_')">&#9658;</span><a class="el" href="group__irq__ctrl__gr.html" target="_self">Interrupts and Exceptions</a></td><td class="desc">Generic functions to access the Interrupt Controller </td></tr>
<tr id="row_8_0_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__irq__mode__defs.html" target="_self">IRQ Mode Bit-Masks</a></td><td class="desc">Configure interrupt line mode </td></tr>
<tr id="row_8_1_" class="odd" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__irq__priority__defs.html" target="_self">IRQ Priority Bit-Masks</a></td><td class="desc">Definitions used by interrupt priority functions </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
      <script type="text/javascript">
        <!--
        writeFooter.call(this);
        //-->
      </script> 
    </li>
  </ul>
</div>
</body>
</html>
