{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655288605128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655288605128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 15:53:25 2022 " "Processing started: Wed Jun 15 15:53:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655288605128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288605128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288605128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655288605368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655288605368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave2.v 1 1 " "Found 1 design units, including 1 entities, in source file slave2.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave2 " "Found entity 1: slave2" {  } { { "slave2.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/slave2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave1.v 1 1 " "Found 1 design units, including 1 entities, in source file slave1.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave1 " "Found entity 1: slave1" {  } { { "slave1.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/slave1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file master_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_slave " "Found entity 1: master_slave" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.v 1 1 " "Found 1 design units, including 1 entities, in source file master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file axi_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_lite " "Found entity 1: AXI_lite" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_address_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_address_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address_ms " "Found entity 1: write_address_ms" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_address_master " "Found entity 2: write_address_master" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_address_slave " "Found entity 3: write_address_slave" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_data_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_data_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_data_ms " "Found entity 1: write_data_ms" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_data_master " "Found entity 2: write_data_master" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_data_slave " "Found entity 3: write_data_slave" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_response_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_response_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_response_ms " "Found entity 1: write_response_ms" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_response_master " "Found entity 2: write_response_master" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_response_slave " "Found entity 3: write_response_slave" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_address_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file read_address_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_address_ms " "Found entity 1: read_address_ms" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_address_master " "Found entity 2: read_address_master" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_address_slave " "Found entity 3: read_address_slave" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file read_data_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data_ms " "Found entity 1: read_data_ms" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_data_master " "Found entity 2: read_data_master" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_data_slave " "Found entity 3: read_data_slave" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655288613314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_req master_slave.v(5) " "Verilog HDL Implicit Net warning at master_slave.v(5): created implicit net for \"addr_req\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out master_slave.v(5) " "Verilog HDL Implicit Net warning at master_slave.v(5): created implicit net for \"data_out\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_out master_slave.v(5) " "Verilog HDL Implicit Net warning at master_slave.v(5): created implicit net for \"valid_out\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_BRESP master_slave.v(5) " "Verilog HDL Implicit Net warning at master_slave.v(5): created implicit net for \"o_BRESP\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BREADY master_slave.v(7) " "Verilog HDL Implicit Net warning at master_slave.v(7): created implicit net for \"BREADY\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BVALID master_slave.v(7) " "Verilog HDL Implicit Net warning at master_slave.v(7): created implicit net for \"BVALID\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resp_out master_slave.v(7) " "Verilog HDL Implicit Net warning at master_slave.v(7): created implicit net for \"resp_out\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WVALID master_slave.v(8) " "Verilog HDL Implicit Net warning at master_slave.v(8): created implicit net for \"WVALID\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WREADY master_slave.v(8) " "Verilog HDL Implicit Net warning at master_slave.v(8): created implicit net for \"WREADY\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_WDATA master_slave.v(8) " "Verilog HDL Implicit Net warning at master_slave.v(8): created implicit net for \"o_WDATA\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_WSTRB master_slave.v(8) " "Verilog HDL Implicit Net warning at master_slave.v(8): created implicit net for \"i_WSTRB\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_WSTRB master_slave.v(9) " "Verilog HDL Implicit Net warning at master_slave.v(9): created implicit net for \"o_WSTRB\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready_out master_slave.v(9) " "Verilog HDL Implicit Net warning at master_slave.v(9): created implicit net for \"ready_out\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_AWADDR master_slave.v(9) " "Verilog HDL Implicit Net warning at master_slave.v(9): created implicit net for \"o_AWADDR\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AWPROT master_slave.v(9) " "Verilog HDL Implicit Net warning at master_slave.v(9): created implicit net for \"AWPROT\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ARVALID master_slave.v(9) " "Verilog HDL Implicit Net warning at master_slave.v(9): created implicit net for \"ARVALID\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ARREADY master_slave.v(9) " "Verilog HDL Implicit Net warning at master_slave.v(9): created implicit net for \"ARREADY\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ARPROT master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"ARPROT\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_ARADDR master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"i_ARADDR\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_ARADDR master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"o_ARADDR\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RVALID master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"RVALID\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RREADY master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"RREADY\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_RDATA master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"i_RDATA\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_RRESP master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"i_RRESP\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_RDATA master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"o_RDATA\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_RRESP master_slave.v(10) " "Verilog HDL Implicit Net warning at master_slave.v(10): created implicit net for \"o_RRESP\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_slave " "Elaborating entity \"master_slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655288613334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:m " "Elaborating entity \"master\" for hierarchy \"master:m\"" {  } { { "master_slave.v" "m" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613344 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select master.v(23) " "Verilog HDL Always Construct warning at master.v(23): variable \"select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "master.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655288613344 "|master_slave|master:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_lite AXI_lite:p " "Elaborating entity \"AXI_lite\" for hierarchy \"AXI_lite:p\"" {  } { { "master_slave.v" "p" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_ms AXI_lite:p\|write_address_ms:wa " "Elaborating entity \"write_address_ms\" for hierarchy \"AXI_lite:p\|write_address_ms:wa\"" {  } { { "AXI_lite.v" "wa" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_master AXI_lite:p\|write_address_ms:wa\|write_address_master:addr_m " "Elaborating entity \"write_address_master\" for hierarchy \"AXI_lite:p\|write_address_ms:wa\|write_address_master:addr_m\"" {  } { { "write_address_ms.v" "addr_m" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_slave AXI_lite:p\|write_address_ms:wa\|write_address_slave:addr_s " "Elaborating entity \"write_address_slave\" for hierarchy \"AXI_lite:p\|write_address_ms:wa\|write_address_slave:addr_s\"" {  } { { "write_address_ms.v" "addr_s" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_ms AXI_lite:p\|write_data_ms:wd " "Elaborating entity \"write_data_ms\" for hierarchy \"AXI_lite:p\|write_data_ms:wd\"" {  } { { "AXI_lite.v" "wd" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_master AXI_lite:p\|write_data_ms:wd\|write_data_master:data1 " "Elaborating entity \"write_data_master\" for hierarchy \"AXI_lite:p\|write_data_ms:wd\|write_data_master:data1\"" {  } { { "write_data_ms.v" "data1" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613354 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_WDATA write_data_ms.v(63) " "Verilog HDL Always Construct warning at write_data_ms.v(63): variable \"i_WDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 "|master_slave|AXI_lite:p|write_data_ms:wd|write_data_master:data1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_slave AXI_lite:p\|write_data_ms:wd\|write_data_slave:data2 " "Elaborating entity \"write_data_slave\" for hierarchy \"AXI_lite:p\|write_data_ms:wd\|write_data_slave:data2\"" {  } { { "write_data_ms.v" "data2" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_ms AXI_lite:p\|write_response_ms:wr " "Elaborating entity \"write_response_ms\" for hierarchy \"AXI_lite:p\|write_response_ms:wr\"" {  } { { "AXI_lite.v" "wr" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_slave AXI_lite:p\|write_response_ms:wr\|write_response_slave:resp_s " "Elaborating entity \"write_response_slave\" for hierarchy \"AXI_lite:p\|write_response_ms:wr\|write_response_slave:resp_s\"" {  } { { "write_response_ms.v" "resp_s" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_master AXI_lite:p\|write_response_ms:wr\|write_response_master:resp_m " "Elaborating entity \"write_response_master\" for hierarchy \"AXI_lite:p\|write_response_ms:wr\|write_response_master:resp_m\"" {  } { { "write_response_ms.v" "resp_m" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_ms AXI_lite:p\|read_address_ms:ra " "Elaborating entity \"read_address_ms\" for hierarchy \"AXI_lite:p\|read_address_ms:ra\"" {  } { { "AXI_lite.v" "ra" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_master AXI_lite:p\|read_address_ms:ra\|read_address_master:addr1 " "Elaborating entity \"read_address_master\" for hierarchy \"AXI_lite:p\|read_address_ms:ra\|read_address_master:addr1\"" {  } { { "read_address_ms.v" "addr1" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_slave AXI_lite:p\|read_address_ms:ra\|read_address_slave:addr2 " "Elaborating entity \"read_address_slave\" for hierarchy \"AXI_lite:p\|read_address_ms:ra\|read_address_slave:addr2\"" {  } { { "read_address_ms.v" "addr2" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_ms AXI_lite:p\|read_data_ms:rd " "Elaborating entity \"read_data_ms\" for hierarchy \"AXI_lite:p\|read_data_ms:rd\"" {  } { { "AXI_lite.v" "rd" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_slave AXI_lite:p\|read_data_ms:rd\|read_data_slave:data2 " "Elaborating entity \"read_data_slave\" for hierarchy \"AXI_lite:p\|read_data_ms:rd\|read_data_slave:data2\"" {  } { { "read_data_ms.v" "data2" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_master AXI_lite:p\|read_data_ms:rd\|read_data_master:data1 " "Elaborating entity \"read_data_master\" for hierarchy \"AXI_lite:p\|read_data_ms:rd\|read_data_master:data1\"" {  } { { "read_data_ms.v" "data1" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave1 slave1:s1 " "Elaborating entity \"slave1\" for hierarchy \"slave1:s1\"" {  } { { "master_slave.v" "s1" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_in slave1.v(16) " "Verilog HDL Always Construct warning at slave1.v(16): variable \"addr_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave1.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/slave1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 "|master_slave|slave1:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready_out slave1.v(14) " "Verilog HDL Always Construct warning at slave1.v(14): inferring latch(es) for variable \"ready_out\", which holds its previous value in one or more paths through the always construct" {  } { { "slave1.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/slave1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 "|master_slave|slave1:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready_out slave1.v(14) " "Inferred latch for \"ready_out\" at slave1.v(14)" {  } { { "slave1.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/slave1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 "|master_slave|slave1:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave2 slave2:s2 " "Elaborating entity \"slave2\" for hierarchy \"slave2:s2\"" {  } { { "master_slave.v" "s2" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_in slave2.v(16) " "Verilog HDL Always Construct warning at slave2.v(16): variable \"addr_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "slave2.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/slave2.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 "|master_slave|slave2:s2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready_out slave2.v(14) " "Verilog HDL Always Construct warning at slave2.v(14): inferring latch(es) for variable \"ready_out\", which holds its previous value in one or more paths through the always construct" {  } { { "slave2.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/slave2.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 "|master_slave|slave2:s2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready_out slave2.v(14) " "Inferred latch for \"ready_out\" at slave2.v(14)" {  } { { "slave2.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/slave2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613374 "|master_slave|slave2:s2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655288613814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655288613914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655288613914 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "128 " "Ignored 128 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[18\] " "Ignored Virtual Pin assignment to \"o_WDATA\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[23\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[21\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[23\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[21\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[5\] " "Ignored Virtual Pin assignment to \"i_WDATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[12\] " "Ignored Virtual Pin assignment to \"o_WDATA\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[30\] " "Ignored Virtual Pin assignment to \"i_WDATA\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[0\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[8\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[9\] " "Ignored Virtual Pin assignment to \"i_WDATA\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[24\] " "Ignored Virtual Pin assignment to \"i_WDATA\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[15\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[19\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[17\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[4\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[25\] " "Ignored Virtual Pin assignment to \"o_WDATA\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[2\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[23\] " "Ignored Virtual Pin assignment to \"o_WDATA\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[30\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[27\] " "Ignored Virtual Pin assignment to \"i_WDATA\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[12\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[6\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[17\] " "Ignored Virtual Pin assignment to \"o_WDATA\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[13\] " "Ignored Virtual Pin assignment to \"o_WDATA\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[15\] " "Ignored Virtual Pin assignment to \"o_WDATA\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[18\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[11\] " "Ignored Virtual Pin assignment to \"o_WDATA\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[16\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[18\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[2\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[4\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[6\] " "Ignored Virtual Pin assignment to \"o_WDATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[25\] " "Ignored Virtual Pin assignment to \"i_WDATA\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[4\] " "Ignored Virtual Pin assignment to \"o_WDATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[14\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[28\] " "Ignored Virtual Pin assignment to \"o_WDATA\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[31\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[9\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[26\] " "Ignored Virtual Pin assignment to \"o_WDATA\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[11\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[25\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[13\] " "Ignored Virtual Pin assignment to \"i_WDATA\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[27\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[29\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[3\] " "Ignored Virtual Pin assignment to \"i_WDATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[19\] " "Ignored Virtual Pin assignment to \"i_WDATA\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[20\] " "Ignored Virtual Pin assignment to \"i_WDATA\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[29\] " "Ignored Virtual Pin assignment to \"o_WDATA\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[1\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[31\] " "Ignored Virtual Pin assignment to \"o_WDATA\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[1\] " "Ignored Virtual Pin assignment to \"o_WDATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[27\] " "Ignored Virtual Pin assignment to \"o_WDATA\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[26\] " "Ignored Virtual Pin assignment to \"i_WDATA\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[21\] " "Ignored Virtual Pin assignment to \"o_WDATA\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[26\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[18\] " "Ignored Virtual Pin assignment to \"i_WDATA\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[19\] " "Ignored Virtual Pin assignment to \"o_WDATA\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[22\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[22\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[24\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[24\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[6\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[20\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[31\] " "Ignored Virtual Pin assignment to \"i_WDATA\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[6\] " "Ignored Virtual Pin assignment to \"i_WDATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[29\] " "Ignored Virtual Pin assignment to \"i_WDATA\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[0\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[22\] " "Ignored Virtual Pin assignment to \"i_WDATA\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[14\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[23\] " "Ignored Virtual Pin assignment to \"i_WDATA\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[20\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[7\] " "Ignored Virtual Pin assignment to \"i_WDATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[12\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[16\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[7\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[27\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[17\] " "Ignored Virtual Pin assignment to \"i_WDATA\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[25\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[16\] " "Ignored Virtual Pin assignment to \"o_WDATA\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[9\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[15\] " "Ignored Virtual Pin assignment to \"i_WDATA\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[14\] " "Ignored Virtual Pin assignment to \"o_WDATA\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[28\] " "Ignored Virtual Pin assignment to \"i_WDATA\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[19\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[15\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[17\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[9\] " "Ignored Virtual Pin assignment to \"o_WDATA\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[10\] " "Ignored Virtual Pin assignment to \"i_WDATA\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[13\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[1\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[5\] " "Ignored Virtual Pin assignment to \"o_WDATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[7\] " "Ignored Virtual Pin assignment to \"o_WDATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[11\] " "Ignored Virtual Pin assignment to \"i_WDATA\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[5\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[3\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[3\] " "Ignored Virtual Pin assignment to \"o_WDATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[10\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[11\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[8\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[3\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[12\] " "Ignored Virtual Pin assignment to \"i_WDATA\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[30\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[14\] " "Ignored Virtual Pin assignment to \"i_WDATA\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[26\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[28\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[16\] " "Ignored Virtual Pin assignment to \"i_WDATA\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[0\] " "Ignored Virtual Pin assignment to \"i_WDATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[28\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[7\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[2\] " "Ignored Virtual Pin assignment to \"i_WDATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[5\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[10\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[10\] " "Ignored Virtual Pin assignment to \"o_WDATA\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[21\] " "Ignored Virtual Pin assignment to \"i_WDATA\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[8\] " "Ignored Virtual Pin assignment to \"o_WDATA\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[4\] " "Ignored Virtual Pin assignment to \"i_WDATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[8\] " "Ignored Virtual Pin assignment to \"i_WDATA\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[30\] " "Ignored Virtual Pin assignment to \"o_WDATA\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[2\] " "Ignored Virtual Pin assignment to \"o_WDATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[31\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[0\] " "Ignored Virtual Pin assignment to \"o_WDATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[24\] " "Ignored Virtual Pin assignment to \"o_WDATA\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_AWADDR\[13\] " "Ignored Virtual Pin assignment to \"i_AWADDR\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_AWADDR\[29\] " "Ignored Virtual Pin assignment to \"o_AWADDR\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[20\] " "Ignored Virtual Pin assignment to \"o_WDATA\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_WDATA\[22\] " "Ignored Virtual Pin assignment to \"o_WDATA\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_WDATA\[1\] " "Ignored Virtual Pin assignment to \"i_WDATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1655288613933 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1655288613933 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ACLK " "No output dependent on input pin \"ACLK\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655288613943 "|master_slave|ACLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARESETn " "No output dependent on input pin \"ARESETn\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655288613943 "|master_slave|ARESETn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select " "No output dependent on input pin \"select\"" {  } { { "master_slave.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/master_slave.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655288613943 "|master_slave|select"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655288613943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655288613943 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655288613943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655288613943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655288613963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 15:53:33 2022 " "Processing ended: Wed Jun 15 15:53:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655288613963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655288613963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655288613963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655288613963 ""}
