// Seed: 2792578989
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wire id_4
);
  wire id_6;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wand id_2,
    output uwire id_3,
    input wire id_4,
    input tri id_5,
    output uwire id_6,
    output supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    output wand id_10,
    output uwire id_11,
    input uwire id_12,
    input wor id_13,
    input tri id_14,
    input wor id_15,
    output supply0 id_16,
    output uwire id_17,
    output wire id_18,
    output uwire id_19,
    input uwire id_20,
    output uwire id_21,
    input supply0 id_22,
    output wand id_23,
    input tri id_24,
    input wand id_25,
    input tri1 id_26,
    input wire id_27,
    input uwire id_28,
    input supply0 id_29,
    output tri0 id_30,
    output supply0 id_31,
    input tri1 id_32,
    input wire id_33
    , id_39,
    input tri1 id_34,
    input wire id_35,
    output wand id_36,
    input wand id_37
);
  wire id_40;
  assign id_23 = id_12;
  assign {1, id_34} = id_0 & $clog2(7);
  ;
  module_0 modCall_1 (
      id_34,
      id_14,
      id_35,
      id_17,
      id_3
  );
endmodule
