

#ifndef	__RYUZ__JELLY__REGS__H__
#define	__RYUZ__JELLY__REGS__H__


/* ---------------------------------- */
/*  ID                                */
/* ---------------------------------- */

#define CORE_ID_BUFFER_MANAGER                  0x527A0004
#define CORE_ID_BUFFER_ALLOCATOR                0x527A0008
#define CORE_ID_DMA_STREAM_WRITE                0x527A0110
#define CORE_ID_DMA_STREAM_READ                 0x527A0120
#define CORE_ID_DMA_FIFO                        0x527A0140
#define CORE_ID_VDMA_AXI4S_TO_AXI4              0x527A1010
#define CORE_ID_VDMA_AXI4_TO_AXI4S              0x527A1020
#define CORE_ID_VDMA_AXI4S_TO_AXI4S             0x527A1040
#define CORE_ID_VIDEO_VIN                       0x527A1110
#define CORE_ID_VIDEO_VOUT                      0x527A1140
#define CORE_ID_VSYNC_GENERATOR                 0x527A1150
#define CORE_ID_VSYNC_ADJUST_DE                 0x527A1152
#define CORE_ID_VIDEO_PARAMETER_UPDATE          0x527A1F10
#define CORE_ID_VIDEO_FMTREG                    0x527A1220
#define CORE_ID_VIDEO_OVERLAY_BRAM              0x527A2400
#define CORE_ID_IMG_PREVIOUS_FRAME              0x527A2010
#define CORE_ID_IMG_DEMOSAIC_ACPI               0x527A2110
#define CORE_ID_IMG_GAMMA_CORRECTION            0x527A2120
#define CORE_ID_IMG_COLOR_MATRIX                0x527A2130
#define CORE_ID_IMG_RGB_TO_GRAY                 0x527A2150
#define CORE_ID_IMG_BINARIZER                   0x527A2210
#define CORE_ID_IMG_GAUSSIAN_3X3                0x527A2310
#define CORE_ID_IMG_SOBEL_CORE                  0x527A2320
#define CORE_ID_IMG_SOBEL_CANNY                 0x527A2330
#define CORE_ID_IMG_ALPHA_BELND                 0x527A2340
#define CORE_ID_IMG_AREA_MASK                   0x527A2820
#define CORE_ID_IMG_MASS_CENTER                 0x527A2820
#define CORE_ID_IMG_SELECTOR                    0x527A2F10



/* ---------------------------------- */
/*  DMA                               */
/* ---------------------------------- */

/* buffer manager */
#define REG_BUF_MANAGER_CORE_ID                 0x00
#define REG_BUF_MANAGER_CORE_VERSION            0x01
#define REG_BUF_MANAGER_CORE_CONFIG             0x03
#define REG_BUF_MANAGER_NEWEST_INDEX            0x20
#define REG_BUF_MANAGER_WRITER_INDEX            0x21
#define REG_BUF_MANAGER_BUFFER0_ADDR            0x40
#define REG_BUF_MANAGER_BUFFER1_ADDR            0x41
#define REG_BUF_MANAGER_BUFFER2_ADDR            0x42
#define REG_BUF_MANAGER_BUFFER3_ADDR            0x43
#define REG_BUF_MANAGER_BUFFER4_ADDR            0x44
#define REG_BUF_MANAGER_BUFFER5_ADDR            0x45
#define REG_BUF_MANAGER_BUFFER6_ADDR            0x46
#define REG_BUF_MANAGER_BUFFER7_ADDR            0x47
#define REG_BUF_MANAGER_BUFFER8_ADDR            0x48
#define REG_BUF_MANAGER_BUFFER9_ADDR            0x49
#define REG_BUF_MANAGER_BUFFER0_REFCNT          0x80
#define REG_BUF_MANAGER_BUFFER1_REFCNT          0x81
#define REG_BUF_MANAGER_BUFFER2_REFCNT          0x82
#define REG_BUF_MANAGER_BUFFER3_REFCNT          0x83
#define REG_BUF_MANAGER_BUFFER4_REFCNT          0x84
#define REG_BUF_MANAGER_BUFFER5_REFCNT          0x85
#define REG_BUF_MANAGER_BUFFER6_REFCNT          0x86
#define REG_BUF_MANAGER_BUFFER7_REFCNT          0x87
#define REG_BUF_MANAGER_BUFFER8_REFCNT          0x88
#define REG_BUF_MANAGER_BUFFER9_REFCNT          0x89
#define REG_BUF_MANAGER_BUFFER_ADDR(x)          (0x40 + (x))
#define REG_BUF_MANAGER_BUFFER_REFCNT(x)        (0x80 + (x))

/* buffer allocator */
#define REG_BUF_ALLOC_CORE_ID                   0x00
#define REG_BUF_ALLOC_CORE_VERSION              0x01
#define REG_BUF_ALLOC_CORE_CONFIG               0x03
#define REG_BUF_ALLOC_BUFFER0_REQUEST           0x20
#define REG_BUF_ALLOC_BUFFER0_RELEASE           0x21
#define REG_BUF_ALLOC_BUFFER0_ADDR              0x22
#define REG_BUF_ALLOC_BUFFER0_INDEX             0x23
#define REG_BUF_ALLOC_BUFFER_REQUEST(x)         (0x20 + 4*(x))
#define REG_BUF_ALLOC_BUFFER_RELEASE(x)         (0x21 + 4*(x))
#define REG_BUF_ALLOC_BUFFER_ADDR(x)            (0x22 + 4*(x))
#define REG_BUF_ALLOC_BUFFER_INDEX(x)           (0x23 + 4*(x))

/* DMA Stream write */
#define REG_DMA_WRITE_CORE_ID                   0x00
#define REG_DMA_WRITE_CORE_VERSION              0x01
#define REG_DMA_WRITE_CORE_CONFIG               0x03
#define REG_DMA_WRITE_CTL_CONTROL               0x04
#define REG_DMA_WRITE_CTL_STATUS                0x05
#define REG_DMA_WRITE_CTL_INDEX                 0x07
#define REG_DMA_WRITE_IRQ_ENABLE                0x08
#define REG_DMA_WRITE_IRQ_STATUS                0x09
#define REG_DMA_WRITE_IRQ_CLR                   0x0a
#define REG_DMA_WRITE_IRQ_SET                   0x0b
#define REG_DMA_WRITE_PARAM_AWADDR              0x10
#define REG_DMA_WRITE_PARAM_AWOFFSET            0x18
#define REG_DMA_WRITE_PARAM_AWLEN_MAX           0x1c
#define REG_DMA_WRITE_PARAM_AWLEN0              0x20
#define REG_DMA_WRITE_PARAM_AWLEN1              0x24
#define REG_DMA_WRITE_PARAM_AWSTEP1             0x25
#define REG_DMA_WRITE_PARAM_AWLEN2              0x28
#define REG_DMA_WRITE_PARAM_AWSTEP2             0x29
#define REG_DMA_WRITE_PARAM_AWLEN3              0x2c
#define REG_DMA_WRITE_PARAM_AWSTEP3             0x2d
#define REG_DMA_WRITE_PARAM_AWLEN4              0x30
#define REG_DMA_WRITE_PARAM_AWSTEP4             0x31
#define REG_DMA_WRITE_PARAM_AWLEN5              0x34
#define REG_DMA_WRITE_PARAM_AWSTEP5             0x35
#define REG_DMA_WRITE_PARAM_AWLEN6              0x38
#define REG_DMA_WRITE_PARAM_AWSTEP6             0x39
#define REG_DMA_WRITE_PARAM_AWLEN7              0x3c
#define REG_DMA_WRITE_PARAM_AWSTEP7             0x3d
#define REG_DMA_WRITE_PARAM_AWLEN8              0x30
#define REG_DMA_WRITE_PARAM_AWSTEP8             0x31
#define REG_DMA_WRITE_PARAM_AWLEN9              0x44
#define REG_DMA_WRITE_PARAM_AWSTEP9             0x45
#define REG_DMA_WRITE_WSKIP_EN                  0x70
#define REG_DMA_WRITE_WDETECT_FIRST             0x72
#define REG_DMA_WRITE_WDETECT_LAST              0x73
#define REG_DMA_WRITE_WPADDING_EN               0x74
#define REG_DMA_WRITE_WPADDING_DATA             0x75
#define REG_DMA_WRITE_WPADDING_STRB             0x76
#define REG_DMA_WRITE_SHADOW_AWADDR             0x90
#define REG_DMA_WRITE_SHADOW_AWLEN_MAX          0x91
#define REG_DMA_WRITE_SHADOW_AWLEN0             0xa0
#define REG_DMA_WRITE_SHADOW_AWLEN1             0xa4
#define REG_DMA_WRITE_SHADOW_AWSTEP1            0xa5
#define REG_DMA_WRITE_SHADOW_AWLEN2             0xa8
#define REG_DMA_WRITE_SHADOW_AWSTEP2            0xa9
#define REG_DMA_WRITE_SHADOW_AWLEN3             0xac
#define REG_DMA_WRITE_SHADOW_AWSTEP3            0xad
#define REG_DMA_WRITE_SHADOW_AWLEN4             0xb0
#define REG_DMA_WRITE_SHADOW_AWSTEP4            0xb1
#define REG_DMA_WRITE_SHADOW_AWLEN5             0xb4
#define REG_DMA_WRITE_SHADOW_AWSTEP5            0xb5
#define REG_DMA_WRITE_SHADOW_AWLEN6             0xb8
#define REG_DMA_WRITE_SHADOW_AWSTEP6            0xb9
#define REG_DMA_WRITE_SHADOW_AWLEN7             0xbc
#define REG_DMA_WRITE_SHADOW_AWSTEP7            0xbd
#define REG_DMA_WRITE_SHADOW_AWLEN8             0xb0
#define REG_DMA_WRITE_SHADOW_AWSTEP8            0xb1
#define REG_DMA_WRITE_SHADOW_AWLEN9             0xc4
#define REG_DMA_WRITE_SHADOW_AWSTEP9            0xc5

/* DMA Stream read */
#define REG_DMA_READ_CORE_ID                    0x00
#define REG_DMA_READ_CORE_VERSION               0x01
#define REG_DMA_READ_CORE_CONFIG                0x03
#define REG_DMA_READ_CTL_CONTROL                0x04
#define REG_DMA_READ_CTL_STATUS                 0x05
#define REG_DMA_READ_CTL_INDEX                  0x07
#define REG_DMA_READ_IRQ_ENABLE                 0x08
#define REG_DMA_READ_IRQ_STATUS                 0x09
#define REG_DMA_READ_IRQ_CLR                    0x0a
#define REG_DMA_READ_IRQ_SET                    0x0b
#define REG_DMA_READ_PARAM_ARADDR               0x10
#define REG_DMA_READ_PARAM_AROFFSET             0x18
#define REG_DMA_READ_PARAM_ARLEN_MAX            0x1c
#define REG_DMA_READ_PARAM_ARLEN0               0x20
#define REG_DMA_READ_PARAM_ARLEN1               0x24
#define REG_DMA_READ_PARAM_ARSTEP1              0x25
#define REG_DMA_READ_PARAM_ARLEN2               0x28
#define REG_DMA_READ_PARAM_ARSTEP2              0x29
#define REG_DMA_READ_PARAM_ARLEN3               0x2c
#define REG_DMA_READ_PARAM_ARSTEP3              0x2d
#define REG_DMA_READ_PARAM_ARLEN4               0x30
#define REG_DMA_READ_PARAM_ARSTEP4              0x31
#define REG_DMA_READ_PARAM_ARLEN5               0x34
#define REG_DMA_READ_PARAM_ARSTEP5              0x35
#define REG_DMA_READ_PARAM_ARLEN6               0x38
#define REG_DMA_READ_PARAM_ARSTEP6              0x39
#define REG_DMA_READ_PARAM_ARLEN7               0x3c
#define REG_DMA_READ_PARAM_ARSTEP7              0x3d
#define REG_DMA_READ_PARAM_ARLEN8               0x30
#define REG_DMA_READ_PARAM_ARSTEP8              0x31
#define REG_DMA_READ_PARAM_ARLEN9               0x44
#define REG_DMA_READ_PARAM_ARSTEP9              0x45
#define REG_DMA_READ_SHADOW_ARADDR              0x90
#define REG_DMA_READ_SHADOW_ARLEN_MAX           0x91
#define REG_DMA_READ_SHADOW_ARLEN0              0xa0
#define REG_DMA_READ_SHADOW_ARLEN1              0xa4
#define REG_DMA_READ_SHADOW_ARSTEP1             0xa5
#define REG_DMA_READ_SHADOW_ARLEN2              0xa8
#define REG_DMA_READ_SHADOW_ARSTEP2             0xa9
#define REG_DMA_READ_SHADOW_ARLEN3              0xac
#define REG_DMA_READ_SHADOW_ARSTEP3             0xad
#define REG_DMA_READ_SHADOW_ARLEN4              0xb0
#define REG_DMA_READ_SHADOW_ARSTEP4             0xb1
#define REG_DMA_READ_SHADOW_ARLEN5              0xb4
#define REG_DMA_READ_SHADOW_ARSTEP5             0xb5
#define REG_DMA_READ_SHADOW_ARLEN6              0xb8
#define REG_DMA_READ_SHADOW_ARSTEP6             0xb9
#define REG_DMA_READ_SHADOW_ARLEN7              0xbc
#define REG_DMA_READ_SHADOW_ARSTEP7             0xbd
#define REG_DMA_READ_SHADOW_ARLEN8              0xb0
#define REG_DMA_READ_SHADOW_ARSTEP8             0xb1
#define REG_DMA_READ_SHADOW_ARLEN9              0xc4
#define REG_DMA_READ_SHADOW_ARSTEP9             0xc5


/* DMA Video write */
#define REG_VDMA_WRITE_CORE_ID                  REG_DMA_WRITE_CORE_ID
#define REG_VDMA_WRITE_CORE_VERSION             REG_DMA_WRITE_CORE_VERSION
#define REG_VDMA_WRITE_CORE_CONFIG              REG_DMA_WRITE_CORE_CONFIG
#define REG_VDMA_WRITE_CTL_CONTROL              REG_DMA_WRITE_CTL_CONTROL
#define REG_VDMA_WRITE_CTL_STATUS               REG_DMA_WRITE_CTL_STATUS
#define REG_VDMA_WRITE_CTL_INDEX                REG_DMA_WRITE_CTL_INDEX
#define REG_VDMA_WRITE_IRQ_ENABLE               REG_DMA_WRITE_IRQ_ENABLE
#define REG_VDMA_WRITE_IRQ_STATUS               REG_DMA_WRITE_IRQ_STATUS
#define REG_VDMA_WRITE_IRQ_CLR                  REG_DMA_WRITE_IRQ_CLR
#define REG_VDMA_WRITE_IRQ_SET                  REG_DMA_WRITE_IRQ_SET
#define REG_VDMA_WRITE_PARAM_ADDR               REG_DMA_WRITE_PARAM_AWADDR
#define REG_VDMA_WRITE_PARAM_OFFSET             REG_DMA_WRITE_PARAM_AWOFFSET
#define REG_VDMA_WRITE_PARAM_AWLEN_MAX          REG_DMA_WRITE_PARAM_AWLEN_MAX
#define REG_VDMA_WRITE_PARAM_H_SIZE             REG_DMA_WRITE_PARAM_AWLEN0
#define REG_VDMA_WRITE_PARAM_V_SIZE             REG_DMA_WRITE_PARAM_AWLEN1
#define REG_VDMA_WRITE_PARAM_LINE_STEP          REG_DMA_WRITE_PARAM_AWSTEP1
#define REG_VDMA_WRITE_PARAM_F_SIZE             REG_DMA_WRITE_PARAM_AWLEN2
#define REG_VDMA_WRITE_PARAM_FRAME_STEP         REG_DMA_WRITE_PARAM_AWSTEP2
#define REG_VDMA_WRITE_SKIP_EN                  REG_DMA_WRITE_WSKIP_EN
#define REG_VDMA_WRITE_DETECT_FIRST             REG_DMA_WRITE_WDETECT_FIRST
#define REG_VDMA_WRITE_DETECT_LAST              REG_DMA_WRITE_WDETECT_LAST
#define REG_VDMA_WRITE_PADDING_EN               REG_DMA_WRITE_WPADDING_EN
#define REG_VDMA_WRITE_PADDING_DATA             REG_DMA_WRITE_WPADDING_DATA
#define REG_VDMA_WRITE_PADDING_STRB             REG_DMA_WRITE_WPADDING_STRB
#define REG_VDMA_WRITE_SHADOW_ADDR              REG_DMA_WRITE_SHADOW_AWADDR
#define REG_VDMA_WRITE_SHADOW_AWLEN_MAX         REG_DMA_WRITE_SHADOW_AWLEN_MAX
#define REG_VDMA_WRITE_SHADOW_H_SIZE            REG_DMA_WRITE_SHADOW_AWLEN0
#define REG_VDMA_WRITE_SHADOW_V_SIZE            REG_DMA_WRITE_SHADOW_AWLEN1
#define REG_VDMA_WRITE_SHADOW_LINE_STEP         REG_DMA_WRITE_SHADOW_AWSTEP1
#define REG_VDMA_WRITE_SHADOW_F_SIZE            REG_DMA_WRITE_SHADOW_AWLEN2
#define REG_VDMA_WRITE_SHADOW_FRAME_STEP        REG_DMA_WRITE_SHADOW_AWSTEP2

/* DMA Video read */
#define REG_VDMA_READ_CORE_ID                   REG_DMA_READ_CORE_ID
#define REG_VDMA_READ_CORE_VERSION              REG_DMA_READ_CORE_VERSION
#define REG_VDMA_READ_CORE_CONFIG               REG_DMA_READ_CORE_CONFIG
#define REG_VDMA_READ_CTL_CONTROL               REG_DMA_READ_CTL_CONTROL
#define REG_VDMA_READ_CTL_STATUS                REG_DMA_READ_CTL_STATUS
#define REG_VDMA_READ_CTL_INDEX                 REG_DMA_READ_CTL_INDEX
#define REG_VDMA_READ_IRQ_ENABLE                REG_DMA_READ_IRQ_ENABLE
#define REG_VDMA_READ_IRQ_STATUS                REG_DMA_READ_IRQ_STATUS
#define REG_VDMA_READ_IRQ_CLR                   REG_DMA_READ_IRQ_CLR
#define REG_VDMA_READ_IRQ_SET                   REG_DMA_READ_IRQ_SET
#define REG_VDMA_READ_PARAM_ADDR                REG_DMA_READ_PARAM_ARADDR
#define REG_VDMA_READ_PARAM_OFFSET              REG_DMA_READ_PARAM_AROFFSET
#define REG_VDMA_READ_PARAM_ARLEN_MAX           REG_DMA_READ_PARAM_ARLEN_MAX
#define REG_VDMA_READ_PARAM_H_SIZE              REG_DMA_READ_PARAM_ARLEN0
#define REG_VDMA_READ_PARAM_V_SIZE              REG_DMA_READ_PARAM_ARLEN1
#define REG_VDMA_READ_PARAM_LINE_STEP           REG_DMA_READ_PARAM_ARSTEP1
#define REG_VDMA_READ_PARAM_F_SIZE              REG_DMA_READ_PARAM_ARLEN2
#define REG_VDMA_READ_PARAM_FRAME_STEP          REG_DMA_READ_PARAM_ARSTEP2
#define REG_VDMA_READ_SHADOW_ADDR               REG_DMA_READ_SHADOW_ARADDR
#define REG_VDMA_READ_SHADOW_ARLEN_MAX          REG_DMA_READ_SHADOW_ARLEN_MAX
#define REG_VDMA_READ_SHADOW_H_SIZE             REG_DMA_READ_SHADOW_ARLEN0
#define REG_VDMA_READ_SHADOW_V_SIZE             REG_DMA_READ_SHADOW_ARLEN1
#define REG_VDMA_READ_SHADOW_LINE_STEP          REG_DMA_READ_SHADOW_ARSTEP1
#define REG_VDMA_READ_SHADOW_F_SIZE             REG_DMA_READ_SHADOW_ARLEN2
#define REG_VDMA_READ_SHADOW_FRAME_STEP         REG_DMA_READ_SHADOW_ARSTEP2



/* ---------------------------------- */
/*  Video                             */
/* ---------------------------------- */

/* FIFO with DMA */
#define REG_DAM_FIFO_CORE_ID                    0x00
#define REG_DAM_FIFO_CORE_VERSION               0x01
#define REG_DAM_FIFO_CTL_CONTROL                0x04
#define REG_DAM_FIFO_CTL_STATUS                 0x05
#define REG_DAM_FIFO_CTL_INDEX                  0x06
#define REG_DAM_FIFO_PARAM_ADDR                 0x08
#define REG_DAM_FIFO_PARAM_SIZE                 0x09
#define REG_DAM_FIFO_PARAM_AWLEN                0x10
#define REG_DAM_FIFO_PARAM_WSTRB                0x11
#define REG_DAM_FIFO_PARAM_WTIMEOUT             0x13
#define REG_DAM_FIFO_PARAM_ARLEN                0x14
#define REG_DAM_FIFO_PARAM_RTIMEOUT             0x17
#define REG_DAM_FIFO_CURRENT_ADDR               0x28
#define REG_DAM_FIFO_CURRENT_SIZE               0x29
#define REG_DAM_FIFO_CURRENT_AWLEN              0x30
#define REG_DAM_FIFO_CURRENT_WSTRB              0x31
#define REG_DAM_FIFO_CURRENT_WTIMEOUT           0x33
#define REG_DAM_FIFO_CURRENT_ARLEN              0x34
#define REG_DAM_FIFO_CURRENT_RTIMEOUT           0x37

/* parameter update control */
#define REG_VIDEO_PRMUP_CORE_ID                 0x00
#define REG_VIDEO_PRMUP_CORE_VERSION            0x01
#define REG_VIDEO_PRMUP_CONTROL                 0x04
#define REG_VIDEO_PRMUP_INDEX                   0x05
#define REG_VIDEO_PRMUP_FRAME_COUNT             0x06

/* Video Write-DMA */
#define REG_VIDEO_WDMA_CORE_ID                  0x00
#define REG_VIDEO_WDMA_VERSION                  0x01
#define REG_VIDEO_WDMA_CTL_CONTROL              0x04
#define REG_VIDEO_WDMA_CTL_STATUS               0x05
#define REG_VIDEO_WDMA_CTL_INDEX                0x07
#define REG_VIDEO_WDMA_PARAM_ADDR               0x08
#define REG_VIDEO_WDMA_PARAM_STRIDE             0x09
#define REG_VIDEO_WDMA_PARAM_WIDTH              0x0a
#define REG_VIDEO_WDMA_PARAM_HEIGHT             0x0b
#define REG_VIDEO_WDMA_PARAM_SIZE               0x0c
#define REG_VIDEO_WDMA_PARAM_AWLEN              0x0f
#define REG_VIDEO_WDMA_MONITOR_ADDR             0x10
#define REG_VIDEO_WDMA_MONITOR_STRIDE           0x11
#define REG_VIDEO_WDMA_MONITOR_WIDTH            0x12
#define REG_VIDEO_WDMA_MONITOR_HEIGHT           0x13
#define REG_VIDEO_WDMA_MONITOR_SIZE             0x14
#define REG_VIDEO_WDMA_MONITOR_AWLEN            0x17

/* Video Read-DMA */
#define REG_VIDEO_RDMA_CORE_ID                  0x00
#define REG_VIDEO_RDMA_CORE_VERSION             0x01
#define REG_VIDEO_RDMA_CTL_CONTROL              0x04
#define REG_VIDEO_RDMA_CTL_STATUS               0x05
#define REG_VIDEO_RDMA_CTL_INDEX                0x06
#define REG_VIDEO_RDMA_PARAM_ADDR               0x08
#define REG_VIDEO_RDMA_PARAM_STRIDE             0x09
#define REG_VIDEO_RDMA_PARAM_WIDTH              0x0a
#define REG_VIDEO_RDMA_PARAM_HEIGHT             0x0b
#define REG_VIDEO_RDMA_PARAM_SIZE               0x0c
#define REG_VIDEO_RDMA_PARAM_ARLEN              0x0f
#define REG_VIDEO_RDMA_MONITOR_ADDR             0x10
#define REG_VIDEO_RDMA_MONITOR_STRIDE           0x11
#define REG_VIDEO_RDMA_MONITOR_WIDTH            0x12
#define REG_VIDEO_RDMA_MONITOR_HEIGHT           0x13
#define REG_VIDEO_RDMA_MONITOR_SIZE             0x14
#define REG_VIDEO_RDMA_MONITOR_ARLEN            0x17

/* Video format regularizer */
#define REG_VIDEO_FMTREG_CORE_ID                0x00
#define REG_VIDEO_FMTREG_CORE_VERSION           0x01
#define REG_VIDEO_FMTREG_CTL_CONTROL            0x04
#define REG_VIDEO_FMTREG_CTL_STATUS             0x05
#define REG_VIDEO_FMTREG_CTL_INDEX              0x07
#define REG_VIDEO_FMTREG_CTL_SKIP               0x08
#define REG_VIDEO_FMTREG_CTL_FRM_TIMER_EN       0x0a
#define REG_VIDEO_FMTREG_CTL_FRM_TIMEOUT        0x0b
#define REG_VIDEO_FMTREG_PARAM_WIDTH            0x10
#define REG_VIDEO_FMTREG_PARAM_HEIGHT           0x11
#define REG_VIDEO_FMTREG_PARAM_FILL             0x12
#define REG_VIDEO_FMTREG_PARAM_TIMEOUT          0x13

/* Video sync generator */
#define REG_VIDEO_VSGEN_CORE_ID                 0x00
#define REG_VIDEO_VSGEN_CORE_VERSION            0x01
#define REG_VIDEO_VSGEN_CTL_CONTROL             0x04
#define REG_VIDEO_VSGEN_CTL_STATUS              0x05
#define REG_VIDEO_VSGEN_PARAM_HTOTAL            0x08
#define REG_VIDEO_VSGEN_PARAM_HSYNC_POL         0x0B
#define REG_VIDEO_VSGEN_PARAM_HDISP_START       0x0C
#define REG_VIDEO_VSGEN_PARAM_HDISP_END         0x0D
#define REG_VIDEO_VSGEN_PARAM_HSYNC_START       0x0E
#define REG_VIDEO_VSGEN_PARAM_HSYNC_END         0x0F
#define REG_VIDEO_VSGEN_PARAM_VTOTAL            0x10
#define REG_VIDEO_VSGEN_PARAM_VSYNC_POL         0x13
#define REG_VIDEO_VSGEN_PARAM_VDISP_START       0x14
#define REG_VIDEO_VSGEN_PARAM_VDISP_END         0x15
#define REG_VIDEO_VSGEN_PARAM_VSYNC_START       0x16
#define REG_VIDEO_VSGEN_PARAM_VSYNC_END         0x17

/* Video sync de adjuster */
#define REG_VIDEO_ADJDE_CORE_ID                 0x00
#define REG_VIDEO_ADJDE_CORE_VERSION            0x01
#define REG_VIDEO_ADJDE_CTL_CONTROL             0x04
#define REG_VIDEO_ADJDE_CTL_STATUS              0x05
#define REG_VIDEO_ADJDE_CTL_INDEX               0x07
#define REG_VIDEO_ADJDE_PARAM_HSIZE             0x08
#define REG_VIDEO_ADJDE_PARAM_VSIZE             0x09
#define REG_VIDEO_ADJDE_PARAM_HSTART            0x0a
#define REG_VIDEO_ADJDE_PARAM_VSTART            0x0b
#define REG_VIDEO_ADJDE_PARAM_HPOL              0x0c
#define REG_VIDEO_ADJDE_PARAM_VPOL              0x0d
#define REG_VIDEO_ADJDE_CURRENT_HSIZE           0x18
#define REG_VIDEO_ADJDE_CURRENT_VSIZE           0x19
#define REG_VIDEO_ADJDE_CURRENT_HSTART          0x1a
#define REG_VIDEO_ADJDE_CURRENT_VSTART          0x1b

#define REG_VIDEO_BINARIZER_CORE_ID             0x00
#define REG_VIDEO_BINARIZER_CORE_VERSION        0x01
#define REG_VIDEO_BINARIZER_CTL_CONTROL         0x04
#define REG_VIDEO_BINARIZER_CTL_STATUS          0x05
#define REG_VIDEO_BINARIZER_CTL_INDEX           0x07
#define REG_VIDEO_BINARIZER_PARAM_TH            0x10
#define REG_VIDEO_BINARIZER_PARAM_INV           0x11

#define REG_VIDEO_OVERLAY_CORE_ID               0x00
#define REG_VIDEO_OVERLAY_CORE_VERSION          0x01
#define REG_VIDEO_OVERLAY_CTL_CONTROL           0x04
#define REG_VIDEO_OVERLAY_CTL_STATUS            0x05
#define REG_VIDEO_OVERLAY_CTL_INDEX             0x07
#define REG_VIDEO_OVERLAY_PARAM_X               0x08
#define REG_VIDEO_OVERLAY_PARAM_Y               0x09
#define REG_VIDEO_OVERLAY_PARAM_WIDTH           0x0a
#define REG_VIDEO_OVERLAY_PARAM_HEIGHT          0x0b
#define REG_VIDEO_OVERLAY_PARAM_BG_EN           0x0e
#define REG_VIDEO_OVERLAY_PARAM_BG_DATA         0x0f


/* ---------------------------------- */
/*  Image processing                  */
/* ---------------------------------- */

/* Demosaic */
#define REG_IMG_DEMOSAIC_CORE_ID                0x00
#define REG_IMG_DEMOSAIC_CORE_VERSION           0x01
#define REG_IMG_DEMOSAIC_CTL_CONTROL            0x04
#define REG_IMG_DEMOSAIC_CTL_STATUS             0x05
#define REG_IMG_DEMOSAIC_CTL_INDEX              0x07
#define REG_IMG_DEMOSAIC_PARAM_PHASE            0x08
#define REG_IMG_DEMOSAIC_CURRENT_PHASE          0x18

/* color matrix */
#define REG_IMG_COLMAT_CORE_ID                  0x00
#define REG_IMG_COLMAT_CORE_VERSION             0x01
#define REG_IMG_COLMAT_CTL_CONTROL              0x04
#define REG_IMG_COLMAT_CTL_STATUS               0x05
#define REG_IMG_COLMAT_CTL_INDEX                0x07
#define REG_IMG_COLMAT_PARAM_MATRIX00           0x10
#define REG_IMG_COLMAT_PARAM_MATRIX01           0x11
#define REG_IMG_COLMAT_PARAM_MATRIX02           0x12
#define REG_IMG_COLMAT_PARAM_MATRIX03           0x13
#define REG_IMG_COLMAT_PARAM_MATRIX10           0x14
#define REG_IMG_COLMAT_PARAM_MATRIX11           0x15
#define REG_IMG_COLMAT_PARAM_MATRIX12           0x16
#define REG_IMG_COLMAT_PARAM_MATRIX13           0x17
#define REG_IMG_COLMAT_PARAM_MATRIX20           0x18
#define REG_IMG_COLMAT_PARAM_MATRIX21           0x19
#define REG_IMG_COLMAT_PARAM_MATRIX22           0x1a
#define REG_IMG_COLMAT_PARAM_MATRIX23           0x1b
#define REG_IMG_COLMAT_PARAM_CLIP_MIN0          0x20
#define REG_IMG_COLMAT_PARAM_CLIP_MAX0          0x21
#define REG_IMG_COLMAT_PARAM_CLIP_MIN1          0x22
#define REG_IMG_COLMAT_PARAM_CLIP_MAX1          0x23
#define REG_IMG_COLMAT_PARAM_CLIP_MIN2          0x24
#define REG_IMG_COLMAT_PARAM_CLIP_MAX2          0x25
#define REG_IMG_COLMAT_CFG_COEFF0_WIDTH         0x40
#define REG_IMG_COLMAT_CFG_COEFF1_WIDTH         0x41
#define REG_IMG_COLMAT_CFG_COEFF2_WIDTH         0x42
#define REG_IMG_COLMAT_CFG_COEFF3_WIDTH         0x43
#define REG_IMG_COLMAT_CFG_COEFF0_FRAC_WIDTH    0x44
#define REG_IMG_COLMAT_CFG_COEFF1_FRAC_WIDTH    0x45
#define REG_IMG_COLMAT_CFG_COEFF2_FRAC_WIDTH    0x46
#define REG_IMG_COLMAT_CFG_COEFF3_FRAC_WIDTH    0x47
#define REG_IMG_COLMAT_CURRENT_MATRIX00         0x90
#define REG_IMG_COLMAT_CURRENT_MATRIX01         0x91
#define REG_IMG_COLMAT_CURRENT_MATRIX02         0x92
#define REG_IMG_COLMAT_CURRENT_MATRIX03         0x93
#define REG_IMG_COLMAT_CURRENT_MATRIX10         0x94
#define REG_IMG_COLMAT_CURRENT_MATRIX11         0x95
#define REG_IMG_COLMAT_CURRENT_MATRIX12         0x96
#define REG_IMG_COLMAT_CURRENT_MATRIX13         0x97
#define REG_IMG_COLMAT_CURRENT_MATRIX20         0x98
#define REG_IMG_COLMAT_CURRENT_MATRIX21         0x99
#define REG_IMG_COLMAT_CURRENT_MATRIX22         0x9a
#define REG_IMG_COLMAT_CURRENT_MATRIX23         0x9b
#define REG_IMG_COLMAT_CURRENT_CLIP_MIN0        0xa0
#define REG_IMG_COLMAT_CURRENT_CLIP_MAX0        0xa1
#define REG_IMG_COLMAT_CURRENT_CLIP_MIN1        0xa2
#define REG_IMG_COLMAT_CURRENT_CLIP_MAX1        0xa3
#define REG_IMG_COLMAT_CURRENT_CLIP_MIN2        0xa4
#define REG_IMG_COLMAT_CURRENT_CLIP_MAX2        0xa5

/* gamma  */
#define REG_IMG_GAMMA_CORE_ID                   0x00
#define REG_IMG_GAMMA_CORE_VERSION              0x01
#define REG_IMG_GAMMA_CTL_CONTROL               0x04
#define REG_IMG_GAMMA_CTL_STATUS                0x05
#define REG_IMG_GAMMA_CTL_INDEX                 0x07
#define REG_IMG_GAMMA_PARAM_ENABLE              0x08
#define REG_IMG_GAMMA_CURRENT_ENABLE            0x18
#define REG_IMG_GAMMA_CFG_TBL_ADDR              0x80
#define REG_IMG_GAMMA_CFG_TBL_SIZE              0x81
#define REG_IMG_GAMMA_CFG_TBL_WIDTH             0x82

/* gaussian 3x3 */
#define REG_IMG_GAUSS3X3_CORE_ID                0x00
#define REG_IMG_GAUSS3X3_CORE_VERSION           0x01
#define REG_IMG_GAUSS3X3_CTL_CONTROL            0x04
#define REG_IMG_GAUSS3X3_CTL_STATUS             0x05
#define REG_IMG_GAUSS3X3_CTL_INDEX              0x07
#define REG_IMG_GAUSS3X3_PARAM_ENABLE           0x08
#define REG_IMG_GAUSS3X3_CURRENT_ENABLE         0x18

/* canny */
#define REG_IMG_CANNY_CORE_ID                   0x00
#define REG_IMG_CANNY_CORE_VERSION              0x01
#define REG_IMG_CANNY_CTL_CONTROL               0x04
#define REG_IMG_CANNY_CTL_STATUS                0x05
#define REG_IMG_CANNY_CTL_INDEX                 0x07
#define REG_IMG_CANNY_PARAM_TH                  0x08
#define REG_IMG_CANNY_CURRENT_TH                0x18

/* binarizer */
#define REG_IMG_BINARIZER_CORE_ID               0x00
#define REG_IMG_BINARIZER_CORE_VERSION          0x01
#define REG_IMG_BINARIZER_CTL_CONTROL           0x04
#define REG_IMG_BINARIZER_CTL_STATUS            0x05
#define REG_IMG_BINARIZER_CTL_INDEX             0x07
#define REG_IMG_BINARIZER_PARAM_TH              0x08
#define REG_IMG_BINARIZER_PARAM_INV             0x09
#define REG_IMG_BINARIZER_PARAM_VAL0            0x0a
#define REG_IMG_BINARIZER_PARAM_VAL1            0x0b
#define REG_IMG_BINARIZER_CURRENT_TH            0x18
#define REG_IMG_BINARIZER_CURRENT_INV           0x19
#define REG_IMG_BINARIZER_CURRENT_VAL0          0x1a
#define REG_IMG_BINARIZER_CURRENT_VAL1          0x1b

/* alpha blend */
#define REG_IMG_ALPHABLEND_CORE_ID              0x00
#define REG_IMG_ALPHABLEND_CORE_VERSION         0x01
#define REG_IMG_ALPHABLEND_CTL_CONTROL          0x04
#define REG_IMG_ALPHABLEND_CTL_STATUS           0x05
#define REG_IMG_ALPHABLEND_CTL_INDEX            0x07
#define REG_IMG_ALPHABLEND_PARAM_ALPHA          0x08
#define REG_IMG_ALPHABLEND_CURRENT_ALPHA        0x18

/* area mask */
#define REG_IMG_AREAMASK_CORE_ID                0x00
#define REG_IMG_AREAMASK_CORE_VERSION           0x01
#define REG_IMG_AREAMASK_CTL_CONTROL            0x04
#define REG_IMG_AREAMASK_CTL_STATUS             0x05
#define REG_IMG_AREAMASK_CTL_INDEX              0x07
#define REG_IMG_AREAMASK_PARAM_MASK_FLAG        0x10
#define REG_IMG_AREAMASK_PARAM_MASK_VALUE0      0x12
#define REG_IMG_AREAMASK_PARAM_MASK_VALUE1      0x13
#define REG_IMG_AREAMASK_PARAM_THRESH_FLAG      0x14
#define REG_IMG_AREAMASK_PARAM_THRESH_VALUE     0x15
#define REG_IMG_AREAMASK_PARAM_RECT_FLAG        0x21
#define REG_IMG_AREAMASK_PARAM_RECT_LEFT        0x24
#define REG_IMG_AREAMASK_PARAM_RECT_RIGHT       0x25
#define REG_IMG_AREAMASK_PARAM_RECT_TOP         0x26
#define REG_IMG_AREAMASK_PARAM_RECT_BOTTOM      0x27
#define REG_IMG_AREAMASK_PARAM_CIRCLE_FLAG      0x50
#define REG_IMG_AREAMASK_PARAM_CIRCLE_X         0x54
#define REG_IMG_AREAMASK_PARAM_CIRCLE_Y         0x55
#define REG_IMG_AREAMASK_PARAM_CIRCLE_RADIUS2   0x56
#define REG_IMG_AREAMASK_CURRENT_MASK_FLAG      0x90
#define REG_IMG_AREAMASK_CURRENT_MASK_VALUE0    0x92
#define REG_IMG_AREAMASK_CURRENT_MASK_VALUE1    0x93
#define REG_IMG_AREAMASK_CURRENT_THRESH_FLAG    0x94
#define REG_IMG_AREAMASK_CURRENT_THRESH_VALUE   0x95
#define REG_IMG_AREAMASK_CURRENT_RECT_FLAG      0xa1
#define REG_IMG_AREAMASK_CURRENT_RECT_LEFT      0xa4
#define REG_IMG_AREAMASK_CURRENT_RECT_RIGHT     0xa5
#define REG_IMG_AREAMASK_CURRENT_RECT_TOP       0xa6
#define REG_IMG_AREAMASK_CURRENT_RECT_BOTTOM    0xa7
#define REG_IMG_AREAMASK_CURRENT_CIRCLE_FLAG    0xd0
#define REG_IMG_AREAMASK_CURRENT_CIRCLE_X       0xd4
#define REG_IMG_AREAMASK_CURRENT_CIRCLE_Y       0xd5
#define REG_IMG_AREAMASK_CURRENT_CIRCLE_RADIUS2 0xd6

/* FIFO with DMA */
#define REG_IMG_PREVFRM_CORE_ID                 0x00
#define REG_IMG_PREVFRM_CORE_VERSION            0x01
#define REG_IMG_PREVFRM_CTL_CONTROL             0x04
#define REG_IMG_PREVFRM_CTL_STATUS              0x05
#define REG_IMG_PREVFRM_CTL_INDEX               0x06
#define REG_IMG_PREVFRM_PARAM_ADDR              0x08
#define REG_IMG_PREVFRM_PARAM_SIZE              0x09
#define REG_IMG_PREVFRM_PARAM_AWLEN             0x10
#define REG_IMG_PREVFRM_PARAM_WSTRB             0x11
#define REG_IMG_PREVFRM_PARAM_WTIMEOUT          0x13
#define REG_IMG_PREVFRM_PARAM_ARLEN             0x14
#define REG_IMG_PREVFRM_PARAM_RTIMEOUT          0x17
#define REG_IMG_PREVFRM_PARAM_INITDATA          0x18
#define REG_IMG_PREVFRM_CURRENT_ADDR            0x28
#define REG_IMG_PREVFRM_CURRENT_SIZE            0x29
#define REG_IMG_PREVFRM_CURRENT_AWLEN           0x30
#define REG_IMG_PREVFRM_CURRENT_WSTRB           0x31
#define REG_IMG_PREVFRM_CURRENT_WTIMEOUT        0x33
#define REG_IMG_PREVFRM_CURRENT_ARLEN           0x34
#define REG_IMG_PREVFRM_CURRENT_RTIMEOUT        0x37
#define REG_IMG_PREVFRM_CURRENT_INITDATA        0x38

/* image selector */
#define REG_IMG_SELECTOR_CORE_ID                0x00
#define REG_IMG_SELECTOR_CORE_VERSION           0x01
#define REG_IMG_SELECTOR_CTL_SELECT             0x08
#define REG_IMG_SELECTOR_CONFIG_NUM             0x10


/* ---------------------------------- */
/*  Peripherals                       */
/* ---------------------------------- */

/* I2C */
#define REG_PERIPHERAL_I2C_STATUS               0x00
#define REG_PERIPHERAL_I2C_CONTROL              0x01
#define REG_PERIPHERAL_I2C_SEND                 0x02
#define REG_PERIPHERAL_I2C_RECV                 0x03
#define REG_PERIPHERAL_I2C_DIVIDER              0x04

#define PERIPHERAL_I2C_CONTROL_START            0x01
#define PERIPHERAL_I2C_CONTROL_STOP             0x02
#define PERIPHERAL_I2C_CONTROL_ACK              0x04
#define PERIPHERAL_I2C_CONTROL_NAK              0x08
#define PERIPHERAL_I2C_CONTROL_RECV             0x10




/* ---------------------------------- */
/*  Miscellaneous                     */
/* ---------------------------------- */

#define REG_LOGGER_CORE_ID                      0x00
#define REG_LOGGER_CORE_VERSION                 0x01
#define REG_LOGGER_CTL_CONTROL                  0x04
#define REG_LOGGER_CTL_STATUS                   0x05
#define REG_LOGGER_CTL_COUNT                    0x07
#define REG_LOGGER_LIMIT_SIZE                   0x08
#define REG_LOGGER_READ_DATA                    0x10
#define REG_LOGGER_POL_TIMER0                   0x18
#define REG_LOGGER_POL_TIMER1                   0x19
#define REG_LOGGER_POL_DATA(x)                  (0x20+(x))

#define REG_COMMUNICATION_PIPE_CORE_ID          0x00
#define REG_COMMUNICATION_PIPE_CORE_VERSION     0x01
#define REG_COMMUNICATION_PIPE_CORE_DATE        0x02
#define REG_COMMUNICATION_PIPE_CORE_SERIAL      0x03
#define REG_COMMUNICATION_PIPE_TX_DATA          0x10
#define REG_COMMUNICATION_PIPE_TX_STATUS        0x11
#define REG_COMMUNICATION_PIPE_TX_FREE_COUNT    0x12
#define REG_COMMUNICATION_PIPE_TX_IRQ_STATUS    0x14
#define REG_COMMUNICATION_PIPE_TX_IRQ_ENABLE    0x15
#define REG_COMMUNICATION_PIPE_RX_DATA          0x18
#define REG_COMMUNICATION_PIPE_RX_STATUS        0x19
#define REG_COMMUNICATION_PIPE_RX_FREE_COUNT    0x1a
#define REG_COMMUNICATION_PIPE_RX_IRQ_STATUS    0x1c
#define REG_COMMUNICATION_PIPE_RX_IRQ_ENABLE    0x1d


#endif	/* __RYUZ__JELLY__REGS__H__ */


/* end of file */
