digraph "0_linux_234f3ce485d54017f15cf5e0699cff4100121601_2" {
"1000126" [label="(MethodReturn,static int)"];
"1000101" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000168" [label="(MethodParameterOut,struct x86_emulate_ctxt *ctxt)"];
"1000102" [label="(Block,)"];
"1000106" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000104" [label="(Call,rc = X86EMUL_CONTINUE)"];
"1000105" [label="(Identifier,rc)"];
"1000110" [label="(Identifier,ctxt)"];
"1000107" [label="(ControlStructure,if (address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0))"];
"1000111" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000112" [label="(Identifier,ctxt)"];
"1000113" [label="(Identifier,VCPU_REGS_RCX)"];
"1000114" [label="(Literal,0)"];
"1000108" [label="(Call,address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0)"];
"1000109" [label="(Call,address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)))"];
"1000118" [label="(Identifier,ctxt)"];
"1000115" [label="(Call,rc = jmp_rel(ctxt, ctxt->src.val))"];
"1000116" [label="(Identifier,rc)"];
"1000119" [label="(Call,ctxt->src.val)"];
"1000120" [label="(Call,ctxt->src)"];
"1000121" [label="(Identifier,ctxt)"];
"1000122" [label="(FieldIdentifier,src)"];
"1000123" [label="(FieldIdentifier,val)"];
"1000117" [label="(Call,jmp_rel(ctxt, ctxt->src.val))"];
"1000124" [label="(Return,return rc;)"];
"1000125" [label="(Identifier,rc)"];
"1000126" -> "1000100"  [label="AST: "];
"1000126" -> "1000124"  [label="CFG: "];
"1000115" -> "1000126"  [label="DDG: jmp_rel(ctxt, ctxt->src.val)"];
"1000115" -> "1000126"  [label="DDG: rc"];
"1000108" -> "1000126"  [label="DDG: address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0"];
"1000108" -> "1000126"  [label="DDG: address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX))"];
"1000104" -> "1000126"  [label="DDG: rc"];
"1000104" -> "1000126"  [label="DDG: X86EMUL_CONTINUE"];
"1000117" -> "1000126"  [label="DDG: ctxt"];
"1000117" -> "1000126"  [label="DDG: ctxt->src.val"];
"1000111" -> "1000126"  [label="DDG: VCPU_REGS_RCX"];
"1000101" -> "1000126"  [label="DDG: ctxt"];
"1000109" -> "1000126"  [label="DDG: ctxt"];
"1000109" -> "1000126"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX)"];
"1000124" -> "1000126"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000126"  [label="DDG: ctxt"];
"1000101" -> "1000109"  [label="DDG: ctxt"];
"1000101" -> "1000111"  [label="DDG: ctxt"];
"1000101" -> "1000117"  [label="DDG: ctxt"];
"1000168" -> "1000100"  [label="AST: "];
"1000102" -> "1000100"  [label="AST: "];
"1000103" -> "1000102"  [label="AST: "];
"1000104" -> "1000102"  [label="AST: "];
"1000107" -> "1000102"  [label="AST: "];
"1000124" -> "1000102"  [label="AST: "];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000105"  [label="CFG: "];
"1000104" -> "1000106"  [label="CFG: "];
"1000104" -> "1000102"  [label="AST: "];
"1000104" -> "1000106"  [label="CFG: "];
"1000105" -> "1000104"  [label="AST: "];
"1000106" -> "1000104"  [label="AST: "];
"1000110" -> "1000104"  [label="CFG: "];
"1000104" -> "1000126"  [label="DDG: rc"];
"1000104" -> "1000126"  [label="DDG: X86EMUL_CONTINUE"];
"1000104" -> "1000124"  [label="DDG: rc"];
"1000105" -> "1000104"  [label="AST: "];
"1000105" -> "1000100"  [label="CFG: "];
"1000106" -> "1000105"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000104"  [label="CFG: "];
"1000112" -> "1000110"  [label="CFG: "];
"1000107" -> "1000102"  [label="AST: "];
"1000108" -> "1000107"  [label="AST: "];
"1000115" -> "1000107"  [label="AST: "];
"1000111" -> "1000109"  [label="AST: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000111" -> "1000126"  [label="DDG: VCPU_REGS_RCX"];
"1000111" -> "1000109"  [label="DDG: ctxt"];
"1000111" -> "1000109"  [label="DDG: VCPU_REGS_RCX"];
"1000101" -> "1000111"  [label="DDG: ctxt"];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000110"  [label="CFG: "];
"1000113" -> "1000112"  [label="CFG: "];
"1000113" -> "1000111"  [label="AST: "];
"1000113" -> "1000112"  [label="CFG: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000114" -> "1000108"  [label="AST: "];
"1000114" -> "1000109"  [label="CFG: "];
"1000108" -> "1000114"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000114"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000114" -> "1000108"  [label="AST: "];
"1000116" -> "1000108"  [label="CFG: "];
"1000125" -> "1000108"  [label="CFG: "];
"1000108" -> "1000126"  [label="DDG: address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0"];
"1000108" -> "1000126"  [label="DDG: address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX))"];
"1000109" -> "1000108"  [label="DDG: ctxt"];
"1000109" -> "1000108"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX)"];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000111" -> "1000109"  [label="AST: "];
"1000114" -> "1000109"  [label="CFG: "];
"1000109" -> "1000126"  [label="DDG: ctxt"];
"1000109" -> "1000126"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX)"];
"1000109" -> "1000108"  [label="DDG: ctxt"];
"1000109" -> "1000108"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX)"];
"1000111" -> "1000109"  [label="DDG: ctxt"];
"1000111" -> "1000109"  [label="DDG: VCPU_REGS_RCX"];
"1000101" -> "1000109"  [label="DDG: ctxt"];
"1000109" -> "1000117"  [label="DDG: ctxt"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000116"  [label="CFG: "];
"1000121" -> "1000118"  [label="CFG: "];
"1000115" -> "1000107"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000125" -> "1000115"  [label="CFG: "];
"1000115" -> "1000126"  [label="DDG: jmp_rel(ctxt, ctxt->src.val)"];
"1000115" -> "1000126"  [label="DDG: rc"];
"1000117" -> "1000115"  [label="DDG: ctxt"];
"1000117" -> "1000115"  [label="DDG: ctxt->src.val"];
"1000115" -> "1000124"  [label="DDG: rc"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000108"  [label="CFG: "];
"1000118" -> "1000116"  [label="CFG: "];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000123"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000123" -> "1000119"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000123" -> "1000120"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000118"  [label="CFG: "];
"1000122" -> "1000121"  [label="CFG: "];
"1000122" -> "1000120"  [label="AST: "];
"1000122" -> "1000121"  [label="CFG: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000123" -> "1000119"  [label="AST: "];
"1000123" -> "1000120"  [label="CFG: "];
"1000119" -> "1000123"  [label="CFG: "];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000117" -> "1000126"  [label="DDG: ctxt"];
"1000117" -> "1000126"  [label="DDG: ctxt->src.val"];
"1000117" -> "1000115"  [label="DDG: ctxt"];
"1000117" -> "1000115"  [label="DDG: ctxt->src.val"];
"1000109" -> "1000117"  [label="DDG: ctxt"];
"1000101" -> "1000117"  [label="DDG: ctxt"];
"1000124" -> "1000102"  [label="AST: "];
"1000124" -> "1000125"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000126" -> "1000124"  [label="CFG: "];
"1000124" -> "1000126"  [label="DDG: <RET>"];
"1000125" -> "1000124"  [label="DDG: rc"];
"1000104" -> "1000124"  [label="DDG: rc"];
"1000115" -> "1000124"  [label="DDG: rc"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000115"  [label="CFG: "];
"1000125" -> "1000108"  [label="CFG: "];
"1000124" -> "1000125"  [label="CFG: "];
"1000125" -> "1000124"  [label="DDG: rc"];
}
