R. S. Bajwa , N. Schumann , H. Kojima, Power analysis of a 32-bit RISC microcontroller integrated with a 16-bit DSP, Proceedings of the 1997 international symposium on Low power electronics and design, p.137-142, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263309]
Rita Yu Chen , Robert M. Owens , Mary Jane Irwin , R. S. Bajwa , Raminder S. Bajwa, Validation of an architectural level power analysis technique, Proceedings of the 35th annual Design Automation Conference, p.242-245, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277106]
CHEN,R.Y.,IRWIN,M.J.,AND BAJWA, R. S. 1998b. Architectural level hierarchical power estimation of control units. In Proceedings of the 11th IEEE Internaional Conference on ASIC. IEEE Computer Society Press, Los Alamitos, CA.
KALAMBUR, A. 1997. Micro-architectural techniques for low power processors. Master's Thesis. Pennsylvania State University, University Park, PA.
LANDMAN,P.AND RABAEY, J. 1993. Power estimation for high level synthesis. In Proceedings of the 1993 European Conference on Design Automation (EDAC '93 EURO-ASIC, Feb.). IEEE Computer Society Press, Los Alamitos, CA, 361-366.
LANDMAN,P.AND RABAEY, J. 1994. Black-box capacitance models for architectural power analysis. In Proceedings of the 1994 International Symposium on Low Power Electronics and Design (ISLPED '94, Apr). IEEE Press, Piscataway, NJ, 165-170.
Paul E. Landman , Jan M. Rabaey, Activity-sensitive architectural power analysis for the control path, Proceedings of the 1995 international symposium on Low power design, p.93-98, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224098]
Huzefa Abdulhusain Mehta , Mary Jane Irwin , Robert Michael Owens, System level power analysis, The Pennsylvania State University, 1996
Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin, Energy characterization based on clustering, Proceedings of the 33rd annual Design Automation Conference, p.702-707, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240651]
H. Mehta , R. M. Owens , M. J. Irwin, Instruction level power profiling, Proceedings of the Acoustics, Speech, and Signal Processing, 1996. on Conference Proceedings., 1996 IEEE International Conference, p.3326-3329, May 07-10, 1996[doi>10.1109/ICASSP.1996.550589]
POWELL,S.AND CHAU, P. 1990. Estimating power dissipation of VLSI signal processing chips: the PFA technique. VLSI Tech. Bull. IV, 250-259.
Anand Raghunathan , Sujit Dey , Niraj K. Jha, Register-transfer level estimation techniques for switching activity and power consumption, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.158-165, November 10-14, 1996, San Jose, California, USA
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.384-390, November 06-10, 1994, San Jose, California, USA
