# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../Final RISC-V Processor/Unpipelined/design/IF.v"
verilog xil_defaultlib  "../../../../Final RISC-V Processor/Unpipelined/testbench/IF_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
