{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737328126610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737328126611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 20:08:46 2025 " "Processing started: Sun Jan 19 20:08:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737328126611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737328126611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737328126611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1737328126875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ck_div-logica " "Found design unit 1: ck_div-logica" {  } { { "divclock.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclock.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127172 ""} { "Info" "ISGN_ENTITY_NAME" "1 ck_div " "Found entity 1: ck_div" {  } { { "divclock.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclock.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737328127172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcapasso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marcapasso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marcapasso-infarto " "Found design unit 1: marcapasso-infarto" {  } { { "marcapasso.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/marcapasso.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127174 ""} { "Info" "ISGN_ENTITY_NAME" "1 marcapasso " "Found entity 1: marcapasso" {  } { { "marcapasso.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/marcapasso.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737328127174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont25-violencia " "Found design unit 1: cont25-violencia" {  } { { "cont25.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/cont25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127177 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont25 " "Found entity 1: cont25" {  } { { "cont25.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/cont25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737328127177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coracao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coracao-estresse " "Found design unit 1: coracao-estresse" {  } { { "coracao.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/coracao.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127179 ""} { "Info" "ISGN_ENTITY_NAME" "1 coracao " "Found entity 1: coracao" {  } { { "coracao.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/coracao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737328127179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divclockmillis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divclockmillis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divclockmillis-taquicardia " "Found design unit 1: divclockmillis-taquicardia" {  } { { "divclockmillis.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclockmillis.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127182 ""} { "Info" "ISGN_ENTITY_NAME" "1 divclockmillis " "Found entity 1: divclockmillis" {  } { { "divclockmillis.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclockmillis.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737328127182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab10-liberdadefinalmente " "Found design unit 1: lab10-liberdadefinalmente" {  } { { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127184 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab10 " "Found entity 1: lab10" {  } { { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737328127184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont5-lagrimas " "Found design unit 1: cont5-lagrimas" {  } { { "cont5.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/cont5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127186 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont5 " "Found entity 1: cont5" {  } { { "cont5.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/cont5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737328127186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737328127186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab10 " "Elaborating entity \"lab10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737328127213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ck_div ck_div:divclockbasico " "Elaborating entity \"ck_div\" for hierarchy \"ck_div:divclockbasico\"" {  } { { "lab10.vhd" "divclockbasico" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737328127214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marcapasso marcapasso:mp " "Elaborating entity \"marcapasso\" for hierarchy \"marcapasso:mp\"" {  } { { "lab10.vhd" "mp" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737328127216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divclockmillis marcapasso:mp\|divclockmillis:millisegundos " "Elaborating entity \"divclockmillis\" for hierarchy \"marcapasso:mp\|divclockmillis:millisegundos\"" {  } { { "marcapasso.vhd" "millisegundos" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/marcapasso.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737328127217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont5 marcapasso:mp\|cont5:delayPulsoVentr " "Elaborating entity \"cont5\" for hierarchy \"marcapasso:mp\|cont5:delayPulsoVentr\"" {  } { { "marcapasso.vhd" "delayPulsoVentr" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/marcapasso.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737328127218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont25 marcapasso:mp\|cont25:beatPulsoAtrio " "Elaborating entity \"cont25\" for hierarchy \"marcapasso:mp\|cont25:beatPulsoAtrio\"" {  } { { "marcapasso.vhd" "beatPulsoAtrio" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/marcapasso.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737328127220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coracao coracao:cor " "Elaborating entity \"coracao\" for hierarchy \"coracao:cor\"" {  } { { "lab10.vhd" "cor" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737328127222 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1737328128068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737328128407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737328128407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "504 " "Implemented 504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737328128490 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737328128490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "496 " "Implemented 496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737328128490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737328128490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737328128521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 20:08:48 2025 " "Processing ended: Sun Jan 19 20:08:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737328128521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737328128521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737328128521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737328128521 ""}
