/*
 * generated by AddMeasurement
 *
 * DO NOT CHANGE THIS FILE
 */

#ifndef MEASURE_H
#define MEASURE_H

/* Block IDs */
#define SYNRMMODEL_MT_RTW_MAKETARGETVALUE1 0
#define SYNRMMODEL_MT_RTW_PIDCONTROLLER_CHANGEDPERIODIC 1
#define SYNRMMODEL_MT_RTW_UNITDELAY 2
#define SYNRMMODEL_MT_RTW_UNITDELAY2 3
#define SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD 4
#define SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD1 5
#define SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD2 6
#define SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD3 7
#define SYNRMMODEL_MT_RTW_DATASTORE_CLOCK1 8
#define SYNRMMODEL_MT_RTW_DATASTORE_TOWORKSPACE 9
#define SYNRMMODEL_MT_RTW_IPMSM1_CONSTANT 10
#define SYNRMMODEL_MT_RTW_IPMSM1_S_FUNCTIONBUILDER 11
#define SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT 12
#define SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT1 13
#define SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT2 14
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_CONSTANT 15
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM 16
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_UNITDELAY1 17
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ABS 18
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_BIAS 19
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A 20
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A1 21
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A2 22
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_CONSTANT1 23
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_CONSTANT2 24
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_DIVIDE3 25
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M 26
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M1 27
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M2 28
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M3 29
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_HALL_SENSOR_EVENT_DRIVEN 30
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_IF 31
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_MATHFUNCTION 32
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_MODESELECTOR 33
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_MULTIPORTSWITCH 34
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PULSEGENERATOR3 35
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C 36
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C1 37
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C2 38
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFFREQ 39
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SWITCH 40
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_UNITDELAY 41
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_UNITDELAY1 42
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH 43
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH1 44
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH2 45
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_CALC_RPM 46
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_1 47
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_2 48
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_3 49
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_4 50
#define SYNRMMODEL_MT_RTW_VELOPOSIERROR_S_FUNCTIONBUILDER 51
#define SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADERROR1 52
#define SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADERROR2 53
#define SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADTODEG 54
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_CONSTANT 55
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_S_FUNCTIONBUILDER1 56
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_S_FUNCTIONBUILDER2 57
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM 58
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_UNITDELAY1 59
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM_S_FUNCTIONBUILDER 60
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM_SUM 61
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM_S_FUNCTIONBUILDER 62
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM_SUM 63
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_COMPARETOCONSTANT_COMPARE 64
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_COMPARETOCONSTANT_CONSTANT 65
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_ADD 66
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_ADD1 67
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE 68
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE1 69
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE2 70
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE3 71
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE4 72
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE5 73
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS 74
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS1 75
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS2 76
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_SATURATION 77
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_STEP 78
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_STEPDOWN 79
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_SUM 80
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_CONSTANT 81
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_CONSTANT6 82
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_DIVIDE 83
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_DIVIDE1 84
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SIGN2 85
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SUM6 86
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SWITCH1 87
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_UNARYMINUS 88
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_CONSTANT 89
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_CONSTANT6 90
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_DIVIDE 91
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_DIVIDE1 92
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SIGN2 93
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SUM6 94
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SWITCH1 95
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_UNARYMINUS 96
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGER_COMPARE 97
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGER_CONSTANT 98
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_ASSIGNMENT 99
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_BIAS1 100
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_CONVERSION 101
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_MATHFUNCTION2 102
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_SELECTOR1 103
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_SUM1 104
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_VH3 105
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_ADD2 106
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_BIAS 107
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_BIAS1 108
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_CONSTANT4 109
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_CONSTANT7 110
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR 111
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR1 112
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR2 113
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR 114
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR1 115
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR2 116
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR3 117
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR4 118
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR5 119
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SATURATION 120
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH1 121
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH2 122
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH3 123
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH4 124
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH5 125
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_UNITDELAY1 126
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_UNITDELAY2 127
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_GENTEN 128
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_THETA_STEP 129
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_CONSTANT1 130
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_GAIN 131
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SIGN 132
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SUM1 133
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SUM2 134
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_CONSTANT1 135
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_GAIN 136
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SIGN 137
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SUM1 138
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SUM2 139
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_CONSTANT1 140
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_GAIN 141
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SIGN 142
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SUM1 143
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SUM2 144
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_CONSTANT1 145
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_GAIN 146
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SIGN 147
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SUM1 148
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SUM2 149
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CLOCK 150
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CONSTANT 151
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CONSTANT1 152
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_OUTPUT 153
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_PRODUCT 154
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_STEP 155
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_SUM 156

/* Maximum Block ID */
#define MAX_BLOCK_ID 157

/* Block Parameters */
#ifndef SYNRMMODEL_MT_RTW_MAKETARGETVALUE1_PARAM
#define SYNRMMODEL_MT_RTW_MAKETARGETVALUE1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_PIDCONTROLLER_CHANGEDPERIODIC_PARAM
#define SYNRMMODEL_MT_RTW_PIDCONTROLLER_CHANGEDPERIODIC_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_UNITDELAY_PARAM
#define SYNRMMODEL_MT_RTW_UNITDELAY_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_UNITDELAY2_PARAM
#define SYNRMMODEL_MT_RTW_UNITDELAY2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD_PARAM
#define SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD1_PARAM
#define SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD2_PARAM
#define SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD3_PARAM
#define SYNRMMODEL_MT_RTW_ZERO_ORDERHOLD3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_DATASTORE_CLOCK1_PARAM
#define SYNRMMODEL_MT_RTW_DATASTORE_CLOCK1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_DATASTORE_TOWORKSPACE_PARAM
#define SYNRMMODEL_MT_RTW_DATASTORE_TOWORKSPACE_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_IPMSM1_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_IPMSM1_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_IPMSM1_S_FUNCTIONBUILDER_PARAM
#define SYNRMMODEL_MT_RTW_IPMSM1_S_FUNCTIONBUILDER_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT1_PARAM
#define SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT2_PARAM
#define SYNRMMODEL_MT_RTW_MOTORPARA1_CONSTANT2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM_PARAM
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_UNITDELAY1_PARAM
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_UNITDELAY1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_ABS_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ABS_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_BIAS_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_BIAS_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_C2A2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_CONSTANT1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_CONSTANT1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_CONSTANT2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_CONSTANT2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_DIVIDE3_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_DIVIDE3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M3_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_E2M3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_HALL_SENSOR_EVENT_DRIVEN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_HALL_SENSOR_EVENT_DRIVEN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_IF_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_IF_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_MATHFUNCTION_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_MATHFUNCTION_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_MODESELECTOR_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_MODESELECTOR_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_MULTIPORTSWITCH_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_MULTIPORTSWITCH_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PULSEGENERATOR3_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PULSEGENERATOR3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_R2C2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFFREQ_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFFREQ_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SWITCH_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SWITCH_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_UNITDELAY_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_UNITDELAY_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_UNITDELAY1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_UNITDELAY1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_VH2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_CALC_RPM_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_CALC_RPM_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_3_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_4_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_FEEDBACK_4_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_VELOPOSIERROR_S_FUNCTIONBUILDER_PARAM
#define SYNRMMODEL_MT_RTW_VELOPOSIERROR_S_FUNCTIONBUILDER_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADERROR1_PARAM
#define SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADERROR1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADERROR2_PARAM
#define SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADERROR2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADTODEG_PARAM
#define SYNRMMODEL_MT_RTW_VELOPOSIERROR_RADTODEG_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_S_FUNCTIONBUILDER1_PARAM
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_S_FUNCTIONBUILDER1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_S_FUNCTIONBUILDER2_PARAM
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_S_FUNCTIONBUILDER2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM_PARAM
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_UNITDELAY1_PARAM
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_UNITDELAY1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM_S_FUNCTIONBUILDER_PARAM
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM_S_FUNCTIONBUILDER_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM_SUM_PARAM
#define SYNRMMODEL_MT_RTW_OBSERVER_OBSERVERAB_SUBSYSTEM_SUM_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM_S_FUNCTIONBUILDER_PARAM
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM_S_FUNCTIONBUILDER_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM_SUM_PARAM
#define SYNRMMODEL_MT_RTW_OUTPUTWTHETA1_SUBSYSTEM_SUM_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_COMPARETOCONSTANT_COMPARE_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_COMPARETOCONSTANT_COMPARE_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_COMPARETOCONSTANT_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_COMPARETOCONSTANT_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_ADD_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_ADD_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_ADD1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_ADD1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE3_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE4_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE4_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE5_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_DIVIDE5_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_UNARYMINUS2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_SATURATION_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_SATURATION_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_STEP_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_STEP_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_STEPDOWN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_STEPDOWN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_SUM_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_SUM_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_CONSTANT6_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_CONSTANT6_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_DIVIDE_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_DIVIDE_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_DIVIDE1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_DIVIDE1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SIGN2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SIGN2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SUM6_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SUM6_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SWITCH1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_SWITCH1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_UNARYMINUS_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM_UNARYMINUS_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_CONSTANT6_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_CONSTANT6_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_DIVIDE_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_DIVIDE_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_DIVIDE1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_DIVIDE1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SIGN2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SIGN2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SUM6_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SUM6_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SWITCH1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_SWITCH1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_UNARYMINUS_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_SUBSYSTEM1_UNARYMINUS_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGER_COMPARE_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGER_COMPARE_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGER_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGER_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_ASSIGNMENT_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_ASSIGNMENT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_BIAS1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_BIAS1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_CONVERSION_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_CONVERSION_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_MATHFUNCTION2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_MATHFUNCTION2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_SELECTOR1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_SELECTOR1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_SUM1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_SUM1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_VH3_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_ASSIGNANDSELECTOR_VH3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_ADD2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_ADD2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_BIAS_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_BIAS_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_BIAS1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_BIAS1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_CONSTANT4_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_CONSTANT4_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_CONSTANT7_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_CONSTANT7_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_LOGICALOPERATOR2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR3_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR4_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR4_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR5_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_RELATIONALOPERATOR5_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SATURATION_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SATURATION_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH3_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH3_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH4_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH4_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH5_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_SWITCH5_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_UNITDELAY1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_UNITDELAY1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_UNITDELAY2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_UNITDELAY2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_GENTEN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_GENTEN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_THETA_STEP_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_TRIGGERFORTHETA_THETA_STEP_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_CONSTANT1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_CONSTANT1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_GAIN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_GAIN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SIGN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SIGN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SUM1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SUM1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SUM2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP1_SUM2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_CONSTANT1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_CONSTANT1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_GAIN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_GAIN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SIGN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SIGN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SUM1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SUM1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SUM2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP2_SUM2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_CONSTANT1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_CONSTANT1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_GAIN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_GAIN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SIGN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SIGN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SUM1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SUM1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SUM2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP3_SUM2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_CONSTANT1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_CONSTANT1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_GAIN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_GAIN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SIGN_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SIGN_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SUM1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SUM1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SUM2_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_PWM_PWM_COMP4_SUM2_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CLOCK_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CLOCK_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CONSTANT_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CONSTANT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CONSTANT1_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_CONSTANT1_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_OUTPUT_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_OUTPUT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_PRODUCT_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_PRODUCT_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_STEP_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_STEP_PARAM	0
#endif
#ifndef SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_SUM_PARAM
#define SYNRMMODEL_MT_RTW_SUBSYSTEM2_REFERENCEVELOCITY_RAMP_SUM_PARAM	0
#endif

/*
 * Block Names
 */
const char *BLOCK_NAMES[] = {
	"synrmmodel_mt_RTW_Maketargetvalue1",
	"synrmmodel_mt_RTW_PIDcontroller_changedperiodic",
	"synrmmodel_mt_RTW_UnitDelay",
	"synrmmodel_mt_RTW_UnitDelay2",
	"synrmmodel_mt_RTW_Zero_OrderHold",
	"synrmmodel_mt_RTW_Zero_OrderHold1",
	"synrmmodel_mt_RTW_Zero_OrderHold2",
	"synrmmodel_mt_RTW_Zero_OrderHold3",
	"synrmmodel_mt_RTW_DataStore_Clock1",
	"synrmmodel_mt_RTW_DataStore_ToWorkspace",
	"synrmmodel_mt_RTW_IPMSM1_Constant",
	"synrmmodel_mt_RTW_IPMSM1_S_FunctionBuilder",
	"synrmmodel_mt_RTW_MotorPara1_Constant",
	"synrmmodel_mt_RTW_MotorPara1_Constant1",
	"synrmmodel_mt_RTW_MotorPara1_Constant2",
	"synrmmodel_mt_RTW_Outputwtheta1_Constant",
	"synrmmodel_mt_RTW_Outputwtheta1_Subsystem",
	"synrmmodel_mt_RTW_Outputwtheta1_UnitDelay1",
	"synrmmodel_mt_RTW_Subsystem2_Abs",
	"synrmmodel_mt_RTW_Subsystem2_Bias",
	"synrmmodel_mt_RTW_Subsystem2_C2A",
	"synrmmodel_mt_RTW_Subsystem2_C2A1",
	"synrmmodel_mt_RTW_Subsystem2_C2A2",
	"synrmmodel_mt_RTW_Subsystem2_Constant1",
	"synrmmodel_mt_RTW_Subsystem2_Constant2",
	"synrmmodel_mt_RTW_Subsystem2_Divide3",
	"synrmmodel_mt_RTW_Subsystem2_E2M",
	"synrmmodel_mt_RTW_Subsystem2_E2M1",
	"synrmmodel_mt_RTW_Subsystem2_E2M2",
	"synrmmodel_mt_RTW_Subsystem2_E2M3",
	"synrmmodel_mt_RTW_Subsystem2_Hall_sensor_Event_driven",
	"synrmmodel_mt_RTW_Subsystem2_If",
	"synrmmodel_mt_RTW_Subsystem2_MathFunction",
	"synrmmodel_mt_RTW_Subsystem2_ModeSelector",
	"synrmmodel_mt_RTW_Subsystem2_MultiportSwitch",
	"synrmmodel_mt_RTW_Subsystem2_PulseGenerator3",
	"synrmmodel_mt_RTW_Subsystem2_R2C",
	"synrmmodel_mt_RTW_Subsystem2_R2C1",
	"synrmmodel_mt_RTW_Subsystem2_R2C2",
	"synrmmodel_mt_RTW_Subsystem2_Reffreq",
	"synrmmodel_mt_RTW_Subsystem2_Switch",
	"synrmmodel_mt_RTW_Subsystem2_UnitDelay",
	"synrmmodel_mt_RTW_Subsystem2_UnitDelay1",
	"synrmmodel_mt_RTW_Subsystem2_VH",
	"synrmmodel_mt_RTW_Subsystem2_VH1",
	"synrmmodel_mt_RTW_Subsystem2_VH2",
	"synrmmodel_mt_RTW_Subsystem2_calc_rpm",
	"synrmmodel_mt_RTW_Subsystem2_feedback_1",
	"synrmmodel_mt_RTW_Subsystem2_feedback_2",
	"synrmmodel_mt_RTW_Subsystem2_feedback_3",
	"synrmmodel_mt_RTW_Subsystem2_feedback_4",
	"synrmmodel_mt_RTW_VeloPosiError_S_FunctionBuilder",
	"synrmmodel_mt_RTW_VeloPosiError_raderror1",
	"synrmmodel_mt_RTW_VeloPosiError_raderror2",
	"synrmmodel_mt_RTW_VeloPosiError_radtodeg",
	"synrmmodel_mt_RTW_Observer_observerab_Constant",
	"synrmmodel_mt_RTW_Observer_observerab_S_FunctionBuilder1",
	"synrmmodel_mt_RTW_Observer_observerab_S_FunctionBuilder2",
	"synrmmodel_mt_RTW_Observer_observerab_Subsystem",
	"synrmmodel_mt_RTW_Observer_observerab_UnitDelay1",
	"synrmmodel_mt_RTW_Observer_observerab_Subsystem_S_FunctionBuilder",
	"synrmmodel_mt_RTW_Observer_observerab_Subsystem_Sum",
	"synrmmodel_mt_RTW_Outputwtheta1_Subsystem_S_FunctionBuilder",
	"synrmmodel_mt_RTW_Outputwtheta1_Subsystem_Sum",
	"synrmmodel_mt_RTW_Subsystem2_CompareToConstant_Compare",
	"synrmmodel_mt_RTW_Subsystem2_CompareToConstant_Constant",
	"synrmmodel_mt_RTW_Subsystem2_PWM_Add",
	"synrmmodel_mt_RTW_Subsystem2_PWM_Add1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_Divide",
	"synrmmodel_mt_RTW_Subsystem2_PWM_Divide1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_Divide2",
	"synrmmodel_mt_RTW_Subsystem2_PWM_Divide3",
	"synrmmodel_mt_RTW_Subsystem2_PWM_Divide4",
	"synrmmodel_mt_RTW_Subsystem2_PWM_Divide5",
	"synrmmodel_mt_RTW_Subsystem2_PWM_UnaryMinus",
	"synrmmodel_mt_RTW_Subsystem2_PWM_UnaryMinus1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_UnaryMinus2",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Saturation",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Step",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_StepDown",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Sum",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem_Constant",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem_Constant6",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem_Divide",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem_Divide1",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem_Sign2",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem_Sum6",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem_Switch1",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem_UnaryMinus",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem1_Constant",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem1_Constant6",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem1_Divide",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem1_Divide1",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem1_Sign2",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem1_Sum6",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem1_Switch1",
	"synrmmodel_mt_RTW_Subsystem2_Subsystem1_UnaryMinus",
	"synrmmodel_mt_RTW_Subsystem2_Trigger_Compare",
	"synrmmodel_mt_RTW_Subsystem2_Trigger_Constant",
	"synrmmodel_mt_RTW_Subsystem2_assignandselector_Assignment",
	"synrmmodel_mt_RTW_Subsystem2_assignandselector_Bias1",
	"synrmmodel_mt_RTW_Subsystem2_assignandselector_Conversion",
	"synrmmodel_mt_RTW_Subsystem2_assignandselector_MathFunction2",
	"synrmmodel_mt_RTW_Subsystem2_assignandselector_Selector1",
	"synrmmodel_mt_RTW_Subsystem2_assignandselector_Sum1",
	"synrmmodel_mt_RTW_Subsystem2_assignandselector_VH3",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Add2",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Bias",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Bias1",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Constant4",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Constant7",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_LogicalOperator",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_LogicalOperator1",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_LogicalOperator2",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_RelationalOperator",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_RelationalOperator1",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_RelationalOperator2",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_RelationalOperator3",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_RelationalOperator4",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_RelationalOperator5",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Saturation",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Switch1",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Switch2",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Switch3",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Switch4",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_Switch5",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_UnitDelay1",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_UnitDelay2",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_genten",
	"synrmmodel_mt_RTW_Subsystem2_triggerfortheta_theta_step",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp1_Constant1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp1_Gain",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp1_Sign",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp1_Sum1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp1_Sum2",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp2_Constant1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp2_Gain",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp2_Sign",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp2_Sum1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp2_Sum2",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp3_Constant1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp3_Gain",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp3_Sign",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp3_Sum1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp3_Sum2",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp4_Constant1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp4_Gain",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp4_Sign",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp4_Sum1",
	"synrmmodel_mt_RTW_Subsystem2_PWM_PWM_comp4_Sum2",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Ramp_Clock",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Ramp_Constant",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Ramp_Constant1",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Ramp_Output",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Ramp_Product",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Ramp_Step",
	"synrmmodel_mt_RTW_Subsystem2_Referencevelocity_Ramp_Sum",
};

#define MEASUREMENT_STEP_FUNCTION	synrmmodel_mt_RTW_step
#define MEASUREMENT_INITIALIZE_FUNCTION	synrmmodel_mt_RTW_initialize

#endif
