/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  reg [11:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [19:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_15z[4] ^ in_data[138];
  assign celloutsig_1_4z = { in_data[122:121], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } + { in_data[171:165], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[46:39] <= in_data[74:67];
  assign celloutsig_1_19z = celloutsig_1_10z[7:2] != { celloutsig_1_15z[4:0], celloutsig_1_18z };
  assign celloutsig_1_3z = - { in_data[150:149], celloutsig_1_2z };
  assign celloutsig_1_0z = & in_data[121:115];
  assign celloutsig_1_2z = ~^ celloutsig_1_1z[3:1];
  assign celloutsig_1_5z = ~^ { celloutsig_1_4z[15:10], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = in_data[139:129] << { celloutsig_1_6z[6:2], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_1z = { in_data[116:114], celloutsig_1_0z } ~^ in_data[107:104];
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_7z = in_data[26:23];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_1_6z = { in_data[183:173], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_15z = 12'h000;
    else if (!clkin_data[0]) celloutsig_1_15z = in_data[178:167];
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_1z & in_data[75]));
  assign celloutsig_0_1z = ~((in_data[20] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_1z[1]) | (celloutsig_1_6z[4] & celloutsig_1_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
