TimeQuest Timing Analyzer report for top
Tue Aug 15 15:22:03 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'
 13. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 14. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'clk'
 17. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 18. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 19. Hold: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'
 20. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 21. Recovery: 'clk'
 22. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 23. Recovery: 'rs232_rx'
 24. Recovery: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'
 25. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 26. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 27. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 28. Removal: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'
 29. Removal: 'clk'
 30. Removal: 'rs232_rx'
 31. Minimum Pulse Width: 'clk'
 32. Minimum Pulse Width: 'rs232_rx'
 33. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 34. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 35. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 36. Minimum Pulse Width: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk }  ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 83.17 MHz  ; 83.17 MHz       ; clk                                       ;      ;
; 86.7 MHz   ; 86.7 MHz        ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 109.93 MHz ; 109.93 MHz      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ;      ;
; 124.05 MHz ; 124.05 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 448.23 MHz ; 448.23 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -11.023 ; -895.550      ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; -8.097  ; -381.686      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.061  ; -254.138      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.267  ; -91.756       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.231  ; -1.231        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.158 ; -4.107        ;
; speed_select:speed_select|buad_clk_rx_reg ; -0.887 ; -7.096        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.639  ; 0.000         ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 1.658  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.677  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -4.313 ; -322.545      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.644 ; -114.125      ;
; rs232_rx                                  ; -3.154 ; -3.154        ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; -3.011 ; -154.638      ;
; speed_select:speed_select|buad_clk_rx_reg ; 1.681  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -1.735 ; -1.735        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 2.321  ; 0.000         ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 2.485  ; 0.000         ;
; clk                                       ; 2.950  ; 0.000         ;
; rs232_rx                                  ; 3.600  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                         ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.023 ; Rx_cmd[7]                                                  ; spi_rst_kl                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 11.690     ;
; -10.989 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.656     ;
; -10.989 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.656     ;
; -10.989 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.656     ;
; -10.989 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.656     ;
; -10.989 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.656     ;
; -10.989 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.656     ;
; -10.989 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.656     ;
; -10.989 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.656     ;
; -10.954 ; Rx_cmd[10]                                                 ; spi_rst_kl                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 11.621     ;
; -10.882 ; Rx_cmd[13]                                                 ; spi_rst_kl                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 11.549     ;
; -10.836 ; Rx_cmd[7]                                                  ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 11.503     ;
; -10.767 ; Rx_cmd[10]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 11.434     ;
; -10.747 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.414     ;
; -10.747 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.414     ;
; -10.747 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.414     ;
; -10.747 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.414     ;
; -10.747 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.414     ;
; -10.747 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.414     ;
; -10.747 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.414     ;
; -10.747 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.414     ;
; -10.703 ; Rx_cmd[19]                                                 ; spi_rst_kl                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 11.370     ;
; -10.695 ; Rx_cmd[13]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 11.362     ;
; -10.547 ; Rx_cmd[7]                                                  ; linkSPI                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.214     ;
; -10.537 ; Rx_cmd[7]                                                  ; led~reg0                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 11.204     ;
; -10.516 ; Rx_cmd[19]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 11.183     ;
; -10.478 ; Rx_cmd[10]                                                 ; linkSPI                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.145     ;
; -10.468 ; Rx_cmd[10]                                                 ; led~reg0                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 11.135     ;
; -10.467 ; Rx_cmd[5]                                                  ; spi_rst_kl                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 11.134     ;
; -10.449 ; Rx_cmd[7]                                                  ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.116     ;
; -10.412 ; Rx_cmd[18]                                                 ; spi_rst_kl                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 11.079     ;
; -10.406 ; Rx_cmd[13]                                                 ; linkSPI                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.073     ;
; -10.396 ; Rx_cmd[13]                                                 ; led~reg0                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 11.063     ;
; -10.387 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.054     ;
; -10.387 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.054     ;
; -10.387 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.054     ;
; -10.387 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.054     ;
; -10.387 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.054     ;
; -10.387 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.054     ;
; -10.387 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.054     ;
; -10.387 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.054     ;
; -10.380 ; Rx_cmd[10]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.047     ;
; -10.338 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.005     ;
; -10.338 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.005     ;
; -10.338 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.005     ;
; -10.338 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.005     ;
; -10.338 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.005     ;
; -10.338 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.005     ;
; -10.338 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.005     ;
; -10.338 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.005     ;
; -10.308 ; Rx_cmd[13]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.975     ;
; -10.280 ; Rx_cmd[5]                                                  ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.947     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.234 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.901     ;
; -10.234 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.901     ;
; -10.234 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.901     ;
; -10.234 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.901     ;
; -10.234 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.901     ;
; -10.234 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.901     ;
; -10.234 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.901     ;
; -10.234 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.901     ;
; -10.227 ; Rx_cmd[19]                                                 ; linkSPI                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.894     ;
; -10.225 ; Rx_cmd[18]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 10.892     ;
; -10.217 ; Rx_cmd[19]                                                 ; led~reg0                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 10.884     ;
; -10.197 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.864     ;
; -10.197 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.864     ;
; -10.197 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.864     ;
; -10.197 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.864     ;
; -10.197 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.864     ;
; -10.197 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.864     ;
; -10.197 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.864     ;
; -10.197 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.864     ;
; -10.131 ; Rx_cmd[7]                                                  ; linkSIO                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.798     ;
; -10.129 ; Rx_cmd[19]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.796     ;
; -10.113 ; Rx_cmd[7]                                                  ; linkSIR                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.780     ;
; -10.102 ; Rx_cmd[15]                                                 ; spi_rst_kl                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 10.769     ;
; -10.062 ; Rx_cmd[10]                                                 ; linkSIO                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.729     ;
; -10.044 ; Rx_cmd[10]                                                 ; linkSIR                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.711     ;
; -9.991  ; Rx_cmd[5]                                                  ; linkSPI                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.658     ;
; -9.990  ; Rx_cmd[13]                                                 ; linkSIO                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.657     ;
; -9.981  ; Rx_cmd[5]                                                  ; led~reg0                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 10.648     ;
; -9.978  ; Rx_cmd[7]                                                  ; spi_slave_rst_cpha0                                     ; clk          ; clk         ; 1.000        ; 0.000      ; 10.645     ;
; -9.972  ; Rx_cmd[13]                                                 ; linkSIR                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.639     ;
; -9.967  ; Rx_cmd[6]                                                  ; spi_rst_kl                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 10.634     ;
; -9.963  ; Rx_cmd[7]                                                  ; linkSPS                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.630     ;
; -9.936  ; Rx_cmd[18]                                                 ; linkSPI                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 10.603     ;
; -9.926  ; Rx_cmd[18]                                                 ; led~reg0                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 10.593     ;
; -9.922  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.589     ;
; -9.922  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.589     ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -8.097 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.764      ;
; -8.097 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.764      ;
; -8.097 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.764      ;
; -8.097 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.764      ;
; -8.097 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.764      ;
; -8.097 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.764      ;
; -8.097 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.764      ;
; -8.097 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.764      ;
; -7.922 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.589      ;
; -7.922 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.589      ;
; -7.922 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.589      ;
; -7.922 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.589      ;
; -7.922 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.589      ;
; -7.921 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.588      ;
; -7.921 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.588      ;
; -7.921 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.588      ;
; -7.921 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.588      ;
; -7.921 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.588      ;
; -7.921 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.588      ;
; -7.921 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.588      ;
; -7.921 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.588      ;
; -7.759 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.426      ;
; -7.759 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.426      ;
; -7.759 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.426      ;
; -7.759 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.426      ;
; -7.759 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.426      ;
; -7.759 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.426      ;
; -7.759 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.426      ;
; -7.759 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.426      ;
; -7.746 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.413      ;
; -7.746 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.413      ;
; -7.746 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.413      ;
; -7.746 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.413      ;
; -7.746 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.413      ;
; -7.584 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.251      ;
; -7.584 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.251      ;
; -7.584 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.251      ;
; -7.584 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.251      ;
; -7.584 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.251      ;
; -7.393 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.060      ;
; -7.393 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.060      ;
; -7.393 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.060      ;
; -7.393 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.060      ;
; -7.393 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.060      ;
; -7.393 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.060      ;
; -7.393 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.060      ;
; -7.393 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.060      ;
; -7.382 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.049      ;
; -7.356 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.023      ;
; -7.356 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.023      ;
; -7.356 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.023      ;
; -7.356 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.023      ;
; -7.356 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.023      ;
; -7.356 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.023      ;
; -7.356 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.023      ;
; -7.356 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 8.023      ;
; -7.328 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.995      ;
; -7.328 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.995      ;
; -7.328 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.995      ;
; -7.328 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.995      ;
; -7.328 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.995      ;
; -7.328 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.995      ;
; -7.328 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.995      ;
; -7.328 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.995      ;
; -7.218 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.885      ;
; -7.218 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.885      ;
; -7.218 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.885      ;
; -7.218 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.885      ;
; -7.218 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.885      ;
; -7.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.882      ;
; -7.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.882      ;
; -7.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.882      ;
; -7.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.882      ;
; -7.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.882      ;
; -7.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.882      ;
; -7.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.882      ;
; -7.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.882      ;
; -7.207 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.874      ;
; -7.207 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.874      ;
; -7.207 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.874      ;
; -7.207 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.874      ;
; -7.207 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.874      ;
; -7.168 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.835      ;
; -7.153 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.820      ;
; -7.153 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.820      ;
; -7.153 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.820      ;
; -7.153 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.820      ;
; -7.153 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.820      ;
; -7.046 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.713      ;
; -6.992 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.862 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[4]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[1]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.529      ;
; -6.838 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.505      ;
; -6.830 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.000      ; 7.497      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.061 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.728      ;
; -7.061 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.728      ;
; -7.061 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.728      ;
; -7.061 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.728      ;
; -7.061 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.728      ;
; -7.061 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.728      ;
; -7.061 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.728      ;
; -7.061 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.728      ;
; -6.906 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.573      ;
; -6.906 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.573      ;
; -6.906 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.573      ;
; -6.906 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.573      ;
; -6.906 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.573      ;
; -6.906 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.573      ;
; -6.906 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.573      ;
; -6.906 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.573      ;
; -6.868 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.535      ;
; -6.868 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.535      ;
; -6.868 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.535      ;
; -6.868 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.535      ;
; -6.868 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.535      ;
; -6.868 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.535      ;
; -6.868 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.535      ;
; -6.868 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.535      ;
; -6.774 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.441      ;
; -6.774 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.441      ;
; -6.774 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.441      ;
; -6.774 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.441      ;
; -6.774 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.441      ;
; -6.774 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.441      ;
; -6.774 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.441      ;
; -6.774 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.441      ;
; -6.728 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.395      ;
; -6.728 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.395      ;
; -6.728 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.395      ;
; -6.728 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.395      ;
; -6.728 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.395      ;
; -6.728 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.395      ;
; -6.728 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.395      ;
; -6.728 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.395      ;
; -6.713 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.380      ;
; -6.713 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.380      ;
; -6.713 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.380      ;
; -6.713 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.380      ;
; -6.713 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.380      ;
; -6.713 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.380      ;
; -6.713 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.380      ;
; -6.713 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.380      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.336      ;
; -6.535 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.202      ;
; -6.535 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.202      ;
; -6.535 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.202      ;
; -6.535 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.202      ;
; -6.535 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.202      ;
; -6.535 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.202      ;
; -6.535 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.202      ;
; -6.535 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.202      ;
; -6.495 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.162      ;
; -6.495 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.162      ;
; -6.495 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.162      ;
; -6.495 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.162      ;
; -6.495 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.162      ;
; -6.495 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.162      ;
; -6.495 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.162      ;
; -6.495 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.162      ;
; -6.485 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.152      ;
; -6.485 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.152      ;
; -6.485 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.152      ;
; -6.485 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.152      ;
; -6.485 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.152      ;
; -6.485 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.152      ;
; -6.485 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.152      ;
; -6.485 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.152      ;
; -6.476 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.143      ;
; -6.476 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.143      ;
; -6.476 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.143      ;
; -6.476 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.143      ;
; -6.476 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.143      ;
; -6.476 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.143      ;
; -6.476 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.143      ;
; -6.476 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.143      ;
; -6.465 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.132      ;
; -6.447 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.114      ;
; -6.447 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.114      ;
; -6.447 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.114      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.267 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.434      ;
; -4.957 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.124      ;
; -4.957 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.124      ;
; -4.957 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.124      ;
; -4.957 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.124      ;
; -4.957 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.124      ;
; -4.957 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.124      ;
; -4.957 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.124      ;
; -4.957 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.124      ;
; -4.921 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.088      ;
; -4.818 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.985      ;
; -4.818 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.985      ;
; -4.818 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.985      ;
; -4.818 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.985      ;
; -4.818 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.985      ;
; -4.818 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.985      ;
; -4.818 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.985      ;
; -4.818 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.985      ;
; -4.721 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.888      ;
; -4.712 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.879      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.610 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.777      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.502 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.669      ;
; -4.486 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.653      ;
; -4.471 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.638      ;
; -4.443 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.610      ;
; -4.436 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.603      ;
; -4.428 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.595      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.395 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.562      ;
; -4.322 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.489      ;
; -4.177 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.344      ;
; -4.177 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.344      ;
; -4.158 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.325      ;
; -4.158 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.325      ;
; -4.140 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.307      ;
; -4.034 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.201      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.868 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.035      ;
; -3.845 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.012      ;
; -3.799 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.966      ;
; -3.764 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.931      ;
; -3.759 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.926      ;
; -3.759 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.926      ;
; -3.755 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.922      ;
; -3.755 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.922      ;
; -3.553 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.720      ;
; -3.498 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.665      ;
; -3.179 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.346      ;
; -3.178 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.345      ;
; -2.955 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.622      ;
; -2.954 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.621      ;
; -2.947 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.614      ;
; -2.922 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.589      ;
; -2.749 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.916      ;
; -2.502 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.169      ;
; -2.460 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.627      ;
; -2.256 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.423      ;
; -2.186 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.853      ;
; -2.151 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.818      ;
; -2.057 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.724      ;
; -2.040 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.707      ;
; -2.040 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.707      ;
; -2.027 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.694      ;
; -1.995 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.662      ;
; -1.935 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.602      ;
; -1.893 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.560      ;
; -1.776 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.443      ;
; -1.776 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.443      ;
; -1.773 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.440      ;
; -1.759 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.426      ;
; -1.759 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.426      ;
; -1.730 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.397      ;
; -1.729 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.396      ;
; -1.721 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.388      ;
; -1.688 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.355      ;
; -1.650 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.317      ;
; -1.627 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.294      ;
; -1.509 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.176      ;
; -1.501 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.168      ;
; -1.498 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.165      ;
; -1.498 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.165      ;
; -1.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.952      ;
; -1.220 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.887      ;
; -1.215 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.882      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.231 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.898      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.158 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk       ; clk         ; 0.000        ; 3.681      ; 2.120      ;
; -1.949 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk                   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk                   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; clk         ; 0.000        ; 3.681      ; 2.329      ;
; -1.658 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk       ; clk         ; -0.500       ; 3.681      ; 2.120      ;
; -1.449 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk                   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk                   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; clk         ; -0.500       ; 3.681      ; 2.329      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.376  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.597      ;
; 1.392  ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]          ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]          ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.613      ;
; 1.414  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.635      ;
; 1.441  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.662      ;
; 1.516  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|buad_clk_rx_reg                  ; my_uart_rx:my_uart_rx|rx_enable_reg      ; clk         ; 0.000        ; 3.681      ; 5.794      ;
; 1.539  ; flag_reg                                                   ; Flag_temp                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg      ; clk         ; -0.500       ; 0.840      ; 2.100      ;
; 1.639  ; Buff_temp[13]                                              ; Buff_temp[13]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.860      ;
; 1.640  ; Buff_temp[16]                                              ; Buff_temp[16]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.640  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.658  ; Buff_temp[19]                                              ; Buff_temp[19]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.663  ; Buff_temp[4]                                               ; Buff_temp[12]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.884      ;
; 1.666  ; Buff_temp[2]                                               ; Buff_temp[10]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.677  ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[0]              ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[0]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.898      ;
; 1.685  ; Flag_temp                                                  ; Current.WAIT                                               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.906      ;
; 1.694  ; Buff_temp[9]                                               ; Buff_temp[17]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.915      ;
; 1.697  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.918      ;
; 1.703  ; Buff_temp[15]                                              ; Rx_cmd[15]                                                 ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.924      ;
; 1.706  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.927      ;
; 1.737  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.958      ;
; 1.759  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.980      ;
; 1.766  ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.987      ;
; 1.797  ; Buff_temp[17]                                              ; Rx_cmd[17]                                                 ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 1.804  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.025      ;
; 1.835  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.056      ;
; 1.863  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.084      ;
; 1.905  ; Current.SAVE                                               ; Current.WAIT                                               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.126      ;
; 1.917  ; Current.IDLE                                               ; Current.IDLE                                               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.918  ; Buff_temp[23]                                              ; Buff_temp[23]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.918  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.918  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.921  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.142      ;
; 1.923  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.927  ; Buff_temp[10]                                              ; Buff_temp[10]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.937  ; Buff_temp[10]                                              ; Buff_temp[18]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.993  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.214      ;
; 2.010  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.231      ;
; 2.011  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.232      ;
; 2.016  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|buad_clk_rx_reg                  ; my_uart_rx:my_uart_rx|rx_enable_reg      ; clk         ; -0.500       ; 3.681      ; 5.794      ;
; 2.067  ; speed_select:speed_select|cnt_rx[12]                       ; speed_select:speed_select|cnt_rx[12]                       ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.288      ;
; 2.108  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.121  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.342      ;
; 2.125  ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[0]              ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[0]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; Buff_temp[18]                                              ; Buff_temp[18]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag                  ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag                  ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; speed_select:speed_select|cnt_rx[6]                        ; speed_select:speed_select|cnt_rx[6]                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; Buff_temp[2]                                               ; Buff_temp[2]                                               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; Buff_temp[20]                                              ; Buff_temp[20]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[5]                        ; speed_select:speed_select|cnt_rx[5]                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[3]                        ; speed_select:speed_select|cnt_rx[3]                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[1]              ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[1]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[7]              ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[7]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.144  ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[2]              ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[2]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[7]              ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[7]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.150  ; speed_select:speed_select|cnt_rx[7]                        ; speed_select:speed_select|cnt_rx[7]                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.371      ;
; 2.151  ; speed_select:speed_select|cnt_rx[8]                        ; speed_select:speed_select|cnt_rx[8]                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.152  ; Buff_temp[17]                                              ; Buff_temp[17]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[1]              ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[1]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[2]              ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[2]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.160  ; speed_select:speed_select|cnt_rx[8]                        ; speed_select:speed_select|buad_clk_rx_reg                  ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.381      ;
; 2.162  ; Buff_temp[9]                                               ; Buff_temp[9]                                               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.383      ;
; 2.170  ; Buff_temp[15]                                              ; Buff_temp[15]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.391      ;
; 2.175  ; Buff_temp[15]                                              ; Buff_temp[23]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.396      ;
; 2.215  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.436      ;
; 2.221  ; Buff_temp[22]                                              ; Buff_temp[22]                                              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[11]                       ; speed_select:speed_select|cnt_rx[11]                       ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.222  ; speed_select:speed_select|cnt_rx[10]                       ; speed_select:speed_select|cnt_rx[10]                       ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.443      ;
; 2.222  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.443      ;
; 2.228  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.449      ;
; 2.229  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.450      ;
; 2.230  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.451      ;
; 2.231  ; speed_select:speed_select|cnt_rx[0]                        ; speed_select:speed_select|cnt_rx[0]                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.452      ;
; 2.232  ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.453      ;
; 2.232  ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.453      ;
; 2.233  ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[3]              ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[3]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.454      ;
; 2.238  ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.459      ;
; 2.239  ; speed_select:speed_select|cnt_rx[1]                        ; speed_select:speed_select|cnt_rx[1]                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.460      ;
; 2.240  ; Buff_temp[1]                                               ; Buff_temp[1]                                               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.461      ;
; 2.249  ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[3]              ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[3]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.470      ;
; 2.250  ; Buff_temp[1]                                               ; Buff_temp[9]                                               ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.471      ;
; 2.250  ; speed_select:speed_select|cnt_rx[4]                        ; speed_select:speed_select|cnt_rx[4]                        ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.471      ;
; 2.256  ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[0]              ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[1]              ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.477      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.887 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 4.382      ;
; -0.887 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 4.382      ;
; -0.887 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 4.382      ;
; -0.887 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 4.382      ;
; -0.887 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 4.382      ;
; -0.887 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 4.382      ;
; -0.887 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 4.382      ;
; -0.887 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 4.382      ;
; -0.387 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 4.382      ;
; -0.387 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 4.382      ;
; -0.387 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 4.382      ;
; -0.387 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 4.382      ;
; -0.387 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 4.382      ;
; -0.387 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 4.382      ;
; -0.387 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 4.382      ;
; -0.387 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 4.382      ;
; 0.384  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 5.277      ;
; 0.422  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 5.315      ;
; 0.446  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 5.339      ;
; 0.450  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 5.343      ;
; 0.505  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 5.398      ;
; 0.507  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 5.400      ;
; 0.653  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 5.546      ;
; 0.662  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 5.555      ;
; 0.884  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 5.277      ;
; 0.922  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 5.315      ;
; 0.946  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 5.339      ;
; 0.950  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 5.343      ;
; 1.005  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 5.398      ;
; 1.007  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 5.400      ;
; 1.153  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 5.546      ;
; 1.162  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 5.555      ;
; 1.661  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.882      ;
; 1.666  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.887      ;
; 1.731  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.952      ;
; 1.944  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.165      ;
; 1.944  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.165      ;
; 1.947  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.168      ;
; 1.955  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.176      ;
; 2.073  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.294      ;
; 2.096  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.317      ;
; 2.134  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.355      ;
; 2.167  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.388      ;
; 2.175  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.396      ;
; 2.176  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.397      ;
; 2.205  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.426      ;
; 2.205  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.426      ;
; 2.219  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.440      ;
; 2.222  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.443      ;
; 2.222  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.443      ;
; 2.339  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.560      ;
; 2.381  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.602      ;
; 2.441  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.662      ;
; 2.473  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.694      ;
; 2.486  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.707      ;
; 2.486  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.707      ;
; 2.503  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.724      ;
; 2.597  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.818      ;
; 2.632  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.853      ;
; 2.702  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.423      ;
; 2.857  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.578      ;
; 2.906  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.627      ;
; 2.948  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.169      ;
; 2.966  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.687      ;
; 3.184  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.905      ;
; 3.195  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.916      ;
; 3.222  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.943      ;
; 3.222  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.943      ;
; 3.223  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.944      ;
; 3.231  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.952      ;
; 3.368  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.589      ;
; 3.393  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.614      ;
; 3.400  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.621      ;
; 3.401  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.622      ;
; 3.625  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.346      ;
; 3.944  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.665      ;
; 3.999  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.720      ;
; 4.003  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.724      ;
; 4.072  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.793      ;
; 4.103  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.824      ;
; 4.107  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.828      ;
; 4.171  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.892      ;
; 4.202  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.923      ;
; 4.219  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.940      ;
; 4.245  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.966      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.480  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.201      ;
; 4.490  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.211      ;
; 4.510  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.231      ;
; 4.574  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.295      ;
; 4.583  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.304      ;
; 4.586  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.307      ;
; 4.649  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.370      ;
; 4.768  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.489      ;
; 4.813  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.534      ;
; 4.841  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.562      ;
; 4.889  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.610      ;
; 4.929  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.650      ;
; 4.932  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.653      ;
; 4.948  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.669      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.639 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.860      ;
; 1.916 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.137      ;
; 1.926 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.147      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.355      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.151 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.151 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.151 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.151 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.251 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.251 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.544      ;
; 2.547 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.768      ;
; 2.580 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.801      ;
; 2.589 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.810      ;
; 2.657 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.878      ;
; 2.697 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.918      ;
; 2.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.985      ;
; 2.767 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.988      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 2.966 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.187      ;
; 2.983 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.204      ;
; 2.983 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.204      ;
; 2.983 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.204      ;
; 2.983 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.204      ;
; 3.034 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.255      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.077 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.298      ;
; 3.094 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.315      ;
; 3.094 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.315      ;
; 3.094 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.315      ;
; 3.094 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.315      ;
; 3.146 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.026      ;
; 3.161 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.382      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.409      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.205 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.426      ;
; 3.205 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.426      ;
; 3.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.442      ;
; 3.225 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.446      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.520      ;
; 3.300 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.521      ;
; 3.379 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.600      ;
; 3.387 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.608      ;
; 3.404 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.625      ;
; 3.412 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.633      ;
; 3.421 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.642      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.512 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.733      ;
; 3.512 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.733      ;
; 3.512 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.733      ;
; 3.523 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.744      ;
; 3.532 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.753      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.563 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.784      ;
; 3.563 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.784      ;
; 3.563 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.784      ;
; 3.563 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.784      ;
; 3.563 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.784      ;
; 3.563 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.784      ;
; 3.600 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.821      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 1.658 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[5]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[5]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 1.879      ;
; 1.676 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[3]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[3]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 1.897      ;
; 2.116 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.118 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.339      ;
; 2.125 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.125 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[7]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[7]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_clkr           ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_clkr           ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.136 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.143 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.144 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.144 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.144 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[4]            ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[4]            ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.152 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.373      ;
; 2.152 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.373      ;
; 2.198 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.419      ;
; 2.212 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.212 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.230 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[5]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[5]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[6]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[6]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.233 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.233 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.239 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.239 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.241 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[7]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[7]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.249 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.249 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.250 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.261 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.261 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.261 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.261 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.267 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.488      ;
; 2.297 ; spi_rst_kl                                                                               ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[4]            ; clk                                      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.405      ;
; 2.334 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.555      ;
; 2.532 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]            ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]            ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.753      ;
; 2.554 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.775      ;
; 2.563 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.784      ;
; 2.573 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[4]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[4]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.794      ;
; 2.668 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[1]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[1]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.889      ;
; 2.735 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 2.956      ;
; 2.825 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[6]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[6]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.046      ;
; 2.835 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.056      ;
; 2.863 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.084      ;
; 2.865 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.086      ;
; 2.870 ; linkSIO                                                                                  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[4]      ; clk                                      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.978      ;
; 2.870 ; linkSIO                                                                                  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[1]      ; clk                                      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.978      ;
; 2.948 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.957 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.957 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 2.975 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.196      ;
; 2.976 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.197      ;
; 2.984 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.205      ;
; 2.984 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.205      ;
; 3.042 ; linkSIO                                                                                  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[0]      ; clk                                      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.150      ;
; 3.059 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.068 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.068 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.086 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.307      ;
; 3.087 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.095 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.316      ;
; 3.095 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.316      ;
; 3.152 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.152 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[5]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[6]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[6]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[7]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.173 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.173 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.179 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.188 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|receive_status     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.409      ;
; 3.189 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.189 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.198 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.419      ;
; 3.201 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[6] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.422      ;
; 3.201 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6]     ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.422      ;
; 3.206 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.427      ;
; 3.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[0]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[0]      ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.436      ;
; 3.281 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[5]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[7]       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.290 ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[5] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[7] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.677 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.898      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                 ;
+--------+---------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.313 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.980      ;
; -4.215 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.215 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.882      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.210 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.877      ;
; -4.096 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.763      ;
; -4.096 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.763      ;
; -4.096 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.763      ;
; -4.096 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.763      ;
; -4.096 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.763      ;
; -4.096 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.763      ;
; -3.716 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.383      ;
; -3.716 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.383      ;
; -3.716 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.383      ;
; -3.716 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.383      ;
; -3.716 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.383      ;
; -3.716 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.383      ;
; -3.716 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.383      ;
; -3.716 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.383      ;
; -3.715 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.382      ;
; -3.685 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.352      ;
; -3.671 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.338      ;
; -3.671 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.338      ;
; -3.671 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.338      ;
; -3.634 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.301      ;
; -3.634 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.301      ;
; -3.634 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.301      ;
; -3.634 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.301      ;
; -3.634 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.301      ;
; -3.634 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.301      ;
; -3.634 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.301      ;
; -3.613 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.280      ;
; -3.588 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.588 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.578 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|cs_n                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.575 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.242      ;
; -3.560 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.526 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.193      ;
; -2.949 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.928 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.595      ;
; -2.928 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.595      ;
; -2.527 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.194      ;
; -2.527 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.194      ;
; -2.527 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.194      ;
; -2.527 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.194      ;
; -2.527 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.194      ;
; -2.527 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.194      ;
; -2.527 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.194      ;
; -2.516 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.183      ;
; -2.516 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.183      ;
; -2.504 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.171      ;
; -2.504 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.171      ;
; -2.504 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.171      ;
; -2.504 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.171      ;
; -2.504 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.171      ;
; -2.504 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.171      ;
; -2.504 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.171      ;
+--------+---------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.644 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.970      ;
; -3.644 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.970      ;
; -3.644 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.970      ;
; -3.644 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.970      ;
; -3.644 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.970      ;
; -3.595 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.921      ;
; -3.595 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.921      ;
; -3.595 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.921      ;
; -3.595 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.921      ;
; -3.595 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.921      ;
; -3.595 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.921      ;
; -3.595 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.921      ;
; -3.056 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.382      ;
; -3.056 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.382      ;
; -3.056 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.382      ;
; -3.056 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.382      ;
; -3.023 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.349      ;
; -3.023 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.349      ;
; -3.023 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.349      ;
; -3.023 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.349      ;
; -3.023 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.349      ;
; -3.023 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.349      ;
; -3.023 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.349      ;
; -3.023 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 4.349      ;
; -2.295 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.621      ;
; -2.295 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.621      ;
; -2.295 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.621      ;
; -2.259 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.585      ;
; -2.259 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.585      ;
; -2.259 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.585      ;
; -2.259 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.585      ;
; -2.259 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.585      ;
; -2.259 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.585      ;
; -2.259 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.585      ;
; -2.259 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.585      ;
; -1.875 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.201      ;
; -1.875 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.201      ;
; -1.875 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.201      ;
; -1.875 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.201      ;
; -1.875 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.659      ; 3.201      ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -3.154 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -0.278     ; 3.543      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'                                                                                                                                                                                             ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -3.011 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.565      ;
; -2.923 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.477      ;
; -2.923 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.477      ;
; -2.923 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.477      ;
; -2.923 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.477      ;
; -2.923 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.477      ;
; -2.923 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.477      ;
; -2.923 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.477      ;
; -2.923 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.477      ;
; -2.809 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.363      ;
; -2.809 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.363      ;
; -2.809 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.363      ;
; -2.809 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.363      ;
; -2.808 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.362      ;
; -2.808 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[4]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.362      ;
; -2.796 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[0] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.350      ;
; -2.796 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.350      ;
; -2.796 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.350      ;
; -2.796 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.350      ;
; -2.796 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.350      ;
; -2.796 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cs                 ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.350      ;
; -2.793 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay        ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.347      ;
; -2.793 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.347      ;
; -2.793 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[4]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.347      ;
; -2.769 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_mosir          ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.323      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.724 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 4.278      ;
; -2.064 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[5] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.618      ;
; -2.064 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[7] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.618      ;
; -2.064 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[6] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.618      ;
; -2.064 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[4] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.618      ;
; -2.064 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[3] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.618      ;
; -2.064 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[2] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.618      ;
; -2.064 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[1] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.618      ;
; -2.064 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|receive_status     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.618      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[7]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[6]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[5]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
; -2.039 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_clkr           ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 1.000        ; 0.887      ; 3.593      ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.681 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 4.672      ; 3.534      ;
; 2.181 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 4.672      ; 3.534      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.735 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.672      ; 3.534      ;
; -1.235 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.672      ; 3.534      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 2.321 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.201      ;
; 2.321 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.201      ;
; 2.321 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.201      ;
; 2.321 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.201      ;
; 2.321 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.201      ;
; 2.705 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.585      ;
; 2.705 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.585      ;
; 2.705 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.585      ;
; 2.705 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.585      ;
; 2.705 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.585      ;
; 2.705 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.585      ;
; 2.705 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.585      ;
; 2.705 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.585      ;
; 2.741 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.621      ;
; 2.741 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.621      ;
; 2.741 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 3.621      ;
; 3.469 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.349      ;
; 3.469 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.349      ;
; 3.469 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.349      ;
; 3.469 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.349      ;
; 3.469 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.349      ;
; 3.469 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.349      ;
; 3.469 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.349      ;
; 3.469 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.349      ;
; 3.502 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.382      ;
; 3.502 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.382      ;
; 3.502 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.382      ;
; 3.502 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.382      ;
; 4.041 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.921      ;
; 4.041 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.921      ;
; 4.041 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.921      ;
; 4.041 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.921      ;
; 4.041 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.921      ;
; 4.041 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.921      ;
; 4.041 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.921      ;
; 4.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.970      ;
; 4.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.970      ;
; 4.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.970      ;
; 4.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.970      ;
; 4.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.659      ; 4.970      ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'                                                                                                                                                                                             ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[7]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[6]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[5]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.485 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_clkr           ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.593      ;
; 2.510 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[5] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.618      ;
; 2.510 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[7] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.618      ;
; 2.510 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[6] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.618      ;
; 2.510 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[4] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.618      ;
; 2.510 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[3] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.618      ;
; 2.510 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[2] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.618      ;
; 2.510 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[1] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.618      ;
; 2.510 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|receive_status     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 3.618      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.170 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.278      ;
; 3.215 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_mosir          ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.323      ;
; 3.239 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay        ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.347      ;
; 3.239 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.347      ;
; 3.239 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[4]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.347      ;
; 3.242 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|start_delay_cnt[0] ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.350      ;
; 3.242 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.350      ;
; 3.242 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.350      ;
; 3.242 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.350      ;
; 3.242 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.350      ;
; 3.242 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cs                 ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.350      ;
; 3.254 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.362      ;
; 3.254 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[4]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.362      ;
; 3.255 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.363      ;
; 3.255 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.363      ;
; 3.255 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.363      ;
; 3.255 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]            ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.363      ;
; 3.369 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.477      ;
; 3.369 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.477      ;
; 3.369 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.477      ;
; 3.369 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.477      ;
; 3.369 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.477      ;
; 3.369 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.477      ;
; 3.369 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.477      ;
; 3.369 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.477      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
; 3.457 ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]      ; clk          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 0.000        ; 0.887      ; 4.565      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                 ;
+-------+---------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.950 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.171      ;
; 2.950 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.171      ;
; 2.950 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.171      ;
; 2.950 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.171      ;
; 2.950 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.171      ;
; 2.950 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.171      ;
; 2.950 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.171      ;
; 2.962 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.183      ;
; 2.962 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.183      ;
; 2.973 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 3.374 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.595      ;
; 3.374 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.595      ;
; 3.395 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.972 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.193      ;
; 4.006 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.021 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.242      ;
; 4.024 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|cs_n                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.034 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.034 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|clk_count[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.059 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.280      ;
; 4.080 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.301      ;
; 4.080 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.301      ;
; 4.080 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.301      ;
; 4.080 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.301      ;
; 4.080 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.301      ;
; 4.080 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.301      ;
; 4.080 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.301      ;
; 4.117 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.338      ;
; 4.117 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.338      ;
; 4.117 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.338      ;
; 4.131 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.352      ;
; 4.161 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.382      ;
; 4.162 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.383      ;
; 4.162 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.383      ;
; 4.162 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.383      ;
; 4.162 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.383      ;
; 4.162 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.383      ;
; 4.162 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.383      ;
; 4.162 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.383      ;
; 4.162 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_count[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.383      ;
; 4.542 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.763      ;
; 4.542 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.763      ;
; 4.542 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.763      ;
; 4.542 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.763      ;
; 4.542 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.763      ;
; 4.542 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.763      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.656 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.877      ;
; 4.661 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.882      ;
; 4.661 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.882      ;
; 4.759 ; spi_rst_kl          ; spi_ctrl_kl:spi_ctrl_kl_instance|rst_flag                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.980      ;
+-------+---------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 3.600 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -0.278     ; 3.543      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk'                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[7]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_master_kl:spi_master_kl_instance|spi_tx_db[7]       ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusB[*]   ; clk                                       ; 3.260 ; 3.260 ; Rise       ; clk                                       ;
;  BusB[83] ; clk                                       ; 3.039 ; 3.039 ; Rise       ; clk                                       ;
;  BusB[85] ; clk                                       ; 3.260 ; 3.260 ; Rise       ; clk                                       ;
;  BusB[91] ; clk                                       ; 3.055 ; 3.055 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 4.904 ; 4.904 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.216 ; 1.216 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 5.345 ; 5.345 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[85] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 5.345 ; 5.345 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
; BusB[*]   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 5.730 ; 5.730 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ;
;  BusB[85] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 5.730 ; 5.730 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusB[*]   ; clk                                       ; -2.485 ; -2.485 ; Rise       ; clk                                       ;
;  BusB[83] ; clk                                       ; -2.485 ; -2.485 ; Rise       ; clk                                       ;
;  BusB[85] ; clk                                       ; -2.512 ; -2.512 ; Rise       ; clk                                       ;
;  BusB[91] ; clk                                       ; -2.501 ; -2.501 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -2.441 ; -2.441 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.384 ; -0.384 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -4.169 ; -4.169 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[85] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -4.169 ; -4.169 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
; BusB[*]   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; -3.870 ; -3.870 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ;
;  BusB[85] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; -3.870 ; -3.870 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; BusA[*]   ; clk                                      ; 11.328 ; 11.328 ; Rise       ; clk                                      ;
;  BusA[50] ; clk                                      ; 11.328 ; 11.328 ; Rise       ; clk                                      ;
; BusB[*]   ; clk                                      ; 13.801 ; 13.801 ; Rise       ; clk                                      ;
;  BusB[83] ; clk                                      ; 12.796 ; 12.796 ; Rise       ; clk                                      ;
;  BusB[87] ; clk                                      ; 13.801 ; 13.801 ; Rise       ; clk                                      ;
;  BusB[91] ; clk                                      ; 11.953 ; 11.953 ; Rise       ; clk                                      ;
; led       ; clk                                      ; 9.511  ; 9.511  ; Rise       ; clk                                      ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 11.748 ; 11.748 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
;  BusA[50] ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 11.748 ; 11.748 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 15.743 ; 15.743 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
;  BusB[87] ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 15.743 ; 15.743 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
;  BusB[91] ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 12.306 ; 12.306 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
; BusA[*]   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.969 ; 12.969 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
;  BusA[50] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.969 ; 12.969 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
; BusB[*]   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.776 ; 12.776 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
;  BusB[87] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.776 ; 12.776 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
;  BusB[91] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.471 ; 12.471 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; BusA[*]   ; clk                                      ; 10.698 ; 10.698 ; Rise       ; clk                                      ;
;  BusA[50] ; clk                                      ; 10.698 ; 10.698 ; Rise       ; clk                                      ;
; BusB[*]   ; clk                                      ; 11.174 ; 11.174 ; Rise       ; clk                                      ;
;  BusB[83] ; clk                                      ; 11.174 ; 11.174 ; Rise       ; clk                                      ;
;  BusB[87] ; clk                                      ; 11.226 ; 11.226 ; Rise       ; clk                                      ;
;  BusB[91] ; clk                                      ; 11.310 ; 11.310 ; Rise       ; clk                                      ;
; led       ; clk                                      ; 9.511  ; 9.511  ; Rise       ; clk                                      ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 11.748 ; 11.748 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
;  BusA[50] ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 11.748 ; 11.748 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 12.306 ; 12.306 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
;  BusB[87] ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 15.743 ; 15.743 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
;  BusB[91] ; spi_ctrl:spi_ctrl_instance|spi_clk       ; 12.306 ; 12.306 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk       ;
; BusA[*]   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.969 ; 12.969 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
;  BusA[50] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.969 ; 12.969 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
; BusB[*]   ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.471 ; 12.471 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
;  BusB[87] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.776 ; 12.776 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
;  BusB[91] ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ; 12.471 ; 12.471 ; Rise       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 11.423 ;      ; Rise       ; clk             ;
;  BusA[50] ; clk        ; 11.423 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 10.212 ;      ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 10.212 ;      ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 12.753 ;      ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 10.822 ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 10.722 ;      ; Rise       ; clk             ;
;  BusA[50] ; clk        ; 10.722 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 9.511  ;      ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 9.511  ;      ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 11.170 ;      ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 10.121 ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 11.423    ;           ; Rise       ; clk             ;
;  BusA[50] ; clk        ; 11.423    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 10.212    ;           ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 10.212    ;           ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 12.753    ;           ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 10.822    ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 10.722    ;           ; Rise       ; clk             ;
;  BusA[50] ; clk        ; 10.722    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 9.511     ;           ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 9.511     ;           ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 11.170    ;           ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 10.121    ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 3574     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
; clk                                       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 3574     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
; clk                                       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 93       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
; clk                                       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 93       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
; clk                                       ; spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk  ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 119   ; 119  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue Aug 15 15:22:01 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.023            -895.550 clk 
    Info (332119):    -8.097            -381.686 spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk 
    Info (332119):    -7.061            -254.138 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.267             -91.756 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.231              -1.231 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.158              -4.107 clk 
    Info (332119):    -0.887              -7.096 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.639               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.658               0.000 spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk 
    Info (332119):     1.677               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.313            -322.545 clk 
    Info (332119):    -3.644            -114.125 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -3.154              -3.154 rs232_rx 
    Info (332119):    -3.011            -154.638 spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk 
    Info (332119):     1.681               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.735              -1.735 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     2.321               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.485               0.000 spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk 
    Info (332119):     2.950               0.000 clk 
    Info (332119):     3.600               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     0.234               0.000 spi_ctrl_kl:spi_ctrl_kl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 448 megabytes
    Info: Processing ended: Tue Aug 15 15:22:03 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


