

================================================================
== Vivado HLS Report for 'operator_add_assign'
================================================================
* Date:           Fri May 30 11:15:52 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        music
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.437|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      4|     454|     428|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      18|    -|
|Register         |        -|      -|     193|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     647|     446|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |MUSIC_top_fadd_32lbW_U308  |MUSIC_top_fadd_32lbW  |        0|      2|  227|  214|    0|
    |MUSIC_top_fadd_32lbW_U309  |MUSIC_top_fadd_32lbW  |        0|      2|  227|  214|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      4|  454|  428|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  18|          4|   64|        128|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_ce_reg                        |   1|   0|    1|          0|
    |ap_return_0_int_reg              |  32|   0|   32|          0|
    |ap_return_1_int_reg              |  32|   0|   32|          0|
    |rhs_im_read_int_reg              |  32|   0|   32|          0|
    |rhs_re_read_int_reg              |  32|   0|   32|          0|
    |x_complex_float_im_read_int_reg  |  32|   0|   32|          0|
    |x_complex_float_re_read_int_reg  |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 193|   0|  193|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |        operator+=       | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |        operator+=       | return value |
|ap_return_0              | out |   32| ap_ctrl_hs |        operator+=       | return value |
|ap_return_1              | out |   32| ap_ctrl_hs |        operator+=       | return value |
|ap_ce                    |  in |    1| ap_ctrl_hs |        operator+=       | return value |
|x_complex_float_re_read  |  in |   32|   ap_none  | x_complex_float_re_read |    scalar    |
|x_complex_float_im_read  |  in |   32|   ap_none  | x_complex_float_im_read |    scalar    |
|rhs_re_read              |  in |   32|   ap_none  |       rhs_re_read       |    scalar    |
|rhs_im_read              |  in |   32|   ap_none  |       rhs_im_read       |    scalar    |
+-------------------------+-----+-----+------------+-------------------------+--------------+

