{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701698725897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701698725897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 06:05:25 2023 " "Processing started: Mon Dec  4 06:05:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701698725897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698725897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698725898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701698726070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701698726070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FF-Behavioral " "Found design unit 1: T_FF-Behavioral" {  } { { "T_FF.vhd" "" { Text "D:/252/ReactionTimer/code/T_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732045 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Found entity 1: T_FF" {  } { { "T_FF.vhd" "" { Text "D:/252/ReactionTimer/code/T_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavior " "Found design unit 1: D_FF-behavior" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732046 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_FF-behavioral " "Found design unit 1: SR_FF-behavioral" {  } { { "SR_FF.vhd" "" { Text "D:/252/ReactionTimer/code/SR_FF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732046 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_FF " "Found entity 1: SR_FF" {  } { { "SR_FF.vhd" "" { Text "D:/252/ReactionTimer/code/SR_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-behavioral " "Found design unit 1: JK_FF-behavioral" {  } { { "JK_FF.vhd" "" { Text "D:/252/ReactionTimer/code/JK_FF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732047 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "JK_FF.vhd" "" { Text "D:/252/ReactionTimer/code/JK_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pregister16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pregister16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRegister16-behavior " "Found design unit 1: PRegister16-behavior" {  } { { "PRegister16.vhd" "" { Text "D:/252/ReactionTimer/code/PRegister16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732049 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRegister16 " "Found entity 1: PRegister16" {  } { { "PRegister16.vhd" "" { Text "D:/252/ReactionTimer/code/PRegister16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32-behavior " "Found design unit 1: encoder32-behavior" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732049 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32 " "Found entity 1: encoder32" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-SegLogic " "Found design unit 1: SegDecoder-SegLogic" {  } { { "SegDecoder.vhd" "" { Text "D:/252/ReactionTimer/code/SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732050 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "D:/252/ReactionTimer/code/SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScaler-behavior " "Found design unit 1: PreScaler-behavior" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732051 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScaler " "Found entity 1: PreScaler" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavioral " "Found design unit 1: LFSR-behavioral" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732053 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Found design unit 1: counter-behavioral" {  } { { "Counter.vhd" "" { Text "D:/252/ReactionTimer/code/Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732053 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.vhd" "" { Text "D:/252/ReactionTimer/code/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "react.vhd 2 1 " "Found 2 design units, including 1 entities, in source file react.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 react-behavior " "Found design unit 1: react-behavior" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732054 ""} { "Info" "ISGN_ENTITY_NAME" "1 React " "Found entity 1: React" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statedetermination.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statedetermination.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateDetermination-behavior " "Found design unit 1: StateDetermination-behavior" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732055 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateDetermination " "Found entity 1: StateDetermination" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initialize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initialize-behavior " "Found design unit 1: initialize-behavior" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732055 ""} { "Info" "ISGN_ENTITY_NAME" "1 initialize " "Found entity 1: initialize" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdnum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdnum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDNum-behavior " "Found design unit 1: BCDNum-behavior" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732056 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDNum " "Found entity 1: BCDNum" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcount2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcount2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCount2-Behavioral " "Found design unit 1: BCDCount2-Behavioral" {  } { { "BCDCount2.vhd" "" { Text "D:/252/ReactionTimer/code/BCDCount2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732057 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCount2 " "Found entity 1: BCDCount2" {  } { { "BCDCount2.vhd" "" { Text "D:/252/ReactionTimer/code/BCDCount2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player1start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player1start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player1start-behavior " "Found design unit 1: player1start-behavior" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732057 ""} { "Info" "ISGN_ENTITY_NAME" "1 player1Start " "Found entity 1: player1Start" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaywinner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaywinner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayWinner-behavior " "Found design unit 1: displayWinner-behavior" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732058 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayWinner " "Found entity 1: displayWinner" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701698732058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "React " "Elaborating entity \"React\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701698732077 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701698732078 "|React"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701698732079 "|React"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX8 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701698732079 "|React"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScaler PreScaler:PreScalar_instance " "Elaborating entity \"PreScaler\" for hierarchy \"PreScaler:PreScalar_instance\"" {  } { { "React.vhd" "PreScalar_instance" { Text "D:/252/ReactionTimer/code/React.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732093 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clkO PreScaler.vhd(26) " "VHDL Process Statement warning at PreScaler.vhd(26): inferring latch(es) for signal or variable \"clkO\", which holds its previous value in one or more paths through the process" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732095 "|React|PreScaler:PreScalar_instance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkO PreScaler.vhd(26) " "Inferred latch for \"clkO\" at PreScaler.vhd(26)" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732095 "|React|PreScaler:PreScalar_instance0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32 PreScaler:PreScalar_instance\|encoder32:instance1 " "Elaborating entity \"encoder32\" for hierarchy \"PreScaler:PreScalar_instance\|encoder32:instance1\"" {  } { { "PreScaler.vhd" "instance1" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732095 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eout encoder32.vhd(14) " "VHDL Process Statement warning at encoder32.vhd(14): inferring latch(es) for signal or variable \"eout\", which holds its previous value in one or more paths through the process" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732096 "|React|PreScaler:PreScalar_instance0|encoder32:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eout\[0\] encoder32.vhd(14) " "Inferred latch for \"eout\[0\]\" at encoder32.vhd(14)" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732096 "|React|PreScaler:PreScalar_instance0|encoder32:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eout\[1\] encoder32.vhd(14) " "Inferred latch for \"eout\[1\]\" at encoder32.vhd(14)" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732096 "|React|PreScaler:PreScalar_instance0|encoder32:instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateDetermination StateDetermination:stateDet_instance " "Elaborating entity \"StateDetermination\" for hierarchy \"StateDetermination:stateDet_instance\"" {  } { { "React.vhd" "stateDet_instance" { Text "D:/252/ReactionTimer/code/React.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(20) " "VHDL Process Statement warning at StateDetermination.vhd(20): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(25) " "VHDL Process Statement warning at StateDetermination.vhd(25): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(29) " "VHDL Process Statement warning at StateDetermination.vhd(29): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(34) " "VHDL Process Statement warning at StateDetermination.vhd(34): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(38) " "VHDL Process Statement warning at StateDetermination.vhd(38): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(43) " "VHDL Process Statement warning at StateDetermination.vhd(43): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(47) " "VHDL Process Statement warning at StateDetermination.vhd(47): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(52) " "VHDL Process Statement warning at StateDetermination.vhd(52): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(56) " "VHDL Process Statement warning at StateDetermination.vhd(56): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(61) " "VHDL Process Statement warning at StateDetermination.vhd(61): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(65) " "VHDL Process Statement warning at StateDetermination.vhd(65): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(70) " "VHDL Process Statement warning at StateDetermination.vhd(70): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(74) " "VHDL Process Statement warning at StateDetermination.vhd(74): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(79) " "VHDL Process Statement warning at StateDetermination.vhd(79): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "StateTemp StateDetermination.vhd(15) " "VHDL Process Statement warning at StateDetermination.vhd(15): inferring latch(es) for signal or variable \"StateTemp\", which holds its previous value in one or more paths through the process" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateTemp\[0\] StateDetermination.vhd(15) " "Inferred latch for \"StateTemp\[0\]\" at StateDetermination.vhd(15)" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateTemp\[1\] StateDetermination.vhd(15) " "Inferred latch for \"StateTemp\[1\]\" at StateDetermination.vhd(15)" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateTemp\[2\] StateDetermination.vhd(15) " "Inferred latch for \"StateTemp\[2\]\" at StateDetermination.vhd(15)" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 "|React|StateDetermination:stateDet_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialize initialize:initialize_instance " "Elaborating entity \"initialize\" for hierarchy \"initialize:initialize_instance\"" {  } { { "React.vhd" "initialize_instance" { Text "D:/252/ReactionTimer/code/React.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732097 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button initialize.vhd(50) " "VHDL Process Statement warning at initialize.vhd(50): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXTemp4 initialize.vhd(51) " "VHDL Process Statement warning at initialize.vhd(51): signal \"HEXTemp4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXTemp5 initialize.vhd(52) " "VHDL Process Statement warning at initialize.vhd(52): signal \"HEXTemp5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 initialize.vhd(47) " "VHDL Process Statement warning at initialize.vhd(47): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 initialize.vhd(47) " "VHDL Process Statement warning at initialize.vhd(47): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] initialize.vhd(47) " "Inferred latch for \"HEX5\[0\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] initialize.vhd(47) " "Inferred latch for \"HEX5\[1\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] initialize.vhd(47) " "Inferred latch for \"HEX5\[2\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] initialize.vhd(47) " "Inferred latch for \"HEX5\[3\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] initialize.vhd(47) " "Inferred latch for \"HEX5\[4\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] initialize.vhd(47) " "Inferred latch for \"HEX5\[5\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] initialize.vhd(47) " "Inferred latch for \"HEX5\[6\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] initialize.vhd(47) " "Inferred latch for \"HEX4\[0\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] initialize.vhd(47) " "Inferred latch for \"HEX4\[1\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] initialize.vhd(47) " "Inferred latch for \"HEX4\[2\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] initialize.vhd(47) " "Inferred latch for \"HEX4\[3\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] initialize.vhd(47) " "Inferred latch for \"HEX4\[4\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] initialize.vhd(47) " "Inferred latch for \"HEX4\[5\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] initialize.vhd(47) " "Inferred latch for \"HEX4\[6\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732098 "|React|initialize:initialize_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR initialize:initialize_instance\|LFSR:instance1 " "Elaborating entity \"LFSR\" for hierarchy \"initialize:initialize_instance\|LFSR:instance1\"" {  } { { "initialize.vhd" "instance1" { Text "D:/252/ReactionTimer/code/initialize.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732099 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LFSR_Reg LFSR.vhd(38) " "VHDL Process Statement warning at LFSR.vhd(38): inferring latch(es) for signal or variable \"LFSR_Reg\", which holds its previous value in one or more paths through the process" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732099 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[0\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[0\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732099 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[1\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[1\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732099 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[2\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[2\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732099 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[3\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[3\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732099 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[4\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[4\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732099 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[5\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[5\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732099 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[6\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[6\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732100 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[7\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[7\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732100 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0 " "Elaborating entity \"D_FF\" for hierarchy \"initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\"" {  } { { "LFSR.vhd" "instance0" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder initialize:initialize_instance\|SegDecoder:instance2 " "Elaborating entity \"SegDecoder\" for hierarchy \"initialize:initialize_instance\|SegDecoder:instance2\"" {  } { { "initialize.vhd" "instance2" { Text "D:/252/ReactionTimer/code/initialize.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDNum initialize:initialize_instance\|BCDNum:instance4 " "Elaborating entity \"BCDNum\" for hierarchy \"initialize:initialize_instance\|BCDNum:instance4\"" {  } { { "initialize.vhd" "instance4" { Text "D:/252/ReactionTimer/code/initialize.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732103 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num1 BCDNum.vhd(17) " "VHDL Process Statement warning at BCDNum.vhd(17): inferring latch(es) for signal or variable \"num1\", which holds its previous value in one or more paths through the process" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732103 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num2 BCDNum.vhd(17) " "VHDL Process Statement warning at BCDNum.vhd(17): inferring latch(es) for signal or variable \"num2\", which holds its previous value in one or more paths through the process" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] BCDNum.vhd(17) " "Inferred latch for \"num2\[0\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] BCDNum.vhd(17) " "Inferred latch for \"num2\[1\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] BCDNum.vhd(17) " "Inferred latch for \"num2\[2\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] BCDNum.vhd(17) " "Inferred latch for \"num2\[3\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[4\] BCDNum.vhd(17) " "Inferred latch for \"num2\[4\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[5\] BCDNum.vhd(17) " "Inferred latch for \"num2\[5\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[6\] BCDNum.vhd(17) " "Inferred latch for \"num2\[6\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[7\] BCDNum.vhd(17) " "Inferred latch for \"num2\[7\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[8\] BCDNum.vhd(17) " "Inferred latch for \"num2\[8\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[9\] BCDNum.vhd(17) " "Inferred latch for \"num2\[9\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[10\] BCDNum.vhd(17) " "Inferred latch for \"num2\[10\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[11\] BCDNum.vhd(17) " "Inferred latch for \"num2\[11\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[12\] BCDNum.vhd(17) " "Inferred latch for \"num2\[12\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[13\] BCDNum.vhd(17) " "Inferred latch for \"num2\[13\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[14\] BCDNum.vhd(17) " "Inferred latch for \"num2\[14\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[15\] BCDNum.vhd(17) " "Inferred latch for \"num2\[15\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[16\] BCDNum.vhd(17) " "Inferred latch for \"num2\[16\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[17\] BCDNum.vhd(17) " "Inferred latch for \"num2\[17\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[18\] BCDNum.vhd(17) " "Inferred latch for \"num2\[18\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[19\] BCDNum.vhd(17) " "Inferred latch for \"num2\[19\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[20\] BCDNum.vhd(17) " "Inferred latch for \"num2\[20\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[21\] BCDNum.vhd(17) " "Inferred latch for \"num2\[21\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[22\] BCDNum.vhd(17) " "Inferred latch for \"num2\[22\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[23\] BCDNum.vhd(17) " "Inferred latch for \"num2\[23\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[24\] BCDNum.vhd(17) " "Inferred latch for \"num2\[24\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[25\] BCDNum.vhd(17) " "Inferred latch for \"num2\[25\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[26\] BCDNum.vhd(17) " "Inferred latch for \"num2\[26\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[27\] BCDNum.vhd(17) " "Inferred latch for \"num2\[27\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[28\] BCDNum.vhd(17) " "Inferred latch for \"num2\[28\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[29\] BCDNum.vhd(17) " "Inferred latch for \"num2\[29\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[30\] BCDNum.vhd(17) " "Inferred latch for \"num2\[30\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[31\] BCDNum.vhd(17) " "Inferred latch for \"num2\[31\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] BCDNum.vhd(17) " "Inferred latch for \"num1\[0\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] BCDNum.vhd(17) " "Inferred latch for \"num1\[1\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] BCDNum.vhd(17) " "Inferred latch for \"num1\[2\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] BCDNum.vhd(17) " "Inferred latch for \"num1\[3\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[4\] BCDNum.vhd(17) " "Inferred latch for \"num1\[4\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[5\] BCDNum.vhd(17) " "Inferred latch for \"num1\[5\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[6\] BCDNum.vhd(17) " "Inferred latch for \"num1\[6\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[7\] BCDNum.vhd(17) " "Inferred latch for \"num1\[7\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[8\] BCDNum.vhd(17) " "Inferred latch for \"num1\[8\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[9\] BCDNum.vhd(17) " "Inferred latch for \"num1\[9\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[10\] BCDNum.vhd(17) " "Inferred latch for \"num1\[10\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732104 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[11\] BCDNum.vhd(17) " "Inferred latch for \"num1\[11\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[12\] BCDNum.vhd(17) " "Inferred latch for \"num1\[12\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[13\] BCDNum.vhd(17) " "Inferred latch for \"num1\[13\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[14\] BCDNum.vhd(17) " "Inferred latch for \"num1\[14\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[15\] BCDNum.vhd(17) " "Inferred latch for \"num1\[15\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[16\] BCDNum.vhd(17) " "Inferred latch for \"num1\[16\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[17\] BCDNum.vhd(17) " "Inferred latch for \"num1\[17\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[18\] BCDNum.vhd(17) " "Inferred latch for \"num1\[18\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[19\] BCDNum.vhd(17) " "Inferred latch for \"num1\[19\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[20\] BCDNum.vhd(17) " "Inferred latch for \"num1\[20\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[21\] BCDNum.vhd(17) " "Inferred latch for \"num1\[21\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[22\] BCDNum.vhd(17) " "Inferred latch for \"num1\[22\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[23\] BCDNum.vhd(17) " "Inferred latch for \"num1\[23\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[24\] BCDNum.vhd(17) " "Inferred latch for \"num1\[24\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[25\] BCDNum.vhd(17) " "Inferred latch for \"num1\[25\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[26\] BCDNum.vhd(17) " "Inferred latch for \"num1\[26\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[27\] BCDNum.vhd(17) " "Inferred latch for \"num1\[27\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[28\] BCDNum.vhd(17) " "Inferred latch for \"num1\[28\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[29\] BCDNum.vhd(17) " "Inferred latch for \"num1\[29\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[30\] BCDNum.vhd(17) " "Inferred latch for \"num1\[30\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[31\] BCDNum.vhd(17) " "Inferred latch for \"num1\[31\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732105 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player1Start player1Start:player1_instance " "Elaborating entity \"player1Start\" for hierarchy \"player1Start:player1_instance\"" {  } { { "React.vhd" "player1_instance" { Text "D:/252/ReactionTimer/code/React.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732106 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HexOut0 Player1Start.vhd(55) " "VHDL Process Statement warning at Player1Start.vhd(55): signal \"HexOut0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HexOut1 Player1Start.vhd(56) " "VHDL Process Statement warning at Player1Start.vhd(56): signal \"HexOut1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numOUT Player1Start.vhd(58) " "VHDL Process Statement warning at Player1Start.vhd(58): signal \"numOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numOUT Player1Start.vhd(61) " "VHDL Process Statement warning at Player1Start.vhd(61): signal \"numOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Player1Start.vhd(52) " "VHDL Process Statement warning at Player1Start.vhd(52): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Player1Start.vhd(52) " "VHDL Process Statement warning at Player1Start.vhd(52): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result1 Player1Start.vhd(52) " "VHDL Process Statement warning at Player1Start.vhd(52): inferring latch(es) for signal or variable \"result1\", which holds its previous value in one or more paths through the process" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result2 Player1Start.vhd(52) " "VHDL Process Statement warning at Player1Start.vhd(52): inferring latch(es) for signal or variable \"result2\", which holds its previous value in one or more paths through the process" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[0\] Player1Start.vhd(52) " "Inferred latch for \"result2\[0\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[1\] Player1Start.vhd(52) " "Inferred latch for \"result2\[1\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[2\] Player1Start.vhd(52) " "Inferred latch for \"result2\[2\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[3\] Player1Start.vhd(52) " "Inferred latch for \"result2\[3\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732107 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[4\] Player1Start.vhd(52) " "Inferred latch for \"result2\[4\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[5\] Player1Start.vhd(52) " "Inferred latch for \"result2\[5\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[6\] Player1Start.vhd(52) " "Inferred latch for \"result2\[6\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] Player1Start.vhd(52) " "Inferred latch for \"result1\[0\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] Player1Start.vhd(52) " "Inferred latch for \"result1\[1\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] Player1Start.vhd(52) " "Inferred latch for \"result1\[2\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] Player1Start.vhd(52) " "Inferred latch for \"result1\[3\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] Player1Start.vhd(52) " "Inferred latch for \"result1\[4\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] Player1Start.vhd(52) " "Inferred latch for \"result1\[5\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] Player1Start.vhd(52) " "Inferred latch for \"result1\[6\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Player1Start.vhd(52) " "Inferred latch for \"HEX1\[0\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Player1Start.vhd(52) " "Inferred latch for \"HEX1\[1\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Player1Start.vhd(52) " "Inferred latch for \"HEX1\[2\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Player1Start.vhd(52) " "Inferred latch for \"HEX1\[3\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Player1Start.vhd(52) " "Inferred latch for \"HEX1\[4\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Player1Start.vhd(52) " "Inferred latch for \"HEX1\[5\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Player1Start.vhd(52) " "Inferred latch for \"HEX1\[6\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Player1Start.vhd(52) " "Inferred latch for \"HEX0\[0\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Player1Start.vhd(52) " "Inferred latch for \"HEX0\[1\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Player1Start.vhd(52) " "Inferred latch for \"HEX0\[2\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Player1Start.vhd(52) " "Inferred latch for \"HEX0\[3\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Player1Start.vhd(52) " "Inferred latch for \"HEX0\[4\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Player1Start.vhd(52) " "Inferred latch for \"HEX0\[5\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Player1Start.vhd(52) " "Inferred latch for \"HEX0\[6\]\" at Player1Start.vhd(52)" {  } { { "Player1Start.vhd" "" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 "|React|player1Start:player1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCount2 player1Start:player1_instance\|BCDCount2:instance1 " "Elaborating entity \"BCDCount2\" for hierarchy \"player1Start:player1_instance\|BCDCount2:instance1\"" {  } { { "Player1Start.vhd" "instance1" { Text "D:/252/ReactionTimer/code/Player1Start.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayWinner displayWinner:displaywinner_instance " "Elaborating entity \"displayWinner\" for hierarchy \"displayWinner:displaywinner_instance\"" {  } { { "React.vhd" "displaywinner_instance" { Text "D:/252/ReactionTimer/code/React.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698732110 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff1 DisplayWinner.vhd(34) " "VHDL Process Statement warning at DisplayWinner.vhd(34): signal \"diff1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732111 "|React|displayWinner:displaywinner_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff2 DisplayWinner.vhd(34) " "VHDL Process Statement warning at DisplayWinner.vhd(34): signal \"diff2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732111 "|React|displayWinner:displaywinner_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff2 DisplayWinner.vhd(38) " "VHDL Process Statement warning at DisplayWinner.vhd(38): signal \"diff2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732111 "|React|displayWinner:displaywinner_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff1 DisplayWinner.vhd(38) " "VHDL Process Statement warning at DisplayWinner.vhd(38): signal \"diff1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701698732111 "|React|displayWinner:displaywinner_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "diff1 DisplayWinner.vhd(19) " "VHDL Process Statement warning at DisplayWinner.vhd(19): inferring latch(es) for signal or variable \"diff1\", which holds its previous value in one or more paths through the process" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "diff2 DisplayWinner.vhd(19) " "VHDL Process Statement warning at DisplayWinner.vhd(19): inferring latch(es) for signal or variable \"diff2\", which holds its previous value in one or more paths through the process" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 DisplayWinner.vhd(19) " "VHDL Process Statement warning at DisplayWinner.vhd(19): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 DisplayWinner.vhd(19) " "VHDL Process Statement warning at DisplayWinner.vhd(19): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX2\[0\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX2\[1\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX2\[2\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX2\[3\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX2\[4\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX2\[5\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX2\[6\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX3\[0\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX3\[1\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX3\[2\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732112 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX3\[3\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX3\[4\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX3\[5\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] DisplayWinner.vhd(19) " "Inferred latch for \"HEX3\[6\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff2\[0\] DisplayWinner.vhd(19) " "Inferred latch for \"diff2\[0\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff2\[1\] DisplayWinner.vhd(19) " "Inferred latch for \"diff2\[1\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff2\[2\] DisplayWinner.vhd(19) " "Inferred latch for \"diff2\[2\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff2\[3\] DisplayWinner.vhd(19) " "Inferred latch for \"diff2\[3\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff2\[4\] DisplayWinner.vhd(19) " "Inferred latch for \"diff2\[4\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff2\[5\] DisplayWinner.vhd(19) " "Inferred latch for \"diff2\[5\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff2\[6\] DisplayWinner.vhd(19) " "Inferred latch for \"diff2\[6\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff1\[0\] DisplayWinner.vhd(19) " "Inferred latch for \"diff1\[0\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff1\[1\] DisplayWinner.vhd(19) " "Inferred latch for \"diff1\[1\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff1\[2\] DisplayWinner.vhd(19) " "Inferred latch for \"diff1\[2\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff1\[3\] DisplayWinner.vhd(19) " "Inferred latch for \"diff1\[3\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff1\[4\] DisplayWinner.vhd(19) " "Inferred latch for \"diff1\[4\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff1\[5\] DisplayWinner.vhd(19) " "Inferred latch for \"diff1\[5\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff1\[6\] DisplayWinner.vhd(19) " "Inferred latch for \"diff1\[6\]\" at DisplayWinner.vhd(19)" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698732113 "|React|displayWinner:displaywinner_instance"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayWinner:displaywinner_instance\|HEX2\[6\] displayWinner:displaywinner_instance\|HEX2\[0\] " "Duplicate LATCH primitive \"displayWinner:displaywinner_instance\|HEX2\[6\]\" merged with LATCH primitive \"displayWinner:displaywinner_instance\|HEX2\[0\]\"" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701698732575 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayWinner:displaywinner_instance\|HEX2\[3\] displayWinner:displaywinner_instance\|HEX2\[0\] " "Duplicate LATCH primitive \"displayWinner:displaywinner_instance\|HEX2\[3\]\" merged with LATCH primitive \"displayWinner:displaywinner_instance\|HEX2\[0\]\"" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701698732575 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayWinner:displaywinner_instance\|HEX2\[2\] displayWinner:displaywinner_instance\|HEX2\[0\] " "Duplicate LATCH primitive \"displayWinner:displaywinner_instance\|HEX2\[2\]\" merged with LATCH primitive \"displayWinner:displaywinner_instance\|HEX2\[0\]\"" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701698732575 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701698732575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|HEX2\[0\] " "Latch displayWinner:displaywinner_instance\|HEX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan5~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan5~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732575 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|HEX2\[4\] " "Latch displayWinner:displaywinner_instance\|HEX2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan5~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan5~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732575 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateDetermination:stateDet_instance\|StateTemp\[2\] " "Latch StateDetermination:stateDet_instance\|StateTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateDetermination:stateDet_instance\|StateTemp\[0\] " "Latch StateDetermination:stateDet_instance\|StateTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateDetermination:stateDet_instance\|StateTemp\[0\] " "Ports D and ENA on the latch are fed by the same signal StateDetermination:stateDet_instance\|StateTemp\[0\]" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateDetermination:stateDet_instance\|StateTemp\[1\] " "Latch StateDetermination:stateDet_instance\|StateTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff1\[6\] " "Latch displayWinner:displaywinner_instance\|diff1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan1~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff2\[6\] " "Latch displayWinner:displaywinner_instance\|diff2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan3~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan3~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff1\[5\] " "Latch displayWinner:displaywinner_instance\|diff1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan1~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff2\[5\] " "Latch displayWinner:displaywinner_instance\|diff2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan3~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan3~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff1\[4\] " "Latch displayWinner:displaywinner_instance\|diff1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan1~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff2\[4\] " "Latch displayWinner:displaywinner_instance\|diff2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan3~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan3~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732576 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff1\[3\] " "Latch displayWinner:displaywinner_instance\|diff1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan1~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff2\[3\] " "Latch displayWinner:displaywinner_instance\|diff2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan3~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan3~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff1\[2\] " "Latch displayWinner:displaywinner_instance\|diff1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan1~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff2\[2\] " "Latch displayWinner:displaywinner_instance\|diff2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan3~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan3~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff1\[1\] " "Latch displayWinner:displaywinner_instance\|diff1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan1~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff2\[1\] " "Latch displayWinner:displaywinner_instance\|diff2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan3~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan3~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff1\[0\] " "Latch displayWinner:displaywinner_instance\|diff1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan1~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayWinner:displaywinner_instance\|diff2\[0\] " "Latch displayWinner:displaywinner_instance\|diff2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayWinner:displaywinner_instance\|LessThan3~synth " "Ports D and ENA on the latch are fed by the same signal displayWinner:displaywinner_instance\|LessThan3~synth" {  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "DisplayWinner.vhd" "" { Text "D:/252/ReactionTimer/code/DisplayWinner.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[0\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[3\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance3\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance3\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[1\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance1\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance1\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[2\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance2\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance2\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[4\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[6\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance6\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance6\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[7\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance7\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance7\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[5\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance5\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance5\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PreScaler:PreScalar_instance\|clkO " "Latch PreScaler:PreScalar_instance\|clkO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PreScaler:PreScalar_instance\|encoder32:instance1\|eout\[0\] " "Ports D and ENA on the latch are fed by the same signal PreScaler:PreScalar_instance\|encoder32:instance1\|eout\[0\]" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701698732577 ""}  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701698732577 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[23\] PreScaler:PreScalar_instance\|nTemp\[23\]~_emulated PreScaler:PreScalar_instance\|nTemp\[23\]~1 " "Register \"PreScaler:PreScalar_instance\|nTemp\[23\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[23\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[23\]~1\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[23\] PreScaler:PreScalar_instance\|sTemp\[23\]~_emulated PreScaler:PreScalar_instance\|sTemp\[23\]~1 " "Register \"PreScaler:PreScalar_instance\|sTemp\[23\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[23\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[23\]~1\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[22\] PreScaler:PreScalar_instance\|nTemp\[22\]~_emulated PreScaler:PreScalar_instance\|nTemp\[22\]~6 " "Register \"PreScaler:PreScalar_instance\|nTemp\[22\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[22\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[22\]~6\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[21\] PreScaler:PreScalar_instance\|nTemp\[21\]~_emulated PreScaler:PreScalar_instance\|nTemp\[21\]~11 " "Register \"PreScaler:PreScalar_instance\|nTemp\[21\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[21\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[21\]~11\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[20\] PreScaler:PreScalar_instance\|nTemp\[20\]~_emulated PreScaler:PreScalar_instance\|nTemp\[20\]~16 " "Register \"PreScaler:PreScalar_instance\|nTemp\[20\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[20\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[20\]~16\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[19\] PreScaler:PreScalar_instance\|nTemp\[19\]~_emulated PreScaler:PreScalar_instance\|nTemp\[19\]~21 " "Register \"PreScaler:PreScalar_instance\|nTemp\[19\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[19\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[19\]~21\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[18\] PreScaler:PreScalar_instance\|nTemp\[18\]~_emulated PreScaler:PreScalar_instance\|nTemp\[18\]~26 " "Register \"PreScaler:PreScalar_instance\|nTemp\[18\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[18\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[18\]~26\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[17\] PreScaler:PreScalar_instance\|nTemp\[17\]~_emulated PreScaler:PreScalar_instance\|nTemp\[17\]~31 " "Register \"PreScaler:PreScalar_instance\|nTemp\[17\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[17\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[17\]~31\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[16\] PreScaler:PreScalar_instance\|nTemp\[16\]~_emulated PreScaler:PreScalar_instance\|nTemp\[16\]~36 " "Register \"PreScaler:PreScalar_instance\|nTemp\[16\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[16\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[16\]~36\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[15\] PreScaler:PreScalar_instance\|nTemp\[15\]~_emulated PreScaler:PreScalar_instance\|nTemp\[15\]~41 " "Register \"PreScaler:PreScalar_instance\|nTemp\[15\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[15\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[15\]~41\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[14\] PreScaler:PreScalar_instance\|nTemp\[14\]~_emulated PreScaler:PreScalar_instance\|nTemp\[14\]~46 " "Register \"PreScaler:PreScalar_instance\|nTemp\[14\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[14\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[14\]~46\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[13\] PreScaler:PreScalar_instance\|nTemp\[13\]~_emulated PreScaler:PreScalar_instance\|nTemp\[13\]~51 " "Register \"PreScaler:PreScalar_instance\|nTemp\[13\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[13\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[13\]~51\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[12\] PreScaler:PreScalar_instance\|nTemp\[12\]~_emulated PreScaler:PreScalar_instance\|nTemp\[12\]~56 " "Register \"PreScaler:PreScalar_instance\|nTemp\[12\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[12\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[12\]~56\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[11\] PreScaler:PreScalar_instance\|nTemp\[11\]~_emulated PreScaler:PreScalar_instance\|nTemp\[11\]~61 " "Register \"PreScaler:PreScalar_instance\|nTemp\[11\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[11\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[11\]~61\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[10\] PreScaler:PreScalar_instance\|nTemp\[10\]~_emulated PreScaler:PreScalar_instance\|nTemp\[10\]~66 " "Register \"PreScaler:PreScalar_instance\|nTemp\[10\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[10\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[10\]~66\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[9\] PreScaler:PreScalar_instance\|nTemp\[9\]~_emulated PreScaler:PreScalar_instance\|nTemp\[9\]~71 " "Register \"PreScaler:PreScalar_instance\|nTemp\[9\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[9\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[9\]~71\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[8\] PreScaler:PreScalar_instance\|nTemp\[8\]~_emulated PreScaler:PreScalar_instance\|nTemp\[8\]~76 " "Register \"PreScaler:PreScalar_instance\|nTemp\[8\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[8\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[8\]~76\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[7\] PreScaler:PreScalar_instance\|nTemp\[7\]~_emulated PreScaler:PreScalar_instance\|nTemp\[7\]~81 " "Register \"PreScaler:PreScalar_instance\|nTemp\[7\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[7\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[7\]~81\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[6\] PreScaler:PreScalar_instance\|nTemp\[6\]~_emulated PreScaler:PreScalar_instance\|nTemp\[6\]~86 " "Register \"PreScaler:PreScalar_instance\|nTemp\[6\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[6\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[6\]~86\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[5\] PreScaler:PreScalar_instance\|nTemp\[5\]~_emulated PreScaler:PreScalar_instance\|nTemp\[5\]~91 " "Register \"PreScaler:PreScalar_instance\|nTemp\[5\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[5\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[5\]~91\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[4\] PreScaler:PreScalar_instance\|nTemp\[4\]~_emulated PreScaler:PreScalar_instance\|nTemp\[4\]~96 " "Register \"PreScaler:PreScalar_instance\|nTemp\[4\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[4\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[4\]~96\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[3\] PreScaler:PreScalar_instance\|nTemp\[3\]~_emulated PreScaler:PreScalar_instance\|nTemp\[3\]~101 " "Register \"PreScaler:PreScalar_instance\|nTemp\[3\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[3\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[3\]~101\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[2\] PreScaler:PreScalar_instance\|nTemp\[2\]~_emulated PreScaler:PreScalar_instance\|nTemp\[2\]~106 " "Register \"PreScaler:PreScalar_instance\|nTemp\[2\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[2\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[2\]~106\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[1\] PreScaler:PreScalar_instance\|nTemp\[1\]~_emulated PreScaler:PreScalar_instance\|nTemp\[1\]~111 " "Register \"PreScaler:PreScalar_instance\|nTemp\[1\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[1\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[1\]~111\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|nTemp\[0\] PreScaler:PreScalar_instance\|nTemp\[0\]~_emulated PreScaler:PreScalar_instance\|nTemp\[0\]~116 " "Register \"PreScaler:PreScalar_instance\|nTemp\[0\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|nTemp\[0\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|nTemp\[0\]~116\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|nTemp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[22\] PreScaler:PreScalar_instance\|sTemp\[22\]~_emulated PreScaler:PreScalar_instance\|sTemp\[22\]~6 " "Register \"PreScaler:PreScalar_instance\|sTemp\[22\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[22\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[22\]~6\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[21\] PreScaler:PreScalar_instance\|sTemp\[21\]~_emulated PreScaler:PreScalar_instance\|sTemp\[21\]~11 " "Register \"PreScaler:PreScalar_instance\|sTemp\[21\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[21\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[21\]~11\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[20\] PreScaler:PreScalar_instance\|sTemp\[20\]~_emulated PreScaler:PreScalar_instance\|sTemp\[20\]~16 " "Register \"PreScaler:PreScalar_instance\|sTemp\[20\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[20\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[20\]~16\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[19\] PreScaler:PreScalar_instance\|sTemp\[19\]~_emulated PreScaler:PreScalar_instance\|sTemp\[19\]~21 " "Register \"PreScaler:PreScalar_instance\|sTemp\[19\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[19\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[19\]~21\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[18\] PreScaler:PreScalar_instance\|sTemp\[18\]~_emulated PreScaler:PreScalar_instance\|sTemp\[18\]~26 " "Register \"PreScaler:PreScalar_instance\|sTemp\[18\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[18\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[18\]~26\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[17\] PreScaler:PreScalar_instance\|sTemp\[17\]~_emulated PreScaler:PreScalar_instance\|sTemp\[17\]~31 " "Register \"PreScaler:PreScalar_instance\|sTemp\[17\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[17\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[17\]~31\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[16\] PreScaler:PreScalar_instance\|sTemp\[16\]~_emulated PreScaler:PreScalar_instance\|sTemp\[16\]~36 " "Register \"PreScaler:PreScalar_instance\|sTemp\[16\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[16\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[16\]~36\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[15\] PreScaler:PreScalar_instance\|sTemp\[15\]~_emulated PreScaler:PreScalar_instance\|sTemp\[15\]~41 " "Register \"PreScaler:PreScalar_instance\|sTemp\[15\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[15\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[15\]~41\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[14\] PreScaler:PreScalar_instance\|sTemp\[14\]~_emulated PreScaler:PreScalar_instance\|sTemp\[14\]~46 " "Register \"PreScaler:PreScalar_instance\|sTemp\[14\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[14\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[14\]~46\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[13\] PreScaler:PreScalar_instance\|sTemp\[13\]~_emulated PreScaler:PreScalar_instance\|sTemp\[13\]~51 " "Register \"PreScaler:PreScalar_instance\|sTemp\[13\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[13\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[13\]~51\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[12\] PreScaler:PreScalar_instance\|sTemp\[12\]~_emulated PreScaler:PreScalar_instance\|sTemp\[12\]~56 " "Register \"PreScaler:PreScalar_instance\|sTemp\[12\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[12\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[12\]~56\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[11\] PreScaler:PreScalar_instance\|sTemp\[11\]~_emulated PreScaler:PreScalar_instance\|sTemp\[11\]~61 " "Register \"PreScaler:PreScalar_instance\|sTemp\[11\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[11\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[11\]~61\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[10\] PreScaler:PreScalar_instance\|sTemp\[10\]~_emulated PreScaler:PreScalar_instance\|sTemp\[10\]~66 " "Register \"PreScaler:PreScalar_instance\|sTemp\[10\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[10\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[10\]~66\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[9\] PreScaler:PreScalar_instance\|sTemp\[9\]~_emulated PreScaler:PreScalar_instance\|sTemp\[9\]~71 " "Register \"PreScaler:PreScalar_instance\|sTemp\[9\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[9\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[9\]~71\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[8\] PreScaler:PreScalar_instance\|sTemp\[8\]~_emulated PreScaler:PreScalar_instance\|sTemp\[8\]~76 " "Register \"PreScaler:PreScalar_instance\|sTemp\[8\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[8\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[8\]~76\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[7\] PreScaler:PreScalar_instance\|sTemp\[7\]~_emulated PreScaler:PreScalar_instance\|sTemp\[7\]~81 " "Register \"PreScaler:PreScalar_instance\|sTemp\[7\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[7\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[7\]~81\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[6\] PreScaler:PreScalar_instance\|sTemp\[6\]~_emulated PreScaler:PreScalar_instance\|sTemp\[6\]~86 " "Register \"PreScaler:PreScalar_instance\|sTemp\[6\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[6\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[6\]~86\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[5\] PreScaler:PreScalar_instance\|sTemp\[5\]~_emulated PreScaler:PreScalar_instance\|sTemp\[5\]~91 " "Register \"PreScaler:PreScalar_instance\|sTemp\[5\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[5\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[5\]~91\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[4\] PreScaler:PreScalar_instance\|sTemp\[4\]~_emulated PreScaler:PreScalar_instance\|sTemp\[4\]~96 " "Register \"PreScaler:PreScalar_instance\|sTemp\[4\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[4\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[4\]~96\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[3\] PreScaler:PreScalar_instance\|sTemp\[3\]~_emulated PreScaler:PreScalar_instance\|sTemp\[3\]~101 " "Register \"PreScaler:PreScalar_instance\|sTemp\[3\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[3\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[3\]~101\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[2\] PreScaler:PreScalar_instance\|sTemp\[2\]~_emulated PreScaler:PreScalar_instance\|sTemp\[2\]~106 " "Register \"PreScaler:PreScalar_instance\|sTemp\[2\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[2\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[2\]~106\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[0\] PreScaler:PreScalar_instance\|sTemp\[0\]~_emulated PreScaler:PreScalar_instance\|sTemp\[0\]~111 " "Register \"PreScaler:PreScalar_instance\|sTemp\[0\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[0\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[0\]~111\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PreScaler:PreScalar_instance\|sTemp\[1\] PreScaler:PreScalar_instance\|sTemp\[1\]~_emulated PreScaler:PreScalar_instance\|sTemp\[1\]~116 " "Register \"PreScaler:PreScalar_instance\|sTemp\[1\]\" is converted into an equivalent circuit using register \"PreScaler:PreScalar_instance\|sTemp\[1\]~_emulated\" and latch \"PreScaler:PreScalar_instance\|sTemp\[1\]~116\"" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701698732580 "|React|PreScaler:PreScalar_instance|sTemp[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701698732580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[0\] GND " "Pin \"HEX8\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[1\] GND " "Pin \"HEX8\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[2\] GND " "Pin \"HEX8\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[3\] GND " "Pin \"HEX8\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[4\] GND " "Pin \"HEX8\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[5\] GND " "Pin \"HEX8\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[6\] GND " "Pin \"HEX8\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701698732654 "|React|HEX8[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701698732654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701698732714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701698733110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701698733110 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701698733143 "|React|sw[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701698733143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "695 " "Implemented 695 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701698733143 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701698733143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "609 " "Implemented 609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701698733143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701698733143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701698733162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 06:05:33 2023 " "Processing ended: Mon Dec  4 06:05:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701698733162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701698733162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701698733162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701698733162 ""}
