head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@//Original:/testcases/core/c_regmv_acc_acc/c_regmv_acc_acc.dsp
// Spec Reference: regmv acc-acc
# mach: bfin

.include "testutils.inc"
	start

	imm32 r0, 0xa9627911;
	imm32 r1, 0xd0158978;
	imm32 r2, 0xc1234567;
	imm32 r3, 0x10060007;
	imm32 r4, 0x02080009;
	imm32 r5, 0x003a000b;
	imm32 r6, 0x0004000d;
	imm32 r7, 0x000e500f;
	A0 = R0;

	A1 = A0;
	R2 = A1.w;
	R3 = A1.x;

	A1.x = A0.w;
	A1.w = A0.w;
	A0.x = A0.w;
	A0.w = A0.w;
	R4 = A0.w;
	R5 = A0.x;
	R6 = A1.w;
	R7 = A1.x;

	CHECKREG r0, 0xA9627911;
	CHECKREG r1, 0xD0158978;
	CHECKREG r2, 0xA9627911;
	CHECKREG r3, 0xFFFFFFFF;
	CHECKREG r4, 0xA9627911;
	CHECKREG r5, 0x00000011;
	CHECKREG r6, 0xA9627911;
	CHECKREG r7, 0x00000011;

	imm32 r0, 0x90ba7911;
	imm32 r1, 0xe3458978;
	imm32 r2, 0xc1234567;
	imm32 r3, 0x10060007;
	imm32 r4, 0x56080009;
	imm32 r5, 0x783a000b;
	imm32 r6, 0xf247890d;
	imm32 r7, 0x489e534f;
	A1 = R0;

	A0 = A1;
	R2 = A0.w;
	R3 = A0.x;

	A0.x = A1.w;
	A0.w = A1.w;
	A1.x = A1.w;
	A1.w = A1.w;
	R4 = A0.w;
	R5 = A0.x;
	R6 = A1.w;
	R7 = A1.x;
	CHECKREG r0, 0x90BA7911;
	CHECKREG r1, 0xE3458978;
	CHECKREG r2, 0x90BA7911;
	CHECKREG r3, 0xFFFFFFFF;
	CHECKREG r4, 0x90BA7911;
	CHECKREG r5, 0x00000011;
	CHECKREG r6, 0x90BA7911;
	CHECKREG r7, 0x00000011;

	imm32 r0, 0xf9627911;
	imm32 r1, 0xd0158978;
	imm32 r2, 0xc1234567;
	imm32 r3, 0x10060007;
	imm32 r4, 0x02080009;
	imm32 r5, 0x003a000b;
	imm32 r6, 0xf247890d;
	imm32 r7, 0x789e534f;
	A0 = R0;

	A0.x = A0.x;
	A0.w = A0.x;
	A1.w = A0.x;
	A1.x = A0.x;
	R4 = A0.w;
	R5 = A0.x;
	R6 = A1.w;
	R7 = A1.x;
	CHECKREG r0, 0xF9627911;
	CHECKREG r1, 0xD0158978;
	CHECKREG r2, 0xC1234567;
	CHECKREG r3, 0x10060007;
	CHECKREG r4, 0xFFFFFFFF;
	CHECKREG r5, 0xFFFFFFFF;
	CHECKREG r6, 0xFFFFFFFF;
	CHECKREG r7, 0xFFFFFFFF;

	imm32 r0, 0x90ba7911;
	imm32 r1, 0xe3458978;
	imm32 r2, 0xc1234567;
	imm32 r3, 0x10060007;
	imm32 r4, 0x56080009;
	imm32 r5, 0x783a000b;
	imm32 r6, 0xf247890d;
	imm32 r7, 0x489e534f;
	A1 = R0;

	A0.x = A1.x;
	A0.w = A1.x;
	A1.w = A1.x;
	A1.x = A1.x;
	R4 = A0.w;
	R5 = A0.x;
	R6 = A1.w;
	R7 = A1.x;
	CHECKREG r0, 0x90BA7911;
	CHECKREG r1, 0xE3458978;
	CHECKREG r2, 0xC1234567;
	CHECKREG r3, 0x10060007;
	CHECKREG r4, 0xFFFFFFFF;
	CHECKREG r5, 0xFFFFFFFF;
	CHECKREG r6, 0xFFFFFFFF;
	CHECKREG r7, 0xFFFFFFFF;

	pass
@
