# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../laboratory_2.srcs/sources_1/new/Reg.vhd" \
"../../../../laboratory_2.srcs/sim_1/new/Tb_Reg.vhd" \

# Do not sort compile order
nosort
