#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000866c40 .scope module, "new_buffer_tb" "new_buffer_tb" 2 2;
 .timescale 0 0;
P_0000000000865810 .param/l "delay" 0 2 14, +C4<00000000000000000000000000000010>;
v00000000008be310_0 .net "address", 3 0, v00000000008551f0_0;  1 drivers
v00000000008be590_0 .var "clk", 0 0;
v00000000008be770_0 .var "data_in", 7 0;
v00000000008be8b0_0 .net "data_out", 7 0, L_000000000091e5e0;  1 drivers
v00000000008be630_0 .var/i "j", 31 0;
v00000000008be450_0 .var/i "k", 31 0;
v00000000008be4f0_0 .var "mem_rst", 0 0;
v00000000008bebd0_0 .var "read_address", 3 0;
v00000000008bec70_0 .var "wr_en", 0 0;
S_0000000000866dc0 .scope module, "buff" "buffer_new" 2 11, 3 1 0, S_0000000000866c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /OUTPUT 4 "address"
    .port_info 3 /INPUT 4 "read_address"
    .port_info 4 /INPUT 1 "wr_en"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "mem_rst"
L_000000000091e5e0 .functor BUFZ 8, L_00000000008be6d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008553d0 .functor NOT 1, v00000000008be4f0_0, C4<0>, C4<0>, C4<0>;
v00000000008669b0_0 .net *"_s0", 7 0, L_00000000008be6d0;  1 drivers
v0000000000855010_0 .net *"_s10", 0 0, L_00000000008553d0;  1 drivers
v00000000008550b0_0 .net *"_s2", 4 0, L_00000000008bf030;  1 drivers
L_00000000008bf238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000855150_0 .net *"_s5", 0 0, L_00000000008bf238;  1 drivers
v00000000008551f0_0 .var "address", 3 0;
v0000000000855290_0 .net "clk", 0 0, v00000000008be590_0;  1 drivers
v0000000000855330_0 .net "data_in", 7 0, v00000000008be770_0;  1 drivers
v00000000008be040_0 .net "data_out", 7 0, L_000000000091e5e0;  alias, 1 drivers
v00000000008be0e0_0 .var/i "i", 31 0;
v00000000008be180 .array "m", 9 0, 7 0;
v00000000008bf0d0_0 .net "mem_rst", 0 0, v00000000008be4f0_0;  1 drivers
v00000000008be270_0 .net "read_address", 3 0, v00000000008bebd0_0;  1 drivers
v00000000008bef90_0 .net "wr_en", 0 0, v00000000008bec70_0;  1 drivers
E_0000000000864a10 .event edge, L_00000000008553d0, v00000000008bef90_0;
L_00000000008be6d0 .array/port v00000000008be180, L_00000000008bf030;
L_00000000008bf030 .concat [ 4 1 0 0], v00000000008bebd0_0, L_00000000008bf238;
    .scope S_0000000000866dc0;
T_0 ;
    %wait E_0000000000864a10;
    %load/vec4 v00000000008bf0d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008be0e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000008be0e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000000008be0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008be180, 0, 4;
    %load/vec4 v00000000008be0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008be0e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008551f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008bef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000000855330_0;
    %load/vec4 v00000000008551f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008be180, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000000008bef90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v00000000008551f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000008551f0_0, 0;
T_0.6 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000866c40;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008be770_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0000000000866c40;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008bebd0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000000000866c40;
T_3 ;
    %delay 1, 0;
    %load/vec4 v00000000008be590_0;
    %inv;
    %store/vec4 v00000000008be590_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000866c40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008be4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008be590_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008be4f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008be630_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000000008be630_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 2, 0;
    %load/vec4 v00000000008be630_0;
    %addi 5, 0, 32;
    %pad/s 8;
    %store/vec4 v00000000008be770_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008bec70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008bec70_0, 0, 1;
    %load/vec4 v00000000008be630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008be630_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008be450_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000000008be450_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v00000000008bebd0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000008bebd0_0, 0, 4;
    %delay 2, 0;
    %load/vec4 v00000000008be450_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008be450_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %delay 2, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000000866c40;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "new_buffer.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000000000866dc0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "new_buffer_tb.v";
    "./buffer_new.v";
