*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -sv
    -sv_pragma
    -f rtl_list.f
        ../rtl/tb_32bits_mul.v
        ../rtl/bits_mul.v
        ../rtl/32bits_mul.v

Highest level modules:
tb_mul_32bits

Total	0 error(s),   0 warning(s)
