FILE_TYPE=VERILOG_MAP;
PRIMITIVE 'SMLED';
    DEFAULT_MODEL=SMLED;
    UPPER_CASE=TRUE;
    MODEL 'SMLED';
        PROPERTY
            PORT_ORDER = '(A,B)';
        END_PROPERTY;
        PIN_MAP
            'A'='(A)';
            'B'='(B)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
