{
  "processor": "TI TMS9900",
  "year": 1976,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 3.0,
    "transistors": 8000,
    "technology": "NMOS",
    "package": "64-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      8,
      64
    ],
    "typical_cpi": 20.0
  },
  "validated_performance": {
    "ips_min": 100000,
    "ips_max": 300000,
    "mips_typical": 0.1
  },
  "notes": "Memory-to-memory architecture with workspace pointer",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 20.0,
    "expected_ipc": 0.05,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 19.06,
    "cpi_error_percent": 4.7,
    "ipc_error_percent": 4.7,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated with cross-validation",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 1e-06,
    "sysid_cpi_error_percent": 0.02,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "instruction_timing_tests": [
    {
      "instruction": "A (Add)",
      "addressing_mode": "Workspace register",
      "expected_cycles": 14,
      "model_category": "register_ops",
      "model_cycles": 14,
      "source": "TMS9900 datasheet",
      "notes": "Register-to-register add through workspace memory"
    },
    {
      "instruction": "MOV (Move)",
      "addressing_mode": "Workspace register",
      "expected_cycles": 14,
      "model_category": "register_ops",
      "model_cycles": 14,
      "source": "TMS9900 datasheet",
      "notes": "Register-to-register move"
    },
    {
      "instruction": "C (Compare)",
      "addressing_mode": "Workspace register",
      "expected_cycles": 14,
      "model_category": "register_ops",
      "model_cycles": 14,
      "source": "TMS9900 datasheet",
      "notes": "Compare workspace registers"
    },
    {
      "instruction": "LI (Load Immediate)",
      "addressing_mode": "Immediate",
      "expected_cycles": 12,
      "model_category": "immediate",
      "model_cycles": 16,
      "source": "TMS9900 datasheet",
      "notes": "16-bit immediate load to workspace register"
    },
    {
      "instruction": "AI (Add Immediate)",
      "addressing_mode": "Immediate",
      "expected_cycles": 14,
      "model_category": "immediate",
      "model_cycles": 16,
      "source": "TMS9900 datasheet",
      "notes": "Add immediate to workspace register"
    },
    {
      "instruction": "CI (Compare Immediate)",
      "addressing_mode": "Immediate",
      "expected_cycles": 14,
      "model_category": "immediate",
      "model_cycles": 16,
      "source": "TMS9900 datasheet",
      "notes": "Compare workspace register to immediate"
    },
    {
      "instruction": "MOV (Load)",
      "addressing_mode": "Memory indirect",
      "expected_cycles": 22,
      "model_category": "memory_read",
      "model_cycles": 22,
      "source": "TMS9900 datasheet",
      "notes": "Load from memory to workspace register"
    },
    {
      "instruction": "MOVB (Load Byte)",
      "addressing_mode": "Memory",
      "expected_cycles": 20,
      "model_category": "memory_read",
      "model_cycles": 22,
      "source": "TMS9900 datasheet",
      "notes": "Byte load from memory"
    },
    {
      "instruction": "MOV (Store)",
      "addressing_mode": "Memory indirect",
      "expected_cycles": 24,
      "model_category": "memory_write",
      "model_cycles": 24,
      "source": "TMS9900 datasheet",
      "notes": "Store to memory from workspace register"
    },
    {
      "instruction": "STST (Store Status)",
      "addressing_mode": "Memory",
      "expected_cycles": 22,
      "model_category": "memory_write",
      "model_cycles": 24,
      "source": "TMS9900 datasheet",
      "notes": "Store status register to workspace"
    },
    {
      "instruction": "JMP (Jump)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 10,
      "model_category": "branch",
      "model_cycles": 20,
      "source": "TMS9900 datasheet",
      "notes": "Unconditional jump - short displacement"
    },
    {
      "instruction": "JEQ (Jump if Equal)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 10,
      "model_category": "branch",
      "model_cycles": 20,
      "source": "TMS9900 datasheet",
      "notes": "Conditional jump taken"
    },
    {
      "instruction": "B (Branch)",
      "addressing_mode": "Absolute",
      "expected_cycles": 22,
      "model_category": "branch",
      "model_cycles": 20,
      "source": "TMS9900 datasheet",
      "notes": "Unconditional branch - any address"
    },
    {
      "instruction": "BLWP (Branch and Load WP)",
      "addressing_mode": "Context switch",
      "expected_cycles": 26,
      "model_category": "call_return",
      "model_cycles": 40,
      "source": "TMS9900 datasheet",
      "notes": "Context switch - save and load workspace pointer"
    },
    {
      "instruction": "RTWP (Return with WP)",
      "addressing_mode": "Context switch",
      "expected_cycles": 14,
      "model_category": "call_return",
      "model_cycles": 40,
      "source": "TMS9900 datasheet",
      "notes": "Return from context switch"
    }
  ],
  "cross_validation": {
    "family_comparison": {
      "tms9995": {
        "relationship": "Enhanced successor",
        "expected_improvement": "40-50% faster due to on-chip workspace",
        "cpi_ratio_expected": 0.6,
        "cpi_ratio_actual": 0.635,
        "notes": "TMS9995 added on-chip RAM for workspace, higher clock"
      }
    },
    "era_comparison": {
      "intel_8086": {
        "relationship": "Contemporary 16-bit",
        "cpi_ratio_expected": 0.5,
        "notes": "8086 used on-chip registers, TMS9900 used memory workspace"
      },
      "z8000": {
        "relationship": "Contemporary 16-bit",
        "cpi_ratio_expected": 0.45,
        "notes": "Z8000 also used on-chip registers"
      }
    },
    "architecture_notes": {
      "unique_features": [
        "Memory-to-memory architecture",
        "Workspace pointer instead of register file",
        "All 16 general registers in external RAM",
        "Fast context switch via workspace pointer change"
      ],
      "performance_implications": [
        "Higher CPI than contemporaries due to memory access for registers",
        "Context switch faster than register-save approach",
        "Memory bandwidth is primary bottleneck"
      ]
    },
    "validation_methodology": {
      "sources": [
        "TMS9900 Data Manual (1976)",
        "TI Application Reports"
      ],
      "confidence_level": "High",
      "cross_validated_date": "2026-01-28"
    }
  },
  "external_validation": {
    "has_external_data": true,
    "benchmark_sources": [
      "mips_rating"
    ],
    "primary_source": "mips_rating",
    "date_updated": "2026-01-31",
    "cpi_error_percent": 0.0
  }
}