\nomenclatureentry{aASIP@[{ASIP}]\begingroup Application Specific Instruction Set Processor\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aMIPS@[{MIPS}]\begingroup Microprocessor Without Interlocked Pipeline Stages\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aASIC@[{ASIC}]\begingroup Application Specific Integrated Circuit\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aVLIW@[{VLIW}]\begingroup Very Long Instruction Word\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aSIMD@[{SIMD}]\begingroup Single Instruction Multiple Data\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aALU@[{ALU}]\begingroup Arithmetic Logic Unit\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aIF@[{IF}]\begingroup Instruktion Fetch\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aDE@[{DE}]\begingroup Decode\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aRA@[{RA}]\begingroup Register Access\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aEX@[{EX}]\begingroup Execute\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aWB@[{WB}]\begingroup Write Back\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aFPGA@[{FPGA}]\begingroup Field Programmable Gate Array\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aMI@[{MI}]\begingroup Micro Instructions\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aMO@[{MO}]\begingroup Micro Operation\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aSLM@[{SLM}]\begingroup Straight Line Microcode\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aMAC@[{MAC}]\begingroup Multiply and Accumulate\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aCMOS@[{CMOS}]\begingroup Complementary Metal-Oxide-Semiconductor\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aOP@[{OP}]\begingroup Operation\nomeqref {0.0}|nompageref}{1}
\nomenclatureentry{aFFT@[{FFT}]\begingroup Fast Fourier Transformation\nomeqref {0.0}|nompageref}{1}
