
---------- Begin Simulation Statistics ----------
final_tick                                13613581500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93127                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696288                       # Number of bytes of host memory used
host_op_rate                                    93390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   107.38                       # Real time elapsed on the host
host_tick_rate                              126778909                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013614                       # Number of seconds simulated
sim_ticks                                 13613581500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.808870                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300293                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               303913                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603835                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             398                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              271                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716764                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6943                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.722716                       # CPI: cycles per instruction
system.cpu.discardedOps                         15356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169272                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801041                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454393                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12710849                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.367280                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         27227163                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14516314                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       111783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        232070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           75                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       123890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1024                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       248688                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1099                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              50130                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67403                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44299                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70238                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         50130                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       352438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12017344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12017344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            120368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  120368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              120368                       # Request fanout histogram
system.membus.respLayer1.occupancy          642873500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           520348000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             52193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       140894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          208                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            72611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           72611                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           616                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        51577                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       372052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                373492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        52736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12651456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12704192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          112304                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4313792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           237108                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006221                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082551                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 235708     99.41%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1325      0.56%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     75      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             237108                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          198043000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         186283497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            924000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   91                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4342                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4433                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  91                       # number of overall hits
system.l2.overall_hits::.cpu.data                4342                       # number of overall hits
system.l2.overall_hits::total                    4433                       # number of overall hits
system.l2.demand_misses::.cpu.inst                525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             119846                       # number of demand (read+write) misses
system.l2.demand_misses::total                 120371                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               525                       # number of overall misses
system.l2.overall_misses::.cpu.data            119846                       # number of overall misses
system.l2.overall_misses::total                120371                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41700500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9856385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9898085500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41700500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9856385000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9898085500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           124188                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               124804                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          124188                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              124804                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.852273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.965037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964480                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.852273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.965037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964480                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79429.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82242.085677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82229.818644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79429.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82242.085677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82229.818644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67403                       # number of writebacks
system.l2.writebacks::total                     67403                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        119843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            120368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       119843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           120368                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36450500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8657757000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8694207500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36450500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8657757000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8694207500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.852273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.965013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.852273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.965013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964456                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69429.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72242.492261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72230.223149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69429.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72242.492261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72230.223149                       # average overall mshr miss latency
system.l2.replacements                         112304                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73491                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73491                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73491                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          197                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              197                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          197                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          197                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          497                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           497                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2373                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5949474000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5949474000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         72611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84704.490447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84704.490447                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5247094000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5247094000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74704.490447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74704.490447                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.852273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.852273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79429.523810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79429.523810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.852273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.852273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69429.523810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69429.523810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        49608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3906911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3906911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        51577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         51577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.961824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78755.664409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78755.664409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        49605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        49605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3410663000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3410663000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.961766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.961766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68756.435843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68756.435843                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7221.101869                       # Cycle average of tags in use
system.l2.tags.total_refs                      247893                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    120496                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.057272                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.628938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.351480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7134.121452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.870864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.881482                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7832                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    368889                       # Number of tag accesses
system.l2.tags.data_accesses                   368889                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7669952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7703552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4313792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4313792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          119843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              120368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        67403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2468123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         563404421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             565872544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2468123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2468123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316874145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316874145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316874145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2468123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        563404421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            882746689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    119842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000842620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4203                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4203                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              302331                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63280                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      120368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67403                       # Number of write requests accepted
system.mem_ctrls.readBursts                    120368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4170                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1472119250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  601835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3729000500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12230.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30980.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107746                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60402                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                120368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    612.886667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   505.388236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.445523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1101      5.62%      5.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1463      7.46%     13.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          670      3.42%     16.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          740      3.77%     20.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8895     45.37%     65.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          241      1.23%     66.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          515      2.63%     69.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          426      2.17%     71.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5555     28.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19606                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.562217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.145240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.225859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2077     49.42%     49.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2041     48.56%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.05%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           28      0.67%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.10%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.14%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.05%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.10%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           17      0.40%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.05%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            9      0.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4203                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.267377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4134     98.36%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.19%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55      1.31%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4203                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7703488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4312768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7703552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4313792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       316.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    565.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    316.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13609518500                       # Total gap between requests
system.mem_ctrls.avgGap                      72479.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7669888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4312768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2468123.469198755920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 563399719.610890030861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 316798926.131231546402                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       119843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        67403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14947500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3714053000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 306233887500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28471.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30990.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4543327.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             67522980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             35889315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           426472200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          173350980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1074390720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3509471760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2272271040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7559368995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.281429                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5852437500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    454480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7306664000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             72463860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             38515455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           432948180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          178409160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1074390720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4313118750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1595515680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7705361805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.005485                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4085460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    454480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9073641500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13613581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1162147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1162147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1162147                       # number of overall hits
system.cpu.icache.overall_hits::total         1162147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            616                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          616                       # number of overall misses
system.cpu.icache.overall_misses::total           616                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44213500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44213500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44213500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44213500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1162763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1162763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1162763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1162763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000530                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000530                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000530                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000530                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71775.162338                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71775.162338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71775.162338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71775.162338                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43597500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43597500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43597500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43597500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000530                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000530                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000530                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000530                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70775.162338                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70775.162338                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70775.162338                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70775.162338                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1162147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1162147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           616                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44213500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44213500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1162763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1162763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71775.162338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71775.162338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43597500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43597500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70775.162338                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70775.162338                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           369.042214                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1162763                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               616                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1887.602273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   369.042214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.360393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.360393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.398438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1163379                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1163379                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6983442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6983442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6983527                       # number of overall hits
system.cpu.dcache.overall_hits::total         6983527                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       158706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         158706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       160233                       # number of overall misses
system.cpu.dcache.overall_misses::total        160233                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10371695499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10371695499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10371695499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10371695499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7142148                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7142148                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143760                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022430                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65351.628162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65351.628162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64728.835502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64728.835502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        36907                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.135377                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73491                       # number of writebacks
system.cpu.dcache.writebacks::total             73491                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36039                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36039                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       122667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       122667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       124188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       124188                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9982047500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9982047500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10099204497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10099204497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017175                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017175                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017384                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017384                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81375.166100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81375.166100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81321.903058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81321.903058                       # average overall mshr miss latency
system.cpu.dcache.replacements                 123676                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5636390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5636390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        50251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3951567500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3951567500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78636.594297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78636.594297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3895201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3895201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77816.875100                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77816.875100                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1347052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1347052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6420127999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6420127999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.074514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59196.238062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59196.238062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        35844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        35844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        72611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        72611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6086846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6086846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83828.152759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83828.152759                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           85                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            85                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1527                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1527                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.947270                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.947270                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1521                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1521                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    117156997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    117156997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943548                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943548                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77026.296515                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77026.296515                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           471.258934                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7107791                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            124188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.234121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   471.258934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.920428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.920428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7268024                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7268024                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13613581500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
