#@ # 
#@ # Running dc_shell Version R-2020.09-SP5-3 for linux64 -- Oct 20, 2021
#@ # Date:   Mon Nov 20 17:49:53 2023
#@ # Run by: ratnu@subway.sys.ict.kth.se
#@ 

source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/admin/setup/.synopsys_dc.setup
#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/admin/setup/.synopsys_dc.setup

#@ #
#@ #		".synopsys_dc.setup" Initialization File for
#@ #
#@ #		    Dc_Shell and Design_Analyzer
#@ #
#@ #	The variables in this file define the behavior of many parts
#@ #	of the Synopsys Synthesis Tools.  Upon installation, they should 
#@ #	be reviewed and modified to fit your site's needs.  Each engineer
#@ #	can have a .synopsys file in his/her home directory or current
#@ #	directory to override variable settings in this file.  
#@ #
#@ #  	Each logical grouping of variables is commented as to their 
#@ #	nature and effect on the Synthesis Commands.  Examples of
#@ #	variable groups are the Compile Variable Group, which affects 
#@ #	the designs produced by the COMPILE command, and the Schematic 
#@ #	Variable Group, which affects the output of the create_schematic
#@ #	command.
#@ #
#@ #	You can type "man <group_name>_variables" in dc_shell or 
#@ #	design_analyzer to get help about a group of variables.
#@ #	For instance, to get help about the "system" variable group, 
#@ #	type "help system_variables".  You can also type
#@ #	"man <variable name>", to get help on the that variable's 
#@ #	group.
#@ #
#@ 
#@ # System variables
#@ set sh_command_abbrev_mode       "Anywhere"
#@ set sh_continue_on_error         "true"
#@ update_app_var -default true sh_continue_on_error
#@ set sh_enable_page_mode          "true"
#@ update_app_var -default true sh_enable_page_mode
#@ set sh_source_uses_search_path   "true"
#@ update_app_var -default true sh_source_uses_search_path
#@ if {$synopsys_program_name == "dc_shell" ||     $synopsys_program_name == "de_shell" ||     $synopsys_program_name == "dc_sms_shell" } {
#@ set sh_new_variable_message	 "false"
#@ update_app_var -default false sh_new_variable_message
#@ } else {
#@ set sh_new_variable_message	 "true"
#@ update_app_var -default true sh_new_variable_message
#@ }
#@ 
#@ if {$synopsys_program_name == "dc_shell"} {
#@ set html_log_enable	     "false"
#@ set html_log_filename	 "default.html"
#@ }
#@ 
#@ if {$synopsys_program_name == "de_shell"} {
#@ set de_log_html_filename	 "default.html"
#@ }
#@ 
#@ if {$synopsys_program_name == "dc_shell" || $synopsys_program_name == "de_shell"} {
#@   lappend auto_path [file join ${synopsys_root} auxx syn lib]      
#@   package require cae
#@ }
#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/tm.tcl

#@ # -*- tcl -*-
#@ #
#@ # Searching for Tcl Modules. Defines a procedure, declares it as the primary
#@ # command for finding packages, however also uses the former 'package unknown'
#@ # command as a fallback.
#@ #
#@ # Locates all possible packages in a directory via a less restricted glob. The
#@ # targeted directory is derived from the name of the requested package, i.e.
#@ # the TM scan will look only at directories which can contain the requested
#@ # package. It will register all packages it found in the directory so that
#@ # future requests have a higher chance of being fulfilled by the ifneeded
#@ # database without having to come to us again.
#@ #
#@ # We do not remember where we have been and simply rescan targeted directories
#@ # when invoked again. The reasoning is this:
#@ #
#@ # - The only way we get back to the same directory is if someone is trying to
#@ #   [package require] something that wasn't there on the first scan.
#@ #
#@ #   Either
#@ #   1) It is there now:  If we rescan, you get it; if not you don't.
#@ #
#@ #      This covers the possibility that the application asked for a package
#@ #      late, and the package was actually added to the installation after the
#@ #      application was started. It shoukld still be able to find it.
#@ #
#@ #   2) It still is not there: Either way, you don't get it, but the rescan
#@ #      takes time. This is however an error case and we dont't care that much
#@ #      about it
#@ #
#@ #   3) It was there the first time; but for some reason a "package forget" has
#@ #      been run, and "package" doesn't know about it anymore.
#@ #
#@ #      This can be an indication that the application wishes to reload some
#@ #      functionality. And should work as well.
#@ #
#@ # Note that this also strikes a balance between doing a glob targeting a
#@ # single package, and thus most likely requiring multiple globs of the same
#@ # directory when the application is asking for many packages, and trying to
#@ # glob for _everything_ in all subdirectories when looking for a package,
#@ # which comes with a heavy startup cost.
#@ #
#@ # We scan for regular packages only if no satisfying module was found.
#@ 
#@ namespace eval ::tcl::tm {
#@     # Default paths. None yet.
#@ 
#@     variable paths {}
#@ 
#@     # The regex pattern a file name has to match to make it a Tcl Module.
#@ 
#@     set pkgpattern {^([_[:alpha:]][:_[:alnum:]]*)-([[:digit:]].*)[.]tm$}
#@ 
#@     # Export the public API
#@ 
#@     namespace export path
#@     namespace ensemble create -command path -subcommands {add remove list}
#@ }
#@ 
#@ # ::tcl::tm::path implementations --
#@ #
#@ #	Public API to the module path. See specification.
#@ #
#@ # Arguments
#@ #	cmd -	The subcommand to execute
#@ #	args -	The paths to add/remove. Must not appear querying the
#@ #		path with 'list'.
#@ #
#@ # Results
#@ #	No result for subcommands 'add' and 'remove'. A list of paths for
#@ #	'list'.
#@ #
#@ # Sideeffects
#@ #	The subcommands 'add' and 'remove' manipulate the list of paths to
#@ #	search for Tcl Modules. The subcommand 'list' has no sideeffects.
#@ 
#@ proc ::tcl::tm::add {args} {
#@     # PART OF THE ::tcl::tm::path ENSEMBLE
#@     #
#@     # The path is added at the head to the list of module paths.
#@     #
#@     # The command enforces the restriction that no path may be an ancestor
#@     # directory of any other path on the list. If the new path violates this
#@     # restriction an error wil be raised.
#@     #
#@     # If the path is already present as is no error will be raised and no
#@     # action will be taken.
#@ 
#@     variable paths
#@ 
#@     # We use a copy of the path as source during validation, and extend it as
#@     # well. Because we not only have to detect if the new paths are bogus with
#@     # respect to the existing paths, but also between themselves. Otherwise we
#@     # can still add bogus paths, by specifying them in a single call. This
#@     # makes the use of the new paths simpler as well, a trivial assignment of
#@     # the collected paths to the official state var.
#@ 
#@     set newpaths $paths
#@     foreach p $args {
#@ 	if {$p in $newpaths} {
#@ 	    # Ignore a path already on the list.
#@ 	    continue
#@ 	}
#@ 
#@ 	# Search for paths which are subdirectories of the new one. If there
#@ 	# are any then the new path violates the restriction about ancestors.
#@ 
#@ 	set pos [lsearch -glob $newpaths ${p}/*]
#@ 	# Cannot use "in", we need the position for the message.
#@ 	if {$pos >= 0} {
#@ 	    return -code error 		"$p is ancestor of existing module path [lindex $newpaths $pos]."
#@ 	}
#@ 
#@ 	# Now look for existing paths which are ancestors of the new one. This
#@ 	# reverse question forces us to loop over the existing paths, as each
#@ 	# element is the pattern, not the new path :(
#@ 
#@ 	foreach ep $newpaths {
#@ 	    if {[string match ${ep}/* $p]} {
#@ 		return -code error 		    "$p is subdirectory of existing module path $ep."
#@ 	    }
#@ 	}
#@ 
#@ 	set newpaths [linsert $newpaths 0 $p]
#@     }
#@ 
#@     # The validation of the input is complete and successful, and everything
#@     # in newpaths is either an old path, or added. We can now extend the
#@     # official list of paths, a simple assignment is sufficient.
#@ 
#@     set paths $newpaths
#@     return
#@ }
#@ 
#@ proc ::tcl::tm::remove {args} {
#@     # PART OF THE ::tcl::tm::path ENSEMBLE
#@     #
#@     # Removes the path from the list of module paths. The command is silently
#@     # ignored if the path is not on the list.
#@ 
#@     variable paths
#@ 
#@     foreach p $args {
#@ 	set pos [lsearch -exact $paths $p]
#@ 	if {$pos >= 0} {
#@ 	    set paths [lreplace $paths $pos $pos]
#@ 	}
#@     }
#@ }
#@ 
#@ proc ::tcl::tm::list {} {
#@     # PART OF THE ::tcl::tm::path ENSEMBLE
#@ 
#@     variable paths
#@     return  $paths
#@ }
#@ 
#@ # ::tcl::tm::UnknownHandler --
#@ #
#@ #	Unknown handler for Tcl Modules, i.e. packages in module form.
#@ #
#@ # Arguments
#@ #	original	- Original [package unknown] procedure.
#@ #	name		- Name of desired package.
#@ #	version		- Version of desired package. Can be the
#@ #			  empty string.
#@ #	exact		- Either -exact or ommitted.
#@ #
#@ #	Name, version, and exact are used to determine satisfaction. The
#@ #	original is called iff no satisfaction was achieved. The name is also
#@ #	used to compute the directory to target in the search.
#@ #
#@ # Results
#@ #	None.
#@ #
#@ # Sideeffects
#@ #	May populate the package ifneeded database with additional provide
#@ #	scripts.
#@ 
#@ proc ::tcl::tm::UnknownHandler {original name args} {
#@     # Import the list of paths to search for packages in module form.
#@     # Import the pattern used to check package names in detail.
#@ 
#@     variable paths
#@     variable pkgpattern
#@ 
#@     # Without paths to search we can do nothing. (Except falling back to the
#@     # regular search).
#@ 
#@     if {[llength $paths]} {
#@ 	set pkgpath [string map {:: /} $name]
#@ 	set pkgroot [file dirname $pkgpath]
#@ 	if {$pkgroot eq "."} {
#@ 	    set pkgroot ""
#@ 	}
#@ 
#@ 	# We don't remember a copy of the paths while looping. Tcl Modules are
#@ 	# unable to change the list while we are searching for them. This also
#@ 	# simplifies the loop, as we cannot get additional directories while
#@ 	# iterating over the list. A simple foreach is sufficient.
#@ 
#@ 	set satisfied 0
#@ 	foreach path $paths {
#@ 	    if {![interp issafe] && ![file exists $path]} {
#@ 		continue
#@ 	    }
#@ 	    set currentsearchpath [file join $path $pkgroot]
#@ 	    if {![interp issafe] && ![file exists $currentsearchpath]} {
#@ 		continue
#@ 	    }
#@ 	    set strip [llength [file split $path]]
#@ 
#@ 	    # We can't use glob in safe interps, so enclose the following in a
#@ 	    # catch statement, where we get the module files out of the
#@ 	    # subdirectories. In other words, Tcl Modules are not-functional
#@ 	    # in such an interpreter. This is the same as for the command
#@ 	    # "tclPkgUnknown", i.e. the search for regular packages.
#@ 
#@ 	    catch {
#@ 		# We always look for _all_ possible modules in the current
#@ 		# path, to get the max result out of the glob.
#@ 
#@ 		foreach file [glob -nocomplain -directory $currentsearchpath *.tm] {
#@ 		    set pkgfilename [join [lrange [file split $file] $strip end] ::]
#@ 
#@ 		    if {![regexp -- $pkgpattern $pkgfilename --> pkgname pkgversion]} {
#@ 			# Ignore everything not matching our pattern for
#@ 			# package names.
#@ 			continue
#@ 		    }
#@ 		    try {
#@ 			package vcompare $pkgversion 0
#@ 		    } on error {} {
#@ 			# Ignore everything where the version part is not
#@ 			# acceptable to "package vcompare".
#@ 			continue
#@ 		    }
#@ 
#@ 		    if {[package ifneeded $pkgname $pkgversion] ne {}} {
#@ 			# There's already a provide script registered for
#@ 			# this version of this package.  Since all units of
#@ 			# code claiming to be the same version of the same
#@ 			# package ought to be identical, just stick with
#@ 			# the one we already have.
#@ 			continue
#@ 		    }
#@ 
#@ 		    # We have found a candidate, generate a "provide script"
#@ 		    # for it, and remember it.  Note that we are using ::list
#@ 		    # to do this; locally [list] means something else without
#@ 		    # the namespace specifier.
#@ 
#@ 		    # NOTE. When making changes to the format of the provide
#@ 		    # command generated below CHECK that the 'LOCATE'
#@ 		    # procedure in core file 'platform/shell.tcl' still
#@ 		    # understands it, or, if not, update its implementation
#@ 		    # appropriately.
#@ 		    #
#@ 		    # Right now LOCATE's implementation assumes that the path
#@ 		    # of the package file is the last element in the list.
#@ 
#@ 		    package ifneeded $pkgname $pkgversion 			"[::list package provide $pkgname $pkgversion];[::list source -encoding utf-8 $file]"
#@ 
#@ 		    # We abort in this unknown handler only if we got a
#@ 		    # satisfying candidate for the requested package.
#@ 		    # Otherwise we still have to fallback to the regular
#@ 		    # package search to complete the processing.
#@ 
#@ 		    if {($pkgname eq $name)
#@ 			    && [package vsatisfies $pkgversion {*}$args]} {
#@ 			set satisfied 1
#@ 
#@ 			# We do not abort the loop, and keep adding provide
#@ 			# scripts for every candidate in the directory, just
#@ 			# remember to not fall back to the regular search
#@ 			# anymore.
#@ 		    }
#@ 		}
#@ 	    }
#@ 	}
#@ 
#@ 	if {$satisfied} {
#@ 	    return
#@ 	}
#@     }
#@ 
#@     # Fallback to previous command, if existing.  See comment above about
#@     # ::list...
#@ 
#@     if {[llength $original]} {
#@ 	uplevel 1 $original [::linsert $args 0 $name]
#@     }
#@ }
#@ 
#@ # ::tcl::tm::Defaults --
#@ #
#@ #	Determines the default search paths.
#@ #
#@ # Arguments
#@ #	None
#@ #
#@ # Results
#@ #	None.
#@ #
#@ # Sideeffects
#@ #	May add paths to the list of defaults.
#@ 
#@ proc ::tcl::tm::Defaults {} {
#@     global env tcl_platform
#@ 
#@     lassign [split [info tclversion] .] major minor
#@     set exe [file normalize [info nameofexecutable]]
#@ 
#@     # Note that we're using [::list], not [list] because [list] means
#@     # something other than [::list] in this namespace.
#@     roots [::list 	    [file dirname [info library]] 	    [file join [file dirname [file dirname $exe]] lib] 	    ]
#@ 
#@     if {$tcl_platform(platform) eq "windows"} {
#@ 	set sep ";"
#@     } else {
#@ 	set sep ":"
#@     }
#@     for {set n $minor} {$n >= 0} {incr n -1} {
#@ 	foreach ev [::list 			TCL${major}.${n}_TM_PATH 			TCL${major}_${n}_TM_PATH         ] {
#@ 	    if {![info exists env($ev)]} continue
#@ 	    foreach p [split $env($ev) $sep] {
#@ 		path add $p
#@ 	    }
#@ 	}
#@     }
#@     return
#@ }
#@ 
#@ # ::tcl::tm::roots --
#@ #
#@ #	Public API to the module path. See specification.
#@ #
#@ # Arguments
#@ #	paths -	List of 'root' paths to derive search paths from.
#@ #
#@ # Results
#@ #	No result.
#@ #
#@ # Sideeffects
#@ #	Calls 'path add' to paths to the list of module search paths.
#@ 
#@ proc ::tcl::tm::roots {paths} {
#@     regexp {^(\d+)\.(\d+)} [package present Tcl] - major minor
#@     foreach pa $paths {
#@ 	set p [file join $pa tcl$major]
#@ 	for {set n $minor} {$n >= 0} {incr n -1} {
#@ 	    set px [file join $p ${major}.${n}]
#@ 	    if {![interp issafe]} {set px [file normalize $px]}
#@ 	    path add $px
#@ 	}
#@ 	set px [file join $p site-tcl]
#@ 	if {![interp issafe]} {set px [file normalize $px]}
#@ 	path add $px
#@     }
#@     return
#@ }
#@ 
#@ # Initialization. Set up the default paths, then insert the new handler into
#@ # the chain.
#@ 
#@ if {![interp issafe]} {::tcl::tm::Defaults}
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/tm.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/package.tcl

#@ # package.tcl --
#@ #
#@ # utility procs formerly in init.tcl which can be loaded on demand
#@ # for package management.
#@ #
#@ # Copyright (c) 1991-1993 The Regents of the University of California.
#@ # Copyright (c) 1994-1998 Sun Microsystems, Inc.
#@ #
#@ # See the file "license.terms" for information on usage and redistribution
#@ # of this file, and for a DISCLAIMER OF ALL WARRANTIES.
#@ #
#@ 
#@ namespace eval tcl::Pkg {}
#@ 
#@ # ::tcl::Pkg::CompareExtension --
#@ #
#@ # Used internally by pkg_mkIndex to compare the extension of a file to a given
#@ # extension. On Windows, it uses a case-insensitive comparison because the
#@ # file system can be file insensitive.
#@ #
#@ # Arguments:
#@ #  fileName	name of a file whose extension is compared
#@ #  ext		(optional) The extension to compare against; you must
#@ #		provide the starting dot.
#@ #		Defaults to [info sharedlibextension]
#@ #
#@ # Results:
#@ #  Returns 1 if the extension matches, 0 otherwise
#@ 
#@ proc tcl::Pkg::CompareExtension {fileName {ext {}}} {
#@     global tcl_platform
#@     if {$ext eq ""} {set ext [info sharedlibextension]}
#@     if {$tcl_platform(platform) eq "windows"} {
#@         return [string equal -nocase [file extension $fileName] $ext]
#@     } else {
#@         # Some unices add trailing numbers after the .so, so
#@         # we could have something like '.so.1.2'.
#@         set root $fileName
#@         while {1} {
#@             set currExt [file extension $root]
#@             if {$currExt eq $ext} {
#@                 return 1
#@             }
#@ 
#@ 	    # The current extension does not match; if it is not a numeric
#@ 	    # value, quit, as we are only looking to ignore version number
#@ 	    # extensions.  Otherwise we might return 1 in this case:
#@ 	    #		tcl::Pkg::CompareExtension foo.so.bar .so
#@ 	    # which should not match.
#@ 
#@ 	    if {![string is integer -strict [string range $currExt 1 end]]} {
#@ 		return 0
#@ 	    }
#@             set root [file rootname $root]
#@ 	}
#@     }
#@ }
#@ 
#@ # pkg_mkIndex --
#@ # This procedure creates a package index in a given directory.  The package
#@ # index consists of a "pkgIndex.tcl" file whose contents are a Tcl script that
#@ # sets up package information with "package require" commands.  The commands
#@ # describe all of the packages defined by the files given as arguments.
#@ #
#@ # Arguments:
#@ # -direct		(optional) If this flag is present, the generated
#@ #			code in pkgMkIndex.tcl will cause the package to be
#@ #			loaded when "package require" is executed, rather
#@ #			than lazily when the first reference to an exported
#@ #			procedure in the package is made.
#@ # -verbose		(optional) Verbose output; the name of each file that
#@ #			was successfully rocessed is printed out. Additionally,
#@ #			if processing of a file failed a message is printed.
#@ # -load pat		(optional) Preload any packages whose names match
#@ #			the pattern.  Used to handle DLLs that depend on
#@ #			other packages during their Init procedure.
#@ # dir -			Name of the directory in which to create the index.
#@ # args -		Any number of additional arguments, each giving
#@ #			a glob pattern that matches the names of one or
#@ #			more shared libraries or Tcl script files in
#@ #			dir.
#@ 
#@ proc pkg_mkIndex {args} {
#@     set usage {"pkg_mkIndex ?-direct? ?-lazy? ?-load pattern? ?-verbose? ?--? dir ?pattern ...?"}
#@ 
#@     set argCount [llength $args]
#@     if {$argCount < 1} {
#@ 	return -code error "wrong # args: should be\n$usage"
#@     }
#@ 
#@     set more ""
#@     set direct 1
#@     set doVerbose 0
#@     set loadPat ""
#@     for {set idx 0} {$idx < $argCount} {incr idx} {
#@ 	set flag [lindex $args $idx]
#@ 	switch -glob -- $flag {
#@ 	    -- {
#@ 		# done with the flags
#@ 		incr idx
#@ 		break
#@ 	    }
#@ 	    -verbose {
#@ 		set doVerbose 1
#@ 	    }
#@ 	    -lazy {
#@ 		set direct 0
#@ 		append more " -lazy"
#@ 	    }
#@ 	    -direct {
#@ 		append more " -direct"
#@ 	    }
#@ 	    -load {
#@ 		incr idx
#@ 		set loadPat [lindex $args $idx]
#@ 		append more " -load $loadPat"
#@ 	    }
#@ 	    -* {
#@ 		return -code error "unknown flag $flag: should be\n$usage"
#@ 	    }
#@ 	    default {
#@ 		# done with the flags
#@ 		break
#@ 	    }
#@ 	}
#@     }
#@ 
#@     set dir [lindex $args $idx]
#@     set patternList [lrange $args [expr {$idx + 1}] end]
#@     if {![llength $patternList]} {
#@ 	set patternList [list "*.tcl" "*[info sharedlibextension]"]
#@     }
#@ 
#@     try {
#@ 	set fileList [glob -directory $dir -tails -types {r f} -- 		{*}$patternList]
#@     } on error {msg opt} {
#@ 	return -options $opt $msg
#@     }
#@     foreach file $fileList {
#@ 	# For each file, figure out what commands and packages it provides.
#@ 	# To do this, create a child interpreter, load the file into the
#@ 	# interpreter, and get a list of the new commands and packages that
#@ 	# are defined.
#@ 
#@ 	if {$file eq "pkgIndex.tcl"} {
#@ 	    continue
#@ 	}
#@ 
#@ 	set c [interp create]
#@ 
#@ 	# Load into the child any packages currently loaded in the parent
#@ 	# interpreter that match the -load pattern.
#@ 
#@ 	if {$loadPat ne ""} {
#@ 	    if {$doVerbose} {
#@ 		tclLog "currently loaded packages: '[info loaded]'"
#@ 		tclLog "trying to load all packages matching $loadPat"
#@ 	    }
#@ 	    if {![llength [info loaded]]} {
#@ 		tclLog "warning: no packages are currently loaded, nothing"
#@ 		tclLog "can possibly match '$loadPat'"
#@ 	    }
#@ 	}
#@ 	foreach pkg [info loaded] {
#@ 	    if {![string match -nocase $loadPat [lindex $pkg 1]]} {
#@ 		continue
#@ 	    }
#@ 	    if {$doVerbose} {
#@ 		tclLog "package [lindex $pkg 1] matches '$loadPat'"
#@ 	    }
#@ 	    try {
#@ 		load [lindex $pkg 0] [lindex $pkg 1] $c
#@ 	    } on error err {
#@ 		if {$doVerbose} {
#@ 		    tclLog "warning: load [lindex $pkg 0]			    [lindex $pkg 1]\nfailed with: $err"
#@ 		}
#@ 	    } on ok {} {
#@ 		if {$doVerbose} {
#@ 		    tclLog "loaded [lindex $pkg 0] [lindex $pkg 1]"
#@ 		}
#@ 	    }
#@ 	    if {[lindex $pkg 1] eq "Tk"} {
#@ 		# Withdraw . if Tk was loaded, to avoid showing a window.
#@ 		$c eval [list wm withdraw .]
#@ 	    }
#@ 	}
#@ 
#@ 	$c eval {
#@ 	    # Stub out the package command so packages can require other
#@ 	    # packages.
#@ 
#@ 	    rename package __package_orig
#@ 	    proc package {what args} {
#@ 		switch -- $what {
#@ 		    require {
#@ 			return;		# Ignore transitive requires
#@ 		    }
#@ 		    default {
#@ 			__package_orig $what {*}$args
#@ 		    }
#@ 		}
#@ 	    }
#@ 	    proc tclPkgUnknown args {}
#@ 	    package unknown tclPkgUnknown
#@ 
#@ 	    # Stub out the unknown command so package can call into each other
#@ 	    # during their initialilzation.
#@ 
#@ 	    proc unknown {args} {}
#@ 
#@ 	    # Stub out the auto_import mechanism
#@ 
#@ 	    proc auto_import {args} {}
#@ 
#@ 	    # reserve the ::tcl namespace for support procs and temporary
#@ 	    # variables.  This might make it awkward to generate a
#@ 	    # pkgIndex.tcl file for the ::tcl namespace.
#@ 
#@ 	    namespace eval ::tcl {
#@ 		variable dir		;# Current directory being processed
#@ 		variable file		;# Current file being processed
#@ 		variable direct		;# -direct flag value
#@ 		variable x		;# Loop variable
#@ 		variable debug		;# For debugging
#@ 		variable type		;# "load" or "source", for -direct
#@ 		variable namespaces	;# Existing namespaces (e.g., ::tcl)
#@ 		variable packages	;# Existing packages (e.g., Tcl)
#@ 		variable origCmds	;# Existing commands
#@ 		variable newCmds	;# Newly created commands
#@ 		variable newPkgs {}	;# Newly created packages
#@ 	    }
#@ 	}
#@ 
#@ 	$c eval [list set ::tcl::dir $dir]
#@ 	$c eval [list set ::tcl::file $file]
#@ 	$c eval [list set ::tcl::direct $direct]
#@ 
#@ 	# Download needed procedures into the slave because we've just deleted
#@ 	# the unknown procedure.  This doesn't handle procedures with default
#@ 	# arguments.
#@ 
#@ 	foreach p {::tcl::Pkg::CompareExtension} {
#@ 	    $c eval [list namespace eval [namespace qualifiers $p] {}]
#@ 	    $c eval [list proc $p [info args $p] [info body $p]]
#@ 	}
#@ 
#@ 	try {
#@ 	    $c eval {
#@ 		set ::tcl::debug "loading or sourcing"
#@ 
#@ 		# we need to track command defined by each package even in the
#@ 		# -direct case, because they are needed internally by the
#@ 		# "partial pkgIndex.tcl" step above.
#@ 
#@ 		proc ::tcl::GetAllNamespaces {{root ::}} {
#@ 		    set list $root
#@ 		    foreach ns [namespace children $root] {
#@ 			lappend list {*}[::tcl::GetAllNamespaces $ns]
#@ 		    }
#@ 		    return $list
#@ 		}
#@ 
#@ 		# init the list of existing namespaces, packages, commands
#@ 
#@ 		foreach ::tcl::x [::tcl::GetAllNamespaces] {
#@ 		    set ::tcl::namespaces($::tcl::x) 1
#@ 		}
#@ 		foreach ::tcl::x [package names] {
#@ 		    if {[package provide $::tcl::x] ne ""} {
#@ 			set ::tcl::packages($::tcl::x) 1
#@ 		    }
#@ 		}
#@ 		set ::tcl::origCmds [info commands]
#@ 
#@ 		# Try to load the file if it has the shared library extension,
#@ 		# otherwise source it.  It's important not to try to load
#@ 		# files that aren't shared libraries, because on some systems
#@ 		# (like SunOS) the loader will abort the whole application
#@ 		# when it gets an error.
#@ 
#@ 		if {[::tcl::Pkg::CompareExtension $::tcl::file [info sharedlibextension]]} {
#@ 		    # The "file join ." command below is necessary.  Without
#@ 		    # it, if the file name has no \'s and we're on UNIX, the
#@ 		    # load command will invoke the LD_LIBRARY_PATH search
#@ 		    # mechanism, which could cause the wrong file to be used.
#@ 
#@ 		    set ::tcl::debug loading
#@ 		    load [file join $::tcl::dir $::tcl::file]
#@ 		    set ::tcl::type load
#@ 		} else {
#@ 		    set ::tcl::debug sourcing
#@ 		    source [file join $::tcl::dir $::tcl::file]
#@ 		    set ::tcl::type source
#@ 		}
#@ 
#@ 		# As a performance optimization, if we are creating direct
#@ 		# load packages, don't bother figuring out the set of commands
#@ 		# created by the new packages.  We only need that list for
#@ 		# setting up the autoloading used in the non-direct case.
#@ 		if {!$::tcl::direct} {
#@ 		    # See what new namespaces appeared, and import commands
#@ 		    # from them.  Only exported commands go into the index.
#@ 
#@ 		    foreach ::tcl::x [::tcl::GetAllNamespaces] {
#@ 			if {![info exists ::tcl::namespaces($::tcl::x)]} {
#@ 			    namespace import -force ${::tcl::x}::*
#@ 			}
#@ 
#@ 			# Figure out what commands appeared
#@ 
#@ 			foreach ::tcl::x [info commands] {
#@ 			    set ::tcl::newCmds($::tcl::x) 1
#@ 			}
#@ 			foreach ::tcl::x $::tcl::origCmds {
#@ 			    unset -nocomplain ::tcl::newCmds($::tcl::x)
#@ 			}
#@ 			foreach ::tcl::x [array names ::tcl::newCmds] {
#@ 			    # determine which namespace a command comes from
#@ 
#@ 			    set ::tcl::abs [namespace origin $::tcl::x]
#@ 
#@ 			    # special case so that global names have no
#@ 			    # leading ::, this is required by the unknown
#@ 			    # command
#@ 
#@ 			    set ::tcl::abs 				    [lindex [auto_qualify $::tcl::abs ::] 0]
#@ 
#@ 			    if {$::tcl::x ne $::tcl::abs} {
#@ 				# Name changed during qualification
#@ 
#@ 				set ::tcl::newCmds($::tcl::abs) 1
#@ 				unset ::tcl::newCmds($::tcl::x)
#@ 			    }
#@ 			}
#@ 		    }
#@ 		}
#@ 
#@ 		# Look through the packages that appeared, and if there is a
#@ 		# version provided, then record it
#@ 
#@ 		foreach ::tcl::x [package names] {
#@ 		    if {[package provide $::tcl::x] ne ""
#@ 			    && ![info exists ::tcl::packages($::tcl::x)]} {
#@ 			lappend ::tcl::newPkgs 			    [list $::tcl::x [package provide $::tcl::x]]
#@ 		    }
#@ 		}
#@ 	    }
#@ 	} on error msg {
#@ 	    set what [$c eval set ::tcl::debug]
#@ 	    if {$doVerbose} {
#@ 		tclLog "warning: error while $what $file: $msg"
#@ 	    }
#@ 	} on ok {} {
#@ 	    set what [$c eval set ::tcl::debug]
#@ 	    if {$doVerbose} {
#@ 		tclLog "successful $what of $file"
#@ 	    }
#@ 	    set type [$c eval set ::tcl::type]
#@ 	    set cmds [lsort [$c eval array names ::tcl::newCmds]]
#@ 	    set pkgs [$c eval set ::tcl::newPkgs]
#@ 	    if {$doVerbose} {
#@ 		if {!$direct} {
#@ 		    tclLog "commands provided were $cmds"
#@ 		}
#@ 		tclLog "packages provided were $pkgs"
#@ 	    }
#@ 	    if {[llength $pkgs] > 1} {
#@ 		tclLog "warning: \"$file\" provides more than one package ($pkgs)"
#@ 	    }
#@ 	    foreach pkg $pkgs {
#@ 		# cmds is empty/not used in the direct case
#@ 		lappend files($pkg) [list $file $type $cmds]
#@ 	    }
#@ 
#@ 	    if {$doVerbose} {
#@ 		tclLog "processed $file"
#@ 	    }
#@ 	}
#@ 	interp delete $c
#@     }
#@ 
#@     append index "# Tcl package index file, version 1.1\n"
#@     append index "# This file is generated by the \"pkg_mkIndex$more\" command\n"
#@     append index "# and sourced either when an application starts up or\n"
#@     append index "# by a \"package unknown\" script.  It invokes the\n"
#@     append index "# \"package ifneeded\" command to set up package-related\n"
#@     append index "# information so that packages will be loaded automatically\n"
#@     append index "# in response to \"package require\" commands.  When this\n"
#@     append index "# script is sourced, the variable \$dir must contain the\n"
#@     append index "# full path name of this file's directory.\n"
#@ 
#@     foreach pkg [lsort [array names files]] {
#@ 	set cmd {}
#@ 	lassign $pkg name version
#@ 	lappend cmd ::tcl::Pkg::Create -name $name -version $version
#@ 	foreach spec [lsort -index 0 $files($pkg)] {
#@ 	    foreach {file type procs} $spec {
#@ 		if {$direct} {
#@ 		    set procs {}
#@ 		}
#@ 		lappend cmd "-$type" [list $file $procs]
#@ 	    }
#@ 	}
#@ 	append index "\n[eval $cmd]"
#@     }
#@ 
#@     set f [open [file join $dir pkgIndex.tcl] w]
#@     puts $f $index
#@     close $f
#@ }
#@ 
#@ # tclPkgSetup --
#@ # This is a utility procedure use by pkgIndex.tcl files.  It is invoked as
#@ # part of a "package ifneeded" script.  It calls "package provide" to indicate
#@ # that a package is available, then sets entries in the auto_index array so
#@ # that the package's files will be auto-loaded when the commands are used.
#@ #
#@ # Arguments:
#@ # dir -			Directory containing all the files for this package.
#@ # pkg -			Name of the package (no version number).
#@ # version -		Version number for the package, such as 2.1.3.
#@ # files -		List of files that constitute the package.  Each
#@ #			element is a sub-list with three elements.  The first
#@ #			is the name of a file relative to $dir, the second is
#@ #			"load" or "source", indicating whether the file is a
#@ #			loadable binary or a script to source, and the third
#@ #			is a list of commands defined by this file.
#@ 
#@ proc tclPkgSetup {dir pkg version files} {
#@     global auto_index
#@ 
#@     package provide $pkg $version
#@     foreach fileInfo $files {
#@ 	set f [lindex $fileInfo 0]
#@ 	set type [lindex $fileInfo 1]
#@ 	foreach cmd [lindex $fileInfo 2] {
#@ 	    if {$type eq "load"} {
#@ 		set auto_index($cmd) [list load [file join $dir $f] $pkg]
#@ 	    } else {
#@ 		set auto_index($cmd) [list source [file join $dir $f]]
#@ 	    }
#@ 	}
#@     }
#@ }
#@ 
#@ # tclPkgUnknown --
#@ # This procedure provides the default for the "package unknown" function.  It
#@ # is invoked when a package that's needed can't be found.  It scans the
#@ # auto_path directories and their immediate children looking for pkgIndex.tcl
#@ # files and sources any such files that are found to setup the package
#@ # database. As it searches, it will recognize changes to the auto_path and
#@ # scan any new directories.
#@ #
#@ # Arguments:
#@ # name -		Name of desired package.  Not used.
#@ # version -		Version of desired package.  Not used.
#@ # exact -		Either "-exact" or omitted.  Not used.
#@ 
#@ proc tclPkgUnknown {name args} {
#@     global auto_path env
#@ 
#@     if {![info exists auto_path]} {
#@ 	return
#@     }
#@     # Cache the auto_path, because it may change while we run through the
#@     # first set of pkgIndex.tcl files
#@     set old_path [set use_path $auto_path]
#@     while {[llength $use_path]} {
#@ 	set dir [lindex $use_path end]
#@ 
#@ 	# Make sure we only scan each directory one time.
#@ 	if {[info exists tclSeenPath($dir)]} {
#@ 	    set use_path [lrange $use_path 0 end-1]
#@ 	    continue
#@ 	}
#@ 	set tclSeenPath($dir) 1
#@ 
#@ 	# we can't use glob in safe interps, so enclose the following in a
#@ 	# catch statement, where we get the pkgIndex files out of the
#@ 	# subdirectories
#@ 	catch {
#@ 	    foreach file [glob -directory $dir -join -nocomplain 		    * pkgIndex.tcl] {
#@ 		set dir [file dirname $file]
#@ 		if {![info exists procdDirs($dir)]} {
#@ 		    try {
#@ 			source $file
#@ 		    } trap {POSIX EACCES} {} {
#@ 			# $file was not readable; silently ignore
#@ 			continue
#@ 		    } on error msg {
#@ 			tclLog "error reading package index file $file: $msg"
#@ 		    } on ok {} {
#@ 			set procdDirs($dir) 1
#@ 		    }
#@ 		}
#@ 	    }
#@ 	}
#@ 	set dir [lindex $use_path end]
#@ 	if {![info exists procdDirs($dir)]} {
#@ 	    set file [file join $dir pkgIndex.tcl]
#@ 	    # safe interps usually don't have "file exists",
#@ 	    if {([interp issafe] || [file exists $file])} {
#@ 		try {
#@ 		    source $file
#@ 		} trap {POSIX EACCES} {} {
#@ 		    # $file was not readable; silently ignore
#@ 		    continue
#@ 		} on error msg {
#@ 		    tclLog "error reading package index file $file: $msg"
#@ 		} on ok {} {
#@ 		    set procdDirs($dir) 1
#@ 		}
#@ 	    }
#@ 	}
#@ 
#@ 	set use_path [lrange $use_path 0 end-1]
#@ 
#@ 	# Check whether any of the index scripts we [source]d above set a new
#@ 	# value for $::auto_path.  If so, then find any new directories on the
#@ 	# $::auto_path, and lappend them to the $use_path we are working from.
#@ 	# This gives index scripts the (arguably unwise) power to expand the
#@ 	# index script search path while the search is in progress.
#@ 	set index 0
#@ 	if {[llength $old_path] == [llength $auto_path]} {
#@ 	    foreach dir $auto_path old $old_path {
#@ 		if {$dir ne $old} {
#@ 		    # This entry in $::auto_path has changed.
#@ 		    break
#@ 		}
#@ 		incr index
#@ 	    }
#@ 	}
#@ 
#@ 	# $index now points to the first element of $auto_path that has
#@ 	# changed, or the beginning if $auto_path has changed length Scan the
#@ 	# new elements of $auto_path for directories to add to $use_path.
#@ 	# Don't add directories we've already seen, or ones already on the
#@ 	# $use_path.
#@ 	foreach dir [lrange $auto_path $index end] {
#@ 	    if {![info exists tclSeenPath($dir)] && ($dir ni $use_path)} {
#@ 		lappend use_path $dir
#@ 	    }
#@ 	}
#@ 	set old_path $auto_path
#@     }
#@ }
#@ 
#@ # tcl::MacOSXPkgUnknown --
#@ # This procedure extends the "package unknown" function for MacOSX.  It scans
#@ # the Resources/Scripts directories of the immediate children of the auto_path
#@ # directories for pkgIndex files.
#@ #
#@ # Arguments:
#@ # original -		original [package unknown] procedure
#@ # name -		Name of desired package.  Not used.
#@ # version -		Version of desired package.  Not used.
#@ # exact -		Either "-exact" or omitted.  Not used.
#@ 
#@ proc tcl::MacOSXPkgUnknown {original name args} {
#@     #  First do the cross-platform default search
#@     uplevel 1 $original [linsert $args 0 $name]
#@ 
#@     # Now do MacOSX specific searching
#@     global auto_path
#@ 
#@     if {![info exists auto_path]} {
#@ 	return
#@     }
#@     # Cache the auto_path, because it may change while we run through the
#@     # first set of pkgIndex.tcl files
#@     set old_path [set use_path $auto_path]
#@     while {[llength $use_path]} {
#@ 	set dir [lindex $use_path end]
#@ 
#@ 	# Make sure we only scan each directory one time.
#@ 	if {[info exists tclSeenPath($dir)]} {
#@ 	    set use_path [lrange $use_path 0 end-1]
#@ 	    continue
#@ 	}
#@ 	set tclSeenPath($dir) 1
#@ 
#@ 	# get the pkgIndex files out of the subdirectories
#@ 	foreach file [glob -directory $dir -join -nocomplain 		* Resources Scripts pkgIndex.tcl] {
#@ 	    set dir [file dirname $file]
#@ 	    if {![info exists procdDirs($dir)]} {
#@ 		try {
#@ 		    source $file
#@ 		} trap {POSIX EACCES} {} {
#@ 		    # $file was not readable; silently ignore
#@ 		    continue
#@ 		} on error msg {
#@ 		    tclLog "error reading package index file $file: $msg"
#@ 		} on ok {} {
#@ 		    set procdDirs($dir) 1
#@ 		}
#@ 	    }
#@ 	}
#@ 	set use_path [lrange $use_path 0 end-1]
#@ 
#@ 	# Check whether any of the index scripts we [source]d above set a new
#@ 	# value for $::auto_path.  If so, then find any new directories on the
#@ 	# $::auto_path, and lappend them to the $use_path we are working from.
#@ 	# This gives index scripts the (arguably unwise) power to expand the
#@ 	# index script search path while the search is in progress.
#@ 	set index 0
#@ 	if {[llength $old_path] == [llength $auto_path]} {
#@ 	    foreach dir $auto_path old $old_path {
#@ 		if {$dir ne $old} {
#@ 		    # This entry in $::auto_path has changed.
#@ 		    break
#@ 		}
#@ 		incr index
#@ 	    }
#@ 	}
#@ 
#@ 	# $index now points to the first element of $auto_path that has
#@ 	# changed, or the beginning if $auto_path has changed length Scan the
#@ 	# new elements of $auto_path for directories to add to $use_path.
#@ 	# Don't add directories we've already seen, or ones already on the
#@ 	# $use_path.
#@ 	foreach dir [lrange $auto_path $index end] {
#@ 	    if {![info exists tclSeenPath($dir)] && ($dir ni $use_path)} {
#@ 		lappend use_path $dir
#@ 	    }
#@ 	}
#@ 	set old_path $auto_path
#@     }
#@ }
#@ 
#@ # ::tcl::Pkg::Create --
#@ #
#@ #	Given a package specification generate a "package ifneeded" statement
#@ #	for the package, suitable for inclusion in a pkgIndex.tcl file.
#@ #
#@ # Arguments:
#@ #	args		arguments used by the Create function:
#@ #			-name		packageName
#@ #			-version	packageVersion
#@ #			-load		{filename ?{procs}?}
#@ #			...
#@ #			-source		{filename ?{procs}?}
#@ #			...
#@ #
#@ #			Any number of -load and -source parameters may be
#@ #			specified, so long as there is at least one -load or
#@ #			-source parameter.  If the procs component of a module
#@ #			specifier is left off, that module will be set up for
#@ #			direct loading; otherwise, it will be set up for lazy
#@ #			loading.  If both -source and -load are specified, the
#@ #			-load'ed files will be loaded first, followed by the
#@ #			-source'd files.
#@ #
#@ # Results:
#@ #	An appropriate "package ifneeded" statement for the package.
#@ 
#@ proc ::tcl::Pkg::Create {args} {
#@     append err(usage) "[lindex [info level 0] 0] "
#@     append err(usage) "-name packageName -version packageVersion"
#@     append err(usage) "?-load {filename ?{procs}?}? ... "
#@     append err(usage) "?-source {filename ?{procs}?}? ..."
#@ 
#@     set err(wrongNumArgs) "wrong # args: should be \"$err(usage)\""
#@     set err(valueMissing) "value for \"%s\" missing: should be \"$err(usage)\""
#@     set err(unknownOpt)   "unknown option \"%s\": should be \"$err(usage)\""
#@     set err(noLoadOrSource) "at least one of -load and -source must be given"
#@ 
#@     # process arguments
#@     set len [llength $args]
#@     if {$len < 6} {
#@ 	error $err(wrongNumArgs)
#@     }
#@ 
#@     # Initialize parameters
#@     array set opts {-name {} -version {} -source {} -load {}}
#@ 
#@     # process parameters
#@     for {set i 0} {$i < $len} {incr i} {
#@ 	set flag [lindex $args $i]
#@ 	incr i
#@ 	switch -glob -- $flag {
#@ 	    "-name"		-
#@ 	    "-version"		{
#@ 		if {$i >= $len} {
#@ 		    error [format $err(valueMissing) $flag]
#@ 		}
#@ 		set opts($flag) [lindex $args $i]
#@ 	    }
#@ 	    "-source"		-
#@ 	    "-load"		{
#@ 		if {$i >= $len} {
#@ 		    error [format $err(valueMissing) $flag]
#@ 		}
#@ 		lappend opts($flag) [lindex $args $i]
#@ 	    }
#@ 	    default {
#@ 		error [format $err(unknownOpt) [lindex $args $i]]
#@ 	    }
#@ 	}
#@     }
#@ 
#@     # Validate the parameters
#@     if {![llength $opts(-name)]} {
#@ 	error [format $err(valueMissing) "-name"]
#@     }
#@     if {![llength $opts(-version)]} {
#@ 	error [format $err(valueMissing) "-version"]
#@     }
#@ 
#@     if {!([llength $opts(-source)] || [llength $opts(-load)])} {
#@ 	error $err(noLoadOrSource)
#@     }
#@ 
#@     # OK, now everything is good.  Generate the package ifneeded statment.
#@     set cmdline "package ifneeded $opts(-name) $opts(-version) "
#@ 
#@     set cmdList {}
#@     set lazyFileList {}
#@ 
#@     # Handle -load and -source specs
#@     foreach key {load source} {
#@ 	foreach filespec $opts(-$key) {
#@ 	    lassign $filespec filename proclist
#@ 
#@ 	    if { [llength $proclist] == 0 } {
#@ 		set cmd "\[list $key \[file join \$dir [list $filename]\]\]"
#@ 		lappend cmdList $cmd
#@ 	    } else {
#@ 		lappend lazyFileList [list $filename $key $proclist]
#@ 	    }
#@ 	}
#@     }
#@ 
#@     if {[llength $lazyFileList]} {
#@ 	lappend cmdList "\[list tclPkgSetup \$dir $opts(-name)		$opts(-version) [list $lazyFileList]\]"
#@     }
#@     append cmdline [join $cmdList "\\n"]
#@     return $cmdline
#@ }
#@ 
#@ interp alias {} ::pkg::create {} ::tcl::Pkg::Create
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/package.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lib/pkgIndex.tcl

#@ # Copyright (c) 2016 Synopsys, Inc. This Synopsys software and all
#@ # associated documentation are proprietary to Synopsys, Inc. and may
#@ # only be used pursuant to the terms and conditions of a written
#@ # license agreement with Synopsys, Inc. All other use, reproduction,
#@ # modification, or distribution of the Synopsys software or the
#@ # associated documentation is strictly prohibited.
#@ 
#@ package ifneeded cae        1.0 [list source [file join $dir syn.tcl]]
#@ package ifneeded cae::utils 1.0 [list source [file join $dir utils utils.tcl]]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lib/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/iwidgets4.1/pkgIndex.tcl

#@ # Tcl package index file
#@ package ifneeded iwidgets 4.1 [list ::apply {dir {
#@   package require itk 4
#@    namespace eval ::iwidgets {
#@        namespace export *
#@        variable version 4.1
#@   }
#@   source [file join $dir colors.itcl]
#@   source [file join $dir roman.itcl]
#@   source [file join $dir buttonbox.itk]
#@   source [file join $dir calendar.itk]
#@   source [file join $dir canvasprintbox.itk]
#@   source [file join $dir shell.itk]
#@   source [file join $dir dialogshell.itk]
#@   source [file join $dir dialog.itk]
#@   source [file join $dir canvasprintdialog.itk]
#@   source [file join $dir labeledframe.itk]
#@   source [file join $dir checkbox.itk]
#@   source [file join $dir labeledwidget.itk]
#@   source [file join $dir entryfield.itk]
#@   source [file join $dir combobox.itk]
#@   source [file join $dir datefield.itk]
#@   source [file join $dir dateentry.itk]
#@   source [file join $dir disjointlistbox.itk]
#@   source [file join $dir extbutton.itk]
#@   source [file join $dir extfileselectionbox.itk]
#@   source [file join $dir extfileselectiondialog.itk]
#@   source [file join $dir feedback.itk]
#@   source [file join $dir fileselectionbox.itk]
#@   source [file join $dir fileselectiondialog.itk]
#@   source [file join $dir finddialog.itk]
#@   source [file join $dir scrolledwidget.itk]
#@   source [file join $dir hierarchy.itk]
#@   source [file join $dir hyperhelp.itk]
#@   source [file join $dir mainwindow.itk]
#@   source [file join $dir menubar.itk]
#@   source [file join $dir messagebox.itk]
#@   source [file join $dir messagedialog.itk]
#@   source [file join $dir notebook.itk]
#@   source [file join $dir optionmenu.itk]
#@   source [file join $dir panedwindow.itk]
#@   source [file join $dir pane.itk]
#@   source [file join $dir promptdialog.itk]
#@   source [file join $dir pushbutton.itk]
#@   source [file join $dir radiobox.itk]
#@   source [file join $dir regexpfield.itk]
#@   source [file join $dir scrolledcanvas.itk]
#@   source [file join $dir scrolledframe.itk]
#@   source [file join $dir scrolledtext.itk]
#@   source [file join $dir scrolledhtml.itk]
#@   source [file join $dir scrolledlistbox.itk]
#@   source [file join $dir selectionbox.itk]
#@   source [file join $dir selectiondialog.itk]
#@   source [file join $dir spindate.itk]
#@   source [file join $dir spinner.itk]
#@   source [file join $dir spinint.itk]
#@   source [file join $dir spintime.itk]
#@   source [file join $dir tabnotebook.itk]
#@   source [file join $dir tabset.itk]
#@   source [file join $dir timefield.itk]
#@   source [file join $dir timeentry.itk]
#@   source [file join $dir toolbar.itk]
#@   source [file join $dir watch.itk]
#@   package provide iwidgets 4.1
#@ }} $dir]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/iwidgets4.1/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/snps_tcl/snpsTclPro/pkgIndex.tcl

#@ # Tcl package index file, version 1.1
#@ # This file is generated by the "pkg_mkIndex -direct" command
#@ # and sourced either when an application starts up or
#@ # by a "package unknown" script.  It invokes the
#@ # "package ifneeded" command to set up package-related
#@ # information so that packages will be loaded automatically
#@ # in response to "package require" commands.  When this
#@ # script is sourced, the variable $dir must contain the
#@ # full path name of this file's directory.
#@ 
#@ package ifneeded snpsTclPro 1.0 [list source [file join $dir			snpsTclPro.tcl]]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/snps_tcl/snpsTclPro/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/snps_tcl/snpsTest/pkgIndex.tcl

#@ # Tcl package index file, version 1.1
#@ # This file is generated by the "pkg_mkIndex -direct" command
#@ # and sourced either when an application starts up or
#@ # by a "package unknown" script.  It invokes the
#@ # "package ifneeded" command to set up package-related
#@ # information so that packages will be loaded automatically
#@ # in response to "package require" commands.  When this
#@ # script is sourced, the variable $dir must contain the
#@ # full path name of this file's directory.
#@ 
#@ package ifneeded snpsTest 1.0 [list source [file join $dir snpsTest.tcl]]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/snps_tcl/snpsTest/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/snps_tcl/snpsUtils/pkgIndex.tcl

#@ # Tcl package index file, version 1.1
#@ # This file is generated by the "pkg_mkIndex -direct" command
#@ # and sourced either when an application starts up or
#@ # by a "package unknown" script.  It invokes the
#@ # "package ifneeded" command to set up package-related
#@ # information so that packages will be loaded automatically
#@ # in response to "package require" commands.  When this
#@ # script is sourced, the variable $dir must contain the
#@ # full path name of this file's directory.
#@ 
#@ package ifneeded snpsUtils 1.0 [list source [file join $dir snpsUtils.tcl]]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/snps_tcl/snpsUtils/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/snps_tcl/pkgIndex.tcl

#@ package ifneeded Itcl 3.4 {load {} Itcl}
#@ package ifneeded tbcload 1.7 {load {} tbcload}
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/snps_tcl/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/dde/pkgIndex.tcl

#@ if {([info commands ::tcl::pkgconfig] eq "")
#@ 	|| ([info sharedlibextension] ne ".dll")} return
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/dde/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/http/pkgIndex.tcl

#@ if {![package vsatisfies [package provide Tcl] 8.6]} {return}
#@ package ifneeded http 2.8.9 [list tclPkgSetup $dir http 2.8.9 {{http.tcl source {::http::config ::http::formatQuery ::http::geturl ::http::reset ::http::wait ::http::register ::http::unregister ::http::mapReply}}}]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/http/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/http1.0/pkgIndex.tcl

#@ # Tcl package index file, version 1.0
#@ # This file is generated by the "pkg_mkIndex" command
#@ # and sourced either when an application starts up or
#@ # by a "package unknown" script.  It invokes the
#@ # "package ifneeded" command to set up package-related
#@ # information so that packages will be loaded automatically
#@ # in response to "package require" commands.  When this
#@ # script is sourced, the variable $dir must contain the
#@ # full path name of this file's directory.
#@ 
#@ package ifneeded http 1.0 [list tclPkgSetup $dir http 1.0 {{http.tcl source {httpCopyDone httpCopyStart httpEof httpEvent httpFinish httpMapReply httpProxyRequired http_code http_config http_data http_formatQuery http_get http_reset http_size http_status http_wait}}}]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/http1.0/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/msgcat/pkgIndex.tcl

#@ if {![package vsatisfies [package provide Tcl] 8.5]} {return}
#@ package ifneeded msgcat 1.6.0 [list source [file join $dir msgcat.tcl]]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/msgcat/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/opt/pkgIndex.tcl

#@ # Tcl package index file, version 1.1
#@ # This file is generated by the "pkg_mkIndex -direct" command
#@ # and sourced either when an application starts up or
#@ # by a "package unknown" script.  It invokes the
#@ # "package ifneeded" command to set up package-related
#@ # information so that packages will be loaded automatically
#@ # in response to "package require" commands.  When this
#@ # script is sourced, the variable $dir must contain the
#@ # full path name of this file's directory.
#@ 
#@ if {![package vsatisfies [package provide Tcl] 8.2]} {return}
#@ package ifneeded opt 0.4.6 [list source [file join $dir optparse.tcl]]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/opt/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/platform/pkgIndex.tcl

#@ package ifneeded platform        1.0.14 [list source [file join $dir platform.tcl]]
#@ package ifneeded platform::shell 1.1.4 [list source [file join $dir shell.tcl]]
#@ 
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/platform/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/reg/pkgIndex.tcl

#@ if {([info commands ::tcl::pkgconfig] eq "")
#@ 	|| ([info sharedlibextension] ne ".dll")} return
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/reg/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/tcltest/pkgIndex.tcl

#@ # Tcl package index file, version 1.1
#@ # This file is generated by the "pkg_mkIndex -direct" command
#@ # and sourced either when an application starts up or
#@ # by a "package unknown" script.  It invokes the
#@ # "package ifneeded" command to set up package-related
#@ # information so that packages will be loaded automatically
#@ # in response to "package require" commands.  When this
#@ # script is sourced, the variable $dir must contain the
#@ # full path name of this file's directory.
#@ 
#@ if {![package vsatisfies [package provide Tcl] 8.5]} {return}
#@ package ifneeded tcltest 2.4.0 [list source [file join $dir tcltest.tcl]]
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/tcllib/lib/tcl8.6/tcltest/pkgIndex.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lib/syn.tcl

#@ # Copyright (c) 2016 Synopsys, Inc. This Synopsys software and all
#@ # associated documentation are proprietary to Synopsys, Inc. and may
#@ # only be used pursuant to the terms and conditions of a written
#@ # license agreement with Synopsys, Inc. All other use, reproduction,
#@ # modification, or distribution of the Synopsys software or the
#@ # associated documentation is strictly prohibited.
#@ 
#@ # primary file of syn package
#@ 
#@ # require all the sub-packages (if any)
#@ 
#@ # name of the provided package
#@ 
#@ package provide cae 1.0
#@ 
#@ # create command group after loading sub packages
#@ # because last group is listed first by "help"
#@ 
#@ create_command_group "syn"     -info "synthesis utilities"
#@ 
#@ namespace eval ::cae {
#@     variable selfdir [file dirname [info script]]  
#@     variable scripts [list                           auto_path_groups.tcl                          ]
#@     variable script
#@ }
#@ 
#@ # source encrypted version if available
#@ # encrypted commands must use "define_proc_attributes -hide_body"
#@ 
#@ foreach ::cae::script ${::cae::scripts} {
#@     if { [file exists ${::cae::selfdir}/${::cae::script}.e] } {
#@         source ${::cae::selfdir}/${::cae::script}.e
#@     } else {
#@         source ${::cae::selfdir}/${::cae::script}
#@     }
#@ }
#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lib/auto_path_groups.tcl

#@ # Copyright (c) 2016-2017 Synopsys, Inc. This Synopsys software and all
#@ # associated documentation are proprietary to Synopsys, Inc. and may
#@ # only be used pursuant to the terms and conditions of a written
#@ # license agreement with Synopsys, Inc. All other use, reproduction,
#@ # modification, or distribution of the Synopsys software or the
#@ # associated documentation is strictly prohibited.
#@ 
#@ package require cae::utils
#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lib/utils/utils.tcl

#@ # Copyright (c) 2016 Synopsys, Inc. This Synopsys software and all
#@ # associated documentation are proprietary to Synopsys, Inc. and may
#@ # only be used pursuant to the terms and conditions of a written
#@ # license agreement with Synopsys, Inc. All other use, reproduction,
#@ # modification, or distribution of the Synopsys software or the
#@ # associated documentation is strictly prohibited.
#@ 
#@ # primary file of cae::utils package
#@ 
#@ # name of the provided package
#@ 
#@ package provide cae::utils 1.0
#@ 
#@ namespace eval ::cae::utils {
#@ }
#@ 
#@ proc ::cae::utils::msg { type s } {
#@     switch -glob -- ${type} {
#@         i* { return "INFO:    ${s}" }
#@         w* { return "WARNING: ${s}" }
#@         e* { return "ERROR:   ${s}" }
#@     }
#@     return
#@ }
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lib/utils/utils.tcl

#@ 
#@ namespace eval ::cae {
#@     
#@     # note: check if these are all necessary
#@     variable auto_path_groups_messages {ATTR-3 OPT-806 OPT-774 UID-101 TIM-134 TIM-99 OPT-806 MWUI-203 MW-212 TIM-112}
#@     
#@     # default prefix for path groups
#@     variable auto_path_groups_prefix synopsys_pg_
#@     # default slack for path groups
#@     variable auto_path_groups_slack 0.0
#@     # default max for path groups
#@     variable auto_path_groups_max 0
#@     # default verbosity
#@     variable auto_path_groups_verbose false
#@     # default priority
#@     variable auto_path_groups_priority 1
#@     # default min_regs_per_hierarchy
#@     variable auto_path_groups_min_regs_per_hierarchy 10
#@     # registers path group suffix
#@     variable auto_path_groups_reg_suffix to_regs_
#@     # macro path group suffix
#@     variable auto_path_groups_to_macro_suffix to_macros_
#@     # macro path group suffix
#@     variable auto_path_groups_from_macro_suffix from_macros_
#@     # ICG path group suffix
#@     variable auto_path_groups_icg_suffix to_ICGs
#@     # input path group suffix
#@     variable auto_path_groups_input_suffix inputs
#@     # output path group suffix 
#@     variable auto_path_groups_output_suffix outputs
#@     # feedthrough path group suffix 
#@     variable auto_path_groups_feedthrough_suffix feedthrough
#@     # user path groups
#@     variable auto_path_groups_user_path_groups_file auto_path_groups.user_path_groups.tcl
#@ }
#@ 
#@ proc create_auto_path_groups { args } {
#@     variable ::cae::auto_path_groups_messages
#@     variable ::cae::auto_path_groups_prefix
#@     variable ::cae::auto_path_groups_slack
#@     variable ::cae::auto_path_groups_max
#@     variable ::cae::auto_path_groups_verbose
#@     variable ::cae::auto_path_groups_priority
#@     variable ::cae::auto_path_groups_min_regs_per_hierarchy
#@     variable ::cae::auto_path_groups_reg_suffix
#@     variable ::cae::auto_path_groups_to_macro_suffix
#@     variable ::cae::auto_path_groups_from_macro_suffix
#@     variable ::cae::auto_path_groups_icg_suffix
#@     variable ::cae::auto_path_groups_input_suffix
#@     variable ::cae::auto_path_groups_output_suffix
#@     variable ::cae::auto_path_groups_feedthrough_suffix
#@     variable ::cae::auto_path_groups_user_path_groups_file
#@     
#@     set options(-slack) ${auto_path_groups_slack}
#@     set options(-max) ${auto_path_groups_max}
#@     set options(-prefix) ${auto_path_groups_prefix}
#@     set options(-verbose) ${auto_path_groups_verbose}
#@     set options(-priority) ${auto_path_groups_priority}
#@     set options(-min_regs_per_hierarchy) ${auto_path_groups_min_regs_per_hierarchy}
#@     set options(-exclude) [list]
#@     set options(-user_path_groups_file) ${auto_path_groups_user_path_groups_file}
#@     
#@     parse_proc_arguments -args ${args} options
#@     
#@     if { [info exists options(-file)] } {
#@         if { [catch {open $options(-file) w} fileId] } {
#@             return -code error [::cae::utils::msg e ${fileId}]
#@         }
#@     }
#@     
#@     # save user path groups
#@     if { ![info exists options(-skip)] } {
#@         echo [::cae::utils::msg i "Saving user path groups to $options(-user_path_groups_file)..."]
#@         if { [file exist $options(-user_path_groups_file)] } {
#@             echo [::cae::utils::msg w "File $options(-user_path_groups_file) already exists and will be overwritten..."]
#@         }
#@         if { [catch {open "| grep \"^group_path\" > $options(-user_path_groups_file)" w} channelId] } {
#@             return -code error [::cae::utils::msg e ${channelId}]
#@         }
#@         redirect -channel ${channelId} { write_script -nosplit }
#@         set r [catch {close ${channelId}} msg]
#@         switch ${r} {
#@             0 { echo [::cae::utils::msg i "User path groups saved"] }
#@             1 { echo [::cae::utils::msg i "No user path groups to save"] }
#@             default { return -code error [::cae::utils::msg e ${msg}] }
#@         }
#@     }
#@ 
#@     set total 0
#@     
#@     suppress_message ${auto_path_groups_messages}
#@     switch -- $options(-mode) {
#@         "rtl" {
#@             # create one path group per hierarchy
#@             
#@             echo [::cae::utils::msg i "Collecting hierarchies without optimize_registers..."]
#@             set optimize_registers_cells [get_cells -hier -filter {is_hierarchical==true && optimize_registers==true}]
#@             if { $options(-verbose) } {
#@                 set optimize_registers_cells_names [lsort [get_object_name ${optimize_registers_cells}]]
#@                 echo [::cae::utils::msg i "cells with optimize_registers: ${optimize_registers_cells_names}"]
#@             }
#@             set optimize_registers_sub_cells {}
#@             foreach_in_collection cell ${optimize_registers_cells} {
#@                 redirect -file /dev/null {current_instance ${cell}}
#@                 append_to_collection optimize_registers_sub_cells                     [get_cells -hier -filter {is_hierarchical==true && (optimize_registers==false || undefined(optimize_registers))}]
#@             }
#@             redirect -file /dev/null {current_instance}
#@             if { $options(-verbose) } {
#@                 set optimize_registers_sub_cells_names [lsort [get_object_name ${optimize_registers_sub_cells}]]
#@                 echo [::cae::utils::msg i "sub-cells of cells with optimize_registers: ${optimize_registers_sub_cells_names}"]
#@             }
#@             set path_group_cells [get_cells -hier -filter {is_hierarchical==true && is_sequential==true && (optimize_registers==false || undefined(optimize_registers))}]
#@             set path_group_cells [remove_from_collection ${path_group_cells} ${optimize_registers_sub_cells}]
#@             
#@             echo [::cae::utils::msg i "Collected [sizeof_collection ${path_group_cells}] hierarchies without optimize_registers"]
#@             
#@             set path_group_names [lsort [get_object_name ${path_group_cells}]]
#@             
#@             if { $options(-verbose) } {
#@                 echo [::cae::utils::msg i "cells for which path groups will be created:"]
#@                 foreach path_group_name ${path_group_names} {
#@                     echo [::cae::utils::msg i "  ${path_group_name}"]
#@                 }
#@             }
#@             
#@             echo [::cae::utils::msg i "Creating path groups for hierarchies without optimize_registers..."]
#@             set counter 0
#@             foreach path_group_name ${path_group_names} {
#@                 set number_of_registers [sizeof_collection [get_cells ${path_group_name}/* -filter "is_hierarchical==false && is_sequential==true"]]
#@                 if { ${number_of_registers} > $options(-min_regs_per_hierarchy) } {
#@                     echo [::cae::utils::msg i "Number of sequential cells found in ${path_group_name} hierarchy: ${number_of_registers}"]
#@                     set command "group_path -name $options(-prefix)${auto_path_groups_reg_suffix}${counter} -to \[get_cells ${path_group_name}/* -filter \"is_hierarchical==false && is_sequential==true\"\] -priority $options(-priority)"
#@                     echo [::cae::utils::msg i ${command}]
#@                     if { [info exists options(-file)] } {
#@                         puts ${fileId} ${command}
#@                     }
#@                     eval ${command}
#@                     incr counter
#@                 } else {
#@                     echo [::cae::utils::msg i "Not enough sequential cells found in ${path_group_name} hierarchy (${number_of_registers}), skipping..."]
#@                 }
#@             }
#@             echo [::cae::utils::msg i "Number of reg path groups created: ${counter}"]
#@             set total [expr {${total} + ${counter}}]
#@         }
#@         "mapped" {
#@             # create one path group per hierarchy not meeting timing
#@             
#@             array unset fail
#@             echo [::cae::utils::msg i "Collecting hierarchies with timing violations..."]
#@             foreach_in_collection pin [all_registers -data_pins] {
#@                 set slack [get_attribute ${pin} max_slack]
#@                 if { ${slack} < $options(-slack) && ${slack} != "" } {
#@                     set cell [get_cells -of_objects ${pin}]
#@                     set full_name [get_attribute ${cell} full_name]
#@                     set name [get_attribute ${cell} name]
#@                     if {[string length ${full_name}] > [string length ${name}]} {
#@                         set length [expr [string length ${full_name}] - [string length ${name}] - 1]
#@                         set hierarchy [string range ${full_name} 0 [expr ${length} - 1]]
#@                     } else {
#@                         set hierarchy ""
#@                     }
#@                     if { ![info exists fail(${hierarchy})] || 
#@                          ([info exists fail(${hierarchy})] && ${slack} < $fail(${hierarchy})) } {
#@                         set fail(${hierarchy}) ${slack}
#@                     }
#@                 }
#@             }
#@             echo [::cae::utils::msg i "Collected [array size fail] hierarchies with timing violations"]                
#@             
#@             if { $options(-max) > 0 } {
#@                 echo [::cae::utils::msg i "Keeping only $options(-max) hierarchies with worst timing violations"]                
#@                 set hierarchy_slack_list [lsort -stride 2 -index 1 -real -increasing [array get fail]]
#@                 set hierarchy_slack_list [lrange ${hierarchy_slack_list} 0 [expr {2 * $options(-max) - 1}]]
#@                 array unset fail
#@                 array set fail ${hierarchy_slack_list}
#@             }
#@             
#@             set path_group_names [lsort [array names fail]]
#@             
#@             if { $options(-verbose) } {
#@                 echo [::cae::utils::msg i "hierarchies for which path groups will be created:"]
#@                 foreach path_group_name ${path_group_names} {
#@                     echo [::cae::utils::msg i "  ${path_group_name} $fail(${path_group_name})"]
#@                 }
#@             }
#@             
#@             echo [::cae::utils::msg i "Creating path groups for hierarchies with timing violations..."]
#@             set counter 0
#@             foreach path_group_name ${path_group_names} {
#@                 if { ${path_group_name} == "" } {
#@                     set command "group_path -name $options(-prefix)${auto_path_groups_reg_suffix}${counter} -to \[get_cells * -filter {is_hierarchical==false && is_sequential==true}\] -priority $options(-priority)" 
#@                 } else {
#@                     set command "group_path -name $options(-prefix)${auto_path_groups_reg_suffix}${counter} -to \[get_cells ${path_group_name}/* -filter {is_hierarchical==false && is_sequential==true}\] -priority $options(-priority)"
#@                 }
#@                 echo [::cae::utils::msg i ${command}]
#@                 if { [info exists options(-file)] } {
#@                     puts ${fileId} ${command}
#@                 }
#@                 eval ${command}
#@                 incr counter                 
#@             }            
#@             echo [::cae::utils::msg i "Number of reg path groups created: ${counter}"]
#@             set total [expr {${total} + ${counter}}]
#@ 
#@         }
#@         
#@     }
#@ 
#@     # macro path groups
#@     if { [lsearch $options(-exclude) macro] == -1} {
#@         echo [::cae::utils::msg i "Creating macro path groups..."]
#@         if { [shell_is_in_topographical_mode] } {
#@             #set macro_cells [all_macro_cells]
#@             #set macro_cells [remove_from_collection [all_macro_cells] [get_cells -quiet -hier -all -filter "is_physical_only==true"]]
#@ 	    #set macro_cells [remove_from_collection [all_macro_cells] [get_cells -quiet -hier -all -filter "is_physical_only==true || is_block_abstraction==true"]]	
#@ 	    set macro_cells_no_abs [remove_from_collection [all_macro_cells] [get_cells -quiet -hier -all -filter "is_block_abstraction==true"]]
#@ 	    set macro_cells [remove_from_collection $macro_cells_no_abs [get_cells -quiet -hier -all -filter "is_physical_only==true"]]
#@         } else {
#@             set macro_cells [get_cells -hier * -filter "is_macro_cell == true"]
#@         }
#@         if { [sizeof_collection ${macro_cells}] != 0 } {
#@             set path_group_names [get_object_name ${macro_cells}]
#@             set counter 0
#@             foreach path_group_name ${path_group_names} {
#@                 set command "group_path -name $options(-prefix)${auto_path_groups_to_macro_suffix}${counter} -to \[get_cells ${path_group_name}\] -priority $options(-priority)"
#@                 echo [::cae::utils::msg i ${command}]
#@                 if { [info exists options(-file)] } {
#@                     puts ${fileId} ${command}
#@                 }
#@                 eval ${command}
#@                 incr counter
#@                 set command "group_path -name $options(-prefix)${auto_path_groups_from_macro_suffix}${counter} -from \[get_cells ${path_group_name}\] -priority $options(-priority)"
#@                 echo [::cae::utils::msg i ${command}]
#@                 if { [info exists options(-file)] } {
#@                     puts ${fileId} ${command}
#@                 }
#@                 eval ${command}
#@                 incr counter
#@             }
#@             echo [::cae::utils::msg i "Number of macro path groups created: ${counter}"]
#@             set total [expr {${total} + ${counter}}]
#@         } else {
#@             echo [::cae::utils::msg i "No macro found, skipping..."]
#@         }
#@     }
#@     
#@     # ICG path groups
#@     if { [lsearch $options(-exclude) ICG] == -1} {
#@         echo [::cae::utils::msg i "Creating ICG path groups..."]
#@         set all_icg_cells [get_cells -hier -filter "full_name=~*latch || full_name=~*u_clkgate && defined(clock_gating_integrated_cell)"]
#@         if { [sizeof_collection ${all_icg_cells}] } {
#@             set counter 0
#@             set command "group_path -name $options(-prefix)${auto_path_groups_icg_suffix} -to \[get_cells -hier -filter \"full_name=~*latch || full_name=~*u_clkgate && defined(clock_gating_integrated_cell)\"\] -priority $options(-priority)"
#@             echo [::cae::utils::msg i ${command}]
#@             if { [info exists options(-file)] } {
#@                 puts ${fileId} ${command}
#@             }
#@             eval ${command}
#@             incr counter
#@             echo [::cae::utils::msg i "Number of ICG path groups created: ${counter}"]
#@             set total [expr {${total} + ${counter}}]
#@         } else {
#@             echo [::cae::utils::msg i "No ICG found, skipping..."]
#@         }
#@     }
#@     
#@     # IO path groups
#@     if { [lsearch $options(-exclude) IO] == -1} {
#@         echo [::cae::utils::msg i "Creating IO path groups..."]
#@         set counter 0
#@         set command "group_path -name $options(-prefix)${auto_path_groups_input_suffix} -from \[ remove_from_collection \[all_inputs\] \[get_ports \[get_attribute \[get_clocks -filter defined(sources)\] sources\]\] \]"
#@         echo [::cae::utils::msg i ${command}]
#@         if { [info exists options(-file)] } {
#@             puts ${fileId} ${command}
#@         }
#@         eval ${command}
#@         incr counter
#@         set command "group_path -name $options(-prefix)${auto_path_groups_output_suffix} -to \[all_outputs\]"
#@         echo [::cae::utils::msg i ${command}]
#@         if { [info exists options(-file)] } {
#@             puts ${fileId} ${command}
#@         }
#@         eval ${command}
#@         incr counter
#@         set command "group_path -name $options(-prefix)${auto_path_groups_feedthrough_suffix} -from \[ remove_from_collection \[all_inputs\] \[get_ports \[get_attribute \[get_clocks -filter defined(sources)\] sources\]\] \] -to \[all_outputs\]"
#@         echo [::cae::utils::msg i ${command}]
#@         if { [info exists options(-file)] } {
#@             puts ${fileId} ${command}
#@         }
#@         eval ${command}
#@         incr counter            
#@         echo [::cae::utils::msg i "Number of IO path groups created: ${counter}"]
#@         set total [expr {${total} + ${counter}}]
#@     }
#@     
#@     unsuppress_message ${auto_path_groups_messages}
#@     
#@     echo [::cae::utils::msg i "Total number of path groups created: ${total}"]
#@     
#@     if { [info exists options(-file)] } {
#@         close ${fileId}
#@     }
#@     
#@     return
#@ }
#@ 
#@ define_proc_attributes create_auto_path_groups     -command_group syn -dont_abbrev -hide_body     -info "Creates path groups for current design"     -define_args {
#@         { -mode "creates path groups for unmapped/mapped netlist" mode one_of_string {required value_help {values {rtl mapped}}} }
#@         { -exclude "excludes specific path groups (IO ICG macro) (default: empty list)" list list {optional} } 
#@         { -slack "slack value used to select hierarchy violating timing (default: 0.0) - mapped mode only" slack float optional }
#@         { -max "maximum number of paths groups (default: 0=unlimited) - mapped mode only" max int optional }
#@         { -min_regs_per_hierarchy "minimum number of registers per hierarchy (default: 10) - rtl mode only" min_regs int optional }
#@         { -prefix "path group name prefix (default: synopsys_pg_)" prefix string optional }
#@         { -file "file name to dump group_path commands" file_name string optional }
#@         { -verbose "verbose mode" "" boolean optional }
#@         { -user_path_groups_file "save user path groups to this file" file_name string optional }
#@         { -skip "do not save user path groups" "" boolean optional }
#@     }
#@ 
#@ proc remove_auto_path_groups { args } {
#@     variable ::cae::auto_path_groups_messages
#@     variable ::cae::auto_path_groups_prefix
#@     variable ::cae::auto_path_groups_verbose
#@     variable ::cae::auto_path_groups_user_path_groups_file
#@     
#@     set options(-prefix) ${auto_path_groups_prefix}
#@     set options(-verbose) ${auto_path_groups_verbose}
#@     set options(-user_path_groups_file) ${auto_path_groups_user_path_groups_file}
#@     
#@     parse_proc_arguments -args ${args} options
#@     
#@     if { [info exists options(-file)] } {
#@         if {[catch {open $options(-file) w } fileId] } {
#@             return -code error [::cae::utils::msg e ${fileId}]
#@         }
#@     }
#@     
#@     suppress_message ${auto_path_groups_messages}
#@     set path_group_names [get_object_name [get_path_group -filter "full_name =~ $options(-prefix)*"]]
#@     foreach path_group_name ${path_group_names} {
#@         set command "remove_path_group ${path_group_name}"
#@         echo [::cae::utils::msg i ${command}]
#@         if { [info exists options(-file)] } {
#@             puts ${fileId} ${command}
#@         }
#@         eval ${command}
#@     }
#@     echo [::cae::utils::msg i "Number of path groups removed: [llength ${path_group_names}]"]
#@     unsuppress_message ${auto_path_groups_messages}
#@     
#@     if { [info exists options(-file)] } {
#@         close ${fileId}
#@     }
#@     
#@     # restore user path groups
#@     if { ![info exists options(-skip)] } {
#@         echo [::cae::utils::msg i "Restoring user path groups from $options(-user_path_groups_file)..."]
#@         if { [file exist $options(-user_path_groups_file)] } {
#@             if { [file size $options(-user_path_groups_file)] != 0} {
#@                 source -continue_on_error $options(-user_path_groups_file)
#@             } else {
#@                 echo [::cae::utils::msg i "No user path groups to restore"]
#@             }
#@             file delete -force $options(-user_path_groups_file)
#@         } else {
#@             echo [::cae::utils::msg w "File $options(-user_path_groups_file) doesn't exist"]         
#@         }
#@     }
#@     
#@     return
#@ }
#@ 
#@ define_proc_attributes remove_auto_path_groups     -command_group syn -dont_abbrev -hide_body     -info "Removes path groups for current design"     -define_args {
#@         { -prefix "path group name prefix (default: synopsys_pg)" prefix string optional }
#@         { -file "file name to dump group_path commands" file_name string optional }
#@         { -verbose "verbose mode" "" boolean optional }
#@         { -user_path_groups_file "restore user path groups from this file" file_name string optional }
#@         { -skip "do not restore user path groups" "" boolean optional }
#@     }
#@ 
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lib/auto_path_groups.tcl

#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lib/syn.tcl

#@ 
#@ if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@  set sh_enable_line_editing       "true"
#@  set sh_line_editing_mode         "emacs"
#@ }
#@ 
#@ if {$synopsys_program_name == "icc_shell"} {
#@  if {"$sh_output_log_file" == ""} {
#@   set sh_output_log_file "icc_output.txt"
#@  }
#@ 
#@ ## the variable sh_redirect_progress_messages only makes it possible 
#@ ## for some commands to redirect progress messages to the log file,thereby
#@ ## bypassing the console and reducing the volume of messages on the console.
#@  set sh_redirect_progress_messages true
#@  }
#@ 
#@ 
#@ # Suppress new variable messages for the following variables
#@ array set auto_index {}
#@ set auto_oldpath ""
#@ 
#@ # Enable customer support banner on fatal
#@ if { $sh_arch == "linux"    || $sh_arch == "amd64"    || $sh_arch == "linux64" ||     $sh_arch == "suse32"   || $sh_arch == "suse64"   ||      $sh_arch == "sparcOS5" || $sh_arch == "sparc64"  ||      $sh_arch == "x86sol32" || $sh_arch == "x86sol64" ||      $sh_arch == "rs6000"   || $sh_arch == "aix64" } {
#@    setenv SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Load the procedures which make up part of the user interface.
#@ #
#@ if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@   source $synopsys_root/auxx/syn/.dc_common_procs.tcl
#@   if {$synopsys_program_name != "dc_sms_shell"} {
#@     source $synopsys_root/auxx/syn/.dc_procs.tcl
#@   }
#@ }
#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/.dc_common_procs.tcl

#@ ##############################################################################
#@ #
#@ #
#@ # FILE:         auxx/syn/.dc_common_procs.tcl
#@ #
#@ # ABSTRACT:     These procedures are part of the PrimeTime and DC
#@ #               user interface.
#@ #               They are loaded by .synopsys_pt.setup and .synopsys_dc.setup.
#@ #
#@ ##############################################################################
#@ #
#@ #
#@ 
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:   group_variable
#@ #
#@ #  ABSTRACT:    Add a variable to the specified variable group.
#@ #               This command is typically used by the system
#@ #               administrator only.
#@ #
#@ #               Below the proc is the command which creates the command
#@ #               help information and semantic data for the argument.
#@ #
#@ #  RETURNS:     1 if it is successful.
#@ #               error code if the variable does not exist.
#@ #               error code of the variable is already in the group.
#@ #
#@ #  SYNTAX:      group_variable group_name variable_name
#@ #
#@ ##############################################################################
#@ #
#@ 
#@ 
#@ proc group_variable { args } {
#@   global _Variable_Groups
#@ 
#@   parse_proc_arguments -args $args resarr
#@   set group $resarr(group)
#@   set var $resarr(variable_name)
#@ 
#@   if { ![info exists _Variable_Groups($group)] } {
#@    set _Variable_Groups($group) ""
#@   }
#@ 
#@   # Verify that var exists as a global variable
#@ 
#@   set cmd "uplevel #0 \{info exists $var\}"
#@   if { ![eval $cmd] } {
#@     return -code error "Variable '$var' is not defined."
#@   }
#@ 
#@   # Only add it if it's not already there
#@ 
#@   if { [lsearch $_Variable_Groups($group) $var] == -1 } {
#@     lappend _Variable_Groups($group) $var
#@   }
#@ 
#@   return 1
#@ }
#@ 
#@ define_proc_attributes group_variable     -info "Add a variable to a variable group"      -command_group "Builtins" -permanent -dont_abbrev     -define_args { 
#@       {group "Variable group name" group}
#@       {variable_name "Variable name" variable_name}}
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:   print_variable_group
#@ #
#@ #  ABSTRACT:    Shows variables and their values defined in the given group.
#@ 
#@ #
#@ #               Below the proc is the command which creates the command
#@ #               help information and semantic data for the argument.
#@ #
#@ #  RETURNS:     1 if it is successful.
#@ #               error code of the variable group does not exist.
#@ #
#@ #  SYNTAX:      print_variable_group group_name
#@ #
#@ ##############################################################################
#@ #
#@ 
#@ proc print_variable_group { args } {
#@   global _Variable_Groups
#@ 
#@   parse_proc_arguments -args $args resarr
#@   set group $resarr(group)
#@ 
#@   if { [string compare $group "all"] == 0 } {
#@     set cmd "uplevel #0 \{printvar\}"
#@     return [eval $cmd]
#@   }
#@ 
#@   if { ![info exists _Variable_Groups($group)] } {
#@     return -code error "Variable group '$group' does not exist."
#@   }
#@ 
#@   # Print out each global variable in the list. To be totally bulletproof, 
#@   # test that each variable in the group is still defined.  If not, remove 
#@   # it from the list.
#@  
#@   foreach var [lsort $_Variable_Groups($group)] {
#@     set cmd "uplevel #0 \{info exists $var\}"
#@     if { ![eval $cmd] } {
#@       # Remove it
#@       set n [lsearch $_Variable_Groups($group) $var]
#@       set $_Variable_Groups($group) [lreplace $_Variable_Groups($group) $n $n]
#@     } else {
#@       # Print it.
#@       set cmd "uplevel #0 \{set $var\}"
#@       set val [eval $cmd]
#@       echo [format "%-25s = \"%s\"" $var $val]
#@     }
#@   }
#@ 
#@   return 1
#@ }
#@ 
#@ define_proc_attributes print_variable_group     -info "Print the contents of a variable group"      -command_group "Builtins" -permanent      -define_args {{group "Variable group name" group}}
#@ 
#@ 
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:   _Variable_Groups_Get_Groups
#@ #
#@ #  ABSTRACT:    Return a list of all variable groups. This command is hidden
#@ #               and is used by Design Vision.
#@ #
#@ #   RETURNS:    Tcl list of all variable groups including group all
#@ #
#@ #  SYNTAX:      _Variable_Groups_Get_Groups
#@ ##############################################################################
#@ #
#@ 
#@ proc _Variable_Groups_Get_Groups { } {
#@    global _Variable_Groups
#@ 
#@    set groups  [array names _Variable_Groups]
#@    append groups " all"
#@    return $groups
#@ }
#@ define_proc_attributes _Variable_Groups_Get_Groups -hidden
#@ 
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:   _Variable_Groups_Get_Variables_Of_Group
#@ #
#@ #  ABSTRACT:    Return a list of all variables of a variable group.
#@ #               It also works for pseudo group all.
#@ #
#@ #   RETURNS:    Tcl list of all variables of a variable group including
#@ #               pseudo group all
#@ #
#@ #  SYNTAX:      _Variable_Groups_Get_Groups
#@ ##############################################################################
#@ #
#@ 
#@ proc _Variable_Groups_Get_Variables_Of_Group { group } {
#@   global _Variable_Groups
#@ 
#@   if { [string compare $group "all"] == 0 } {
#@     set itr [array startsearch _Variable_Groups]
#@     for {  } { [array anymore _Variable_Groups $itr]} { } {
#@       set index [array nextelement _Variable_Groups $itr]
#@       append vars $_Variable_Groups($index)
#@     }
#@     array donesearch _Variable_Groups $itr
#@     return $vars
#@   }
#@ 
#@   if { ![info exists _Variable_Groups($group)] } {
#@     return -code error "Variable group '$group' does not exist."
#@   }
#@ 
#@   # Test if all variables in the list of variables are still defined.
#@   # Remove not existing variables.
#@   foreach var [lsort $_Variable_Groups($group)] {
#@     set cmd "uplevel #0 \{info exists $var\}"
#@     if { ![eval $cmd] } {
#@       # Remove it
#@       set n [lsearch $_Variable_Groups($group) $var]
#@       set $_Variable_Groups($group) [lreplace $_Variable_Groups($group) $n $n]
#@     }
#@   }
#@   return $_Variable_Groups($group)
#@ }
#@ define_proc_attributes _Variable_Groups_Get_Variables_Of_Group -hidden
#@ 
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/.dc_common_procs.tcl

#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/.dc_procs.tcl

#@ ##############################################################################
#@ #
#@ #
#@ # FILE:         auxx/syn/.dc_procs.tcl
#@ #
#@ # ABSTRACT:     These procedures are part of the Design Compiler Tcl 
#@ #               user interface.
#@ #               They are loaded by .synopsys_dc.setup.
#@ #
#@ ##############################################################################
#@ #
#@ #
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:  read_verilog
#@ #
#@ #  ABSTRACT:   Emulate PT's read_verilog command in DC:
#@ #
#@ #  Usage:      read_verilog         #  Read one or more verilog files 
#@ #                *[-hdl_compiler]       (Use HDL Compiler (ignored))
#@ #                file_names             (Files to read)
#@ #
#@ #  Modified: Bharat 11/17/99. Use uplevel to ensure that the command
#@ #            sees user/hidden variables from the top level. Star 92970.
#@ #
#@ #  Modified: Evan Rosser, 12/5/01. Support -netlist and -rtl flags.
#@ #
#@ ##############################################################################
#@ #
#@ 
#@ if { $synopsys_program_name != "icc_shell" } {
#@ proc read_verilog { args } {
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {read_file -format verilog %s %s [list %s]}                      [array names ra -rtl]                      [array names ra -netlist]                      $ra(file_names)]
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes read_verilog     -info " Read one or more verilog files"     -permanent     -define_args {
#@       {file_names "Files to read" file_names list required}
#@    {-netlist "Use structural Verilog netlist reader" "" boolean optional}
#@    {-rtl "Use RTL Verilog compiler (Presto or HDLC)" "" boolean optional}
#@    {-hdl_compiler "Use HDL Compiler (ignored)" "" boolean {hidden optional}}
#@ }
#@ }
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:  read_sverilog
#@ #
#@ #  ABSTRACT:   Emulate PT's read_sverilog command in DC:
#@ #
#@ #  Usage:      read_sverilog         #  Read one or more systemverilog files 
#@ #                *[-hdl_compiler]       (Use HDL Compiler (ignored))
#@ #                file_names             (Files to read)
#@ #
#@ #  Modified: Yong Xiao, 01/31/2003: Copied from read_verilog to support 
#@ #            systemverilog input. 
#@ #
#@ ##############################################################################
#@ #
#@ 
#@ proc read_sverilog { args } {
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {read_file -format sverilog %s %s [list %s]}                      [array names ra -rtl]                      [array names ra -netlist]                      $ra(file_names)]
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes read_sverilog     -info " Read one or more systemverilog files"     -permanent     -define_args {
#@       {file_names "Files to read" file_names list required}
#@    {-netlist "Use structural Verilog netlist reader" "" boolean optional}
#@    {-rtl "Use RTL Systemverilog compiler (Presto or HDLC)" "" boolean optional}
#@    {-hdl_compiler "Use HDL Compiler (ignored)" "" boolean {hidden optional}}
#@ }
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE: read_vhdl
#@ #
#@ #  ABSTRACT:  Emulate PT's read_vhdl command in DC:
#@ #
#@ #  Usage:     read_vhdl            #  Read one or more vhdl files
#@ #               file_names             (Files to read)
#@ #
#@ #
#@ ##############################################################################
#@ #
#@ 
#@ proc read_vhdl { args } {
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {read_file -format vhdl %s [list %s]} 	       [array names ra -netlist] 	       $ra(file_names)]
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes read_vhdl     -info " Read one or more vhdl files"     -permanent     -define_args {
#@ 	{file_names "Files to read" file_names list required}
#@ 	{-netlist "Use structural VHDL netlist reader" "" boolean optional}
#@ }
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:   read_db
#@ #
#@ #  ABSTRACT:    Emulate PT's read_db command in DC:
#@ #
#@ #  Usage: 
#@ #     read_db              #  Read one or more db files
#@ #       *[-netlist_only]       (Do not read any attributes from db (ignored))
#@ #       *[-library]            (File is a library DB (ignored))
#@ #      file_names             (Files to read)
#@ #
#@ #
#@ ##############################################################################
#@ #
#@ 
#@ proc read_db { args } {
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {read_file -format db  [list %s]} $ra(file_names)]
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes read_db     -info " Read one or more db files"     -permanent    -define_args {
#@       {file_names "Files to read" file_names list required}
#@       {-netlist_only "Do not read any attributes from db (ignored)" "" boolean {hidden optional}}
#@       {-library "File is a library DB (ignored)" "" boolean {hidden optional}}
#@      }
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:   read_edif
#@ #
#@ #  ABSTRACT:    Emulate PT's read_edif command in DC: 
#@ #
#@ #  Usage:     
#@ #      read_edif            #  Read one or more edif files
#@ #        *[-complete_language]  (Use ptxr to read the file (ignored))
#@ #        file_names             (Files to read)
#@ #
#@ #
#@ ##############################################################################
#@ #
#@ proc read_edif { args } {
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {read_file -format edif  [list %s]} $ra(file_names)]
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes read_edif     -info " Read one or more edif files"     -permanent     -define_args {
#@       {file_names "Files to read" file_names list required}
#@       {-complete_language "Use ptxr to read the file (ignored)" "" boolean {hidden optional}}
#@ }
#@ 
#@ 
#@ ##############################################################################
#@ #
#@ #
#@ #  PROCEDURE:   read_ddc
#@ #
#@ #  ABSTRACT:    Shorthand for "read_file -format ddc":
#@ #
#@ #  Usage: 
#@ #     read_ddc             #  Read one or more ddc files
#@ #      *[-scenarios]		only read constraints for specified scenarios
#@ #      *[-active_scenarios]     only activate the specified scenarios
#@ #      file_names             (Files to read)
#@ #
#@ #
#@ ##############################################################################
#@ #
#@ 
#@ proc read_ddc { args } {
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd "read_file -format ddc"
#@   if { [ info exists ra(-scenarios) ] } {
#@     set cmd "$cmd -scenarios { $ra(-scenarios) }"
#@   }
#@   if { [ info exists ra(-active_scenarios) ] } {
#@     set cmd "$cmd -active_scenarios { $ra(-active_scenarios) }"
#@   }
#@   set cmd "$cmd { $ra(file_names) }"
#@   return [uplevel \#0 $cmd]
#@ }
#@ 
#@ define_proc_attributes read_ddc     -info "Read one or more ddc files"     -permanent     -define_args {
#@       {file_names "Files to read" file_names list required}
#@       {-scenarios "list of scenarios to be read from ddc file"
#@ 	  scenario_list list optional}
#@       {-active_scenarios "list of scenarios to be made active"
#@ 	  active_scenario_list list optional}}
#@ 
#@ 
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   source_tcl_file
#@ #
#@ #  ABSTRACT:    generic procedure to source another tcl file
#@ #
#@ #  Arguments:
#@ #               filename    tcl filename
#@ #               dir         directory to check for file
#@ #               msg         verbose message
#@ #               verbose     verbose mode
#@ #
#@ #  Usage:     
#@ #
#@ ##############################################################################
#@ #
#@ proc source_tcl_file { filename dir msg {verbose 1} } {
#@     set __qual_pref_file [file join $dir $filename]
#@     if {[file exists  $__qual_pref_file]} {
#@       if { $verbose } {
#@         echo $msg $__qual_pref_file
#@       }
#@       # use catch to recover from errors in the pref file
#@       echo_trace "Sourcing " $__qual_pref_file
#@       # to speed up sourcing use read and eval
#@       set f [open $__qual_pref_file]
#@       if {[catch {namespace eval :: [read -nonewline $f]} __msg]} {
#@           echo Error: Error during sourcing of $__qual_pref_file
#@           if {$__msg != ""}  { echo $__msg }
#@           # actually, it looks like $__msg is always null after
#@           # source fails
#@       }
#@       close $f
#@     } else {
#@       echo_trace "Info: File '" $__qual_pref_file "' does not exist!"
#@     }
#@ }
#@ define_proc_attributes source_tcl_file -hidden
#@ 
#@ 
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   echo_trace
#@ #
#@ #  ABSTRACT:    echo only in trace modus
#@ #
#@ ##############################################################################
#@ #
#@ proc echo_trace { args } {
#@   if { [info exists ::env(TCL_TRACE)] } {
#@     echo  TRACE\> [join $args "" ]
#@   }
#@ }
#@ define_proc_attributes echo_trace -hidden
#@ 
#@ #############################################################################
#@ #
#@ # Following procedures added for PC write_script
#@ #
#@ #
#@ #
#@ ############################################################################
#@ 
#@ proc set_cell_restriction { args } {
#@   parse_proc_arguments -args $args ra
#@ 
#@     set cmd [format {set_attribute %s -type integer restrictions %s }     	$ra(cell)     	$ra(value)]
#@     return [uplevel #0 $cmd]
#@ 
#@ }
#@ define_proc_attributes set_cell_restriction -hidden   -define_args {            {cell "cell_name" cell string required} 	   {value   "value" value string required}    }
#@ 
#@ 
#@ proc set_cell_soft_keepout {args} {
#@   parse_proc_arguments -args $args ra
#@ 
#@     set cmd [format {set_keepout_margin -type soft -outer {%d %d %d %d} [list %s] }         $ra(llx)         $ra(lly)         $ra(urx)         $ra(ury)     	$ra(objects)]
#@     return [uplevel #0 $cmd]
#@ 
#@ 
#@ }
#@ 
#@ define_proc_attributes set_cell_soft_keepout -hidden  -define_args {          {llx "llx" llx float required}          {lly "lly" lly float required}          {urx "urx" urx float required}          {ury "ury" ury float required}          {objects "objects" objects list  required}  }
#@ 
#@ proc set_cell_hard_keepout {args} {
#@   parse_proc_arguments -args $args ra
#@ 
#@     set cmd [format {set_keepout_margin -type soft -outer {%d %d %d %d} [list %s] }         $ra(llx)         $ra(lly)         $ra(urx)         $ra(ury)     	$ra(objects)]
#@     return [uplevel #0 $cmd]
#@ 
#@ 
#@ }
#@ 
#@ define_proc_attributes set_cell_hard_keepout -hidden  -define_args {          {llx "llx" llx float required}          {lly "lly" lly float required}          {urx "urx" urx float required}          {ury "ury" ury float required}          {objects "objects" objects list  required}  }
#@ 
#@ set mw_use_pdb_lib_format false
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   write_milkyway
#@ #
#@ #  ABSTRACT:    wrapper around save_mw_cel to support original write_milkyway
#@ #               interface
#@ # if { [info commands open_mw_cel] == "open_mw_cel" } {}
#@ #
#@ ##############################################################################
#@ 
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@ 
#@ proc write_milkyway args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {save_mw_cel -as %s %s %s %s %s}                      $ra(-output)                     [array names ra -overwrite]                      [array names ra -create]                      [array names ra -all]                      [array names ra -dps]]
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes write_milkyway -hidden     -info " Saves the design as milkyway CEL"     -define_args       {{-output fileName "Name" string {optional}}       {-overwrite "Overwrite the current version" "" boolean {optional}}       {-create "Create from scratch" "" boolean {hidden optional}}       {-all "Save all modified cells" "" boolean {hidden optional}}       {-dps "Save internal DPS design" "" boolean {hidden optional}}}
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   read_milkyway
#@ #
#@ #  ABSTRACT:    wrapper around open_mw_cel to support original read_milkyway
#@ #               interface
#@ #  MODIFIED:    To support DPS in Galileo we need to pass the filtering
#@ #               parameters to the DPS command. (Pankaj Goswami, Mar09 2005)
#@ #
#@ ##############################################################################
#@ 
#@ proc read_milkyway args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {open_mw_cel %s}                      $ra() ]
#@ 
#@   if {[info exists ra(-library)]} {
#@     set cmd [concat [concat $cmd " -library " ] " $ra(-library) "]
#@   }
#@ 
#@   if {[info exists ra(-read_only)]} {
#@     lappend cmd {-readonly}
#@   }
#@ 
#@ # DPS specific stuff
#@   set dps_cmd "vh_set_current_partition "
#@   set read_mw_with_dps_filter false
#@                                                                                                                                              
#@   if {[info exists ra(-vh_module_only)]} {
#@      append dps_cmd "-vh_module_only "
#@      set read_mw_with_dps_filter true
#@   }
#@                                                                                                                                              
#@   if {[info exists ra(-vh_include)]} {
#@      append dps_cmd [concat " -vh_include " " \{ $ra(-vh_include) \}"]
#@      append dps_cmd " "
#@      set read_mw_with_dps_filter true
#@   }
#@ 
#@   if {[info exists ra(-vh_exclude)]} {
#@      append dps_cmd [concat " -vh_exclude" " \{ $ra(-vh_exclude) \}"]
#@      set read_mw_with_dps_filter true
#@   }
#@                                                                                                                                              
#@   if { $read_mw_with_dps_filter == true } {
#@      # Call the DPS command to store the DPS filtering params.
#@      uplevel #0 $dps_cmd
#@   } else {
#@      # If there is no DPS filtering params, then we need to reset the
#@      # params which might have been stored from the provious command.
#@      append dps_cmd " -vh_reset_partition"
#@      uplevel #0 $dps_cmd
#@   }
#@ # End of DPS stuff
#@ 
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes read_milkyway -hidden     -info " Read milkyway CEL from disk"     -define_args       {{-library "library name" "lib_name" string {optional}}       {-read_only "open design in read only mode" "" boolean {optional}}       {-version "version number of the CEL" "number" string {optional}}       {-vh_module_only "open design for DPS module only partition" "" boolean {hidden optional}}       {-vh_include "list of designs to be included in the DPS partition" "include_designs" list {hidden optional}}       {-vh_exclude "list of designs to be excluded in the DPS partition" "exclude_designs" list {hidden optional}}       {"" fileName "CEL name" string {required}}}
#@ 
#@ }
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   set_mw_technology_file
#@ #
#@ #  ABSTRACT:    wrapper around update_mw_lib
#@ #
#@ #  HISTORY :    2009/6/21, yunz, support ALF reader in ICC
#@ #
#@ ##############################################################################
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] || 
#@     ([string match -nocase {*d[ce]_shell*} $synopsys_program_name] && [shell_is_mwlib_enabled]) }  {
#@ 
#@ proc set_mw_technology_file args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd ""
#@   set lib_name ""
#@   set pdb_file "tech.pdb"
#@   set log_file "log_file"
#@   set alf_file ""
#@ 
#@   if {[info exists ra(-technology)] && [info exists ra(-plib)]} {
#@       echo "Error: the $ra(-technology) and $ra(-plib) options are mutually exclusive."
#@       return [uplevel #0 $cmd]
#@   } elseif {[info exists ra(-technology)] && [info exists ra(-alf)]} {
#@       echo "Error: the $ra(-technology) and $ra(-alf) options are mutually exclusive."
#@       return [uplevel #0 $cmd]
#@   } elseif {[info exists ra(-plib)] && [info exists ra(-alf)]} {
#@       echo "Error: the $ra(-plib) and $ra(-alf) options are mutually exclusive."
#@       return [uplevel #0 $cmd]
#@   }
#@ 
#@   if {[info exists ra(-technology)]} {
#@ 
#@     set cmd [format {update_mw_lib -technology %s %s} 		     $ra(-technology) 		     $ra() ]
#@   }
#@ 
#@   if {[info exists ra(-alf)]} {
#@ 
#@     set cmd [format {update_mw_lib %s} 		     $ra() ]
#@ 
#@     set cmd [concat [concat $cmd " -alf " ] " $ra(-alf) "]
#@   }
#@ 
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes set_mw_technology_file -hide_body     -info " Set technology file for the library "     -define_args       {{-technology "Technology file name" "tech_file" string {optional}}       {-alf "alf file name" "file_name" string  {optional}}      {"" "Library name" "libName" string {required}}}
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   rebuild_mw_lib
#@ #
#@ #  ABSTRACT:    wrapper around update_mw_lib
#@ #
#@ ##############################################################################
#@ 
#@ proc rebuild_mw_lib args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {update_mw_lib -rebuild %s}                         $ra() ]
#@ 
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes rebuild_mw_lib -hide_body     -info " Rebuild the library "     -define_args       {{"" "Library name" "libName" string {required}}}
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   set_mw_lib_reference
#@ #
#@ #  ABSTRACT:    Procedure to set ref lib list or ref ctrl file
#@ #
#@ ##############################################################################
#@ 
#@ proc set_mw_lib_reference args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd ""
#@ 
#@   if {[info exists ra(-mw_reference_library)]} {
#@     set cmd [format {set_reference_control_file -reference_libraries {%s} %s}                         $ra(-mw_reference_library)                         $ra() ]
#@   }
#@ 
#@   if {[info exists ra(-reference_control_file)]} {
#@     set cmd [format {set_reference_control_file -file %s %s}                         $ra(-reference_control_file)                         $ra() ]
#@   }
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes set_mw_lib_reference -hide_body     -info " Set reference for the library "     -define_args       {{-mw_reference_library "List of reference libraries" "lib_list" list {optional}}       {-reference_control_file "Reference control file" "file_name" string {optional}}       {"" "Library name" "libName" string {required}}}
#@ 
#@ #
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   create_mw_lib
#@ #
#@ #  ABSTRACT:    wrapper around MWUI create_mw_lib 
#@ #
#@ ##############################################################################
#@ 
#@ proc create_mw_lib args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd ""
#@   set lib_name ""
#@   set pdb_file "tech.pdb"
#@   set log_file "log_file"
#@  
#@   if {[info exists ra(-ignore_case)]} {
#@     set cmd [format {org_create_mw_lib %s}                         $ra() ]
#@   } else {
#@     set cmd [format {org_create_mw_lib -case_sensitive %s}                         $ra() ]
#@   }
#@ 
#@   if {[info exists ra(-technology)]} {
#@     set cmd [concat [concat $cmd " -technology " ] " $ra(-technology) "]
#@   } 
#@ 
#@   if {[info exists ra(-ignore_tf_error)]} {
#@     set cmd [concat $cmd " -ignore_tf_error " ]
#@   }
#@ 
#@   if {[info exists ra(-hier_separator)]} {
#@     set cmd [concat [concat $cmd " -hier_seperator " ] " $ra(-hier_separator) "]
#@   }
#@ 
#@   if {[info exists ra(-bus_naming_style)]} {
#@     set cmd [concat [concat $cmd " -bus_naming_style " ] " {$ra(-bus_naming_style)} "]
#@   }
#@ 
#@   
#@   if {[info exists ra(-reference_control_file)]} {
#@     set cmd [concat [concat $cmd " -reference_control_file " ] " $ra(-reference_control_file) "]
#@   }  
#@ 
#@   if {[info exists ra(-mw_reference_library)]} {
#@     set cmd [concat [concat [concat $cmd " -mw_reference_library {" ] " $ra(-mw_reference_library) "] "}"]
#@   }
#@   
#@   if { ![uplevel #0 $cmd] } {
#@     return 0
#@   }
#@ 
#@   set cmd ""
#@ 
#@   if {[info exists ra(-open)]} {
#@     uplevel #0 $cmd
#@     set cmd [format {open_mw_lib %s}                         $ra() ]
#@   }
#@ 
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes create_mw_lib -hide_body     -info " Create a milkyway library "     -define_args       {{-technology "Technology file name" "file_name" string {optional}}           {-ignore_tf_error "Ignore the error in technology file" "" boolean {hidden optional}}       {-hier_separator "Hierarchical separator, default is backslash / " "separator" string {hidden optional}}       {-bus_naming_style "Bus naming style" "bus_naming_style" string {optional}}       {-ignore_case "Make case insensitive" "" boolean {hidden optional}}       {-case_sensitive "Make case sensitive" "" boolean {hidden optional}}       {-mw_reference_library "List of reference libraries" "lib_list" list {optional}}       {-reference_control_file "Reference control file" "file_name" string {optional}}       {-open "Open the library after creation" "" boolean {optional}}       {"" "Library name to create" "libName" string {required}}}
#@ 
#@ #
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   report_mw_lib
#@ #
#@ #  ABSTRACT:    wrapper around MWUI report_mw_lib
#@ #
#@ ##############################################################################
#@ 
#@ proc report_mw_lib args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd ""
#@ 
#@   if {[info exists ra(-mw_reference_library)]} {
#@     if {[info exists ra()]} {
#@       set cmd [format {org_report_mw_lib -mw_reference_library %s} $ra() ]
#@     } else {
#@       set cmd [format {org_report_mw_lib -mw_reference_library} ]
#@     }
#@     return [uplevel #0 $cmd]
#@   }
#@ 
#@   if {[info exists ra(-unit_range)]} {
#@     if {[info exists ra()]} {
#@       set cmd [format {org_report_mw_lib -unit_range %s}                         $ra() ]
#@     } else {
#@       echo "Error : Library name must be specified when using this option"
#@       return 0;
#@     }
#@     return [uplevel #0 $cmd]
#@   }
#@ 
#@ }
#@ 
#@ define_proc_attributes report_mw_lib -hide_body     -info " Report information about the library "     -define_args       {{-unit_range "Report unit range of library" "" boolean {optional}}       {-mw_reference_library "Report list of reference libraries" "" boolean {optional}}       {"" "Library to be reported" "libName" string {optional}}}
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   close_mw_lib
#@ #
#@ #  ABSTRACT:    Wrapper around close_mw_lib to handle -save option properly
#@ #      - save_mw_cel to save current cel with dc_netlist
#@ #      - close_mw_cel to close current cel
#@ #      - save_open_cels to save other open cels before closing library
#@ #
#@ ##############################################################################
#@ 
#@ proc close_mw_lib args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   if {$args == ""} {
#@     set cmd [format {icc_is_dc_up} ]
#@     if {[uplevel #0 $cmd]} {
#@       set cmd [format {remove_design -quiet -designs} ]
#@     if {[uplevel #0 $cmd]} {
#@     set cmd [format {org_close_mw_lib } ]
#@     return [uplevel #0 $cmd]
#@     } else {
#@       return 0
#@   }
#@     } else {
#@       set cmd [format {org_close_mw_lib } ]
#@       return [uplevel #0 $cmd]
#@   }
#@   }
#@ 
#@   if {[info exists ra(-save)]} {
#@ 
#@     set cmd [format {save_mw_cel} ]
#@     if {![uplevel #0 $cmd]} {
#@       return
#@     }
#@ 
#@     set cmd [format {close_mw_cel} ]
#@     if {![uplevel #0 $cmd]} {
#@       return
#@     }
#@ 
#@     set cmd [format {save_open_cels} ]
#@     if {![uplevel #0 $cmd]} {
#@       return
#@     }
#@   }
#@ 
#@   set cmd [format {org_close_mw_lib} ]
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@   define_proc_attributes close_mw_lib -hide_body       -info " Closes the milkyway library "       -define_args         {{-save "Save open cels" "" boolean {optional}}         {"" "libraries to be closed" "lib list" list {hidden optional}}}
#@ } else {
#@   define_proc_attributes close_mw_lib -hide_body       -info " Closes the milkyway library "       -define_args         {{-no_save "Don't save open cels" "" boolean {hidden optional}}         {"" "libraries to be closed" "lib list" list {hidden optional}}}
#@ }
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   write_mw_lib_files
#@ #
#@ #  ABSTRACT:    Write technology or reference control file
#@ #  History: Yun Zhang 2012/12/11, public option -stream_layer_map_file
#@ #  History: Yun Zhang 2012/9/5. support new hidden option -vt_cell_placement_properties
#@ #  History: Yun Zhang 2011/12/5. add new hidden option -stream_layer_map_file
#@ #
#@ ##############################################################################
#@ proc write_mw_lib_files args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd ""
#@ 
#@   if {[info exists ra(-reference_control_file)]} {
#@    #Option -reference_contrl_file, -plib and -technology are exclusive.
#@    # If both of them are set at the same time, error reported.
#@    # 9000273455, by xqsun, 2009/2/4
#@      if {[info exists ra(-technology)]} {
#@        echo "Error: Cannot specify '-reference_control_file' with '-technology'.(CMD-001)"
#@        return 0
#@      } elseif {[info exists ra(-plib)]} {
#@        echo "Error: Cannot specify '-reference_control_file' with '-plib'.(CMD-001)"
#@        return 0
#@      } elseif {[info exists ra(-vt_cell_placement_properties)]} {
#@        echo "Error: Cannot specify '-reference_control_file' with '-vt_cell_placement_properties'.(CMD-001)"
#@        return 0
#@      } elseif {[info exists ra(-stream_layer_map_file)]} {
#@        echo "Error: Cannot specify '-reference_control_file' with '-stream_layer_map_file'.(CMD-001)"
#@        return 0
#@      } else {
#@        set cmd [format {report_mw_lib_ref_ctrl_file -output %s %s}                            $ra(-output)                            $ra() ]
#@        return [uplevel #0 $cmd]
#@      }
#@   }
#@ 
#@   if {[info exists ra(-technology)]} {
#@      if {[info exists ra(-plib)]} {
#@        echo "Error: Cannot specify '-technology' with '-plib'.(CMD-001)"
#@        return 0
#@      } elseif {[info exists ra(-vt_cell_placement_properties)]} {
#@        echo "Error: Cannot specify '-technology' with '-vt_cell_placement_properties'.(CMD-001)"
#@        return 0
#@      } elseif {[info exists ra(-stream_layer_map_file)]} {
#@        echo "Error: Cannot specify '-technology' with '-stream_layer_map_file'.(CMD-001)"
#@        return 0
#@      } else {
#@        set cmd [format {org_report_mw_lib -output %s %s}                            $ra(-output)                            $ra() ]
#@        return [uplevel #0 $cmd]
#@      }
#@   }
#@ 
#@   if {[info exists ra(-vt_cell_placement_properties)]} {
#@     if {[info exists ra(-stream_layer_map_file)]} {
#@        echo "Error: Cannot specify '-vt_cell_placement_properties' with '-stream_layer_map_file'.(CMD-001)"
#@        return 0
#@      } else {
#@        set cmd [format {org_report_mw_lib -vt_cell_placement_properties  -output %s %s}        $ra(-output)        $ra() ]
#@        return [uplevel #0 $cmd]
#@      }
#@   }
#@ 
#@   if {[info exists ra(-stream_layer_map_file)]} {
#@        set cmd [format {org_report_mw_lib -stream_layer_map_file %s -output %s %s} 			$ra(-stream_layer_map_file)                         $ra(-output)                         $ra() ]
#@        return [uplevel #0 $cmd]
#@   }
#@   
#@ }
#@ 
#@ define_proc_attributes write_mw_lib_files -hide_body     -info " Write technology or reference control file "     -define_args       {{-technology "Dump technology file" "" boolean {optional}}       {-vt_cell_placement_properties "Dump multi-VT cells' implant layer information of library" "" boolean {optional hidden}}       {-reference_control_file "Dump reference control file" "" boolean {optional}}       {-stream_layer_map_file "Dump layer map file during stream in/out" "" string {optional}}       {-output "Output file" "file_name" string {required}}       {"" "Library to be reported" "libName" string {required}}}
#@ }
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:   close_mw_cel
#@ #
#@ #  ABSTRACT:    Wrapper around close_mw_cel to add -save option
#@ #  remove_timing_design is the command to shutdown dc netlist
#@ #
#@ ##############################################################################
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@ 
#@ proc close_mw_cel args {
#@ 
#@   parse_proc_arguments -args $args ra
#@   
#@   global mw_is_all_views     
#@   set cmd [format {icc_is_dc_up} ]
#@   set dc_is_up [uplevel #0 $cmd]
#@    
#@   set cmd_close [format {org_close_mw_cel} ]
#@   
#@   if {[info exists ra(-all_views)]} {
#@       set cmd_close [format {%s -all_views} $cmd_close]
#@       set mw_is_all_views 1    
#@   }
#@   if {[info exists ra(-all_versions)]} {
#@       set cmd_close [format {%s -all_versions} $cmd_close]
#@   }
#@   if {[info exists ra(-save)]} {
#@       set cmd_close [format {%s -save} $cmd_close]
#@   } 
#@   if {[info exists ra(-verbose)]} {
#@       set cmd_close [format {%s -verbose} $cmd_close]
#@   }
#@   if {[info exists ra(-hierarchy)]} {
#@       set cmd_close [format {%s -hierarchy} $cmd_close]
#@   }
#@ 
#@   ui_util_clean_saved_lib_attr $args
#@   
#@   set cmd ""
#@   set lcels ""
#@   set is_current_closed 1
#@ 
#@   if {[info exists ra()]} {
#@     set lcels $ra()
#@   }
#@   set len [string length $lcels]
#@   if {$len > 0} {
#@     set is_current_closed [is_current_mw_cel $lcels]
#@     set cmd_close [format {%s {%s}} $cmd_close $lcels]
#@   }
#@   if {[uplevel #0 $cmd_close]} {
#@       set mw_is_all_views 0 
#@       if {$dc_is_up == 1} {
#@       if {$is_current_closed == 1} {
#@         set cmd [format {remove_design -quiet -designs} ]
#@         return [uplevel #0 $cmd]
#@       }
#@       return 1
#@     } else {
#@       return 1
#@     }
#@   } else {
#@       set mw_is_all_views 0
#@       return 0
#@   }
#@ }
#@ 
#@ define_proc_attributes close_mw_cel -hide_body     -info " Closes the design "     -define_args       {{-save "Save the design" "" boolean {optional}}       {-discard "Discard any changes" "" boolean {optional hidden}}       {-verbose "Print out debugging messages" "" boolean {optional hidden}}       {-hierarchy "Close top design and its child designs" "" boolean {optional}}       {-all_views "Close all views of the design" "" boolean {optional}}       {-all_versions "Close all versions of the design" "" boolean {optional}}       {"" "designs to be closed" "design list" list {optional}}}
#@ 
#@ ##############################################################################
#@ #
#@ #  PROCEDURE:  save_all_mw_cel 
#@ #
#@ #  ABSTRACT:    Wrapper around save_mw_cel to save all the open cels. Needed for Black box flow.
#@ #
#@ ##############################################################################
#@         
#@ proc save_all_mw_cels { } {
#@   set top_cel [get_attribute [current_mw_cel] name]
#@ 
#@   set cels [fp_get_open_cells]
#@ 
#@   foreach cel $cels {
#@     if {$cel != $top_cel} {
#@       current_mw_cel $cel
#@ 
#@       save_mw_cel
#@     }
#@   }
#@ 
#@   current_mw_cel $top_cel
#@ 
#@   save_mw_cel
#@ }
#@ 
#@ icc_hide_cmd save_all_mw_cels
#@ 
#@ ##############################################################################
#@ #  PROCEDURE:   execute_command_and_create_cel_from_scratch 
#@ #  ABSTRACT:    This procedure executes the given command and creates the CEL
#@ #               from scratch after executing this command.
#@ ##############################################################################
#@ proc execute_command_and_create_cel_from_scratch {org_cmd_name args} {
#@   global mw_create_cel_force
#@   global mw_enable_auto_cel
#@   global mw_force_auto_cel
#@ 
#@   set lib [current_mw_lib]
#@ 
#@   # If no MW lib, design is not from MW. Execute the original command 
#@   # and return.
#@   if {$lib == ""} {
#@     return [eval $org_cmd_name $args]
#@   }
#@ 
#@   # Get values of few variables.
#@   set incr_mode $mw_create_cel_force
#@   set mw_create_cel_force TRUE
#@ 
#@   # Get auto cel mode, disable it temporarily if enabled.
#@   set auto_cel_mode $mw_enable_auto_cel
#@   set mw_enable_auto_cel FALSE
#@ 
#@   # Check if the already existing CEL is auto-CEL.
#@   set auto_cel 0
#@   if {[is_cel_auto_cel]} {
#@       set auto_cel 1
#@   } elseif {![get_top_cel_mwid]} {
#@       set auto_cel 1
#@   }
#@ 
#@ 
#@   # Run the original command, if not successful restore the incr_mode 
#@   # variable and return. No CEL is created.
#@   if {![eval $org_cmd_name $args]} {
#@     set mw_create_cel_force $incr_mode
#@     set mw_enable_auto_cel $auto_cel_mode
#@     return 0
#@   }
#@ 
#@   # Restore auto_cel mode
#@   set mw_enable_auto_cel $auto_cel_mode
#@ 
#@   # Now create auto or real CEL depending on what the original CEL was.
#@   if {$auto_cel == "1"} {
#@   # Force creation of auto-CEL, since commands other than read_def/pdef
#@   # do not decouple CEL from DC.
#@ 
#@   set mw_force_auto_cel TRUE
#@     set cmd [format {save_mw_cel -auto}] 
#@   } else {
#@       if [get_top_cel_mwid] {
#@       set cmd [format {save_mw_cel -create}] 
#@       echo "Information: Command not supported by incr. update or write-thru."
#@       echo "             Creating new CEL from scratch, old CEL will be closed."
#@     }
#@   }
#@ 
#@   # Create the Auto CEL or normal CEL from scratch.
#@   if {![uplevel #0 $cmd]} {
#@     set mw_create_cel_force $incr_mode
#@     set mw_force_auto_cel FALSE
#@     return 0
#@   }
#@ 
#@   set mw_create_cel_force $incr_mode
#@   set mw_force_auto_cel FALSE
#@   return 1
#@ }
#@ 
#@ define_proc_attributes execute_command_and_create_cel_from_scratch -hidden     -hide_body
#@ 
#@ ##############################################################################
#@ #  PROCEDURE:   read_def
#@ #  ABSTRACT:    Wrapper around read_def to handle incremental update properly
#@ #  if MW based read_def is used, bypass the wrapper
#@ #  enable_milkyway_def_reader_writer must be TRUE and use_pdb_lib_format must
#@ # be false for MW read_Def to be run, use wrapper if either condition fails
#@ ##############################################################################
#@ rename -force dc_read_def org_read_def
#@ icc_hide_cmd org_read_def
#@ proc dc_read_def args {
#@   parse_proc_arguments -args $args ra
#@ 
#@   return [eval execute_command_and_create_cel_from_scratch "org_read_def" $args]
#@ }
#@ 
#@ define_proc_attributes dc_read_def -hide_body     -info " Read a def file "     -define_args       {{-design "name of design for which clusters are to be read" "" string {optional}}        {-quiet "do not print out any warnings" "" boolean {optional}}        {-verbose "print out more warnings" "" boolean {optional}}        {-allow_physical_cells "allow physical cells" "" boolean {optional}}        {-allow_physical_ports "allow physical ports" "" boolean {optional}}        {-allow_physical_nets "allow physical nets" "" boolean {optional}}        {-skip_signal_nets "skip signal nets" "" boolean {optional}}        {-incremental "incremental" "" boolean {optional}}        {-enforce_scaling "enforce_scaling" "" boolean {optional}}        {-move_bounds "move bounds" "" boolean {optional}}        {"" "input def file names" "input_def_file_name" string {required}}}
#@ 
#@ 
#@ ##############################################################################
#@ #  PROCEDURE:   group
#@ #  ABSTRACT:    Wrapper around group to handle incremental update properly
#@ ##############################################################################
#@ rename -force group org_group
#@ icc_hide_cmd org_group
#@ proc group args {
#@   parse_proc_arguments -args $args ra
#@   return [eval execute_command_and_create_cel_from_scratch "org_group" $args]
#@ }
#@ 
#@ define_proc_attributes group -hide_body   -info " create new hierarchy"   -define_args    {{-except "cells not to be included in the group" "exclude_list" list {optional}}
#@     {-design_name "name of design created for new hierarchy" "design_name" string {optional}}
#@     {-cell_name "name of cell created for new hierarchy" "cell_name" string {optional}}
#@     {-logic "group any combinational elements" "" boolean {optional}}
#@     {-pla "group any PLA elements" "" boolean {optional}}
#@     {-fsm "group all elements part of a finite state machine" "" boolean {optional}}
#@     {-hdl_block "name of hdl_block to group" "" string {optional}}
#@     {-hdl_bussed "group all bussed gates under this block" "" boolean {optional}}
#@     {-hdl_all_blocks "group all hdl blocks under this block" "" boolean {optional}}
#@     {-soft "set the group_name attribute" "" boolean {optional}}
#@     {"" "cells to be included in the group" "cell_list" list {optional}}}
#@ 
#@ ##############################################################################
#@ #  PROCEDURE:   copy_design
#@ #  ABSTRACT:    Wrapper around copy_design to handle incremental update properly
#@ ##############################################################################
#@ rename -force copy_design org_copy_design
#@ icc_hide_cmd org_copy_design
#@ proc copy_design args {
#@   parse_proc_arguments -args $args ra
#@   return [eval execute_command_and_create_cel_from_scratch "org_copy_design" $args]
#@ }
#@ 
#@ define_proc_attributes copy_design -hide_body   -info " copy_design"   -define_args    {{"design" "List of designs to be copied" "design_list" list {required}}
#@     {"name" "Name of new design or target file" "target_name" string {required}}}
#@ 
#@ ##############################################################################
#@ #  PROCEDURE:   create_design
#@ #  ABSTRACT:    Wrapper around create_design to handle incremental update properly
#@ ##############################################################################
#@ rename -force create_design org_create_design
#@ icc_hide_cmd org_create_design
#@ proc create_design args {
#@   parse_proc_arguments -args $args ra
#@   return [eval execute_command_and_create_cel_from_scratch "org_create_design" $args]
#@ }
#@ 
#@ define_proc_attributes create_design -hide_body   -info " Creates a design in dc_shell memory"   -define_args    {{"design" "name of the design to create" "<design_name>" string {required}}
#@     {"name" "name of file for design; optional" "<file_name>" string {optional}}}
#@ 
#@ ##############################################################################
#@ #  PROCEDURE:   reset_design
#@ #  ABSTRACT:    Wrapper around reset_design to handle incremental update properly
#@ ##############################################################################
#@ #rename -force reset_design org_reset_design
#@ #icc_hide_cmd org_reset_design
#@ #proc reset_design args {
#@ #  parse_proc_arguments -args $args ra
#@ #  return [eval execute_command_and_create_cel_from_scratch "org_reset_design" $args]
#@ #}
#@ 
#@ ##############################################################################
#@ #  PROCEDURE:   rename_design
#@ #  ABSTRACT:    Wrapper around rename_design to handle incremental update properly
#@ ##############################################################################
#@ rename -force rename_design org_rename_design
#@ icc_hide_cmd org_rename_design
#@ proc rename_design args {
#@   parse_proc_arguments -args $args ra
#@   return [eval execute_command_and_create_cel_from_scratch "org_rename_design" $args]
#@ }
#@ 
#@ define_proc_attributes rename_design -hide_body   -info " rename_design"   -define_args    {{"design" "List of designs to be renamed" "design_list" list {required}}
#@     {"name" "Name of new design or target file" "target_name" string {required}}}
#@ 
#@ }
#@ 
#@ ##############################################################################
#@ # If we are in icc_shell (i.e. Galileo) then
#@ # load the procedures to switch between DC and Milkyway collections.
#@ # Set the default to MW collection unless otherwise specified.
#@ ##############################################################################
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@     # load the procedures that switch between DC and MW collections
#@     source $synopsys_root/auxx/syn/collection_procs.tcl
#@ 
#@     set CS mw 
#@ 
#@     # see if the user wants DC
#@     if {! [catch {getenv USE_DC_COLLECTIONS_ONLY}] &&
#@ 	  [getenv USE_DC_COLLECTIONS_ONLY] } {
#@ 	set CS dc 
#@     }  
#@ 
#@     # set the collection source now
#@     redirect /dev/null {
#@       if {[catch {set_collection_mode -handle $CS}]} {
#@         catch {set_collection_option -handle $CS}
#@       } 
#@     } 
#@     
#@     unset CS
#@ }
#@ 
#@ ##############################################################################
#@ # procedure for route command 
#@ # echo the command to a temp tcl file for seperate process to pick up
#@ ##############################################################################
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@     rename -force route org_route
#@     icc_hide_cmd org_route
#@     proc route args {
#@         set route_cmd_file_name ".route_cmd.tcl"
#@         set route_cmd_temp_file_name ".route_cmd.tcl.temp"
#@         set fp [open $route_cmd_file_name "w"]
#@         set route_cmd [concat "sep_proc_route " $args " -child"]
#@         puts $fp $route_cmd
#@         close $fp
#@         
#@         uplevel #0 rename -force route route_temp_proc
#@         uplevel #0 rename -force org_route route
#@         set status  [ uplevel #0 route $args  ]
#@         uplevel #0 rename -force route org_route
#@         uplevel #0 rename -force route_temp_proc route
#@         
#@         if { [info exist status ] == 1 } {
#@             return $status
#@         }
#@         return 
#@     }
#@ }
#@ 
#@ ##############################################################################
#@ # Tcl Command: set_ignore_cell
#@ # Description: Load the command only in IC Compiler (icc_shell)
#@ ##############################################################################
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@     source $synopsys_root/auxx/syn/psyn/ideal_cell.tcl.e
#@ }
#@ 
#@ ##############################################################################
#@ # Tcl Command: check_physical_design
#@ # Description: Load the command only in IC Compiler (icc_shell)
#@ ##############################################################################
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@     # Load the compiled Tcl byte-code:
#@     # 9000784997: Do not log to command.log when sourcing .tbc files
#@     set prev_sh_source_logging [get_app_var sh_source_logging]
#@     set_app_var sh_source_logging 0
#@     source $synopsys_root/auxx/syn/psyn/check_physical_design_core.tbc
#@     source $synopsys_root/auxx/syn/psyn/check_physical_design_utils.tbc
#@     source $synopsys_root/auxx/syn/psyn/check_physical_design_flows.tbc
#@     source $synopsys_root/auxx/syn/psyn/check_physical_design_reports.tbc
#@     source $synopsys_root/auxx/syn/psyn/check_physical_design_ui.tbc
#@     source $synopsys_root/auxx/syn/psyn/sanity_setup_opt.tbc
#@     source $synopsys_root/auxx/syn/psyn/sanity_setup_cmd.tbc
#@     source $synopsys_root/auxx/syn/psyn/sanity_setup_rpt.tbc
#@     source $synopsys_root/auxx/syn/psyn/create_qor_snapshot.tbc
#@     source $synopsys_root/auxx/syn/psyn/report_qor_snapshot.tbc
#@     source $synopsys_root/auxx/syn/psyn/msgParser.tbc
#@     source $synopsys_root/auxx/syn/psyn/displacement_gui.tbc
#@     source $synopsys_root/auxx/syn/psyn/categorize_timing_gui.tbc
#@     set_app_var sh_source_logging $prev_sh_source_logging
#@ 
#@     source $synopsys_root/auxx/syn/psyn/mcmm_utils.tcl.e
#@     source $synopsys_root/auxx/syn/psyn/propagate_all_clocks.tcl.e
#@ }
#@ 
#@ if { [string match -nocase {*dc_shell*} $synopsys_program_name] && [shell_is_in_topographical_mode] }  {
#@    # 9000784997: Do not log to command.log when sourcing .tbc files
#@    set prev_sh_source_logging [get_app_var sh_source_logging]
#@    set_app_var sh_source_logging 0
#@    source $synopsys_root/auxx/syn/psyn/create_qor_snapshot.tbc
#@    source $synopsys_root/auxx/syn/psyn/report_qor_snapshot.tbc
#@    set_app_var sh_source_logging $prev_sh_source_logging
#@ 
#@    source $synopsys_root/auxx/syn/psyn/mcmm_utils.tcl.e
#@ }
#@ 
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] || [string match -nocase {*dc_shell*} $synopsys_program_name] || [string match -nocase {*de_shell*} $synopsys_program_name] } {
#@    source $synopsys_root/auxx/syn/psyn/write_timing_context.tcl.e;
#@    if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@      source $synopsys_root/auxx/syn/psyn/write_scenarios.tbc;
#@    }
#@ }
#@ 
#@ if { $synopsys_program_name == "de_shell" }  {
#@    # 9000784997: Do not log to command.log when sourcing .tbc files
#@    set prev_sh_source_logging [get_app_var sh_source_logging]
#@    set_app_var sh_source_logging 0
#@    source $synopsys_root/auxx/syn/psyn/create_qor_snapshot.tbc
#@    source $synopsys_root/auxx/syn/psyn/report_qor_snapshot.tbc
#@    set_app_var sh_source_logging $prev_sh_source_logging
#@ 
#@    source $synopsys_root/auxx/syn/psyn/mcmm_utils.tcl.e
#@ }
#@ 
#@ ##############################################################################
#@ # ICC setup and hiding commands/procs etc
#@ ##############################################################################
#@ 
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@ #set  save_mw_cel_lib_setup  TRUE
#@ #set  auto_restore_mw_cel_lib_setup FALSE
#@ 
#@ alias create_wiring_keepout create_wiring_keepouts
#@ alias get_wiring_keepout get_wiring_keepouts
#@ alias get_placement_keepout get_placement_keepouts
#@ alias create_placement_keepout create_placement_keepouts
#@ 
#@ icc_hide_cmd execute_command_and_create_cel_from_scratch
#@ icc_hide_cmd dc_read_def
#@ icc_hide_cmd read_edif
#@ icc_hide_cmd read_sverilog
#@ icc_hide_cmd read_vhdl
#@ icc_hide_cmd set_collection_mode
#@ icc_hide_cmd return_dc_collection
#@ icc_hide_cmd return_mw_collection
#@ set mw_use_pdb_lib_format true
#@ }
#@ 
#@ 
#@ ##############################################################################
#@ # Tcl Command: get_dont_touch_nets
#@ # Description: wrapper of "get_nets -filter dont_touch_reason==mv"
#@ ##############################################################################
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@ 
#@ proc get_dont_touch_nets args {
#@ 
#@   parse_proc_arguments -args $args ra
#@ 
#@   set cmd [format {get_nets}]
#@ 
#@   if {[info exists ra()]} {
#@       set cmd [format {%s {%s}} $cmd $ra()]
#@   }
#@   if {[info exists ra(-type)]} {
#@       set cmd [format {%s -filter dont_touch_reasons=~*%s*} $cmd $ra(-type)]
#@   }
#@   if {[info exists ra(-hierarchical)]} {
#@       set cmd [format {%s -hierarchical} $cmd]
#@   }
#@   if {[info exists ra(-quiet)]} {
#@       set cmd [format {%s -quiet} $cmd]
#@   }
#@   if {[info exists ra(-regexp)]} {
#@       set cmd [format {%s -regexp} $cmd]
#@   } 
#@   if {[info exists ra(-nocase)]} {
#@       set cmd [format {%s -nocase} $cmd]
#@   }
#@   if {[info exists ra(-exact)]} {
#@       set cmd [format {%s -exact} $cmd]
#@   }
#@ 
#@   return [uplevel #0 $cmd]
#@ }
#@ 
#@ define_proc_attributes get_dont_touch_nets   -info " Get dont_touch nets "   -permanent   -define_args {     {"" "Match net names against patterns" "patterns" list {optional}}     {-type "Match net dont_touch reasons" "reasons" list {required}}     {-hierarchical "Search level-by-level in current instance" "" boolean {optional}}     {-quiet "Suppress all messages" "" boolean {optional hidden}}     {-regexp "Patterns are full regular expressions" "" boolean {optional hidden}}     {-nocase "With -regexp, matches are case-insensitive" "" boolean {optional hidden}}     {-exact "Wildcards are considered as plain characters" "" boolean {optional hidden}}   }
#@ 
#@ alias get_dont_touch_net get_dont_touch_nets
#@ }
#@ 
#@ 
#@ ##############################################################################
#@ # return the first {index value} pair in Tcl array ary.
#@ ##############################################################################
#@ proc _snps_array_peek { level ary } {
#@     upvar #$level $ary loc_ary
#@     set ret [list]
#@     if {[array exists loc_ary] == 0} {
#@       return $ret
#@     }
#@     if {[catch {set token [array startsearch loc_ary]}]} {
#@       return $ret
#@     }
#@     while {[array anymore loc_ary $token]} {
#@         set k [array nextelement loc_ary $token]
#@         set v $loc_ary($k)
#@         set ret [list $k $v]
#@             break
#@         }
#@     array donesearch loc_ary $token
#@     return $ret;
#@ }
#@ define_proc_attributes _snps_array_peek -hidden
#@ 
#@ 
#@ ##############################################################################
#@ # Tcl Command: filter_collection
#@ # Description: DC wrapper for filter_collection with fixes of direction filter
#@ #
#@ #              This is a fix for DC's filter using "direction" attribute. This
#@ #              attribute is of integer type, but user wants a string format
#@ ##############################################################################
#@ if {[string match -nocase {*icc_shell*} $synopsys_program_name] == 0} {
#@ rename -force -hidden filter_collection _real_filter_collection
#@ proc filter_collection {args} {
#@   parse_proc_arguments -args $args ra
#@ 
#@   set regexp ""
#@   set nocase ""
#@   if {[info exist ra(-regexp)]} {
#@     set regexp "-regexp"
#@   }
#@   if {[info exist ra(-nocase)]} {
#@     set nocase "-nocase"
#@   }
#@   set coll $ra(collection1)
#@ 
#@   # _real_filter_collection silently returns in this error condition
#@   if {[catch {set coll_size [sizeof_collection $coll]}] || $coll_size <= 0} {
#@     return [list]
#@   }
#@ 
#@   if {$::sh_translate_direction_attribute == true} {
#@     set filter_expr [replace_direction $coll $ra(expression)]
#@   } else {
#@     set filter_expr $ra(expression)
#@   }
#@ 
#@   # if $ra(expression) is not empty but filter_expr is, collection is heterogrnous
#@   # and expression has "direction" as substring.  We have to walk through all objects
#@   if {[string length $filter_expr] == 0 && [string length $ra(expression)] != 0} {
#@     set part1 [format {_real_filter_collection %s %s } $regexp $nocase]
#@     set results ""
#@     set subclxn ""
#@     set subsize [expr [sizeof_collection $coll]/80 + 10]
#@     set counter 0
#@     foreach_in_collection obj $coll {
#@       incr counter
#@       set cmd [format {%s %s {%s}} $part1 $obj [replace_direction $obj $ra(expression)]]
#@       append_to_collection subclxn [uplevel #0 $cmd]
#@       if {[expr $counter % $subsize] == 0} {
#@         append_to_collection results $subclxn
#@         set subclxn ""
#@       }
#@     }
#@     if {[sizeof_collection $subclxn] != 0} {
#@       append_to_collection results $subclxn
#@     }
#@     return $results
#@   } else {
#@     set cmd [format {_real_filter_collection %s %s %s {%s}}                          $regexp $nocase $coll $filter_expr]
#@     return [uplevel #0 $cmd]
#@   }
#@ }
#@ define_proc_attributes filter_collection   -info " Filter a collection, resulting in new collection "   -permanent   -define_args {     {-regexp "Operators =~ and !~ use regular expressions" "" boolean {optional}}     {-nocase "Case insensitive string match" "" boolean {optional}}     {collection1 "Collection to filter" "collection1" string {required}}     {expression "Filter expression" "expression" string {required}}   }
#@ 
#@ }
#@ 
#@ ############################################
#@ # ppizarro: 12/2020
#@ # Fast Mode
#@ # ---> controled by "enable_fast_mode"
#@ # When variable enable_fast_mode is set to true other variables are set according
#@ # to values defined in ::fastMode::fast_mode_variables
#@ # ONLY the variables defined in the dict are changed.
#@ # we keep track of any changes by adding traces to those variables 
#@ #
#@ # -> All sub vars which form the fast mode var will be set to the correct fast mode values
#@ # -> Any attempt to change the value of the sub vars which form the fast_mode_var  to a non-default fast mode value, will be warned with appropriate message.
#@ # -> Any attempt to change the value of the sub vars which form the fast_mode_var to same value as fast mode, will be a no-op.
#@ #
#@ ############################################
#@ namespace eval ::fastMode {
#@   variable fastModeOrig [dict create]
#@ }
#@ 
#@ proc ::fastMode::createFastModeVar {} {
#@   set ::enable_fast_mode FALSE
#@   trace add variable ::enable_fast_mode write [list ::fastMode::fastModeChange $::enable_fast_mode]
#@   trace add variable ::enable_fast_mode unset ::fastMode::fastModeUnset
#@ }
#@ 
#@ proc ::fastMode::traceVars {} {
#@   dict for {varName value} $::fastMode::fast_mode_variables {
#@     trace add variable ::$varName write [list ::fastMode::tracedVarChange $varName]
#@   }
#@ }
#@ 
#@ proc ::fastMode::unTraceVars {} {
#@   dict for {varName value} $::fastMode::fast_mode_variables {
#@     trace remove variable ::$varName write [list ::fastMode::tracedVarChange $varName]
#@   }
#@ }
#@ 
#@ proc ::fastMode::tracedVarChange {oldValue varName empty op} {
#@   variable fastModeOrig
#@   #if new value is different than fastmode value
#@   if {[set ::$varName] != [dict get $::fastMode::fast_mode_variables $varName]} {
#@     #issue warning
#@     puts "Warning: Value [set ::$varName] for $varName is not part of FastMode"
#@     #remove from "reset values" -> fastModeOrig
#@     dict unset fastModeOrig $varName
#@   } else {
#@     #if value is the same, but it's not on the dict we need to re-add
#@     if {![dict exists fastModeOrig $varName]} {
#@       dict set fastModeOrig $varName $oldValue
#@     }
#@   }
#@   
#@ } 
#@ 
#@ proc ::fastMode::fastModeUnset {fastModevarName empty op} {
#@   #this is called by the unset trace
#@   #if unset, the intention is to disable fastmode 
#@   #we disable fast_mode
#@   ::fastMode::disableVars
#@   #and recreate and add traces to "enable_fast_mode" to always have the variable traced
#@   ::fastMode::createFastModeVar 
#@ }
#@ 
#@ proc ::fastMode::enableVars {} {
#@   variable fastModeOrig
#@   #foreach declared variable
#@   dict for {varName value} $::fastMode::fast_mode_variables {
#@     #store original value -> $varName $::$varName  -> testVal value
#@     if [info exists ::$varName] {
#@       dict set fastModeOrig $varName [set ::[set varName]]
#@     } else {
#@       dict set fastModeOrig $varName "__FASTMODE__UNSET__"
#@     }
#@     #set new value
#@     set ::$varName $value
#@   }
#@   ::fastMode::traceVars
#@ }
#@ 
#@ proc ::fastMode::disableVars {} {
#@   variable fastModeOrig
#@   ::fastMode::unTraceVars
#@   #foreach saved variable
#@   dict for {varName origValue} $fastModeOrig {
#@     #set new value
#@     if {$origValue eq "__FASTMODE__UNSET__"} {
#@       unset ::$varName
#@     } elseif {$origValue} {
#@       set ::$varName "TRUE"
#@     } else {
#@       set ::$varName "FALSE"
#@     }
#@     dict unset fastModeOrig $varName
#@   }
#@ }
#@ 
#@ proc ::fastMode::fastModeChange {origValue fastModevarName empty op} {
#@   if { ![string is boolean [set ::$fastModevarName]] } {
#@     puts "Value for $fastModevarName is not a boolean, please use TRUE or FALSE"
#@     set ::$fastModevarName $origValue 
#@   }
#@   #if enabled
#@   if {[set ::$fastModevarName]} {
#@     ::fastMode::enableVars
#@   } else {
#@     ::fastMode::disableVars
#@   }
#@ }
#@ 
#@ #this is to avoid double sourcing, just safer operation
#@ if {![info exists ::fastMode::sourced] || ! $::fastMode::sourced} { 
#@   set ::fastMode::sourced true
#@ #these are the defined fast_mode_variables and their values
#@   set ::fastMode::fast_mode_variables [dict create                 "all_regs_skip_dw_netlisting" TRUE                 "enable_connectivity_fanin_fanout" TRUE                 "ui_copy_design_fast_lookup" TRUE                 "no_netlist_collection_update_due_to_path_collection_change" TRUE                 "preserve_collections_in_compile" FALSE                 ]
#@   ::fastMode::createFastModeVar
#@ }
#@ 
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/.dc_procs.tcl

#@ 
#@ # Temporary fix for the LMC_HOME variable- set it to an empty string 
#@ 
#@ if { [catch {getenv LMC_HOME } __err ] != 0 } {
#@   setenv LMC_HOME ""
#@ }
#@ 
#@ 
#@ #
#@ #
#@ #       Site-Specific Variables
#@ #
#@ #       These are the variables that are most commonly changed at a
#@ #       specific site, either upon installation of the Synopsys software,
#@ #       or by specific engineers in their local .synopsys files.
#@ #
#@ #
#@ 
#@ # from the System Variable Group 
#@ set link_library  { * your_library.db }
#@ 
#@ set search_path [list . ${synopsys_root}/libraries/syn ${synopsys_root}/dw/syn_ver ${synopsys_root}/dw/sim_ver]
#@ set target_library  your_library.db
#@ set synthetic_library  ""
#@ set command_log_file  "./command.log"
#@ set designer  ""
#@ set company  ""
#@ set find_converts_name_lists  "false"
#@ 
#@ set symbol_library  your_library.sdb 
#@ 
#@ # Turn on Formality SVF recording
#@ if { $synopsys_program_name == "dc_shell"      ||      $synopsys_program_name == "de_shell"      ||      $synopsys_program_name == "design_vision" } { 
#@   set_svf -default default.svf
#@ }
#@ 
#@ # from the Schematic Variable Group 
#@ 
#@ # from the Plot Variable Group 
#@ # [froi] 07/06/2012: Remove old Design Analyzer plot_command variable
#@ #if { $sh_arch == "hp700" } {
#@ #  set plot_command "lp -d" 
#@ #} else {
#@ #  set plot_command "lpr -Plw" 
#@ #}
#@ 
#@ set view_command_log_file  "./view_command.log"
#@ 
#@ # from the View Variable group
#@ if { $sh_arch == "hp700" } {
#@    set text_print_command  "lp -d" 
#@ } else {
#@    set text_print_command  "lpr -Plw" 
#@ }
#@ #
#@ #       System Variable Group:
#@ #
#@ #       These variables are system-wide variables.
#@ #
#@ set arch_init_path ${synopsys_root}/${sh_arch}/motif/syn/uid
#@ set auto_link_disable  "false"
#@ set auto_link_options  "-all"
#@ set uniquify_naming_style  "%s_%d"
#@ set verbose_messages  "true"
#@ set echo_include_commands  "true"
#@ set svf_file_records_change_names_changes "true"
#@ set change_names_update_inst_tree   "true"
#@ set change_names_dont_change_bus_members false
#@ set default_name_rules ""
#@ #set tdrc_enable_clock_table_creation   "true"
#@ 
#@ #
#@ #       Compile Variable Group:
#@ #
#@ #       These variables affect the designs created by the COMPILE command.
#@ #
#@ set compile_assume_fully_decoded_three_state_busses   "false"
#@ set compile_no_new_cells_at_top_level   "false"
#@ set compile_dont_touch_annotated_cell_during_inplace_opt   "false"
#@ set compile_update_annotated_delays_during_inplace_opt  "true"
#@ set compile_instance_name_prefix   "U"
#@ set compile_instance_name_suffix   ""
#@ set compile_negative_logic_methodology   "false"
#@ set compile_disable_hierarchical_inverter_opt   "false"
#@ set compile_use_low_timing_effort   "false"
#@ set compile_fix_cell_degradation   "false"
#@ set compile_preserve_subdesign_interfaces   "false"
#@ set compile_enable_constant_propagation_with_no_boundary_opt   "true"
#@ set port_complement_naming_style   "%s_BAR"
#@ set compile_implementation_selection   "true"
#@ set compile_delete_unloaded_sequential_cells   "true"
#@ set reoptimize_design_changed_list_file_name   ""
#@ set compile_checkpoint_phases "false"
#@ set compile_cpu_limit 0.0
#@ set compile_log_format "  %elap_time %area %wns %tns %drc %endpoint";
#@ set compile_top_all_paths   "false"
#@ set compile_top_acs_partition "false"
#@ set default_port_connection_class "universal"
#@ set compile_hold_reduce_cell_count "false"
#@ set compile_retime_license_behavior "wait"
#@ set dont_touch_nets_with_size_only_cells "false"
#@ if { $synopsys_program_name == "dc_shell" && [shell_is_in_topographical_mode] } {
#@    set dct_prioritize_area_correlation "false"
#@    set compile_error_on_missing_physical_cells "false"
#@ }
#@ 
#@ set ldd_return_val 0
#@ if { [string compare $dc_shell_mode "default"] == 0 } {
#@   set ldd_script ${synopsys_root}/auxx/syn/scripts/list_duplicate_designs.dcsh
#@   alias list_duplicate_designs "include -quiet ldd_script; dc_shell_status = ldd_return_val "
#@ 
#@ }
#@ if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@   if {$synopsys_program_name != "dc_sms_shell"} {
#@     source ${synopsys_root}/auxx/syn/scripts/list_duplicate_designs.tcl
#@     # 9000784997: Do not log to command.log when sourcing .tbc files
#@     set prev_sh_source_logging [get_app_var sh_source_logging]
#@     set_app_var sh_source_logging 0
#@     source ${synopsys_root}/auxx/syn/scripts/analyze_datapath.tbc
#@     set_app_var sh_source_logging $prev_sh_source_logging
#@   }
#@ }
#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/scripts/list_duplicate_designs.tcl

#@ ####################################################################### 
#@ #
#@ #  list_duplicate_designs.tcl		21 Sept. 2006
#@ #
#@ #  List designs in dc_shell memory that have the same design name
#@ #
#@ #  COPYRIGHT (C) 2006, SYNOPSYS INC., ALL RIGHTS RESERVED.
#@ #
#@ #######################################################################
#@ 
#@ proc list_duplicate_designs { args } {
#@     parse_proc_arguments -args $args ra
#@ 
#@     # Get the list of duplicate designs
#@     set the_pid [pid]
#@     set rand_1 [expr int(rand() * 100000)]
#@     set temp_file_1 [format "/tmp/ldd_design_%s_%s" $the_pid $rand_1]
#@ 
#@     redirect $temp_file_1 { foreach_in_collection ldd_design [find design "*"] {
#@         echo [get_object_name $ldd_design]
#@     } }
#@ 
#@     set rand_2 [expr int(rand() * 100000)]
#@     set temp_file_2 [format "/tmp/ldd_design_%s_%s" $the_pid $rand_2]
#@ 
#@     sh sort $temp_file_1 | uniq -d | tee $temp_file_2
#@     file delete $temp_file_1 
#@ 
#@     # Report duplicates
#@     if { ! [file size $temp_file_2] } {
#@         echo [concat {No duplicate designs found.}]
#@         set ldd_return_val 0
#@     } else {
#@         set rand_3 [expr int(rand() * 100000)]
#@         set temp_file_3 [format "/tmp/ldd_design_%s_%s" $the_pid $rand_3]
#@         echo {Warning:  Multiple designs in memory with the same design name.}
#@         echo {}
#@         echo {   Design            File            Path}
#@         echo {   ------            ----            ----}
#@         list_designs -table > $temp_file_3
#@         echo [sh fgrep -f $temp_file_2 $temp_file_3 | sort | grep -v 'Design.*File.*Path']
#@         file delete $temp_file_3
#@         set ldd_return_val 1
#@     }
#@ 
#@     # Clean up
#@     file delete $temp_file_2
#@ 
#@     set list_duplicate_designs1 $ldd_return_val
#@ }
#@ 
#@ define_proc_attributes list_duplicate_designs     -info " List designs of same names"     -permanent     -define_args {
#@     }
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/scripts/list_duplicate_designs.tcl

#@ 
#@ 
#@ set compile_log_format "  %elap_time %area %wns %tns %drc %endpoint";
#@ 
#@ set compile_top_all_paths "false"
#@ alias compile_inplace_changed_list_file_name                 reoptimize_design_changed_list_file_name
#@ 
#@ #
#@ #  These variables affects compile, report_timing and report_constraints
#@ #  commands.
#@ #
#@ set enable_recovery_removal_arcs  "false"
#@ set timing_report_attributes {dont_touch dont_use map_only size_only ideal_net infeasible_paths}
#@ 
#@ #
#@ #       Multibit Variable Group:
#@ #
#@ #       These variables affect the multibit mapping functionality
#@ #
#@ 
#@ set bus_multiple_separator_style  ","
#@ set bus_multiple_name_separator_style  ",,"
#@ 
#@ #
#@ #       ILM Variable Group:
#@ #
#@ #       These variables affect Interface Logic Model functionality
#@ #
#@ 
#@ set ilm_ignore_percentage 25
#@ 
#@ #
#@ #       Estimator Variable Group:
#@ #
#@ #       These variables affect the designs created by the ESTIMATE command.
#@ #
#@ set estimate_resource_preference  "fast"
#@ alias est_resource_preference estimate_resource_preference
#@ set lbo_lfo_enable_at_pin_count   3
#@ set lbo_cells_in_regions   "false"
#@ 
#@ #     Synthetic Library Group:
#@ #
#@ #       These variable affect synthetic library processing.
#@ #
#@ set cache_dir_chmod_octal   "777"
#@ set cache_file_chmod_octal  "666"
#@ set cache_read   ""
#@ set cache_read_info  "false"
#@ set cache_write  ""
#@ set cache_write_info   "false"
#@ set synlib_dont_get_license  {}
#@ set synlib_library_list   {DW01 DW02 DW03 DW04 DW05 DW06 DW07}
#@ set synlib_wait_for_design_license {}
#@ set synlib_dwhomeip {}
#@ 
#@ #
#@ #       Insert_DFT Variable Group:
#@ #
#@ #set test_default_client_order [list]
#@ set insert_dft_clean_up "true"
#@ set insert_test_design_naming_style  "%s_test_%d"
#@ # /*insert_test_scan_chain_only_one_clock = "false"
#@ # Replace by command line option (star 17215) -- Denis Martin 28-Jan-93*/
#@ set test_clock_port_naming_style  "test_c%s"
#@ set test_scan_clock_a_port_naming_style  "test_sca%s"
#@ set test_scan_clock_b_port_naming_style  "test_scb%s"
#@ set test_scan_clock_port_naming_style   "test_sc%s"
#@ set test_scan_enable_inverted_port_naming_style   "test_sei%s"
#@ set test_scan_enable_port_naming_style   "test_se%s"
#@ set test_scan_in_port_naming_style   "test_si%s%s"
#@ set test_scan_out_port_naming_style  "test_so%s%s"
#@ set test_non_scan_clock_port_naming_style  "test_nsc_%s"
#@ set test_default_min_fault_coverage  95
#@ set test_dedicated_subdesign_scan_outs  "false"
#@ set test_disable_find_best_scan_out  "false"
#@ set test_dont_fix_constraint_violations  "false"
#@ set test_isolate_hier_scan_out  0
#@ set test_mode_port_naming_style  "test_mode%s"
#@ set test_mode_port_inverted_naming_style  "test_mode_i%s"
#@ set compile_dont_use_dedicated_scanout 1
#@ set test_mux_constant_si "false"
#@ 
#@ #
#@ #        Analyze_Scan Variable Group:
#@ #
#@ #     These variables affect the designs created by the PREVIEW_SCAN command.
#@ #
#@ set test_preview_scan_shows_cell_types  "false"
#@ set test_scan_link_so_lockup_key "l"
#@ set test_scan_link_wire_key  "w"
#@ set test_scan_segment_key  "s"
#@ set test_scan_true_key  "t"
#@ 
#@ #
#@ #        bsd Variable Group:
#@ 
#@ #        These variables affect the report generated by the check_bsd command
#@ #        and the BSDLout generated by the write_bsdl command.
#@ #
#@ set test_user_test_data_register_naming_style  "UTDR%d"
#@ 
#@ set test_user_defined_instruction_naming_style  "USER%d"
#@ 
#@ set test_bsdl_default_suffix_name  "bsdl"
#@ 
#@ set test_bsdl_max_line_length  80
#@ 
#@ set test_cc_ir_masked_bits 0
#@ 
#@ set test_cc_ir_value_of_masked_bits 0
#@ 
#@ set test_bsd_allow_tolerable_violations "false" 
#@ set test_bsd_optimize_control_cell "false" 
#@ set test_bsd_control_cell_drive_limit 0
#@ set test_bsd_manufacturer_id 0
#@ set test_bsd_part_number 0
#@ set test_bsd_version_number 0
#@ set bsd_max_in_switching_limit 60000
#@ set bsd_max_out_switching_limit 60000
#@ 
#@ #
#@ #        TestManager Variable Group:
#@ #
#@ #        These variables affect the TestManager methodology.
#@ #
#@ set multi_pass_test_generation  "false"
#@ 
#@ #
#@ #        TestSim Variable Group:
#@ #
#@ #        These variables affect the TestSim behavior.
#@ #
#@ # set testsim_print_stats_file  "true"
#@ 
#@ #      Test DRC Variable Group:
#@ #
#@ #        These variables affect the check_test command.
#@ # 
#@ set test_capture_clock_skew  "small_skew"
#@ set test_allow_clock_reconvergence  "true"
#@ set test_check_port_changes_in_capture  "true"
#@ set test_infer_slave_clock_pulse_after_capture "infer"
#@ 
#@ #
#@ #       Test Variable Group:
#@ #
#@ #       These variables affect the rtldrc, check_test, write_test_protocol
#@ #       and write_test command.
#@ #
#@ set test_default_delay  0.0
#@ set test_default_bidir_delay  0.0
#@ set test_default_strobe  40.0
#@ set test_default_strobe_width  0.0
#@ set test_default_period  100.0
#@ set test_stil_max_line_length 72 
#@ 
#@ #added for B-2008.09-place_opt-004 to disable this option in ICC
#@ 
#@ if { $synopsys_program_name != "icc_shell"} {
#@     set test_write_four_cycle_stil_protocol "false"
#@     set test_protocol_add_cycle "true"
#@     set test_stil_multiclock_capture_procedures "false"
#@     set write_test_new_translation_engine "false"
#@     set test_default_scan_style  "multiplexed_flip_flop"
#@     set test_jump_over_bufs_invs "true"
#@     set test_point_keep_hierarchy "false"
#@     set test_mux_constant_so "false"
#@     set test_use_test_models "false"
#@     set test_stil_netlist_format "db"
#@     group_variable  test  "test_protocol_add_cycle"
#@     group_variable  test  "test_write_four_cycle_stil_protocol"
#@     group_variable  test  "test_stil_multiclock_capture_procedures"
#@     group_variable  test  "test_default_scan_style"
#@     group_variable  preview_scan  "test_jump_over_bufs_invs"
#@     group_variable  insert_dft   "test_point_keep_hierarchy"
#@     group_variable  insert_dft  "test_mux_constant_so"
#@     group_variable  test  "test_stil_netlist_format"
#@ }
#@ set test_rtldrc_latch_check_style "default"
#@ set test_enable_capture_checks "true"
#@ set ctldb_use_old_prot_flow "false"
#@ set test_bsd_default_delay  0.0
#@ set test_bsd_default_bidir_delay  0.0
#@ set test_bsd_default_strobe  95.0
#@ set test_bsd_default_strobe_width  0.0
#@ 
#@ #
#@ #       Test Variable Group:
#@ #
#@ #       These variables affects the set_scan_state command.
#@ #
#@ 
#@ set compile_seqmap_identify_shift_registers_with_synchronous_logic_ascii false
#@ 
#@ #
#@ #       Write_Test Variable Group:
#@ #
#@ #       These variables affect output of the WRITE_TEST command.
#@ #
#@ set write_test_input_dont_care_value  "X"
#@ set write_test_vector_file_naming_style  "%s_%d.%s"
#@ set write_test_scan_check_file_naming_style   "%s_schk.%s"
#@ set write_test_pattern_set_naming_style  "TC_Syn_%d"
#@ set write_test_max_cycles  0
#@ set write_test_max_scan_patterns  0
#@ # /*retain "tssi_ascii" (equivalent to "tds") for backward compatability */
#@ set write_test_formats   {synopsys tssi_ascii tds verilog vhdl wgl}
#@ set write_test_include_scan_cell_info  "true"
#@ set write_test_round_timing_values "true"
#@ 
#@ 
#@ #
#@ #       Schematic and EDIF and Hdl Variable Groups:
#@ #
#@ #       These variables affect the schematics created by the
#@ #       create_schematic command, define the behavior of the
#@ #       DC system EDIF interface, and are for controlling hdl
#@ #       reading.
#@ #
#@ set bus_dimension_separator_style  {][}
#@ set bus_naming_style  {%s[%d]}
#@ 
#@ 
#@ #
#@ #       Schematic and EDIF Variable Groups:
#@ #
#@ #       These variables affect the schematics created by the
#@ #       create_schematic command and define the behavior of
#@ #       the DC system EDIF interface.
#@ #
#@ set bus_range_separator_style  ":"
#@ 
#@ 
#@ #
#@ # EDIF and Io Variable Groups:
#@ #
#@ # These variables define the behavior of the DC system EDIF interface and
#@ # define the behavior of the DC system interfaces, i.e. LSI, Mentor, TDL, SGE,# etc.
#@ 
#@ set bus_inference_descending_sort  "true"
#@ set bus_inference_style  ""
#@ set write_name_nets_same_as_ports  "false"
#@ #
#@ #       Schematic Variable Group:
#@ #
#@ #       These variables affect the schematics created by the
#@ #       create_schematic command.
#@ #
#@ set font_library  "1_25.font"
#@ set generic_symbol_library  "generic.sdb"
#@ 
#@ #
#@ #       Io Variable Group:
#@ #
#@ #       These variables define the behavior of the DC system
#@ #       interfaces, i.e. LSI, Mentor, TDL, SGE, etc.
#@ #
#@ #set db2sge_output_directory  ""
#@ #set db2sge_scale  "2"
#@ #set db2sge_overwrite   "true"
#@ #set db2sge_display_symbol_names  "false"
#@ 
#@ 
#@ #set db2sge_display_pin_names  "false"
#@ #set db2sge_display_instance_names   "false"
#@ #set db2sge_use_bustaps   "false"
#@ #set db2sge_use_compound_names   "true"
#@ #set db2sge_bit_type   "std_logic"
#@ #set db2sge_bit_vector_type   "std_logic_vector"
#@ #set db2sge_one_name   "'1'"
#@ #set db2sge_zero_name  "'0'"
#@ #set db2sge_unknown_name  "'X'"
#@ #set db2sge_target_xp  "false"
#@ #set db2sge_tcf_package_file  "synopsys_tcf.vhd"
#@ #set db2sge_use_lib_section  ""
#@ #set db2sge_script  ""
#@ #set db2sge_command  ""
#@ 
#@ # set equationout_and_sign  "*"
#@ # set equationout_or_sign  "+"
#@ # set equationout_postfix_negation  "true"
#@ 
#@ # # [wjchen] 2006/08/14: The following variables are obsoleted for DC simpilification.
#@ #set lsiin_net_name_prefix  "NET_"
#@ #set lsiout_inverter_cell  ""
#@ #set lsiout_upcase  "true"
#@ 
#@ #set mentor_bidirect_value  "INOUT"
#@ #set mentor_do_path  ""
#@ #set mentor_input_output_property_name  "PINTYPE"
#@ #set mentor_input_value  "IN"
#@ #set mentor_logic_one_value  "1SF"
#@ #set mentor_logic_zero_one_property_name  "INIT"
#@ #set mentor_logic_zero_value  "0SF"
#@ #set mentor_output_value  "OUT"
#@ #set mentor_primitive_property_name  "PRIMITIVE"
#@ #set mentor_primitive_property_value  "MODULE"
#@ #set mentor_reference_property_name  "COMP"
#@ #set mentor_search_path   ""
#@ #set mentor_write_symbols   "true"
#@ 
#@ ## [wjchen] 0606_simp
#@ #set pla_read_create_flip_flop   "false"
#@ #set tdlout_upcase   "true"
#@ 
#@ # # [wjchen] 2006/08/14: The following4 variables are obsoleted for DC simpilification.
#@ # set xnfout_constraints_per_endpoint   "50"
#@ # set xnfout_default_time_constraints   true
#@ # set xnfout_clock_attribute_style   "CLK_ONLY"
#@ # set xnfout_library_version  ""
#@ 
#@ # # [wjchen] 2006/08/11: The following 8 variables are obsoleted for DC simpilification.
#@ # set xnfin_family   "4000"
#@ # set xnfin_ignore_pins   "GTS GSR GR"
#@ # set xnfin_dff_reset_pin_name             "RD"
#@ # set xnfin_dff_set_pin_name               "SD"
#@ # set xnfin_dff_clock_enable_pin_name      "CE"
#@ # set xnfin_dff_data_pin_name              "D"
#@ # set xnfin_dff_clock_pin_name             "C"
#@ # set xnfin_dff_q_pin_name                 "Q"
#@ # 
#@ 
#@ #
#@ #       EDIF Variable Group:
#@ #
#@ #       These variables define the behavior of the DC system
#@ #       EDIF interface.
#@ #
#@ 
#@ ##[wjchen] 2006/08/24
#@ 
#@ # set bus_extraction_style   {%s[%d:%d]}
#@ 
#@ ##[wjchen] 2006/08/24
#@ #set edifin_autoconnect_offpageconnectors   "false"
#@ #set edifin_autoconnect_ports   "false"
#@ #set edifin_dc_script_flag   ""
#@ #set edifin_delete_empty_cells   "true"
#@ #set edifin_delete_ripper_cells   "true"
#@ #set edifin_ground_net_name   ""
#@ #set edifin_ground_net_property_name   ""
#@ #set edifin_ground_net_property_value   ""
#@ #set edifin_ground_port_name   ""
#@ #set edifin_instance_property_name    ""
#@ #set edifin_portinstance_disabled_property_name   ""
#@ #set edifin_portinstance_disabled_property_value   ""
#@ #set edifin_portinstance_property_name   ""
#@ #set edifin_power_net_name  ""
#@ #set edifin_power_net_property_name  ""
#@ #set edifin_power_net_property_value  ""
#@ #set edifin_power_port_name  ""
#@ #set edifin_use_identifier_in_rename  "false"
#@ #set edifin_view_identifier_property_name  ""
#@ #set edifin_lib_logic_1_symbol  ""
#@ #set edifin_lib_logic_0_symbol  ""
#@ #set edifin_lib_in_port_symbol  ""
#@ #set edifin_lib_out_port_symbol  ""
#@ #set edifin_lib_inout_port_symbol  ""
#@ #set edifin_lib_in_osc_symbol  ""
#@ #set edifin_lib_out_osc_symbol  ""
#@ #set edifin_lib_inout_osc_symbol  ""
#@ #set edifin_lib_mentor_netcon_symbol  ""
#@ #set edifin_lib_ripper_bits_property  ""
#@ #set edifin_lib_ripper_bus_end  ""
#@ #set edifin_lib_ripper_cell_name  ""
#@ #set edifin_lib_ripper_view_name  ""
#@ #set edifin_lib_route_grid  1024
#@ #set edifin_lib_templates  {}
#@ #set edifout_dc_script_flag  ""
#@ #set edifout_design_name  "Synopsys_edif"
#@ #set edifout_designs_library_name  "DESIGNS"
#@ #set edifout_display_instance_names  "false"
#@ #set edifout_display_net_names  "false"
#@ #set edifout_external  "true"
#@ #set edifout_external_graphic_view_name  "Graphic_representation"
#@ #set edifout_external_netlist_view_name  "Netlist_representation"
#@ #set edifout_external_schematic_view_name  "Schematic_representation"
#@ #set edifout_ground_name  "logic_0"
#@ #set edifout_ground_net_name  ""
#@ #set edifout_ground_net_property_name  ""
#@ #set edifout_ground_net_property_value  ""
#@ #set edifout_ground_pin_name  "logic_0_pin"
#@ #set edifout_ground_port_name  "GND"
#@ #set edifout_instance_property_name   ""
#@ #set edifout_instantiate_ports  "false"
#@ #set edifout_library_graphic_view_name  "Graphic_representation"
#@ #set edifout_library_netlist_view_name  "Netlist_representation"
#@ #set edifout_library_schematic_view_name  "Schematic_representation"
#@ #set edifout_merge_libraries  "false"
#@ #set edifout_multidimension_arrays  "false"
#@ #set edifout_name_oscs_different_from_ports  "false"
#@ #set edifout_name_rippers_same_as_wires  "false"
#@ #set edifout_netlist_only   "false"
#@ #set edifout_no_array   "false"
#@ #set edifout_numerical_array_members   "false"
#@ #set edifout_pin_direction_in_value   ""
#@ #set edifout_pin_direction_inout_value   ""
#@ #set edifout_pin_direction_out_value   ""
#@ #set edifout_pin_direction_property_name   ""
#@ #set edifout_pin_name_property_name   ""
#@ #set edifout_portinstance_disabled_property_name    ""
#@ #set edifout_portinstance_disabled_property_value    ""
#@ #set edifout_portinstance_property_name    ""
#@ #set edifout_power_and_ground_representation   "cell"
#@ #set edifout_power_name    "logic_1"
#@ #set edifout_power_net_name   ""
#@ #set edifout_power_net_property_name   ""
#@ #set edifout_power_net_property_value   ""
#@ #set edifout_power_pin_name    "logic_1_pin"
#@ #set edifout_power_port_name    "VDD"
#@ #set edifout_skip_port_implementations   "false"
#@ #set edifout_target_system   ""
#@ #set edifout_top_level_symbol   "true"
#@ #set edifout_translate_origin   ""
#@ #set edifout_unused_property_value   ""
#@ #set edifout_write_attributes   "false"
#@ #set edifout_write_constraints   "false"
#@ #set edifout_write_properties_list   {}
#@ #set read_name_mapping_nowarn_libraries   {}
#@ #set write_name_mapping_nowarn_libraries    {}
#@ 
#@ #
#@ #       Hdl and Vhdlio Variable Groups:
#@ #
#@ #       These variables are for controlling hdl reading, writing,
#@ #       and optimizing.
#@ #
#@ set hdlin_enable_upf_compatible_naming	"FALSE"
#@ set hdlin_auto_save_templates		"FALSE"
#@ set hdlin_generate_naming_style   	"%s_%d"
#@ set hdlin_enable_relative_placement     "rb"
#@ set hdlin_mux_rp_limit                  "128x4"
#@ set hdlin_generate_separator_style	"_"
#@ set hdlin_ignore_textio_constructs      "TRUE"
#@ set hdlin_infer_function_local_latches	"FALSE"
#@ set hdlin_infer_local_sync_enable_only	"FALSE"
#@ set hdlin_keep_signal_name		"all_driving"
#@ set hdlin_module_arch_name_splitting	"FALSE"
#@ set hdlin_preserve_sequential           "none"
#@ set hdlin_presto_net_name_prefix	"N"
#@ set hdlin_presto_cell_name_prefix	"C"
#@ set hdlin_strict_verilog_reader		"FALSE"
#@ set hdlin_prohibit_nontri_multiple_drivers  "TRUE"
#@ if { $synopsys_program_name == "de_shell" } { 
#@   set hdlin_elab_errors_deep		"TRUE"
#@ } else {
#@   set hdlin_elab_errors_deep		"FALSE"
#@ }
#@ set hdlin_mux_size_min			2
#@ set hdlin_subprogram_default_values	"FALSE"
#@ set hdlin_field_naming_style		"" 
#@ set hdlin_upcase_names            	"FALSE"
#@ set hdlin_sv_union_member_naming        "FALSE"
#@ set hdlin_enable_hier_map               "FALSE"
#@ set hdlin_sv_interface_only_modules     ""
#@ set hdlin_intermediate_file_method      "legacy"
#@ set hdlin_sv_enable_rtl_attributes      "FALSE"
#@ set hdlin_vhdl_std		        2008
#@ set hdlin_vhdl93_concat				"TRUE"
#@ set hdlin_vhdl_syntax_extensions	"FALSE"
#@ set hdlin_analyze_verbose_mode		0
#@ set hdlin_report_sequential_pruning	"FALSE"
#@ set hdlin_sv_enforce_standalone_generate_blocks "TRUE"
#@ set hdlin_vrlg_std                	2005
#@ set hdlin_sverilog_std                	2012
#@ set hdlin_while_loop_iterations   	4096	
#@ set hdlin_reporting_level        	"basic"
#@ set hdlin_autoread_verilog_extensions ".v"
#@ set hdlin_autoread_sverilog_extensions ".sv .sverilog"
#@ set hdlin_autoread_vhdl_extensions ".vhd .vhdl"
#@ set hdlin_autoread_exclude_extensions ""
#@ 
#@ set bus_minus_style   "-%d"
#@ set hdlin_latch_always_async_set_reset   FALSE
#@ set hdlin_ff_always_sync_set_reset   FALSE
#@ set hdlin_ff_always_async_set_reset   TRUE
#@ set hdlin_always_fsm_complete   FALSE
#@ set hdlin_failsafe_fsm   FALSE
#@ set hdlin_check_input_netlist   FALSE
#@ set hdlin_check_no_latch   FALSE
#@ set hdlin_mux_for_array_read_sparseness_limit 90
#@ set hdlin_tic_tic_discards_whitespace  FALSE
#@ set hdlin_infer_mux   "default"
#@ set hdlin_mux_oversize_ratio   100
#@ set hdlin_mux_size_limit   32
#@ set hdlin_mux_size_only    1
#@ set hdlin_infer_multibit   "default_none"
#@ set hdlin_enable_rtldrc_info "false"
#@ set hdlin_enable_ieee_1735_support "true"
#@ set hdlin_interface_port_ABI 3
#@ set hdlin_interface_port_downto "FALSE"
#@ set hdlin_shorten_long_module_name "false"
#@ set hdlin_module_name_limit 256
#@ set hdlin_enable_assertions "FALSE"
#@ set hdlin_enable_configurations "FALSE"
#@ set hdlin_sv_blackbox_modules ""
#@ set hdlin_sv_tokens "FALSE"
#@ set hdlin_enable_persistent_macros "FALSE"
#@ set hdlin_persistent_macros_filename "syn_auto_generated_macro_file.sv"
#@ set hdlin_sv_packages "dont_chain"
#@ set hdlin_verification_priority "FALSE"
#@ set hdlin_enable_elaborate_ref_linking "FALSE"
#@ set hdlin_enable_hier_naming "FALSE"
#@ set hdlin_enable_elaborate_update "true"
#@ set hdlin_vhdl_mixed_language_instantiation "FALSE"
#@ set hdlin_netlist_unloaded_signals "FALSE"
#@ set hdl_preferred_license   ""
#@ set hdl_keep_licenses   "true"
#@ set hlo_resource_allocation   "constraint_driven"
#@ set sdfout_top_instance_name   ""
#@ set sdfout_time_scale   1.0
#@ set sdfout_min_rise_net_delay   0.
#@ set sdfout_min_fall_net_delay   0.
#@ set sdfout_min_rise_cell_delay   0.
#@ set sdfout_min_fall_cell_delay   0.
#@ set sdfout_write_to_output   "false"
#@ set sdfout_allow_non_positive_constraints   "false"
#@ set sdfin_top_instance_name   ""
#@ set sdfin_min_rise_net_delay   0.
#@ set sdfin_min_fall_net_delay   0. 
#@ set sdfin_min_rise_cell_delay   0.
#@ set sdfin_min_fall_cell_delay   0.
#@ set sdfin_rise_net_delay_type   "maximum"
#@ set sdfin_fall_net_delay_type   "maximum"
#@ set sdfin_rise_cell_delay_type   "maximum"
#@ set sdfin_fall_cell_delay_type   "maximum"
#@ set site_info_file ${synopsys_root}/admin/license/site_info
#@ if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@   alias site_info sh cat $site_info_file
#@ } else {
#@   alias site_info "sh cat site_info_file"
#@ }
#@ set template_naming_style   "%s_%p"
#@ set template_parameter_style   "%s%d"
#@ set template_separator_style   "_"
#@ set verilogout_equation "false" 
#@ set verilogout_ignore_case   "false"
#@ set verilogout_no_tri   "false"
#@ set verilogout_inout_is_in   "false"
#@ set verilogout_single_bit   "false"
#@ set verilogout_higher_designs_first   "FALSE"
#@ # set verilogout_levelize   "FALSE"
#@ set verilogout_include_files   {}
#@ set verilogout_unconnected_prefix   "SYNOPSYS_UNCONNECTED_"
#@ set verilogout_show_unconnected_pins   "FALSE"
#@ set verilogout_no_negative_index   "FALSE"
#@ #set enable_2003.03_verilog_reader TRUE 
#@ # to have a net instead of 1'b0 and 1'b1 in inouts:
#@ set verilogout_indirect_inout_connection "FALSE"
#@ 
#@ # set vhdlout_architecture_name   "SYN_%a_%u"
#@ set vhdlout_bit_type   "std_logic"
#@ # set vhdlout_bit_type_resolved   "TRUE"
#@ set vhdlout_bit_vector_type   "std_logic_vector"
#@ # set vhdlout_conversion_functions   {}
#@ # set vhdlout_dont_write_types   "FALSE"
#@ set vhdlout_equations   "FALSE"
#@ set vhdlout_one_name   "'1'"
#@ set vhdlout_package_naming_style   "CONV_PACK_%d"
#@ set vhdlout_preserve_hierarchical_types   "VECTOR"
#@ set vhdlout_separate_scan_in   "FALSE"
#@ set vhdlout_single_bit   "USER"
#@ set vhdlout_target_simulator   ""
#@ set vhdlout_three_state_name   "'Z'"
#@ set vhdlout_three_state_res_func   ""
#@ # set vhdlout_time_scale   1.0
#@ set vhdlout_top_configuration_arch_name   "A"
#@ set vhdlout_top_configuration_entity_name   "E"
#@ set vhdlout_top_configuration_name  "CFG_TB_E"
#@ set vhdlout_unknown_name   "'X'"
#@ set vhdlout_upcase   "FALSE"
#@ set vhdlout_use_packages   {IEEE.std_logic_1164}
#@ set vhdlout_wired_and_res_func   ""
#@ set vhdlout_wired_or_res_func   ""
#@ set vhdlout_write_architecture   "TRUE"
#@ set vhdlout_write_components   "TRUE"
#@ set vhdlout_write_entity   "TRUE"
#@ set vhdlout_write_top_configuration   "FALSE"
#@ # set vhdlout_synthesis_off   "TRUE"
#@ set vhdlout_zero_name   "'0'"
#@ #set vhdlout_levelize   "FALSE"
#@ set vhdlout_dont_create_dummy_nets   "FALSE"
#@ set vhdlout_follow_vector_direction   "TRUE"
#@ 
#@ 
#@ # vhdl netlist reader variables 
#@ set enable_vhdl_netlist_reader "FALSE"
#@ 
#@ # variables pertaining to VHDL library generation 
#@ set vhdllib_timing_mesg   "true"
#@ set vhdllib_timing_xgen   "false"
#@ set vhdllib_timing_checks   "true"
#@ set vhdllib_negative_constraint   "false"
#@ set vhdllib_glitch_handle   "true"
#@ set vhdllib_pulse_handle   "use_vhdllib_glitch_handle"
#@ # /*vhdllib_architecture = {FTBM, UDSM, FTSM, FTGS, VITAL}; */
#@ set vhdllib_architecture   {VITAL}
#@ set vhdllib_tb_compare   0
#@ set vhdllib_tb_x_eq_dontcare   FALSE
#@ set vhdllib_logic_system   "ieee-1164"
#@ set vhdllib_logical_name   ""
#@ 
#@ # variables pertaining to technology library processing 
#@ set read_db_lib_warnings   FALSE
#@ set read_translate_msff    TRUE
#@ set libgen_max_differences   -1
#@ 
#@ #
#@ # Gui Variable Group
#@ #  used for design_vision and psyn_gui
#@ #
#@ set gui_auto_start 0
#@ set gui_start_option_no_windows 0
#@ group_variable  gui_variables  "gui_auto_start" 
#@ group_variable  gui_variables  "gui_start_option_no_windows"
#@ 
#@ #
#@ # If you like emacs, uncomment the next line 
#@ # set text_editor_command  "emacs -fn 8x13 %s &" ; 
#@ 
#@ # You can delete pairs from this list, but you can't add new ones
#@ # unless you also update the UIL files.  So, customers can not add
#@ # dialogs to this list, only Synopsys can do that.
#@ #
#@ set view_independent_dialogs   { "test_report"    " Test Reports "                              "report_print"   " Report "                              "report_options" " Report Options "                              "report_win"     " Report Output "                              "manual_page"    " Manual Page " } 
#@ 
#@ # if color Silicon Graphics workstation 
#@ if { [info exists x11_vendor_string] && [info exists x11_is_color]} {
#@   if {  $x11_vendor_string == "Silicon" && $x11_is_color == "true" } {
#@     set x11_set_cursor_foreground "magenta" 
#@     set view_use_small_cursor "true"
#@     set view_set_selecting_color "white"
#@   } 
#@ } 
#@ 
#@ # if running on an Apollo machine 
#@ set found_x11_vendor_string_apollo 0
#@ set found_arch_apollo 0
#@ if { [info exists x11_vendor_string]} {
#@   if { $x11_vendor_string == "Apollo "} {
#@     set found_x11_vendor_string_apollo 1
#@   }
#@ }
#@ if { [info exists arch]} {
#@   if { $arch == "apollo"} {
#@     set found_arch_apollo 1
#@   }
#@ }
#@ if { $found_x11_vendor_string_apollo == 1 || $found_arch_apollo == 1} {
#@   set enable_page_mode  "false"
#@ } else {
#@   set enable_page_mode  "true"
#@ }
#@ 
#@ # don't work around this bug on the Apollo 
#@ if { $found_x11_vendor_string_apollo == 1} {
#@   set view_extend_thick_lines "false"
#@ } else {
#@   set view_extend_thick_lines "true" 
#@ }
#@ 
#@ #
#@ #        Suffix Variable Group:
#@ #
#@ #        Suffixes recognized by the Design Analyzer menu in file choices
#@ #
#@ if { $synopsys_program_name == "design_vision" || $synopsys_program_name == "psyn_gui" } { 
#@   # For star 93040 do NOT include NET in list, 108991 : pdb suffix added
#@   set view_read_file_suffix    {db gdb sdb pdb edif eqn fnc lsi mif pla st tdl v vhd vhdl xnf}
#@ } else {
#@   set view_read_file_suffix    {db gdb sdb edif eqn fnc lsi mif NET pla st tdl v vhd vhdl xnf} 
#@ }
#@ 
#@ set view_analyze_file_suffix    {v vhd vhdl} 
#@ set view_write_file_suffix   {gdb db sdb do edif eqn fnc lsi NET neted pla st tdl v vhd vhdl xnf} 
#@ set view_execute_script_suffix   {.script .scr .dcs .dcv .dc .con} 
#@ set view_arch_types   {sparcOS5 hpux10 rs6000 sgimips} 
#@ 
#@ #
#@ #        links_to_layout Variable Group:
#@ #
#@ #        These variables affect the read_timing, write_timing
#@ #        set_annotated_delay, compile, create_wire_load and reoptimize_design
#@ #        commands.
#@ #
#@ if {$synopsys_program_name != "dc_sms_shell"} {
#@   set auto_wire_load_selection   "true" 
#@   set compile_create_wire_load_table   "false" 
#@ }
#@ set rtl_load_resistance_factor 0.0
#@ 
#@ #      power Variable Group:
#@ #
#@ #      These variables affect the behavior of power optimization and analysis.
#@ #
#@ 
#@ set power_keep_license_after_power_commands   "false"
#@ set power_rtl_saif_file                       "power_rtl.saif"
#@ set power_sdpd_saif_file                      "power_sdpd.saif"
#@ set power_preserve_rtl_hier_names             "false"
#@ set power_do_not_size_icg_cells               "true"
#@ set power_hdlc_do_not_split_cg_cells          "false"
#@ set power_cg_flatten                          "false"
#@ set power_opto_extra_high_dynamic_power_effort "false"
#@ set power_default_static_probability          0.5
#@ set power_default_toggle_rate                 0.1
#@ set power_default_toggle_rate_type            "fastest_clock"
#@ set power_model_preference                    "nlpm"
#@ set power_sa_propagation_effort               "low"
#@ set power_sa_propagation_verbose              "false"
#@ set power_fix_sdpd_annotation                 "true"
#@ set power_fix_sdpd_annotation_verbose         "false"
#@ set power_sdpd_message_tolerance              0.00001
#@ set do_operand_isolation                      "false"
#@ set power_cg_module_naming_style              ""
#@ set power_cg_cell_naming_style                ""
#@ set power_cg_gated_clock_net_naming_style     ""
#@ set power_rclock_use_asynch_inputs            "false"
#@ set power_rclock_inputs_use_clocks_fanout     "true"
#@ set power_rclock_unrelated_use_fastest        "true"
#@ set power_lib2saif_rise_fall_pd               "false"
#@ set power_min_internal_power_threshold        ""
#@ 
#@ 
#@ # SystemC related variables
#@ set systemcout_levelize "true"
#@ set systemcout_debug_mode "false"
#@ 
#@ # ACS Variables
#@ if { [info exists acs_work_dir] } {
#@   set acs_area_report_suffix                  "area"
#@   set acs_autopart_max_area                   "0.0"
#@   set acs_autopart_max_percent                "0.0"
#@   set acs_budgeted_cstr_suffix                "con"
#@   set acs_compile_script_suffix               "autoscr"
#@   set acs_constraint_file_suffix              "con"
#@   set acs_cstr_report_suffix                  "cstr"
#@   set acs_db_suffix                           "db"
#@   set acs_dc_exec                             ""
#@   set acs_default_pass_name                   "pass"
#@   set acs_exclude_extensions                  {}
#@   set acs_exclude_list                        [list $synopsys_root]
#@   set acs_global_user_compile_strategy_script "default"
#@   set acs_hdl_verilog_define_list             {}
#@   set acs_hdl_source                          {}
#@   set acs_lic_wait                              0
#@   set acs_log_file_suffix                     "log"
#@   set acs_make_args                           "set acs_make_args" 
#@   set acs_make_exec                           "gmake"
#@   set acs_makefile_name                       "Makefile"
#@   set acs_num_parallel_jobs                     1
#@   set acs_override_report_suffix              "report"
#@   set acs_override_script_suffix              "scr"
#@   set acs_qor_report_suffix                   "qor"
#@   set acs_timing_report_suffix                "tim"
#@   set acs_use_autopartition                   "false"
#@   set acs_use_default_delays                  "false"
#@   set acs_user_budgeting_script               "budget.scr"
#@   set acs_user_compile_strategy_script_suffix "compile"
#@   set acs_verilog_extensions                  {.v}
#@   set acs_vhdl_extensions                     {.vhd}
#@   set acs_work_dir                            [pwd]
#@   set check_error_list [list         CMD-004 CMD-006 CMD-007 CMD-008 CMD-009 CMD-010 CMD-011 CMD-012         CMD-014 CMD-015 CMD-016 CMD-019 CMD-026 CMD-031 CMD-037         DB-1         DCSH-11         DES-001 	ACS-193         FILE-1 FILE-2 FILE-3 FILE-4         LINK-7 LINT-7 LINT-20 LNK-023         OPT-100 OPT-101 OPT-102 OPT-114 OPT-124 OPT-127 OPT-128 OPT-155 	OPT-157 OPT-181 OPT-462         UI-11 UI-14 UI-15 UI-16 UI-17 UI-19 UI-20 UI-21 UI-22 UI-23 UI-40         UI-41          UID-4 UID-6 UID-7 UID-8 UID-9 UID-13 UID-14 UID-15 UID-19 UID-20         UID-25 UID-27 UID-28 UID-29 UID-30 UID-32 UID-58 UID-87 UID-103         UID-109 UID-270  UID-272 UID-403 UID-440 UID-444          UIO-2 UIO-3 UIO-4 UIO-25 UIO-65 UIO-66 UIO-75 UIO-94 UIO-95         EQN-6 EQN-11 EQN-15 EQN-16 EQN-18 EQN-20       ]
#@   set ilm_preserve_core_constraints                       "false"
#@ }
#@ 
#@ #
#@ #
#@ #        DesignTime Variable Group
#@ #
#@ #        The variables which affect the DesignTime timing engine
#@ #
#@ 
#@ set case_analysis_log_file ""
#@ set case_analysis_sequential_propagate "false"
#@ set create_clock_no_input_delay "false"
#@ set disable_auto_time_borrow "false"
#@ set disable_case_analysis "false"
#@ set disable_conditional_mode_analysis "false"
#@ set disable_library_transition_degradation "false"
#@ set dont_bind_unused_pins_to_logic_constant "false"
#@ set enable_slew_degradation "true"
#@ set high_fanout_net_pin_capacitance 1.000000
#@ set high_fanout_net_threshold 1000
#@ set lib_thresholds_per_lib "true"
#@ set rc_adjust_rd_when_less_than_rnet "true"
#@ set rc_ceff_delay_min_diff_ps 0.250000
#@ set rc_degrade_min_slew_when_rd_less_than_rnet "false"
#@ set rc_driver_model_max_error_pct 0.160000
#@ set rc_filter_rd_less_than_rnet "true"
#@ set rc_input_threshold_pct_fall 50.000000
#@ set rc_input_threshold_pct_rise 50.000000
#@ set rc_output_threshold_pct_fall 50.000000
#@ set rc_output_threshold_pct_rise 50.000000
#@ set rc_rd_less_than_rnet_threshold 0.450000
#@ set rc_slew_derate_from_library 1.000000
#@ set rc_slew_lower_threshold_pct_fall 20.000000
#@ set rc_slew_lower_threshold_pct_rise 20.000000
#@ set rc_slew_upper_threshold_pct_fall 80.000000
#@ set rc_slew_upper_threshold_pct_rise 80.000000
#@ set timing_disable_cond_default_arcs "false"
#@ #timing_enable_multiple_clocks_per_reg is on by default
#@ #set timing_enable_multiple_clocks_per_reg "false"
#@ set timing_report_attributes {dont_touch dont_use map_only size_only ideal_net infeasible_paths}
#@ set timing_self_loops_no_skew "false"
#@ set when_analysis_permitted "true"
#@ set when_analysis_without_case_analysis "false"
#@ 
#@ 
#@ #
#@ #        Variable Group Definitions:
#@ #
#@ #        The group_variable() command groups variables for display
#@ #        in the "File/Defaults" dialog and defines groups of variables
#@ #        for the list() command.
#@ #
#@ 
#@ set enable_instances_in_report_net   "true"
#@ # Set report options env variables
#@ set view_report_interactive     "true"
#@ set view_report_output2file     "false"
#@ set view_report_append          "true"
#@ 
#@ if { $synopsys_program_name != "ptxr" } {
#@ 
#@   group_variable  report_variables  "enable_instances_in_report_net" 
#@   group_variable  report_variables  "view_report_interactive"
#@   group_variable  report_variables  "view_report_output2file"
#@   group_variable  report_variables  "view_report_append"
#@ 
#@   # "links_to_layout" variables are used by multiple commands 
#@   # auto_wire_load_selection is also in the "compile" variable group. 
#@   group_variable  links_to_layout  "auto_wire_load_selection" 
#@ 
#@   # variables starting with "compile" are also in the compile variable group 
#@   group_variable  links_to_layout  "compile_dont_touch_annotated_cell_during_inplace_opt" 
#@ 
#@   group_variable  links_to_layout  "compile_update_annotated_delays_during_inplace_opt" 
#@   group_variable  links_to_layout  "compile_create_wire_load_table" 
#@ 
#@   group_variable  links_to_layout  "reoptimize_design_changed_list_file_name" 
#@   group_variable  links_to_layout  "sdfout_allow_non_positive_constraints" 
#@ 
#@ }	;# $synopsys_program_name != "ptxr"
#@ 
#@ #
#@ # to find the XErrorDB and XKeySymDB for X11 file 
#@ set motif_files ${synopsys_root}/admin/setup
#@ # set filename for logging input file 
#@ set filename_log_file   "filenames.log"  
#@ # whether to delete the filename log after the normal exits 
#@ set exit_delete_filename_log_file   "true"
#@ 
#@ # executable to fire off RTLA/BCV 
#@ set xterm_executable   "xterm"
#@ 
#@ if { $synopsys_program_name != "ptxr" } {
#@ 
#@   # "system" variables are used by multiple commands 
#@   group_variable  system  auto_link_disable 
#@   group_variable  system  auto_link_options 
#@   group_variable  system  command_log_file 
#@   group_variable  system  company  
#@   group_variable  system  compatibility_version 
#@ 
#@   if { [string compare $dc_shell_mode "default"] == 0 } {
#@     group_variable  system  "current_design"  
#@     group_variable  system  "current_instance" 
#@     group_variable  system  "dc_shell_status"  
#@   } else {
#@     set current_design   ""
#@     set current_instance ""
#@     group_variable  system  "current_design"  
#@     group_variable  system  "current_instance" 
#@   }
#@ 
#@   group_variable  system  "designer"  
#@   group_variable  system  "echo_include_commands"  
#@   group_variable  system  "enable_page_mode"  
#@   group_variable  system  "change_names_update_inst_tree"  
#@   group_variable  system  "change_names_dont_change_bus_members"  
#@   group_variable  system  "default_name_rules"  
#@   group_variable  system  "verbose_messages" 
#@   group_variable  system  "link_library"  
#@   group_variable  system  "link_force_case"  
#@   group_variable  system  "search_path"  
#@   group_variable  system  "synthetic_library"  
#@   group_variable  system  "target_library"  
#@   group_variable  system  "uniquify_naming_style"  
#@   group_variable  system  "suppress_errors"  
#@   group_variable  system  "find_converts_name_lists" 
#@   group_variable  system  "filename_log_file" 
#@   group_variable  system  "exit_delete_filename_log_file" 
#@   group_variable  system  "syntax_check_status" 
#@   group_variable  system  "context_check_status" 
#@ 
#@   #/* "compile" variables are used by the compile command */
#@   group_variable  compile  "compile_assume_fully_decoded_three_state_busses"  
#@   group_variable  compile  "compile_no_new_cells_at_top_level"  
#@   group_variable  compile  "compile_dont_touch_annotated_cell_during_inplace_opt"
#@   group_variable  compile  "reoptimize_design_changed_list_file_name" 
#@   group_variable  compile  "compile_create_wire_load_table" 
#@   group_variable  compile  "compile_update_annotated_delays_during_inplace_opt"
#@   group_variable  compile  "compile_instance_name_prefix"  
#@   group_variable  compile  "compile_instance_name_suffix"  
#@   group_variable  compile  "compile_negative_logic_methodology"  
#@   group_variable  compile  "compile_disable_hierarchical_inverter_opt" 
#@ 
#@   group_variable  compile  "port_complement_naming_style"  
#@   group_variable  compile  "auto_wire_load_selection"  
#@   group_variable  compile  "rtl_load_resistance_factor"
#@   group_variable  compile  "compile_implementation_selection"  
#@   group_variable  compile  "compile_use_low_timing_effort"  
#@   group_variable  compile  "compile_fix_cell_degradation"  
#@   group_variable  compile  "compile_preserve_subdesign_interfaces" 
#@   group_variable  compile  "compile_enable_constant_propagation_with_no_boundary_opt"
#@   group_variable  compile  "compile_delete_unloaded_sequential_cells" 
#@   group_variable  compile  "enable_recovery_removal_arcs" 
#@   group_variable  compile  "compile_checkpoint_phases"
#@   group_variable  compile  "compile_cpu_limit"
#@   group_variable  compile  "compile_top_all_paths"  
#@   group_variable  compile  "compile_top_all_paths"
#@   group_variable  compile  "compile_top_acs_partition"
#@   group_variable  compile  "default_port_connection_class"
#@   group_variable  compile  "compile_retime_license_behavior"
#@   group_variable  compile  "dont_touch_nets_with_size_only_cells"
#@   group_variable  compile  "compile_seqmap_no_scan_cell"
#@ 
#@   if { $synopsys_program_name == "dc_shell" && [shell_is_in_topographical_mode] } {
#@     group_variable  compile  "dct_prioritize_area_correlation"
#@     group_variable  compile  "compile_error_on_missing_physical_cells"
#@   }
#@ 
#@   # "multibit" variables are used by the the multibit mapping functionality 
#@ 
#@   group_variable  multibit  "bus_multiple_separator_style" 
#@ 
#@   # "ilm" variables are used by Interface Logic Model functionality 
#@ 
#@   group_variable  ilm  "ilm_ignore_percentage" 
#@ 
#@   # "estimate" variables are used by the estimate command 
#@   # The estimate command also recognizes the "compile" variables. 
#@   group_variable  estimate  "estimate_resource_preference"  
#@ 
#@   # "synthetic_library" variables 
#@   group_variable  synlib  "cache_dir_chmod_octal"  
#@   group_variable  synlib  "cache_file_chmod_octal"  
#@   group_variable  synlib  "cache_read"  
#@   group_variable  synlib  "cache_read_info"  
#@   group_variable  synlib  "cache_write"  
#@   group_variable  synlib  "cache_write_info"  
#@   group_variable  synlib  "synlib_dont_get_license"  
#@   group_variable  synlib  "synlib_wait_for_design_license"
#@   group_variable  synlib  "synthetic_library"
#@ 
#@   # "insert_dft" variables are used by the insert_dft and preview_dft commands
#@   #group_variable insert_dft   "test_default_client_order"
#@   group_variable  insert_dft   "insert_dft_clean_up"
#@   group_variable  insert_dft  "insert_test_design_naming_style"  
#@   group_variable  insert_dft  "test_clock_port_naming_style"  
#@   group_variable  insert_dft  "test_default_min_fault_coverage" 
#@   group_variable  insert_dft  "test_scan_clock_a_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_clock_b_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_clock_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_enable_inverted_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_enable_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_in_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_out_port_naming_style"  
#@   group_variable  insert_dft  "test_non_scan_clock_port_naming_style" 
#@   group_variable  insert_dft  "test_dedicated_subdesign_scan_outs" 
#@   group_variable  insert_dft  "test_disable_find_best_scan_out" 
#@   group_variable  insert_dft  "test_dont_fix_constraint_violations" 
#@   group_variable  insert_dft  "test_isolate_hier_scan_out" 
#@   group_variable  insert_dft  "test_mode_port_naming_style" 
#@   group_variable  insert_dft  "test_mode_port_inverted_naming_style" 
#@   group_variable  insert_dft  "compile_dont_use_dedicated_scanout" 
#@   group_variable  insert_dft  "test_mux_constant_si" 
#@ 
#@   # "preview_scan" variables are used by the preview_scan command 
#@   group_variable preview_scan "test_preview_scan_shows_cell_types" 
#@   group_variable  preview_scan  "test_scan_link_so_lockup_key" 
#@   group_variable  preview_scan  "test_scan_link_wire_key" 
#@   group_variable  preview_scan  "test_scan_segment_key" 
#@   group_variable  preview_scan  "test_scan_true_key" 
#@ 
#@   # "bsd" variables are used by the check_bsd and write_bsdl commands 
#@   group_variable  bsd  "test_user_test_data_register_naming_style" 
#@   group_variable  bsd  "test_user_defined_instruction_naming_style" 
#@   group_variable  bsd  "test_bsdl_default_suffix_name" 
#@   group_variable  bsd  "test_bsdl_max_line_length" 
#@   group_variable  bsd  "test_cc_ir_masked_bits" 
#@   group_variable  bsd  "test_cc_ir_value_of_masked_bits" 
#@ 
#@   group_variable  bsd  "test_bsd_allow_tolerable_violations" 
#@   group_variable  bsd  "test_bsd_optimize_control_cell" 
#@   group_variable  bsd  "test_bsd_control_cell_drive_limit" 
#@   group_variable  bsd  "test_bsd_manufacturer_id" 
#@   group_variable  bsd  "test_bsd_part_number" 
#@   group_variable  bsd  "test_bsd_version_number" 
#@   group_variable  bsd  "bsd_max_in_switching_limit" 
#@   group_variable  bsd  "bsd_max_out_switching_limit" 
#@ 
#@   # testmanager variables 
#@   group_variable  testmanager  "multi_pass_test_generation"  
#@ 
#@   # "testsim" variables 
#@   # group_variable  testsim  "testsim_print_stats_file"  
#@ 
#@   # "test" variables 
#@   group_variable  test  "test_default_bidir_delay" 
#@   group_variable  test  "test_default_delay" 
#@   group_variable  test  "test_default_period" 
#@   group_variable  test  "test_default_strobe" 
#@   group_variable  test  "test_default_strobe_width" 
#@   group_variable  test  "test_capture_clock_skew" 
#@   group_variable  test  "test_allow_clock_reconvergence" 
#@   group_variable  test  "test_check_port_changes_in_capture" 
#@   group_variable  test  "test_stil_max_line_length"
#@   group_variable  test  "test_infer_slave_clock_pulse_after_capture"
#@   group_variable  test  "test_rtldrc_latch_check_style"
#@   group_variable  test  "test_enable_capture_checks"
#@ 
#@   # "write_test" variables are used by the write_test command 
#@   group_variable  write_test  "write_test_formats" 
#@   group_variable  write_test  "write_test_include_scan_cell_info" 
#@   group_variable  write_test  "write_test_input_dont_care_value" 
#@   group_variable  write_test  "write_test_max_cycles" 
#@   group_variable  write_test  "write_test_max_scan_patterns" 
#@   group_variable  write_test  "write_test_pattern_set_naming_style" 
#@   group_variable  write_test  "write_test_scan_check_file_naming_style" 
#@   group_variable  write_test  "write_test_vector_file_naming_style" 
#@   group_variable  write_test  "write_test_round_timing_values" 
#@ 
#@   group_variable  view  "test_design_analyzer_uses_insert_scan"
#@ 
#@   # "io" variables are used by the read, read_lib, db2sge and write commands 
#@   group_variable  io  "bus_inference_descending_sort"
#@   group_variable  io  "bus_inference_style"
#@   #group_variable  io  "db2sge_output_directory"
#@   #group_variable  io  "db2sge_scale"
#@   #group_variable  io  "db2sge_overwrite"
#@   #group_variable  io  "db2sge_display_symbol_names"
#@   #group_variable  io  "db2sge_display_pin_names"
#@   #group_variable  io  "db2sge_display_instance_names"
#@   #group_variable  io  "db2sge_use_bustaps"
#@   #group_variable  io  "db2sge_use_compound_names"
#@   #group_variable  io  "db2sge_bit_type"
#@   #group_variable  io  "db2sge_bit_vector_type"
#@   #group_variable  io  "db2sge_one_name"
#@   #group_variable  io  "db2sge_zero_name"
#@   #group_variable  io  "db2sge_unknown_name"
#@   #group_variable  io  "db2sge_target_xp"
#@   #group_variable  io  "db2sge_tcf_package_file"
#@   #group_variable  io  "db2sge_use_lib_section"
#@   #group_variable  io  "db2sge_script"
#@   #group_variable  io  "db2sge_command" 
#@ 
#@ #  group_variable  io  "equationout_and_sign"
#@ #  group_variable  io  "equationout_or_sign"
#@ #  group_variable  io  "equationout_postfix_negation"
#@ 
#@   #  group_variable  io  "lsiin_net_name_prefix"
#@   #  group_variable  io  "lsiout_inverter_cell"
#@   #  group_variable  io  "lsiout_upcase"
#@ 
#@   #group_variable  io  "mentor_bidirect_value"
#@   #group_variable  io  "mentor_do_path"
#@   #group_variable  io  "mentor_input_output_property_name"
#@   #group_variable  io  "mentor_input_value"
#@   #group_variable  io  "mentor_logic_one_value"
#@   #group_variable  io  "mentor_logic_zero_one_property_name"
#@   #group_variable  io  "mentor_logic_zero_value"
#@   #group_variable  io  "mentor_output_value"
#@   #group_variable  io  "mentor_primitive_property_name"
#@   #group_variable  io  "mentor_primitive_property_value"
#@   #group_variable  io  "mentor_reference_property_name"
#@   #group_variable  io  "mentor_search_path"
#@   #group_variable  io  "mentor_write_symbols"
#@ #  group_variable  io  "pla_read_create_flip_flop"
#@ #  group_variable  io  "tdlout_upcase"
#@   group_variable  io  "write_name_nets_same_as_ports"
#@  
#@  # # [wjchen] 2006/08/14: The following 4 variables are obsoleted for DC simpilification.
#@  
#@  # group_variable  io  "xnfout_constraints_per_endpoint"
#@  # group_variable  io  "xnfout_default_time_constraints"
#@  # group_variable  io  "xnfout_clock_attribute_style"
#@  # group_variable  io  "xnfout_library_version"
#@ 
#@  # # [wjchen] 2006/08/11: The following 8 variables are obsoleted for DC simpilification.
#@  # group_variable  io  "xnfin_family"
#@  # group_variable  io  "xnfin_ignore_pins"
#@  # group_variable  io  "xnfin_dff_reset_pin_name"
#@  # group_variable  io  "xnfin_dff_set_pin_name"
#@  # group_variable  io  "xnfin_dff_clock_enable_pin_name"
#@  # group_variable  io  "xnfin_dff_data_pin_name"
#@  # group_variable  io  "xnfin_dff_clock_pin_name"  ;
#@  # group_variable  io  "xnfin_dff_q_pin_name";
#@  
#@   group_variable  io  "sdfin_min_rise_net_delay" ;
#@   group_variable  io  "sdfin_min_fall_net_delay" ;
#@   group_variable  io  "sdfin_min_rise_cell_delay" ;
#@   group_variable  io  "sdfin_min_fall_cell_delay" ;
#@   group_variable  io  "sdfin_rise_net_delay_type" ;
#@   group_variable  io  "sdfin_fall_net_delay_type" ;
#@   group_variable  io  "sdfin_rise_cell_delay_type" ;
#@   group_variable  io  "sdfin_fall_cell_delay_type" ;
#@   group_variable  io  "sdfin_top_instance_name" ;
#@   group_variable  io  "sdfout_time_scale" ;
#@   group_variable  io  "sdfout_write_to_output" ;
#@   group_variable  io  "sdfout_top_instance_name" ;
#@   group_variable  io  "sdfout_min_rise_net_delay" ;
#@   group_variable  io  "sdfout_min_fall_net_delay" ;
#@   group_variable  io  "sdfout_min_rise_cell_delay" ;
#@   group_variable  io  "sdfout_min_fall_cell_delay" ;
#@   group_variable  io  "read_db_lib_warnings" ;
#@   group_variable  io  "read_translate_msff" ;
#@   group_variable  io  "libgen_max_differences" ;
#@ 
#@ # #[wjchen] 2006/08/22: The following variables are hidden for XG mode for DC simpilification. 
#@   # group_variable  io "read_name_mapping_nowarn_libraries"  ;
#@   # group_variable  io "write_name_mapping_nowarn_libraries"  ;
#@ 
#@ 
#@   # "edif" variables are used by the EDIF format read, read_lib, write,
#@   #        and write_lib commands 
#@   # group_variable  edif  "bus_dimension_separator_style"  ;
#@   # group_variable  edif  "bus_extraction_style"  ;
#@   group_variable  edif  "bus_inference_descending_sort"  ;
#@   group_variable  edif  "bus_inference_style"  ;
#@   group_variable  edif  "bus_naming_style"  ;
#@   group_variable  edif  "bus_range_separator_style"  ;
#@   # group_variable  edif  "edifin_autoconnect_offpageconnectors"  ;
#@   # group_variable  edif  "edifin_autoconnect_ports"  ;
#@   # group_variable  edif  "edifin_delete_empty_cells"  ;
#@   # group_variable  edif  "edifin_delete_ripper_cells"  ;
#@   # group_variable  edif  "edifin_ground_net_name"  ;
#@   # group_variable  edif  "edifin_ground_net_property_name"  ;
#@   # group_variable  edif  "edifin_ground_net_property_value"  ;
#@   # group_variable  edif  "edifin_ground_port_name"  ;
#@   # group_variable  edif  "edifin_instance_property_name"  ;
#@   # group_variable  edif  "edifin_portinstance_disabled_property_name"  ;
#@   # group_variable  edif  "edifin_portinstance_disabled_property_value"  ;
#@   # group_variable  edif  "edifin_portinstance_property_name"  ;
#@   # group_variable  edif  "edifin_power_net_name"  ;
#@   # group_variable  edif  "edifin_power_net_property_name"  ;
#@   # group_variable  edif  "edifin_power_net_property_value"  ;
#@   # group_variable  edif  "edifin_power_port_name"  ;
#@   # group_variable  edif  "edifin_use_identifier_in_rename"  ;
#@   # group_variable  edif  "edifin_view_identifier_property_name"  ;
#@   # group_variable  edif  "edifin_dc_script_flag"  ;
#@   # group_variable  edif  "edifin_lib_logic_1_symbol"  ;
#@   # group_variable  edif  "edifin_lib_logic_0_symbol"  ;
#@   # group_variable  edif  "edifin_lib_in_port_symbol"  ;
#@   # group_variable  edif  "edifin_lib_out_port_symbol"  ;
#@   # group_variable  edif  "edifin_lib_inout_port_symbol"  ;
#@   # group_variable  edif  "edifin_lib_in_osc_symbol"  ;
#@   # group_variable  edif  "edifin_lib_out_osc_symbol"  ;
#@   # group_variable  edif  "edifin_lib_inout_osc_symbol"  ;
#@   # group_variable  edif  "edifin_lib_mentor_netcon_symbol"  ;
#@   # group_variable  edif  "edifin_lib_ripper_bits_property"  ;
#@   # group_variable  edif  "edifin_lib_ripper_bus_end"  ;
#@   # group_variable  edif  "edifin_lib_ripper_cell_name"  ;
#@   # group_variable  edif  "edifin_lib_ripper_view_name"  ;
#@   # group_variable  edif  "edifin_lib_route_grid"  ;
#@   # group_variable  edif  "edifin_lib_templates"  ;
#@   # group_variable  edif  "edifout_dc_script_flag"  ;
#@   # group_variable  edif  "edifout_design_name"  ;
#@   # group_variable  edif  "edifout_designs_library_name"  ;
#@   # group_variable  edif  "edifout_display_instance_names"  ;
#@   # group_variable  edif  "edifout_display_net_names"  ;
#@   # group_variable  edif  "edifout_external"  ;
#@   # group_variable  edif  "edifout_external_graphic_view_name" ;
#@   # group_variable  edif  "edifout_external_netlist_view_name" ;
#@   # group_variable  edif "edifout_external_schematic_view_name" ;
#@   # group_variable  edif  "edifout_ground_name" ;
#@   # group_variable  edif  "edifout_ground_net_name" ;
#@   # group_variable  edif  "edifout_ground_net_property_name" ;
#@   # group_variable  edif  "edifout_ground_net_property_value" ;
#@   # group_variable  edif  "edifout_ground_pin_name" ;
#@   # group_variable  edif  "edifout_ground_port_name" ;
#@   # group_variable  edif  "edifout_instance_property_name" ;
#@   # group_variable  edif  "edifout_instantiate_ports" ;
#@   # group_variable  edif  "edifout_library_graphic_view_name" ;
#@   # group_variable  edif  "edifout_library_netlist_view_name" ;
#@   # group_variable  edif  "edifout_library_schematic_view_name" ;
#@   # group_variable  edif  "edifout_merge_libraries" ;
#@   # group_variable  edif  "edifout_multidimension_arrays" ;
#@   # group_variable  edif  "edifout_name_oscs_different_from_ports" ;
#@   # group_variable  edif  "edifout_name_rippers_same_as_wires" ;
#@   # group_variable  edif  "edifout_netlist_only" ;
#@   # group_variable  edif  "edifout_no_array" ;
#@   # group_variable  edif  "edifout_numerical_array_members" ;
#@   # group_variable  edif  "edifout_pin_direction_property_name" ;
#@   # group_variable  edif  "edifout_pin_direction_in_value" ;
#@   # group_variable  edif  "edifout_pin_direction_inout_value" ;
#@   # group_variable  edif  "edifout_pin_direction_out_value" ;
#@   # group_variable  edif  "edifout_pin_name_property_name" ;
#@   # group_variable  edif  "edifout_portinstance_disabled_property_name" ;
#@   # group_variable  edif  "edifout_portinstance_disabled_property_value" ;
#@   # group_variable  edif  "edifout_portinstance_property_name"
#@   # group_variable  edif  "edifout_power_and_ground_representation"
#@   # group_variable  edif  "edifout_power_name"
#@   # group_variable  edif  "edifout_power_net_name"
#@   # group_variable  edif  "edifout_power_net_property_name"
#@   # group_variable  edif  "edifout_power_net_property_value"
#@   # group_variable  edif  "edifout_power_pin_name"
#@   # group_variable  edif  "edifout_power_port_name"
#@   # group_variable  edif  "edifout_skip_port_implementations"
#@   # group_variable  edif  "edifout_target_system"
#@   # group_variable  edif  "edifout_top_level_symbol"
#@   # group_variable  edif  "edifout_translate_origin"
#@   # group_variable  edif  "edifout_unused_property_value"
#@   # group_variable  edif  "edifout_write_attributes"
#@   # group_variable  edif  "edifout_write_constraints"
#@   # group_variable  edif  "edifout_write_properties_list"
#@   # group_variable  edif  "write_name_nets_same_as_ports"
#@ 
#@   # "hdl" variables are variables pertaining to hdl reading and optimizing 
#@   group_variable hdl "bus_dimension_separator_style"
#@   group_variable hdl "bus_minus_style"
#@   group_variable hdl "bus_naming_style"
#@   group_variable hdl "hdlin_ignore_textio_constructs"
#@   group_variable hdl "hdlin_latch_always_async_set_reset"
#@   group_variable hdl "hdlin_ff_always_sync_set_reset"
#@   group_variable hdl "hdlin_ff_always_async_set_reset"
#@   group_variable hdl "hdlin_always_fsm_complete"
#@   group_variable hdl "hdlin_failsafe_fsm"
#@   group_variable hdl "hdlin_check_input_netlist"
#@   group_variable hdl "hdlin_check_no_latch"
#@   group_variable hdl "hdlin_tic_tic_discards_whitespace"
#@   group_variable hdl "hdlin_reporting_level"
#@   group_variable hdl "hdlin_infer_mux"
#@   group_variable hdl "hdlin_mux_oversize_ratio"
#@   group_variable hdl "hdlin_mux_size_limit"
#@   group_variable hdl "hdlin_infer_multibit"
#@   group_variable hdl "hdl_preferred_license"
#@   group_variable hdl "hdl_keep_licenses"
#@   group_variable hdl "hlo_resource_allocation"
#@   group_variable hdl "template_naming_style"
#@   group_variable hdl "template_parameter_style"
#@   group_variable hdl "template_separator_style"
#@   group_variable hdl "verilogout_equation"
#@   group_variable hdl "verilogout_ignore_case"
#@   group_variable hdl "verilogout_no_tri"
#@   group_variable hdl "verilogout_inout_is_in"
#@   group_variable hdl "verilogout_single_bit"
#@   group_variable hdl "verilogout_higher_designs_first"
#@ #  group_variable hdl "verilogout_levelize"
#@   group_variable hdl "verilogout_include_files"
#@   group_variable hdl "verilogout_unconnected_prefix"
#@   group_variable hdl "verilogout_show_unconnected_pins"
#@   group_variable hdl "verilogout_no_negative_index"
#@   group_variable hdl "hdlin_enable_rtldrc_info"
#@   group_variable hdl "hdlin_sv_blackbox_modules"
#@   group_variable hdl "hdlin_sv_enable_rtl_attributes"
#@   group_variable hdl "hdlin_enable_hier_map"
#@   group_variable hdl "hdlin_sv_interface_only_modules"
#@   group_variable hdl "hdlin_intermediate_file_method"
#@   group_variable hdl "hdlin_infer_function_local_latches"
#@   group_variable hdl "hdlin_infer_local_sync_enable_only"
#@   group_variable hdl "hdlin_module_arch_name_splitting"
#@   group_variable hdl "hdlin_mux_size_min"
#@   group_variable hdl "hdlin_prohibit_nontri_multiple_drivers"
#@   group_variable hdl "hdlin_subprogram_default_values"
#@   group_variable hdl "hdlin_upcase_names"
#@   group_variable hdl "hdlin_vhdl_std"
#@   group_variable hdl "hdlin_vhdl93_concat"
#@   group_variable hdl "hdlin_vhdl_syntax_extensions"
#@   group_variable hdl "hdlin_sv_enforce_standalone_generate_blocks"
#@   group_variable hdl "hdlin_vrlg_std"
#@   group_variable hdl "hdlin_while_loop_iterations"
#@   group_variable hdl "hdlin_auto_save_templates"
#@   group_variable hdl "hdlin_elab_errors_deep"
#@   group_variable hdl "hdlin_enable_assertions"
#@   group_variable hdl "hdlin_enable_configurations"
#@   group_variable hdl "hdlin_field_naming_style"
#@   group_variable hdl "hdlin_generate_naming_style"
#@   group_variable hdl "hdlin_generate_separator_style"
#@   group_variable hdl "hdlin_enable_relative_placement"
#@   group_variable hdl "hdlin_mux_rp_limit"
#@   group_variable hdl "hdlin_keep_signal_name"
#@   group_variable hdl "hdlin_module_name_limit"
#@   group_variable hdl "hdlin_mux_size_only"
#@   group_variable hdl "hdlin_preserve_sequential"
#@   group_variable hdl "hdlin_presto_cell_name_prefix"
#@   group_variable hdl "hdlin_presto_net_name_prefix"
#@   group_variable hdl "hdlin_strict_verilog_reader"
#@   group_variable hdl "hdlin_shorten_long_module_name"
#@   group_variable hdl "hdlin_sv_packages"
#@   group_variable hdl "hdlin_sv_tokens"
#@   group_variable hdl "hdlin_enable_elaborate_ref_linking"
#@   group_variable hdl "hdlin_enable_hier_naming"
#@   group_variable hdl "hdlin_enable_elaborate_update"
#@   group_variable hdl "hdlin_autoread_verilog_extensions"
#@   group_variable hdl "hdlin_autoread_sverilog_extensions"
#@   group_variable hdl "hdlin_autoread_vhdl_extensions"
#@   group_variable hdl "hdlin_autoread_exclude_extensions"
#@   group_variable hdl "hdlin_enable_upf_compatible_naming"
#@   group_variable hdl "hdlin_report_sequential_pruning"
#@   group_variable hdl "hdlin_analyze_verbose_mode"
#@   group_variable hdl "hdlin_enable_ieee_1735_support"
#@   group_variable hdl "hdlin_netlist_unloaded_signals"
#@ 
#@   # "vhdlio" variables are variables pertaining to VHDL generation 
#@   group_variable vhdlio "vhdllib_timing_mesg"
#@   group_variable vhdlio "vhdllib_timing_xgen"
#@   group_variable vhdlio "vhdllib_timing_checks"
#@   group_variable vhdlio "vhdllib_negative_constraint"
#@   group_variable vhdlio "vhdllib_pulse_handle"
#@   group_variable vhdlio "vhdllib_glitch_handle"
#@   group_variable vhdlio "vhdllib_architecture"
#@   group_variable vhdlio "vhdllib_tb_compare"
#@   group_variable vhdlio "vhdllib_tb_x_eq_dontcare"
#@   group_variable vhdlio "vhdllib_logic_system"
#@   group_variable vhdlio "vhdllib_logical_name"
#@ 
#@ #  group_variable vhdlio "vhdlout_architecture_name"
#@   group_variable vhdlio "vhdlout_bit_type"
#@ #  group_variable vhdlio "vhdlout_bit_type_resolved"
#@   group_variable vhdlio "vhdlout_bit_vector_type"
#@ #  group_variable vhdlio "vhdlout_conversion_functions"
#@ #  group_variable vhdlio "vhdlout_dont_write_types"
#@   group_variable vhdlio "vhdlout_equations"
#@   group_variable vhdlio "vhdlout_one_name"
#@   group_variable vhdlio "vhdlout_package_naming_style"
#@   group_variable vhdlio "vhdlout_preserve_hierarchical_types"
#@   group_variable vhdlio "vhdlout_separate_scan_in"
#@   group_variable vhdlio "vhdlout_single_bit"
#@   group_variable vhdlio "vhdlout_target_simulator"
#@   group_variable vhdlio "vhdlout_top_configuration_arch_name"
#@   group_variable vhdlio "vhdlout_top_configuration_entity_name"
#@   group_variable vhdlio "vhdlout_top_configuration_name"
#@   group_variable vhdlio "vhdlout_three_state_name"
#@   group_variable vhdlio "vhdlout_three_state_res_func"
#@ #  group_variable vhdlio "vhdlout_time_scale"
#@   group_variable vhdlio "vhdlout_unknown_name"
#@   group_variable vhdlio "vhdlout_use_packages"
#@   group_variable vhdlio "vhdlout_wired_and_res_func"
#@   group_variable vhdlio "vhdlout_wired_or_res_func"
#@   group_variable vhdlio "vhdlout_write_architecture"
#@   group_variable vhdlio "vhdlout_write_entity"
#@   group_variable vhdlio "vhdlout_write_top_configuration"
#@ #  group_variable vhdlio "vhdlout_synthesis_off"
#@   group_variable vhdlio "vhdlout_write_components"
#@   group_variable vhdlio "vhdlout_zero_name"
#@ #  group_variable vhdlio "vhdlout_levelize"
#@   group_variable vhdlio "vhdlout_dont_create_dummy_nets"
#@   group_variable vhdlio "vhdlout_follow_vector_direction"
#@  
#@   # "suffix" variables are used to find the suffixes of different file types 
#@   group_variable suffix "view_execute_script_suffix"
#@   group_variable suffix "view_read_file_suffix"
#@   group_variable suffix "view_analyze_file_suffix"
#@   group_variable suffix "view_write_file_suffix"
#@ 
#@   # Meenakshi: Added new group scc (for SystemC compiler)
#@   group_variable scc {systemcout_levelize}
#@   group_variable scc {systemcout_debug_mode}
#@ 
#@   # "power" variables are for power-analysis. 
#@   group_variable power {power_keep_license_after_power_commands}
#@   group_variable power {power_preserve_rtl_hier_names}
#@   group_variable power {power_do_not_size_icg_cells}
#@   group_variable power {power_hdlc_do_not_split_cg_cells}
#@   group_variable power {power_rtl_saif_file}
#@   group_variable power {power_sdpd_saif_file}
#@   group_variable power {power_cg_flatten}
#@   group_variable power {power_opto_extra_high_dynamic_power_effort}
#@   group_variable power {power_default_static_probability}
#@   group_variable power {power_default_toggle_rate}
#@   group_variable power {power_default_toggle_rate_type}
#@   group_variable power {power_model_preference}
#@   group_variable power {power_sa_propagation_effort}
#@   group_variable power {power_sa_propagation_verbose}
#@   group_variable power {power_fix_sdpd_annotation}
#@   group_variable power {power_fix_sdpd_annotation_verbose}
#@   group_variable power {power_sdpd_message_tolerance}
#@   group_variable power {power_rclock_use_asynch_inputs}
#@   group_variable power {power_rclock_inputs_use_clocks_fanout}
#@   group_variable power {power_rclock_unrelated_use_fastest}
#@   group_variable power {power_lib2saif_rise_fall_pd}
#@   group_variable power {power_min_internal_power_threshold}
#@   group_variable power {power_cg_module_naming_style}
#@   group_variable power {power_cg_cell_naming_style}
#@   group_variable power {power_cg_gated_clock_net_naming_style}
#@   group_variable power {do_operand_isolation}
#@ 
#@   # dpcm variables are used by DPCM lib and controllong DC when using DPCM
#@ 
#@   if { [info exists dpcm_debuglevel] } {
#@     group_variable dpcm "dpcm_debuglevel"
#@     group_variable dpcm "dpcm_rulespath"
#@     group_variable dpcm "dpcm_rulepath"
#@     group_variable dpcm "dpcm_tablepath"
#@     group_variable dpcm "dpcm_libraries"
#@     group_variable dpcm "dpcm_version"
#@     group_variable dpcm "dpcm_level"
#@     group_variable dpcm "dpcm_temperaturescope"
#@     group_variable dpcm "dpcm_voltagescope"
#@     group_variable dpcm "dpcm_functionscope"
#@     group_variable dpcm "dpcm_wireloadscope"
#@     group_variable dpcm "dpcm_slewlimit"
#@     group_variable dpcm "dpcm_arc_sense_mapping"
#@ 
#@   }
#@ 
#@   set dpcm_slewlimit "TRUE"
#@ 
#@   # executable to fire off RTLA/BCV 
#@   group_variable hdl {xterm_executable}
#@ 
#@   # Variable group for Chip Compiler
#@   if {[info exists acs_work_dir]} {
#@     group_variable acs acs_area_report_suffix 
#@     group_variable acs acs_autopart_max_area
#@     group_variable acs acs_autopart_max_percent
#@     group_variable acs acs_budgeted_cstr_suffix
#@     group_variable acs acs_compile_script_suffix
#@     group_variable acs acs_constraint_file_suffix  
#@     group_variable acs acs_cstr_report_suffix 
#@     group_variable acs acs_db_suffix
#@     group_variable acs acs_dc_exec
#@     group_variable acs acs_default_pass_name
#@     group_variable acs acs_exclude_extensions
#@     group_variable acs acs_exclude_list
#@     group_variable acs acs_global_user_compile_strategy_script
#@     group_variable acs acs_hdl_verilog_define_list
#@     group_variable acs acs_hdl_source
#@     group_variable acs acs_lic_wait
#@     group_variable acs acs_log_file_suffix
#@     group_variable acs acs_make_args
#@     group_variable acs acs_make_exec
#@     group_variable acs acs_makefile_name 
#@     group_variable acs acs_num_parallel_jobs
#@     group_variable acs acs_override_report_suffix
#@     group_variable acs acs_override_script_suffix
#@     group_variable acs acs_qor_report_suffix
#@     group_variable acs acs_timing_report_suffix
#@     group_variable acs acs_use_autopartition
#@     group_variable acs acs_use_default_delays
#@     group_variable acs acs_user_budgeting_script
#@     group_variable acs acs_user_compile_strategy_script_suffix
#@     group_variable acs acs_verilog_extensions 
#@     group_variable acs acs_vhdl_extensions 
#@     group_variable acs acs_work_dir
#@     group_variable acs check_error_list
#@     group_variable acs ilm_preserve_core_constraints
#@ 
#@   }
#@ 
#@   #
#@   # DesignTime Variable Group timing
#@   #
#@ 
#@   group_variable timing case_analysis_log_file
#@   group_variable timing case_analysis_sequential_propagate
#@   group_variable timing case_analysis_with_logic_constants
#@   group_variable timing create_clock_no_input_delay
#@   group_variable timing disable_auto_time_borrow
#@   group_variable timing disable_case_analysis
#@   group_variable timing disable_conditional_mode_analysis
#@   group_variable timing disable_library_transition_degradation
#@   group_variable timing dont_bind_unused_pins_to_logic_constant
#@   group_variable timing enable_slew_degradation
#@   group_variable timing high_fanout_net_pin_capacitance
#@   group_variable timing high_fanout_net_threshold
#@   group_variable timing lib_thresholds_per_lib
#@   group_variable timing rc_adjust_rd_when_less_than_rnet
#@   group_variable timing rc_ceff_delay_min_diff_ps
#@   group_variable timing rc_degrade_min_slew_when_rd_less_than_rnet
#@   group_variable timing rc_driver_model_max_error_pct
#@   group_variable timing rc_filter_rd_less_than_rnet
#@   group_variable timing rc_input_threshold_pct_fall
#@   group_variable timing rc_input_threshold_pct_rise
#@   group_variable timing rc_output_threshold_pct_fall
#@   group_variable timing rc_output_threshold_pct_rise
#@   group_variable timing rc_rd_less_than_rnet_threshold
#@   group_variable timing rc_slew_derate_from_library
#@   group_variable timing rc_slew_lower_threshold_pct_fall
#@   group_variable timing rc_slew_lower_threshold_pct_rise
#@   group_variable timing rc_slew_upper_threshold_pct_fall
#@   group_variable timing rc_slew_upper_threshold_pct_rise
#@   group_variable timing timing_disable_cond_default_arcs
#@ # group_variable timing timing_enable_multiple_clocks_per_reg
#@   group_variable timing timing_report_attributes
#@   group_variable timing timing_self_loops_no_skew
#@   group_variable timing when_analysis_permitted
#@   group_variable timing when_analysis_without_case_analysis
#@ 
#@ }	;# $synopsys_program_name != "ptxr"
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@ #
#@ #       IC Compile Variable Group:
#@ #
#@ #       These variables affect the designs created by the route_opt command.
#@ #
#@   group_variable routeopt routeopt_checkpoint
#@   group_variable routeopt routeopt_disable_cpulimit
#@ }
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@ #
#@ #       IC Compiler Variable Group: MCMM
#@ #
#@ #       These variables affect Multi-Corner/Multi-Mode. Currently, MCMM is 
#@ #       only supported in ICC--hence the "icc_shell" qualification, above
#@ #
#@   group_variable MCMM mcmm_enable_high_capacity_flow
#@ }
#@ 
#@ # Aliases for backwards compatibility or other reasons 
#@ group_variable compile  {compile_log_format}
#@ alias view_cursor_number x11_set_cursor_number
#@ alias set_internal_load set_load
#@ alias set_internal_arrival set_arrival
#@ alias set_connect_delay    "set_annotated_delay -net"
#@ alias create_test_vectors  create_test_patterns
#@ alias compile_test         insert_test
#@ alias check_clocks      check_timing
#@ alias lint              check_design
#@ # gen removed; alias gen               create_schematic
#@ alias free              remove_design
#@ alias group_bus         create_bus
#@ alias ungroup_bus       remove_bus
#@ alias groupvar          group_variable
#@ alias report_constraints report_constraint
#@ alias report_attributes report_attribute
#@ alias fsm_reduce        reduce_fsm
#@ alias fsm_minimize      minimize_fsm
#@ alias disable_timing    set_disable_timing
#@ alias dont_touch        set_dont_touch
#@ alias dont_touch_network set_dont_touch_network
#@ alias dont_use          set_dont_use
#@ alias fix_hold          set_fix_hold
#@ alias prefer            set_prefer
#@ alias remove_package "echo remove_package command is obsolete: packages are stored on disk not in-memory:"
#@ alias analyze_scan      preview_scan
#@ alias get_clock         get_clocks
#@ alias dc_shell_is_in_incr_mode	shell_is_in_xg_mode
#@ alias set_vh_module_options set_dps_module_options
#@ alias set_vh_physopt_options set_dps_options
#@ alias update_vh_design update_dps_design
#@ alias vh_start dps_start
#@ alias vh_end dps_end
#@ alias all_vh_modules all_dps_modules
#@ alias all_designs_of_vh all_designs_of_dps
#@ alias vh_use_auto_partitioning dps_auto_partitioning
#@ alias vh_write_changes dps_write_changes
#@ alias vh_read_changes dps_read_changes
#@ alias vh_write_module_clock dps_write_module_clock
#@ alias get_lib get_libs
#@ 
#@ # Enable unsupported psyn commands
#@ if { $synopsys_program_name == "psyn_shell" || $synopsys_program_name == "icc_shell"} {
#@   proc enable_unsupported_commands { { arg "default" } } {
#@     global cgpi_use_new_wire_factors
#@     global cgpi_use_relative_wire_factors
#@     global cgpi_use_new_path_factors
#@     global pwlm_use_new_wire_factors
#@     global pwlm_use_relative_wire_factors
#@     global pwlm_use_new_path_factors
#@     global psyn_unsupported_commands_dir
#@     global synopsys_root
#@     if {![info exists psyn_unsupported_commands_dir]} {
#@       set psyn_unsupported_commands_dir $synopsys_root/auxx/syn/psyn/unsupported_commands
#@     }
#@     set psyn_unsupported_commands_option1 $arg
#@     if {[file readable $psyn_unsupported_commands_dir/setup.tcl]} {
#@       source $psyn_unsupported_commands_dir/setup.tcl
#@     } else {
#@       source -encrypted $psyn_unsupported_commands_dir/setup.tcl.e
#@     }
#@   }
#@ }
#@ # For Intel
#@ if { $synopsys_program_name == "icc_shell"} {
#@       set psyn_unsupported_commands_dir $synopsys_root/auxx/syn/psyn/unsupported_commands
#@       source -encrypted $psyn_unsupported_commands_dir/max_dist.tcl.e
#@ }	
#@ 
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@   # to enable CLE readline-ish terminal by default for ICC
#@   set sh_enable_line_editing true
#@ 
#@   # Astro forms create an enormous number of new variables which are
#@   # very annoying for users to see, so the default of this variable
#@   # for ICC is false
#@   set sh_new_variable_message false
#@ }
#@ 
#@ if { $synopsys_program_name == "icc_shell" ||      (($synopsys_program_name == "dc_shell") && ([shell_is_in_topographical_mode])) } {
#@     source $synopsys_root/auxx/syn/psyn/verify_ilm.tcl
#@ }
#@ 
#@ # Enable vh psyn commands
#@ if { $synopsys_program_name == "psyn_shell" } {
#@   proc enable_vh_flow { } {
#@     global VH_SCRIPT_FILE
#@     global synopsys_root
#@     global suppress_errors
#@     set suppress_errors "$suppress_errors CMD-041 UID-95 SEL-003 SEL-005" 
#@     if {![info exists VH_SCRIPT_FILE]} {
#@       set VH_SCRIPT_FILE $synopsys_root/auxx/syn/psyn/vh_pc.tcl.e
#@     }
#@     if {[file readable $VH_SCRIPT_FILE]} {
#@       if {[string match *.tcl $VH_SCRIPT_FILE]} {
#@         source $VH_SCRIPT_FILE
#@       } else {
#@         source -encrypted $VH_SCRIPT_FILE
#@       }
#@     } else {
#@       puts "Error: VH script file $VH_SCRIPT_FILE not found."
#@     }
#@   }
#@ }
#@ 
#@ 
#@ #Turn on enable_netl_view to true by default.
#@ set enable_netl_view  "TRUE"
#@ 
#@ 
#@ #Turn on physopt_bypass_multiple_plib_check by default
#@ if { $synopsys_program_name == "psyn_shell" } {
#@  set physopt_bypass_multiple_plib_check  TRUE
#@ }
#@ 
#@ # The ls command is gone, now it is just an alias for dc_shell eqn mode
#@ 
#@ if { [string compare $dc_shell_mode "default"] == 0 } {
#@   if {  ( $sh_arch == {mips}) && ( ( $synopsys_program_name == {design_analyzer}) || ( $isatty == 0)) } {
#@     alias ls "sh ls -a "
#@   } else {
#@    if {  ( $sh_arch == {mips}) || ( $sh_arch == {necmips}) } {
#@       alias ls "sh ls -aC "
#@    } else {
#@       alias ls "sh ls -aC "
#@    }
#@   }
#@ }
#@ 
#@ # Aliases for RouteCompiler
#@ alias run_rodeo_router route66
#@ 
#@ # Removing route_global from the code. Earlier it was hidden. --Mukesh
#@ #proc route_global {} {
#@ #	global route_global_keep_tmp_data
#@ #	global rt66_dont_lock_dir
#@ #
#@ #	set rt66_dont_lock_dir TRUE
#@ #
#@ #	for { set i 0} {1==1} {incr i} {
#@ #		set wdir [file join [pwd] ".route_global.$i"]
#@ #		if {[file exist $wdir] == 0} {
#@ #			break;
#@ #		}
#@ #	}
#@ #		
#@ #	set_routing_options -cut_out_covered_port CORE_ONLY
#@ #	set_routing_options -internal_routing FALSE
#@ #	set_routing_options -stick_routing FALSE
#@ #
#@ #	###puts "wdir = $wdir"
#@ # 
#@ #	set success [route66 -global -dontstop -dir $wdir]
#@ #
#@ #	#clean tmp data if required:
#@ #	if { $success == 1 } {
#@ #		if [catch {string toupper $route_global_keep_tmp_data} result] {
#@ #			#variable is not defined
#@ #			###puts "result_1 =  $result => removing dir ..."
#@ #			catch { file delete -force $wdir }
#@ #		} else {
#@ #			#variable is set to FALSE
#@ #			if { [string compare $result "TRUE"] != 0} {
#@ #				###puts "result_2 =  $result => removing dir ..."
#@ #				catch { file delete -force $wdir }
#@ #			}
#@ #		}
#@ #	}
#@ #
#@ #	set rt66_dont_lock_dir FALSE
#@ #	return 1
#@ #}
#@ #define_proc_attributes route_global -hidden
#@ 
#@ #/* Aliases added for report command */
#@ alias report_clock_constraint   "report_timing -path end -to all_registers(-data_pins)"
#@ alias report_clock_fanout         "report_transitive_fanout -clock_tree"
#@ alias report_clocks             report_clock
#@ alias report_synthetic          report_cell
#@ 
#@ # Alias added for Ultra backward compatibility mode
#@ alias set_ultra_mode          set_ultra_optimization
#@ 
#@ # alias for write_sge and menu item in DA for db2sge 
#@ 
#@ #if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@ #  set db2sge_script ${synopsys_root}/admin/setup/.dc_write_sge.tcl
#@ #} else {
#@ #  set db2sge_script ${synopsys_root}/admin/setup/.dc_write_sge
#@ #}
#@ 
#@ #set db2sge_command ${synopsys_root}/${sh_arch}/syn/bin/db2sge
#@ set view_script_submenu_items "\"DA to SGE Transfer\" write_sge"
#@ 
#@ 
#@ if { $synopsys_program_name != "lc_shell"} {
#@   # read schematic annotation setup file 
#@   #source ${synopsys_root}/admin/setup/.dc_annotate
#@ 
#@   # setup the default layer settings 
#@   #source ${synopsys_root}/admin/setup/.dc_layers
#@ 
#@   if {$synopsys_program_name != "dc_sms_shell"} {
#@     source ${synopsys_root}/admin/setup/.dc_name_rules
#@   }
#@ } else {
#@   #for read_lib -html	
#@   source ${synopsys_root}/auxx/syn/lc/read_lib_html_msg_list.tcl
#@ }
#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/admin/setup/.dc_name_rules

#@ #
#@ 
#@ #	.dc_name_rules Initialization file for
#@ 
#@ #	   Dc_Shell and Design_Analyzer
#@ 
#@ #	This files defines name rules for target systems. Change_names
#@ #	will use this rules to fix the object names.
#@ 
#@ #*/
#@ 
#@ 
#@ define_name_rules sverilog -type net -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules sverilog -type port -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules sverilog -type cell -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ define_name_rules sverilog -reserved { "always" "always_comb" "always_ff"	"always_latch" "and" "assert" "assert_strobe" "assign" "automatic"	"begin" "bit" "break" "buf" "bufif0" "bufif1" "byte" "case" "casex" "casez"	"cell" "changed" "char" "cmos" "config" "const" "continue" "deassign"	"default" "defparam" "design" "disable" "do" "edge" "else" "end"	"endcase" "endconfig" "endfunction" "endgenerate" "endinterface" "endmodule" "endprimitive"	"endspecify" "endtable" "endtask" "endtransition" "enum" "event" "export" "extern"	"for" "force" "forever" "fork" "forkjoin" "function" "generate" "genvar"	"highz0" "highz1" "if" "iff" "ifnone" "import" "incdir" "include" "initial"	"inout" "input" "instance" "int" "integer" "interface" "join" "large"	"liblist" "library" "localparam" "logic" "longint" "longreal" "macromodule" "medium"	"modport" "module" "nand" "negedge" "nmos" "nor" "noshowcancelled" "not" "notif0"	"notif1" "or" "output" "packed" "parameter" "pmos" "posedge"	"primitive" "process" "priority" "pull0" "pull1" "pullup"  "pulldown"	"pulsestyle_onevent" "pulsestyle_ondetect"	"rcmos" "real" "realtime" "reg" "release" "repeat" "return" "rnmos" "rpmos" "rtran"	"rtranif0" "rtranif1" "scalared" "shortint" "shortreal" "showcancelled"	"signed" "small" "specify" "specparam" "static"	"strong0" "strong1" "struct" "supply0" "supply1" "table" "task"	"time" "timeprecision" "timeunit" "tran" "tranif0" "tranif1" "transition" "tri" "tri0" "tri1"	"triand" "trior" "trireg" "type" "typedef" "union" "unique" "use" "unsigned" "vectored"	"void" "wait" "wand" "weak0" "weak1" "while" "wire" "wor" "xor" "xnor" }		-special verilog -target_bus_naming_style {%s[%d]}		-flatten_multi_dimension_busses          -check_internal_net_name 	-check_bus_indexing 
#@ 
#@ define_name_rules verilog -type net -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules verilog -type port -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules verilog -type cell -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ define_name_rules verilog -reserved { "always"	"and" "assign" "automatic"	"begin" "buf" "bufif0" "bufif1" "case" "casex" "casez"	"cell" "cmos" "config" "deassign"	"default" "defparam" "design" "disable" "edge" "else" "end"	"endcase" "endconfig" "endfunction" "endgenerate" "endmodule" "endprimitive"	"endspecify" "endtable" "endtask" "event" "for" "force" "forever" "fork" "function" "generate" "genvar"	"highz0" "highz1" "if" "ifnone" "incdir" "include" "initial"	"inout" "input" "instance" "integer" "join" "large"	"liblist" "library" "localparam" "macromodule" "medium"	"module" "nand" "negedge" "nmos" "nor" "noshowcancelled" "not" "notif0"	"notif1" "or" "output" "parameter" "pmos" "posedge"	"primitive" "pull0" "pull1" "pullup"  "pulldown"	"pulsestyle_onevent" "pulsestyle_ondetect"	"rcmos" "real" "realtime" "reg" "release" "repeat" "rnmos" "rpmos" "rtran"	"rtranif0" "rtranif1" "scalared" "showcancelled"	"signed" "small" "specify" "specparam"	"strong0" "strong1" "supply0" "supply1" "table" "task"	"time" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1"	"triand" "trior" "trireg" "unsigned" "use" "vectored"	"wait" "wand" "weak0" "weak1" "while" "wire" "wor" "xor" "xnor" }		-special verilog -target_bus_naming_style {%s[%d]}		-flatten_multi_dimension_busses  	-check_internal_net_name         -check_bus_indexing
#@ 
#@ define_name_rules verilog_1995 -type net -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules verilog_1995 -type port -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules verilog_1995 -type cell -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ define_name_rules verilog_1995 -reserved { "always"	"and" "assign"	"begin" "buf" "bufif0" "bufif1" "case" "casex" "casez"	"cell" "cmos" "deassign"	"default" "defparam" "design" "disable" "edge" "else" "end"	"endcase" "endfunction" "endmodule" "endprimitive"	"endspecify" "endtable" "endtask" "event" "for" "force" "forever" "fork" "function"	"highz0" "highz1" "if" "ifnone" "initial"	"inout" "input" "integer" "join" "large"	"macromodule" "medium"	"module" "nand" "negedge" "nmos" "nor" "notif0"	"notif1" "or" "output" "parameter" "pmos" "posedge"	"primitive" "pull0" "pull1" "pullup"  "pulldown"	"rcmos" "real" "realtime" "reg" "release" "repeat" "rnmos" "rpmos" "rtran"	"rtranif0" "rtranif1" "scalared"	"small" "specify" "specparam"	"strong0" "strong1" "supply0" "supply1" "table" "task"	"time" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1"	"triand" "trior" "trireg" "vectored"	"wait" "wand" "weak0" "weak1" "while" "wire" "wor" "xor" "xnor" }		-special verilog -target_bus_naming_style {%s[%d]}		-flatten_multi_dimension_busses  	-check_internal_net_name 	-check_bus_indexing
#@ 
#@ 
#@ ####/* Name rule for VHDL */
#@ 
#@ ####/* Name rule for VHDL */
#@ 
#@ ####/* Name rule for VHDL */
#@ 
#@ define_name_rules vhdl -reserved_words {                                        "abs"  "access"  "after" "alias"  "all"  "and"                          "architecture"  "array"  "assert" "attribute"                   \                  
#@         "begin"  "block"  "body"  "buffer"  "bus"                               "case" "component"  "configuration"  "constant"                         "disconnect" "downto"                                                   "else"  "elsif"  "end"  "entity"  "exit"                                "file" "for"  "function"                                                "generate"  "generic" "group" "guarded"                                 "if" "impure" "in" "inertial" "inout"  "is"                             "label"  "library"  "linkage" "literal" "loop"                          "map"  "mod"                                                            "nand"  "new"  "next"  "nor"  "not"  "null"                             "of"  "on"  "open"  "or"  "others"  "out"                               "package"  "port" "postponed" "procedure"  "process" "pure"             "range"  "record"  "register" "reject" "rem"                            "report"  "return"  "rol" "ror"                                         "select"  "severity"  "signal" "shared" "sla" "sll"                     "sra" "srl" "subtype"                                                   "then"  "to"  "transport"  "type"                                       "unaffected" "units"  "until"  "use"                                    "variable"                                                              "wait"  "when"  "while"  "with"                                         "xnor" "xor"}                                                   	-case_insensitive 							-target_bus_naming_style "%s(%d)"					-replacement_char "x"							-special vhdl
#@ define_name_rules vhdl -type net						-allowed "A-Z a-z _ 0-9 " 						-first_restricted "0-9 _"  						-last_restricted "_"
#@ define_name_rules vhdl -type port						-allowed "A-Z a-z _ 0-9 " 						-first_restricted "0-9 _"  						-last_restricted "_"
#@ define_name_rules vhdl -type cell						-allowed "A-Z a-z _ 0-9" 						-first_restricted "0-9 _"  						-last_restricted "_"						
#@ define_name_rules vhdl -map { {{"__","_"},{"_$",""}} }
#@ 
#@ define_name_rules vhdl2008 -reserved_words {                                    "abs"  "access"  "after" "alias"  "all"  "and"                          "architecture"  "array"  "assert" "assume"                      \                  
#@         "assume_guarantee"  "attribute"                                 \                  
#@         "begin"  "block"  "body"  "buffer"  "bus"                               "case" "component"  "configuration"  "constant"                         "context"  "cover"  "default"  "disconnect" "downto"                    "else"  "elsif"  "end"  "entity"  "exit"                                "fairness"  "file" "for"  "force"  "function"                           "generate"  "generic" "group" "guarded"                                 "if" "impure" "in" "inertial" "inout"  "is"                             "label"  "library"  "linkage" "literal" "loop"                          "map"  "mod"                                                            "nand"  "new"  "next"  "nor"  "not"  "null"                             "of"  "on"  "open"  "or"  "others"  "out"                               "package"  "parameter"  "port" "postponed" "procedure"                  "process" "property"  "protected"  "pure"                               "range"  "record"  "register" "reject" "release"                        "restrict"  "restrict_guarantee"  "rem"                                 "report"  "return"  "rol" "ror"                                         "select"  "sequence"  "severity"  "signal" "shared"                     "sla"  "sll" "sra" "srl" "subtype"  "strong"                            "then"  "to"  "transport"  "type"                                       "unaffected" "units"  "until"  "use"                                    "variable"  "vmode"  "vprop"  "vunit"                                   "wait"  "when"  "while"  "with"                                         "xnor" "xor"}                                                   	-case_insensitive 							-target_bus_naming_style "%s(%d)"					-replacement_char "x"							-special vhdl
#@ define_name_rules vhdl2008 -type net						-allowed "A-Z a-z _ 0-9 " 						-first_restricted "0-9 _"  						-last_restricted "_"
#@ define_name_rules vhdl2008 -type port						-allowed "A-Z a-z _ 0-9 " 						-first_restricted "0-9 _"  						-last_restricted "_"
#@ define_name_rules vhdl2008 -type cell						-allowed "A-Z a-z _ 0-9" 						-first_restricted "0-9 _"  						-last_restricted "_"						
#@ define_name_rules vhdl2008 -map { {{"__","_"},{"_$",""}} }
#@ 
#@ 
#@ ####/* Name rule for VHDL */
#@ 
#@ 
#@ ####/* Name rule for System Verilog with keywords updated to 1800-2017 */
#@ define_name_rules sverilog2017 -type net -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules sverilog2017 -type port -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules sverilog2017 -type cell -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ define_name_rules sverilog2017 -reserved { "accept_on" "alias" "always" "always_comb"	"always_ff" "always_latch" "and" "assert" "assign"	"assume" "automatic" "before" "begin" "bind" "bins" "binsof" "bit" "break" "buf" "bufif0"	"bufif1" "byte" "case" "casex" "casez" "cell" "chandle" "checker" "class" "clocking" "cmos"	"config" "const" "constraint" "context" "continue" "cover" "covergroup" "coverpoint" "cross"	"deassign" "default" "defparam" "design" "disable" "dist" "do" "edge" "else" "end" "endcase"	"endchecker" "endclass" "endclocking" "endconfig" "endfunction" "endgenerate" "endgroup"	"endinterface" "endmodule" "endpackage" "endprimitive" "endprogram" "endproperty"	"endsequence" "endspecify" "endtable" "endtask" "enum" "event" "eventually" "expect" "export"	"extends" "extern" "final" "first_match" "for" "force" "foreach" "forever" "fork" "forkjoin"	"function" "generate" "genvar" "global" "highz0" "highz1" "if" "iff" "ifnone" "ignore_bins"	"illegal_bins" "implements" "implies" "import" "incdir" "include" "initial" "inout" "input"	"inside" "instance" "int" "integer" "interconnect" "interface" "intersect" "join" "join_any"	"join_none" "large" "let" "liblist" "library" "local" "localparam" "logic" "longint"	"macromodule" "matches" "medium" "modport" "module" "nand" "negedge" "nettype" "new" "nexttime"	"nmos" "nor" "noshowcancelled" "not" "notif0" "notif1" "null" "or" "output" "package" "packed"	"parameter" "pmos" "posedge" "primitive" "priority" "program" "property" "protected" "pull0"	"pull1" "pulldown" "pullup" "pulsestyle_ondetect" "pulsestyle_onevent" "pure" "rand" "randc"	"randcase" "randsequence" "rcmos" "real" "realtime" "ref" "reg" "reject_on" "release" "repeat"	"restrict" "return" "rnmos" "rpmos" "rtran" "rtranif0" "rtranif1" "s_always" "s_eventually"	"s_nexttime" "s_until" "s_until_with" "scalared" "sequence" "shortint" "shortreal"	"showcancelled" "signed" "small" "soft" "solve" "specify" "specparam" "static" "string" "strong"	"strong0" "strong1" "struct" "super" "supply0" "supply1" "sync_accept_on" "sync_reject_on"	"table" "tagged" "task" "this" "throughout" "time" "timeprecision" "timeunit" "tran" "tranif0"	"tranif1" "tri" "tri0" "tri1" "triand" "trior" "trireg" "type" "typedef" "union" "unique"	"unique0" "unsigned" "until" "until_with" "untyped" "use" "uwire" "var" "vectored" "virtual"	"void" "wait" "wait_order" "wand" "weak" "weak0" "weak1" "while" "wildcard" "wire" "with"	"within" "wor" "xnor" "xor"}		-special verilog -target_bus_naming_style {%s[%d]}		-flatten_multi_dimension_busses          -check_internal_net_name 	-check_bus_indexing 
#@ ####/* Name rule for System Verilog with keywords updated to 1800-2017 */
#@ ####/* END */
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/admin/setup/.dc_name_rules

#@ 
#@ if { $synopsys_program_name == "psyn_gui"} {
#@     # read RouteCompiler GUI file for timing critical pathes.
#@     source ${synopsys_root}/auxx/syn/route_gui/write_route_timing_path.tcl
#@ }
#@ 
#@ # Set physopt_dw_opto to false
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@     set physopt_dw_opto FALSE
#@ }
#@ 
#@ #/* Read budgeting setup script  */
#@ 
#@ if { [string compare $dc_shell_mode "default"] == 0 } {
#@ 
#@ #  Need a encrypted file in Tcl format for budget.setup.et
#@   if { $sh_arch != "msvc50" && $sh_arch != "alpha_nt" } {
#@ #    source  -e synopsys_root + "/admin/setup/budget.setup.et"
#@   }
#@ }
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@   source $synopsys_root/auxx/syn/.icc_procs.tcl
#@   source -encrypted $synopsys_root/auxx/syn/cts/fast_atomic_cts.tcl.e
#@ }
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@   alias report_scenario report_scenarios
#@ }
#@ 
#@ # floorplanning preferences globals
#@ global fp_snap_type
#@ 
#@ set fp_snap_type(port) wiretrack
#@ set fp_snap_type(cell) litho
#@ set fp_snap_type(pin) wiretrack
#@ set fp_snap_type(movebound) litho
#@ set fp_snap_type(port_shape) wiretrack
#@ set fp_snap_type(wiring_keepout) wiretrack
#@ set fp_snap_type(placement_keepout) litho
#@ set fp_snap_type(net_shape) wiretrack
#@ set fp_snap_type(route_shape) wiretrack
#@ set fp_snap_type(none) litho
#@ 
#@ # STAR 9000615813.  PWR-18 is no longer internally suppressed.
#@ # Instead call tcl suppress_message so that it can be unsuppressed by users in
#@ # command line if needed
#@ suppress_message PWR-18
#@ 
#@ # alias for write_sge is always the last line of the setup file
#@ #if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@ #   alias write_sge "source db2sge_script"
#@ #} else {
#@ #   alias write_sge "include db2sge_script"
#@ #}
#@ 
#@ if { $dc_shell_mode == "tcl" } {
#@         # Configure Execute script dialog to display .tcl files
#@ 	  set view_execute_script_suffix "$view_execute_script_suffix .tcl"
#@    }
#@ 
#@ #
#@ # Shirley Lu 5/15/2007
#@ #
#@ # Invoke NCX validation/correlation/fomatter from lc_shell:
#@ #
#@ # UNIX shell:
#@ # setenv SYNOPSYS_NCX_ROOT /mydisk/ncx_2007.06
#@ #
#@ 
#@ if {[info exists env(SYNOPSYS_NCX_ROOT)]} {
#@ 
#@   set ncx_path $env(SYNOPSYS_NCX_ROOT)/ncx/${sh_arch}/bin
#@ 
#@ #
#@ # check_ccs_lib
#@ # use libchecker under $ncx_path defined above
#@ # Disable this command since 2010.12-SP3 (should be done in 2010.12 release)
#@ #proc check_ccs_lib {args} {
#@ #    global ncx_path
#@ #    set cmdStr [linsert  $args 0 ${ncx_path}/libchecker -lc_shell]
#@ #    set cmd [open "| $cmdStr 2>@ stdout"]
#@ #    catch {
#@ #      while {[gets $cmd info] >= 0} {
#@ #        echo $info
#@ #      }
#@ #    }
#@ #    if {[catch {close $cmd} msg]} {
#@ #    }
#@ #}
#@ 
#@ #
#@ # format_lib
#@ # use ncx under $ncx_path defined above
#@ # Disable format_lib command in 2014.09 release -- xwwang, 7/25/2014
#@ #proc format_lib {args} {
#@ #    global ncx_path
#@ #    echo "Warning: format_lib command is scheduled to become obsolete in a future production release."
#@ #    set cmdStr [linsert  $args 0 ${ncx_path}/ncx -lc_shell]
#@ #    set cmd [open "| $cmdStr 2>@ stdout"]
#@ #    catch {
#@ #      while {[gets $cmd info] >= 0} {
#@ #        echo $info
#@ #      }
#@ #    }
#@ #    if {[catch {close $cmd} msg]} {
#@ #    }
#@ #}
#@ 
#@ }
#@ 
#@ proc valias {v_orig v_alias} {
#@    uplevel 1 "upvar 0 $v_orig $v_alias"
#@ }
#@ 
#@ set lc_run_from_legacy_library_compiler "true"
#@ 
#@ set lc_enable_legacy_library_compiler "false"
#@ 
#@ valias lc_enable_legacy_library_compiler lc_enable_common_shell_lc
#@ 
#@ if {[info exists ::env(SYNOPSYS_LC_ROOT)] && [file exists $::env(SYNOPSYS_LC_ROOT)/$::sh_arch/lc/bin/lc_shell_exec]} {
#@     # make lc man pages search path override the default man page search path
#@     append man_path " $::env(SYNOPSYS_LC_ROOT)/doc/lc/man"
#@ } else {
#@     set lc_link "$::synopsys_root/$::sh_arch/syn/bin/lc_shell_exec"
#@     while { [file exists $lc_link] && [file type $lc_link] == "link"} {
#@         set lc_link  [file readlink $lc_link]
#@     }
#@     # resolve symbol-link to get $exec_path of lc_shell_exec
#@     if { [file exists $lc_link] } {
#@       set LC_ROOT [file dirname [file dirname [file dirname [file dirname $lc_link]]]]
#@       append man_path " $LC_ROOT/doc/lc/man"
#@     }
#@ } 
#@ 
#@ source ${synopsys_root}/auxx/syn/lc_commands.tbc
#@ # -- Starting source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lc_commands.tbc

#@ ##############################################################################
#@ # Author : Liping Zhao
#@ # History: 2016/11/21 created
#@ # Description: This is the source tcl file of run_nglc.tbc.
#@ #              The procs are all for run library compiler under the hood.
#@ #              These procs are exracted from .synopsys_dc.setup
#@ ##############################################################################
#@ # TclPro::Compiler::Include
#@ 
#@ if {[catch {package require tbcload 1.6} err] == 1} {
#@     return -code error "[info script]: The TclPro ByteCode Loader is not available or does not support the correct version -- $err"
#@ }
#@ tbcload::bceval {
#@ TclPro ByteCode 2 0 1.7 8.5
#@ 44 0 430 62 0 0 312 0 12 44 44 -1 -1
#@ 430
#@ a=G<!(H&s!/HW<!(3E<!2`8s!fjwpv2/YQ#/HW<!-Qr<!2`8s!5v!!!%v!!!*Qr<!3HN<!oV
#@ '475v!!!3!!!!/oJ=!7;kpv:uW<!<&|=!@2o=!ES:qv3,f=!C>,>!*BE<!SXikw>AKs!6#o9
#@ v.EW<!HG(qvJSa<!#XPT4<)aW!Dyo9v*E`<!D#GpveWPT4>/aW!Fbo9v*E`<!F#GpveWPT4Z
#@ uw!*Iko9v*E`<!H#GpveWPT4`D!s*Lto9v*E`<!K#GpveWPT4fhro+O(p9v*E`<!N#GpveWP
#@ T4IPaW!Q.p9v*E`<!Q#GpveWPT4pOPN-T7p9v*E`<!S#GpveWPT4N_aW!V=p9v*E`<!V#Gpv
#@ eWPT4PeaW!XCp9v*E`<!X#GpveWPT4)Odc/xLp9v*E`<!Z#GpveWPT4UtaW!|Rp9v*E`<!|#
#@ GpveWPT436BB1`xp9v*E`<!_#GpveWPT4v5vs*bap9v*E`<!b#GpveWPT4=rtu2ejp9v*E`<
#@ !d#GpveWPT4CAqr3hsp9v*E`<!g#Gpvw!!
#@ 44
#@ @1IOwI7xOw7&>pvQXxOwI1IOwI1IOwI1IOwI1IOwI1IOwI1IOwI1IOw
#@ 44
#@ I%%n#E2qqv0g>a'?qwn#I%%n#I%%n#I%%n#I%%n#I%%n#I%%n#Hq^R#
#@ 62
#@ x
#@ 4
#@ ,CHr@
#@ x
#@ 23
#@ lj|Z?!aiaEw>m#H8&Z)F5mNaEt-E-
#@ x
#@ 1
#@ A!
#@ p
#@ 5 0 29 3 0 0 20 0 9 5 5 -1 -1
#@ 29
#@ w0E<!w0E<!w0E<!w0E<!6P1qv3&5pv-E<!!z
#@ 5
#@ )|y9v%!
#@ 5
#@ 'wwi%*!
#@ 3
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 7
#@ %H9KDUvg+
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 22
#@ epCkBo0m*EpvnX?3DccE,&MEFO(%
#@ x
#@ 7
#@ /^,8AY@c,
#@ x
#@ 20
#@ lj|Z?qd,r@eLa:@iqEY?%xRQB
#@ x
#@ 6
#@ !>PQ9/-v
#@ p
#@ 29 0 418 18 2 0 156 1 7 29 41 -1 -1
#@ 418
#@ 4;,>!8^w!!KJv!!,`&v!Wx;bB.A-0%v*<<!5>,>!fr2,!.oAv!#0E<!8u&s!5v!!!.!!!!7%
#@ `H&:N2,!#+0*!w6N<!X/ucJlb#pv.`A9v7>o=!?qcjw7/B=!4oSs!YGUNwTJpiw(W3,!<nk#
#@ !#0E<!:t;g%4;tl#Be64w==rH&F5v!!Af2,!:bY#!#0E<!C>YQ#88T=!?ryTv=,9s!5v!!!c
#@ #!!!*Qr<!B43kw4;tl#F(x4w2/Gpv6#1%!WP6!Ckiy)Tv*<<!k-6,!y/:'!#0E<!82o=!B4m
#@ 4w3&5pvc!/J/io2,!+|&v!crgl5l/3,!4>##!#0E<!B4m4w>4`H&;N2,!KsI%!#0E<!9Sp3w
#@ m2_Q5io2,!+|&v!d&.36ci2,!+|&v!crgl58^w!!D5v!!gn?(!#0E<!B4m4w.NW<!Ev(g7.C
#@ I.!&H/s!+NTq,?:u8F9>e`BFodl,v*<<!0#>6#7iSs!Wx;bB.A-0%v*<<!AMGY!H3*!!H3*!
#@ !8^w!!-E!!!.ryX!z
#@ 29
#@ Ca8h%Mk17#/pXo#SG5:vP4IOwLCdOwcpIOw7!
#@ 41
#@ kfO1%/w*!!?bR'(Vr3<!vfP^'!w!!!it&S#px6L.`b47,c6v1%-!
#@ 18
#@ x
#@ 0
#@ 
#@ x
#@ 13
#@ nEi'FrZ!iCnc%UA/v
#@ x
#@ 14
#@ -,ZS?w:7hCu5(yG?Mw
#@ x
#@ 7
#@ &OQ<@xe|+
#@ x
#@ 5
#@ ijkIDBv
#@ x
#@ 16
#@ k%PJ:qw!d;oLIU?f:6)<
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 6
#@ 1lo(F^(%
#@ x
#@ 1
#@ P!
#@ x
#@ 9
#@ q3HQBb!cr@4v
#@ x
#@ 8
#@ OfS405Kb50
#@ x
#@ 1
#@ R!
#@ i
#@ 0
#@ x
#@ 15
#@ -#l#H8&Z)F5mNaEt-E-
#@ x
#@ 9
#@ V:wLD5Q<JDP!
#@ x
#@ 8
#@ %xRQB:p2TA
#@ x
#@ 8
#@ i%97A&jmMC
#@ x
#@ 8
#@ qLK;@0dhTA
#@ 2
#@ L 0 214 102 360 317 -1
#@ C 0 331 14 -1 -1 343
#@ 0
#@ 1 4
#@ 4
#@ DQMV6
#@ 0 0 256
#@ 8
#@ rmBq@NjkSA
#@ 1 0 0
#@ 9
#@ rmBq@q,BCF4v
#@ 2 0 0
#@ 4
#@ %xRQB
#@ 3 0 0
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 7
#@ &OQ<@xe|+
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ x
#@ 6
#@ )LVTAx1%
#@ x
#@ 15
#@ |1CO9@wLu5'@xg:T'^(
#@ x
#@ 6
#@ :<ylBLYw
#@ x
#@ 3
#@ ZXD-
#@ x
#@ 6
#@ rKVTAx1%
#@ x
#@ 1
#@ x!
#@ x
#@ 1
#@ P!
#@ x
#@ 9
#@ q3HQBb!cr@4v
#@ x
#@ 9
#@ OfS40(I%lB.v
#@ x
#@ 5
#@ 3aMTA@v
#@ x
#@ 0
#@ 
#@ x
#@ 13
#@ #k|Z?qd,r@u,aaE?v
#@ p
#@ 39 0 404 20 0 0 160 0 3 39 39 -1 -1
#@ 404
#@ w0E<!KN2,!Gx%%!#0E<!+`vpvTvZH/m&3,!/uJv!#0E<!9=J*'M`yTv8^w!!JGv!!*cvpv2/
#@ YQ#'qrD!:1fg&5v!!!/!!!!,|/=!dKn<v>Me`BJ>'0.#3WW!0#>6#6,Ts!TG;I/m&3,!/uJv
#@ !#0E<!Lm=+'M`yTv8^w!!a7#!!*cvpv7y60%'qrD!QV-4.5v!!!3!!!!1&|=!+`vpvMvf`B3
#@ n_c&v*<<!3c`W!.c8X!xSa<!=N2,!Jm@%!w6N<!0W&=!5v.w;)No7-G^w!!/K!!!2ylf%x(k
#@ q+.|Js!5v!!!J!!!!+Qr<!?eUqv*m!m#EaDbB/JHK%v*<<!7&B9vxSa<!=N2,!Jm@%!w6N<!
#@ 0W&=!7v.w;)No7-G^w!!/K!!!4nMH&x(kq+.|Js!5v!!!J!!!!+Qr<!Aqgqv*m!m#EaDbB/J
#@ HK%v*<<!:5|TvxSa<!=N2,!Jm@%!w6N<!0W&=!9v.w;)No7-G^w!!/K!!!6+/*'y+kq++BN!
#@ !
#@ 39
#@ ;vIOwKeHK%KeHK%KeHK%K=!kwK!P+'K!P+'K!P+'K!P+'8uJv
#@ 39
#@ b9+L%j@<L%j@<L%1nn*'iLwL.j^lL.j^lL.j^lL.iUQ1.@8Kv
#@ 20
#@ x
#@ 12
#@ kaT5B`qARA@/;EF
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 20
#@ lj|Z?qd,r@eLa:@iqEY?%xRQB
#@ x
#@ 7
#@ &OQ<@xe|+
#@ x
#@ 5
#@ s85)F1v
#@ x
#@ 0
#@ 
#@ x
#@ 4
#@ wm<eD
#@ x
#@ 3
#@ kL2-
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ i
#@ 0
#@ x
#@ 4
#@ MyB,E
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 22
#@ qd,r@l-?SAg%ap@vkT;@A*q=FFhw
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ x
#@ 19
#@ kaT5BnEi'Fh!cr@eRo;@05A&
#@ x
#@ 24
#@ kaT5Bd@YjB'p/fDsT/CFyqEY?m'cSA
#@ x
#@ 21
#@ kaT5Bd@YjB6>m#Hvd<iCgKxhC1v
#@ x
#@ 27
#@ kaT5BfR:LCfR9Z?qd,r@rfR.Dk^CkBf^;-
#@ x
#@ 28
#@ kaT5Bd@YjB1?0bEld1kBf=+Y?Xv|mA%0K(F
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 15
#@ 3aMTAu'V5Bq`ewGh0<-
#@ p
#@ 40 0 331 16 0 0 160 0 3 40 40 -1 -1
#@ 331
#@ w0E<!-fSs!O,uc/ViA9v,|8X!M`yTv8^w!!B/v!!w-*!!*`vpv'qrD!-A77w.r=6#Omm<v>M
#@ e`BBKMT+#3WW!w0E<!3#Ts!O,uc/ViA9v2o8X!M`yTv8^w!!B/v!!w-*!!-&tl#'qrD!-A77
#@ w0/tl#Omm<v>Me`BBKMT+#3WW!w0E<!5)Ts!O,uc/ViA9v4u8X!M`yTv8^w!!B/v!!w-*!!/
#@ 8UNw'qrD!-A77w2AUNwOmm<v>Me`BBKMT+#3WW!w0E<!7/Ts!O,uc/ViA9v6&9X!M`yTv8^w
#@ !!B/v!!w-*!!1J60%'qrD!-A77w4S60%Omm<v>Me`BBKMT+#3WW!w0E<!95Ts!O,uc/ViA9v
#@ 8,9X!M`yTv8^w!!B/v!!w-*!!3ylf%'qrD!-A77w6elf%Omm<v'0!!
#@ 40
#@ /JHK%CeHK%CeHK%CeHK%CeHK%CeHK%CeHK%CeHK%CeHK%CeHK%
#@ 40
#@ QMbpvZMbpvZMbpvZMbpvZMbpvZMbpvZMbpvZMbpvZMbpvYMbpv
#@ 16
#@ x
#@ 4
#@ wm<eD
#@ x
#@ 3
#@ kL2-
#@ x
#@ 12
#@ kaT5B`qARA@/;EF
#@ i
#@ 0
#@ x
#@ 5
#@ 3aMTA@v
#@ x
#@ 0
#@ 
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 16
#@ qd,r@!BK(F,+^Z?%xRQB
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ x
#@ 19
#@ kaT5BnEi'Fh!cr@eRo;@05A&
#@ x
#@ 24
#@ kaT5Bd@YjB'p/fDsT/CFyqEY?m'cSA
#@ x
#@ 21
#@ kaT5Bd@YjB6>m#Hvd<iCgKxhC1v
#@ x
#@ 27
#@ kaT5BfR:LCfR9Z?qd,r@rfR.Dk^CkBf^;-
#@ x
#@ 28
#@ kaT5Bd@YjB1?0bEld1kBf=+Y?Xv|mA%0K(F
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 8
#@ k^YSAqP(yG
#@ x
#@ 1
#@ ?v
#@ p
#@ 2 0 26 4 0 0 8 0 5 2 2 -1 -1
#@ 26
#@ w0E<!.9`W!0&5Uv8^w!!-E!!!-iA=!z
#@ 2
#@ .H!
#@ 2
#@ :E!
#@ 4
#@ x
#@ 6
#@ gd|;@b:%
#@ x
#@ 4
#@ rwIID
#@ x
#@ 2
#@ >Kv
#@ x
#@ 3
#@ g'i-
#@ 0
#@ 0
#@ 1 2
#@ 1
#@ ?v
#@ 0 0 256
#@ 3
#@ g'i-
#@ 1 0 0
#@ x
#@ 13
#@ qd,r@dIa:@e-%lB.v
#@ x
#@ 6
#@ 'E%6B_-v
#@ p
#@ 1 0 7 1 0 0 4 0 2 1 1 -1 -1
#@ 7
#@ ,|&v!)'!!
#@ 1
#@ z
#@ 1
#@ '!
#@ 1
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@e-%lB.v
#@ 0
#@ 0
#@ 1 1
#@ 4
#@ %N|(F
#@ 0 0 256
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@e-%lB.v
#@ x
#@ 5
#@ %N|(FA!
#@ p
#@ 10 0 94 14 0 0 40 0 5 10 10 -1 -1
#@ 94
#@ )Nr<!8^w!!;o!!!w3E<!19N<!3|`W!7MkUv;u&s!5v!!!4!!!!2G^3w/)Ppv:&0s!5/|X!-B
#@ W<!?PC3w-`8s!75|X!-BW<!7NE<!8`8s!5rr<!8S:qvv!!
#@ 10
#@ Jwao#CV17#/0!
#@ 10
#@ |3yS#AbUm#*-!
#@ 14
#@ x
#@ 14
#@ #k|Z?r0H8Aw9fwGJ%%
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 4
#@ *dmID
#@ x
#@ 1
#@ -v
#@ x
#@ 14
#@ 4rBfD1-0CFq&fwGJ%%
#@ x
#@ 27
#@ fF'Z?qd,r@dIa:@e-%lBpA>cEh7|7An1g+
#@ x
#@ 5
#@ )lP)F1v
#@ x
#@ 19
#@ ,v(Z?!aiaEmo3mBm+BRAyOl,
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@VhrU@?v
#@ x
#@ 18
#@ #k|Z?(FuSAhaBq@c^CkBHSw
#@ 0
#@ 0
#@ 1 3
#@ 4
#@ %N|(F
#@ 0 0 256
#@ 8
#@ o4jY?m'cSA
#@ 1 0 0
#@ 4
#@ g3IID
#@ 2 0 0
#@ x
#@ 14
#@ #k|Z?r0H8Aw9fwGJ%%
#@ p
#@ 7 0 70 13 0 0 28 0 6 7 7 -1 -1
#@ 70
#@ )Nr<!I>e`B;a9?)v*<<!&<`W!*TA9v.lvpv3on9v?o=6#4;tl#9;T=!:Apiw3rn9v-W&=!Dv
#@ mjw/QE<!;#5pvw!!
#@ 7
#@ 3Y6OwDy##
#@ 7
#@ UN>N%Je|v
#@ 13
#@ x
#@ 3
#@ _e|+
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 6
#@ sT2TAIPw
#@ x
#@ 8
#@ m'cSANjkSA
#@ x
#@ 1
#@ +v
#@ x
#@ 5
#@ n0Hr@7v
#@ x
#@ 12
#@ #graEv_Bq@,0B(F
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 6
#@ gpbSAPSw
#@ x
#@ 6
#@ AP5cE?Sw
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 5
#@ r!2kB>v
#@ 0
#@ 0
#@ 0 1
#@ 8
#@ m'cSANjkSA
#@ 0 0 0
#@ x
#@ 14
#@ 4rBfD1-0CFq&fwGJ%%
#@ x
#@ 10
#@ (KxhCN1-.DQ-v
#@ p
#@ 17 0 213 23 2 1 88 2 10 17 21 -1 -1
#@ 213
#@ w0E<!(H&s!*N&s!+Q&s!,T&s!CY,>!8^w!!2V'!!*i=6#4;tl#=MGY!g@#!!ee6(!H,FN-gE
#@ EfR8SUNw<P>:v8P60%.EW<!--<<!BJ:3w0T`<!Q.taBLP|f.v*<<!f!!!!6^w!!/K!!!12>:
#@ vI,s<!Hv(g7.CI.!4qVH&7P60%DPe`Bbl^l5#3WW!@A#>!T,PU,=;'v!Bb>:vJjJE'5v!!!-
#@ !!!!@=N-&?@e`'4oSs!eFNH&>thc&FO+'(2iSs!G;O8sBA6-&z
#@ 17
#@ C^No#L2#Y!_cpw)>2|X!7!
#@ 21
#@ Pf3<!:'Le#-kv:wIT%m5`NOkw/!
#@ 23
#@ x
#@ 4
#@ q#TCF
#@ x
#@ 6
#@ hIa:@PSw
#@ x
#@ 11
#@ m9.bEi`JT8eIl,
#@ x
#@ 1
#@ R!
#@ x
#@ 22
#@ q3HQBl#sJD8o(`FnlrJDu_PcEX%%
#@ x
#@ 21
#@ q3HQBkoW/DmgY8AnT_5BgKxhC1v
#@ x
#@ 18
#@ hgtdD!CIIDkcreDb^CkBHSw
#@ x
#@ 4
#@ wm<eD
#@ x
#@ 4
#@ 4|k)F
#@ x
#@ 3
#@ j#L%
#@ x
#@ 2
#@ FVw
#@ x
#@ 5
#@ sB-<@Ev
#@ x
#@ 6
#@ 1lo(F^(%
#@ x
#@ 21
#@ 6dV<+:mui@26nlBPPW(46dV<+A!
#@ x
#@ 6
#@ !xMTAFVw
#@ i
#@ 0
#@ x
#@ 0
#@ 
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 12
#@ h-ur@E5>F+91VE+
#@ x
#@ 25
#@ ruwlB/wJ9>gd|;@>AufA'%U;@(y(S.A!
#@ x
#@ 8
#@ k^YSAqP(yG
#@ x
#@ 4
#@ wg;3I
#@ x
#@ 5
#@ P!i<+Iv
#@ 2
#@ L 0 60 144 210 50 -1
#@ C 1 105 20 -1 -1 123
#@ 1
#@ F
#@ 1 2 3
#@ 1
#@ 4
#@ 1 7
#@ 8
#@ m'cSANjkSA
#@ 0 0 256
#@ 12
#@ 'ZPDFd%+:@EAl)F
#@ 1 0 0
#@ 0
#@ 
#@ 2 0 512
#@ 0
#@ 
#@ 3 0 512
#@ 3
#@ kL2-
#@ 4 0 0
#@ 6
#@ 7,V`FW+%
#@ 5 0 0
#@ 4
#@ .0B,E
#@ 6 0 0
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@VhrU@?v
#@ p
#@ 5 0 80 12 1 1 20 1 6 5 5 -1 -1
#@ 80
#@ 32fv!8^w!!y(#!!w3E<!(H&s!3)T=!9_Hjw1o=6#>J,>!g@#!!ee6(!G#+3-:|/=!?e64w1f
#@ As!3L2!!8^w!!/K!!!.8UNw>>##!
#@ 5
#@ RM+7,1!
#@ 5
#@ +T>5w/!
#@ 12
#@ x
#@ 0
#@ 
#@ x
#@ 4
#@ q'-W@
#@ x
#@ 11
#@ :6Hr@06FiCZLc,
#@ x
#@ 10
#@ 9&TbE#KffDb:%
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 4
#@ @)qU@
#@ x
#@ 6
#@ sT2TAIPw
#@ x
#@ 7
#@ B9:8@g^;-
#@ x
#@ 1
#@ A!
#@ x
#@ 28
#@ kaT5Bd@YjB1?0bEld1kBf=+Y?Xv|mA%0K(F
#@ 1
#@ L 0 49 10 62 42 -1
#@ 1
#@ F
#@ 1 1 2
#@ 1
#@ 3
#@ 0 4
#@ 7
#@ B9:8@g^;-
#@ 0 0 0
#@ 0
#@ 
#@ 1 0 512
#@ 0
#@ 
#@ 2 0 512
#@ 3
#@ kL2-
#@ 3 0 0
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iC`jbSAp#K^F<v
#@ p
#@ 3 0 36 10 0 0 12 0 6 3 3 -1 -1
#@ 36
#@ /rS=!6U(+((H&s!,`yTv5Qr<!<)Ks!Qsm<v.TW<!19*!!
#@ 3
#@ @nG#
#@ 3
#@ VoE!
#@ 10
#@ x
#@ 27
#@ kaT5BfR:LCfR9Z?qd,r@rfR.Dk^CkBf^;-
#@ x
#@ 5
#@ s85)F1v
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 6
#@ gpbSAPSw
#@ x
#@ 6
#@ AP5cE?Sw
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 0
#@ 
#@ x
#@ 15
#@ 3aMTAu'V5Bq`ewGh0<-
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 27
#@ fF'Z?qd,r@dIa:@e-%lBpA>cEh7|7An1g+
#@ x
#@ 14
#@ (KxhCN1-.D%)^aEQ(%
#@ p
#@ 14 0 131 13 0 0 60 0 4 14 14 -1 -1
#@ 131
#@ ,|&v!,cSs!/)13w8;y`B64y`'#3WW!><u+!3oh)Bz1fSs!/)13w+l4pv(0*!!0KA9v.EW<!,
#@ H<<!2`8s!,|&v!1rSs!/)13w//Ypv(0*!!4oXQ#.EW<!,H<<!6`8s!,|&v!5)Ts!/)13w3G(
#@ qv(0*!!8>piw**!!
#@ 14
#@ 9yLm#Mngm#Engm#3<!
#@ 14
#@ f?J8#Engm#Engm#29!
#@ 13
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 33
#@ =P6X5r*r<+fF'Z?w3F/D'gi'FrZ!iCdIa:@e-%lB.v
#@ x
#@ 5
#@ uKhgCA!
#@ x
#@ 7
#@ =P6X5R^`w
#@ x
#@ 31
#@ 91VE+ri+@G,XVTAp<HSAihrU@gKxhCnWg:@f4g+
#@ x
#@ 20
#@ 91VE+!aiaEvLQ3Bq9VgChIs#?
#@ x
#@ 51
#@ 4CDE+?NfCFP'bH0^YU^,ycU?+wDblB,7DoA;%#lB4RME+B`xQHw!saEQ0(d0:i,.
#@ x
#@ 38
#@ :tJTA6ovlBh|2jB'E(yGjf<iCulSCF3+uD+(XKV@K/qT,=;w
#@ x
#@ 38
#@ 9nATAqKDTAF.fK/6nCE+6NZ?E=Jd#Hg*;1C)+VE+(XKV@c,v
#@ x
#@ 40
#@ 9nATA,rP-E`:p!.).Kp-ZT<p>il+t+/=4=I<NQC+'OcC++xuC+
#@ x
#@ 56
#@ KW&dEn=+Y?w&|C+LReK/C?pBDbnmX?7,V`F'^m*E9H,502WIhCjcreDdRo;@QhNV,%*qU@
#@ x
#@ 1
#@ Iv
#@ x
#@ 4
#@ 2u5DF
#@ 0
#@ 0
#@ 2 2
#@ 8
#@ m'cSANjkSA
#@ 0 0 256
#@ 4
#@ %N|(F
#@ 1 0 256
#@ x
#@ 18
#@ #k|Z?(FuSAhaBq@c^CkBHSw
#@ p
#@ 8 0 116 12 0 0 36 0 6 8 8 -1 -1
#@ 116
#@ w0E<!1#T=!5S6jw0re9v;Yq9-#_w!!/K!!!)`vpv?ntt!5v!!!Q!!!!w-<<!1Gwjw*TA9v;,
#@ GUvn2_Q5m&3,!/uJv!#0E<!EOe*'R8:3w!N3,!/uJv!#0E<!Fg4+'8^w!!/K!!!,&tl#@_##
#@ !
#@ 8
#@ E'#i%b`oh%
#@ 8
#@ ;enF0^w'M%
#@ 12
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 6
#@ 1lo(F^(%
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 17
#@ 7pTZ?ve'Z?qUbOBgKxhC1v
#@ x
#@ 24
#@ kaT5Bd@YjB'p/fDsT/CFyqEY?m'cSA
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 15
#@ 7pTZ?3CpV@m@|mAytf+
#@ x
#@ 21
#@ kaT5Bd@YjB6>m#Hvd<iCgKxhC1v
#@ x
#@ 0
#@ 
#@ x
#@ 5
#@ s85)F1v
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 19
#@ ,v(Z?!aiaEmo3mBm+BRAyOl,
#@ x
#@ 14
#@ o4jY?m'cSA:uMTAxA#
#@ p
#@ 31 0 418 32 2 0 152 1 8 31 35 -1 -1
#@ 418
#@ =Sq9-|^w!!E8v!!#**!!&<`W!2?W<!-BE<!1H<<!4c&=!B4`H&*#PdBEfIQ,v*<<!w0E<!75
#@ T=!4;kpv2G^3w-u4Uv6/Ypv:&0s!5v!!!Q!!!!9vmjwgfvdB>'6<*v*<<!.5UNw;uS=!ItQK
#@ %:elf%>Vbt!Xn2-&8^w!!.H!!!4nMH&MJe`B.A-0%v*<<!J@DVv8^w!!2V'!!EL_w!+GPqB<
#@ jTZ)v*<<!#uxR5gL/*'>GtpvPpm<vIne`B^HGT4v*<<!L!f`'P9GB(Jga|(>bq9-X^w!!5|!
#@ !!=d'w)J%?:vCOAI&<N2,!+|&v!d&.36Xn2-&8^w!!a7#!!0/>:v##heBOkYc/v*<<!A_q9-
#@ Q^w!!.H!!!>s|Z)NMe`B+&13wv*<<!9l0=!JDPpvJSa<!Q-w!*K3?<*<tMH&#BO8s7u5-&8^
#@ w!!OVv!!hq?(!#0E<!Q,,pvWhXq+P#wS7Jv!!!>D|s!2l#8-ig-s+9JYt!5v!!!:!!!!9vmj
#@ w=/C=!R25pvJSa<!1!!
#@ 31
#@ 8bgm#Zsv+'`Q,N%Yp`1%PLdjwZsrL%Txmn#V4Uv
#@ 35
#@ |Ir;v>@&a0l*sL%!w!!!@.Wp4WF.4wRxy4w#@;D)F;X!
#@ 32
#@ x
#@ 4
#@ *dmID
#@ x
#@ 1
#@ Hv
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ x
#@ 16
#@ JaGQB*kbD+))2dEV%BE+
#@ x
#@ 23
#@ lj|Z?!aiaEw>m#H8&Z)F5mNaEt-E-
#@ x
#@ 4
#@ J2*D+
#@ x
#@ 12
#@ vAE-0;oU6036viC
#@ x
#@ 1
#@ >v
#@ x
#@ 19
#@ kaT5BnEi'Fh!cr@eRo;@05A&
#@ x
#@ 23
#@ lj|Z?!aiaEw>m#H8&Z)F5mNaEt-E-
#@ x
#@ 27
#@ kaT5BfR:LCfR9Z?qd,r@rfR.Dk^CkBf^;-
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 10
#@ 3XKV@:.BbCMYw
#@ x
#@ 1
#@ Cv
#@ x
#@ 0
#@ 
#@ i
#@ 0
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 6
#@ :<ylBLYw
#@ x
#@ 5
#@ wRH<@8v
#@ x
#@ 7
#@ 9WmIDeI-,
#@ x
#@ 1
#@ X!
#@ x
#@ 7
#@ =P6X5R^`w
#@ x
#@ 1
#@ B!
#@ x
#@ 1
#@ A!
#@ x
#@ 5
#@ s85)F1v
#@ x
#@ 4
#@ +u(*F
#@ x
#@ 4
#@ u3uSA
#@ x
#@ 5
#@ )lP)F1v
#@ x
#@ 0
#@ 
#@ 2
#@ L 0 171 154 342 326 -1
#@ C 0 359 12 -1 -1 369
#@ 0
#@ 2 8
#@ 8
#@ o4jY?m'cSA
#@ 0 0 256
#@ 5
#@ f9&P9d!
#@ 1 0 256
#@ 4
#@ g3IID
#@ 2 0 0
#@ 3
#@ d4w,
#@ 3 0 0
#@ 4
#@ lWNeD
#@ 4 0 0
#@ 9
#@ ,uk)Fdd;JD1v
#@ 5 0 0
#@ 4
#@ u3uSA
#@ 6 0 0
#@ 5
#@ bT/bE>v
#@ 7 0 0
#@ x
#@ 15
#@ qd,r@s&O+E,=^Z?YYK+
#@ p
#@ 9 0 80 13 0 0 36 0 5 9 9 -1 -1
#@ 80
#@ /rS=!1Gwjw'E&s!H=rH&*TA9v?Ae`B4v&*'v*<<!2uA=!1rSs!8BW<!:,,pv/#YQ#7c&v!.E
#@ W<!<,,pv15:3w88UNw.EW<!49*!!
#@ 9
#@ AqCm#CV17#*!
#@ 9
#@ TFxS#AbUm#%!
#@ 13
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@VhrU@?v
#@ x
#@ 4
#@ *dmID
#@ x
#@ 1
#@ -v
#@ x
#@ 14
#@ 4rBfD1-0CFq&fwGJ%%
#@ x
#@ 29
#@ fF'Z?qd,r@s&O+E,=^Z?c_dX?,CHr@v9siC1v
#@ x
#@ 5
#@ )lP)F1v
#@ x
#@ 19
#@ ,v(Z?!aiaEmo3mBm+BRAyOl,
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iC`jbSAp#K^F<v
#@ 0
#@ 0
#@ 1 3
#@ 4
#@ %N|(F
#@ 0 0 256
#@ 8
#@ o4jY?m'cSA
#@ 1 0 0
#@ 4
#@ g3IID
#@ 2 0 0
#@ x
#@ 29
#@ fF'Z?qd,r@s&O+E,=^Z?c_dX?,CHr@v9siC1v
#@ x
#@ 13
#@ m'cSANjkSA'E%6B?v
#@ p
#@ 9 0 109 8 1 1 36 1 4 9 9 -1 -1
#@ 109
#@ ,|&v!,cSs!8^w!!MPv!!%<`W!C&0s!d!!!!eC#!!XJIL&,|&v!35>:v1fSs!4!MU!)0*!!1T
#@ yTv.EW<!?JJ`B64y`'#3WW!><u+!3oh)Bz.EW<!,H<<!3`8s!,|&v!2uSs!z
#@ 9
#@ W,Vf&F@`g%*!
#@ 9
#@ lB/n#b1Vm#)!
#@ 8
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 30
#@ 91VE+yM*:@!^IIDX_!Y?o4jY?r^oRAuoggCOSw
#@ x
#@ 28
#@ kaT5Bd@YjB1?0bEld1kBf=+Y?Xv|mA%0K(F
#@ x
#@ 8
#@ i%97AgkyC+
#@ x
#@ 0
#@ 
#@ x
#@ 36
#@ =P6X5r*r<+fF'Z?qd,r@s&O+E,=^Z?c_dX?,CHr@pN_TA
#@ x
#@ 7
#@ =P6X5R^`w
#@ x
#@ 4
#@ 2u5DF
#@ 1
#@ L 0 36 12 51 29 -1
#@ 1
#@ F
#@ 1 2 3
#@ 1
#@ 4
#@ 2 5
#@ 8
#@ m'cSANjkSA
#@ 0 0 256
#@ 4
#@ %N|(F
#@ 1 0 256
#@ 0
#@ 
#@ 2 0 512
#@ 0
#@ 
#@ 3 0 512
#@ 2
#@ =Jw
#@ 4 0 0
#@ x
#@ 18
#@ qd,r@yR>SAfsUgCkg,<@b:%
#@ x
#@ 11
#@ 0Q%hCgKxhC,tEw
#@ p
#@ 10 0 97 15 0 0 40 0 5 10 10 -1 -1
#@ 97
#@ /rS=!1Gwjw'E&s!H=rH&9N2,!4>##!#0E<!1NE<!@4`H&-fvpv5|8X!6Sp3w25bpv/o=6#7)
#@ tl#2Q/X!.EW<!5TN<!7`8s!9;|X!-BW<!9NE<!:`8s!7#s<!z
#@ 10
#@ GFIOwG17n#1<!
#@ 10
#@ Vv)7#Gh17#.-!
#@ 15
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 4
#@ *dmID
#@ x
#@ 1
#@ -v
#@ x
#@ 14
#@ 4rBfD1-0CFq&fwGJ%%
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 36
#@ =P6X5r*r<+fF'Z?qd,r@yR>SAfsUgCg'm*E!YfRA(pDTA
#@ x
#@ 7
#@ A;lcE_iGw
#@ x
#@ 7
#@ =P6X5R^`w
#@ x
#@ 5
#@ )lP)F1v
#@ x
#@ 19
#@ ,v(Z?!aiaEmo3mBm+BRAyOl,
#@ x
#@ 5
#@ s85)F1v
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iC`jbSAp#K^F<v
#@ 0
#@ 0
#@ 1 3
#@ 9
#@ o4jY?m'cSAQ!
#@ 0 0 256
#@ 8
#@ o4jY?m'cSA
#@ 1 0 0
#@ 4
#@ g3IID
#@ 2 0 0
#@ x
#@ 15
#@ rpwhC;Z2b3<?<+EfqT+
#@ 0
#@ 0
#@ }
#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/auxx/syn/lc_commands.tbc

#@ # -- End source /afs/kth.se/pkg/vol/contrib/ict/nveg/.pkg.@sys/vol2/synopsys/dc_2020/syn/R-2020.09-SP5-3/admin/setup/.synopsys_dc.setup

source -echo -verbose /afs/kth.se/home/r/a/ratnu/IL2225_project/SiLagoNN/exe/../syn/scr/dc_bottomup.tcl
#@ # -- Starting source /afs/kth.se/home/r/a/ratnu/IL2225_project/SiLagoNN/exe/../syn/scr/dc_bottomup.tcl

#@ ################################################################################
#@ # Design Compiler logic synthesis script
#@ ################################################################################
#@ #
#@ # This script is meant to be executed with the following directory structure
#@ #
#@ # project_top_folder
#@ # |
#@ # |- db: store output data like mapped designs or physical files like GDSII
#@ # |
#@ # |- phy: physical synthesis material (scripts, pins, etc)
#@ # |
#@ # |- rtl: contains rtl code for the design, it should also contain a
#@ # |       hierarchy.txt file with the all the files that compose the design
#@ # |
#@ # |- syn: logic synthesis material (this script, SDC constraints, etc)
#@ # |
#@ # |- sim: simulation stuff like waveforms, reports, coverage etc.
#@ # |
#@ # |- tb: testbenches for the rtl code
#@ # |
#@ # |- exe: the directory where it should be executed. This keeps all the temp files
#@ #         created by DC in that directory
#@ #
#@ #
#@ # The standard way of executing the is from the project_top_folder
#@ # with the following command
#@ #
#@ # $ genus -files ../syn/genus_synthesis.tcl
#@ #
#@ # Additionally it should be possible to do
#@ #
#@ # $ make syn
#@ #
#@ # If the standard Makefile is present in the project directory
#@ # Please check if you have the right constraints in ./syn/constraints.sdc
#@ # Additionaly, please make sure that you have replaced SRAM_model with SRAM Macro
#@ ################################################################################
#@ 
#@ set SynopsysHome /afs/ict.kth.se/pkg/synopsys/designcompiler/J-2014.09
#@ set search_path "/afs/ict.kth.se/pkg/synopsys/designcompiler/J-2014.09/libraries/syn                 /afs/it.kth.se/pkg/synopsys/extra_libraries/standard_cell/TSMC/tcbn90g_110a/Front_End/timing_power/tcbn90g_110a/"
#@ 
#@ 
#@ # SYNTH VHDL FILE DEFAULTS
#@ set view_read_file_suffix 		"db sdb edif sedif vhd vhdl st script"
#@ set view_analyze_file_suffix 		"v vhd vhdl"
#@ set template_parameter_style 		"%d"; # Limits the lenght of comp. names
#@ 
#@ set link_path 				${search_path}
#@ set target_library 			"tcbn90gtc.db"
#@ set symbol_library 			"tcbn90g.sdb"
#@ 
#@ set synthetic_library 			"standard.sldb					 dw_foundation.sldb";
#@ 
#@ set link_library 			"* ${target_library}"
#@ 
#@ 
#@ set TOP_NAME drra_wrapper
#@ 
#@ # Directories for output material
#@ set REPORT_DIR  ../syn/rpt;      # synthesis reports: timing, area, etc.
#@ set OUT_DIR ../syn/db;           # output files: netlist, sdf sdc etc.
#@ set SOURCE_DIR ../rtl;           # rtl code that should be synthesised
#@ set SYN_DIR ../syn;              # synthesis directory, synthesis scripts constraints etc.
#@ 
#@ 
#@ proc nth_pass {n} {
#@ 	global SYN_DIR
#@ 	global SOURCE_DIR
#@ 	global OUT_DIR
#@ 	global REPORT_DIR
#@ 	global TOP_NAME
#@ 	set prev_n [expr {$n - 1}]
#@ 	exec rm -rf ${OUT_DIR}/pass${n}
#@ 	exec mkdir -p ${OUT_DIR}/pass${n}
#@ 	remove_design -all
#@ 	
#@ 	# Anayze the files in ${SOURCE_DIR}/pkg_hierarchy.txt
#@ 	set hierarchy_files [split [read [open ${SOURCE_DIR}/pkg_hierarchy.txt r]] "\n"]
#@ 	foreach filename [lrange ${hierarchy_files} 0 end-1] {
#@ 	    if {![string equal [string index $filename 0] "#"]} {
#@ 	        if {[string equal [file extension $filename] ".vhd"]} {
#@ 	            analyze -format vhdl -lib WORK ${SOURCE_DIR}/${filename}
#@ 	        } elseif {[string equal [file extension $filename] ".v"]} {
#@ 	            analyze -format verilog -lib WORK ${SOURCE_DIR}/${filename}
#@ 	        }
#@ 	    }
#@ 	}
#@ 	# Compile ${SOURCE_DIR}/mtrf/DPU/divider_pipe.vhd appropriately
#@ 	# Hint: analyze the file, elaborate the design, set current design to this design, link, uniquify, source the constraints and compile
#@ 	analyze -format vhdl -lib WORK ${SOURCE_DIR}/mtrf/DPU/divider_pipe.vhd
#@ 	elaborate divider_pipe
#@ 	current_design divider_pipe
#@ 	link
#@ 	uniquify
#@ 	if  {$n > 1} {
#@ 	    source ${OUT_DIR}/pass${prev_n}/divider_pipe.wscr
#@ 	}
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	compile
#@ 	
#@ 	# Compile the "silego" entity
#@ 	# Hint: analyze the files in ${SOURCE_DIR}/silego_hierarchy.txt. elaborate the design silego, set current_design to silego, link, uniquify, source the constraints, source constarints from previous pass, set dont_touch for divider pipe and compile
#@ 	set hierarchy_files [split [read [open ${SOURCE_DIR}/silego_hierarchy.txt r]] "\n"]
#@ 	foreach filename [lrange ${hierarchy_files} 0 end-1] {
#@ 	    if {![string equal [string index $filename 0] "#"]} {
#@ 	        if {[string equal [file extension $filename] ".vhd"]} {
#@ 	            analyze -format vhdl -lib WORK ${SOURCE_DIR}/${filename}
#@ 	        } elseif {[string equal [file extension $filename] ".v"]} {
#@ 	            analyze -format verilog -lib WORK ${SOURCE_DIR}/${filename}
#@ 	        }
#@ 	    }
#@ 	}
#@ 	
#@ 	elaborate silego
#@ 	link
#@ 	uniquify
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	if {$n > 1} {
#@ 	    source ${OUT_DIR}/pass${prev_n}/silego.wscr
#@ 	}
#@ 	dont_touch divider_pipe true
#@ 	compile
#@ 	# Compile all the Silago tile files
#@ 	# Hint: COmpile each tile one by one. Analyze and elaborate the tile design, set current_design to that tile, link, uniquify, source the constraints, source constarints from previous pass, set dont_touch for divider pipe, silego and compile
#@ 	
#@ 	analyze -format vhdl -lib WORK ${SOURCE_DIR}/mtrf/Silago_top.vhd
#@ 	elaborate Silago_top
#@ 	current_design Silago_top
#@ 	link
#@ 	uniquify
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	dont_touch divider_pipe true
#@ 	dont_touch silego true
#@ 	compile
#@ 	
#@ 	analyze -format vhdl -lib WORK ${SOURCE_DIR}/mtrf/Silago_bot.vhd
#@ 	elaborate Silago_bot
#@ 	current_design Silago_bot
#@ 	link
#@ 	uniquify
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	dont_touch divider_pipe true
#@ 	dont_touch silego true
#@ 	compile
#@ 	
#@ 	analyze -format vhdl -lib WORK ${SOURCE_DIR}/mtrf/Silago_top_left_corner.vhd
#@ 	elaborate Silago_top_left_corner
#@ 	current_design Silago_top_left_corner
#@ 	link
#@ 	uniquify
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	dont_touch divider_pipe true
#@ 	dont_touch silego true
#@ 	compile
#@ 	
#@ 	analyze -format vhdl -lib WORK ${SOURCE_DIR}/mtrf/Silago_top_right_corner.vhd
#@ 	elaborate Silago_top_right_corner
#@ 	current_design Silago_top_right_corner
#@ 	link
#@ 	uniquify
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	dont_touch divider_pipe true
#@ 	dont_touch silego true
#@ 	compile
#@ 	
#@ 	analyze -format vhdl -lib WORK ${SOURCE_DIR}/mtrf/Silago_bot_left_corner.vhd
#@ 	elaborate Silago_bot_left_corner
#@ 	current_design Silago_bot_left_corner
#@ 	link
#@ 	uniquify
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	dont_touch divider_pipe true
#@ 	dont_touch silego true
#@ 	compile
#@ 	
#@ 	analyze -format vhdl -lib WORK ${SOURCE_DIR}/mtrf/Silago_bot_right_corner.vhd
#@ 	elaborate Silago_bot_right_corner
#@ 	current_design Silago_bot_right_corner
#@ 	link
#@ 	uniquify
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	dont_touch divider_pipe true
#@ 	dont_touch silego true
#@ 	compile
#@ 	# Compile DRRA wrapper
#@ 	# Hint: Analyze and elaborate the design, set current_design to the wrapper, link, uniquify, source the constraints, source constarints from previous pass, set dont_touch for divider pipe, silego, all the tiles, and compile
#@ 	
#@ 	analyze -format vhdl -lib WORK ${SOURCE_DIR}/mtrf/drra_wrapper.vhd
#@ 	elaborate drra_wrapper
#@ 	current_design drra_wrapper
#@ 	link
#@ 	source ${SYN_DIR}/constraints.sdc
#@ 	dont_touch divider_pipe true
#@ 	dont_touch Silago_bot true
#@ 	dont_touch Silago_bot_left_corner true
#@ 	dont_touch Silago_bot_right_corner true
#@ 	dont_touch Silago_top true
#@ 	dont_touch Silago_top_left_corner true
#@ 	dont_touch Silago_top_right_corner true
#@ 	report_timing > "${REPORT_DIR}/${TOP_NAME}_timing_pass${n}.txt"
#@ 	write_file -format ddc -hier -output "${OUT_DIR}/${TOP_NAME}_pass${n}.ddc"
#@ 	characterize -constraints {Silago_bot_l_corner_inst_0_1/SILEGO_cell 	                           Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider}
#@ 	current_design divider_pipe
#@ 	puts "write script"
#@ 	write_script > ${OUT_DIR}/pass${n}/divider_pipe.wscr
#@ 	current_design silego
#@ 	write_script > ${OUT_DIR}/pass${n}/silego.wscr
#@ }
#@ 
#@ puts "First pass"
#@ nth_pass 1
#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ puts "Second pass"
#@ nth_pass 2
#@ # -- Starting source ../syn/db/pass1/divider_pipe.wscr

#@ Information: Building the design 'DW_div_pipe' instantiated from design 'divider_pipe' with
#@ the parameters "a_width=32,b_width=32,tc_mode=1,rem_mode=1,num_stages=4,stall_mode=0,rst_mode=1,op_iso_mode=4". (HDL-193)
#@ Warning: Cannot find the design 'DW_div_pipe' in the library 'WORK'. (LBR-1)
#@ Warning: Unable to resolve reference 'DW_div_pipe' in 'divider_pipe'. (LINK-5)
#@ ###################################################################
#@ 
#@ # Created by write_script -format dctcl on Mon Nov 20 18:01:38 2023
#@ 
#@ ###################################################################
#@ 
#@ # Set the current_design #
#@ current_design divider_pipe
#@ 
#@ set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
#@ set_operating_conditions NCCOM -library tcbn90gtc
#@ set_wire_load_mode segmented
#@ set_wire_load_selection_group WireAreaForZero
#@ set_dont_touch [current_design] 
#@ set_multibit_options -mode non_timing_driven
#@ set_local_link_library {tcbn90gtc.db}
#@ set_driving_cell -lib_cell INVD1 -library tcbn90gtc -pin ZN -from_pin I        -input_transition_rise 0.0180848 -input_transition_fall 0.0103022              -no_design_rule [get_ports rst_n]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[31]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[31]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[30]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[30]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[29]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[29]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[28]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[28]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[27]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[27]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[26]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[26]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[25]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[25]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[24]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[24]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[23]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[23]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[22]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[22]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[21]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[21]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[20]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[20]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[19]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[19]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[18]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[18]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[17]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[17]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[16]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[16]}]
#@ set_driving_cell -rise -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.285292 -input_transition_fall 0.183877                -no_design_rule [get_ports {dividend[15]}]
#@ set_driving_cell -fall -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.41046 -input_transition_fall 0.26325 -no_design_rule  [get_ports {dividend[15]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0619603 -input_transition_fall 0.0607907              -no_design_rule [get_ports {dividend[14]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0619603 -input_transition_fall 0.0607907              -no_design_rule [get_ports {dividend[13]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0619603 -input_transition_fall 0.0607907              -no_design_rule [get_ports {dividend[12]}]
#@ set_driving_cell -rise -lib_cell OAI21D0 -library tcbn90gtc -pin ZN -from_pin  A2 -input_transition_rise 0.0585133 -input_transition_fall 0.0580453           -no_design_rule [get_ports {dividend[11]}]
#@ set_driving_cell -fall -lib_cell OAI21D0 -library tcbn90gtc -pin ZN -from_pin  A1 -input_transition_rise 0.41046 -input_transition_fall 0.26325               -no_design_rule [get_ports {dividend[11]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0619603 -input_transition_fall 0.0607907              -no_design_rule [get_ports {dividend[10]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0619603 -input_transition_fall 0.0607907              -no_design_rule [get_ports {dividend[9]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0619603 -input_transition_fall 0.0607907              -no_design_rule [get_ports {dividend[8]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0619603 -input_transition_fall 0.0607907              -no_design_rule [get_ports {dividend[7]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0602621 -input_transition_fall 0.0588177              -no_design_rule [get_ports {dividend[6]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0598429 -input_transition_fall 0.0583247              -no_design_rule [get_ports {dividend[5]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0598429 -input_transition_fall 0.0583247              -no_design_rule [get_ports {dividend[4]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0598429 -input_transition_fall 0.0583247              -no_design_rule [get_ports {dividend[3]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0598429 -input_transition_fall 0.0583247              -no_design_rule [get_ports {dividend[2]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.0598429 -input_transition_fall 0.0583247              -no_design_rule [get_ports {dividend[1]}]
#@ set_driving_cell -rise -lib_cell OAI21D0 -library tcbn90gtc -pin ZN -from_pin  A2 -input_transition_rise 0.06857 -input_transition_fall 0.0881498             -no_design_rule [get_ports {dividend[0]}]
#@ set_driving_cell -fall -lib_cell OAI21D0 -library tcbn90gtc -pin ZN -from_pin  A1 -input_transition_rise 0.41046 -input_transition_fall 0.26325               -no_design_rule [get_ports {dividend[0]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[31]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[31]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[30]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[30]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[29]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[29]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[28]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[28]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[27]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[27]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[26]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[26]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[25]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[25]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[24]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[24]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[23]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[23]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[22]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[22]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[21]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[21]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[20]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[20]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[19]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[19]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[18]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[18]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[17]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[17]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[16]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[16]}]
#@ set_driving_cell -rise -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   B2 -input_transition_rise 0.277438 -input_transition_fall 0.147976             -no_design_rule [get_ports {divisor[15]}]
#@ set_driving_cell -fall -lib_cell AO221D0 -library tcbn90gtc -pin Z -from_pin   A2 -input_transition_rise 0.234167 -input_transition_fall 0.120513             -no_design_rule [get_ports {divisor[15]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.165851 -input_transition_fall 0.108951                -no_design_rule [get_ports {divisor[14]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.165851 -input_transition_fall 0.108951                -no_design_rule [get_ports {divisor[13]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.166813 -input_transition_fall 0.110291                -no_design_rule [get_ports {divisor[12]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.166813 -input_transition_fall 0.110291                -no_design_rule [get_ports {divisor[11]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.10404 -no_design_rule [get_ports {divisor[10]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.102528                -no_design_rule [get_ports {divisor[9]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.10404 -no_design_rule [get_ports {divisor[8]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.10404 -no_design_rule [get_ports {divisor[7]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.102528                -no_design_rule [get_ports {divisor[6]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.102528                -no_design_rule [get_ports {divisor[5]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.10404 -no_design_rule [get_ports {divisor[4]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.10404 -no_design_rule [get_ports {divisor[3]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.102528                -no_design_rule [get_ports {divisor[2]}]
#@ set_driving_cell -lib_cell IOA21D1 -library tcbn90gtc -pin ZN -from_pin A2     -input_transition_rise 0.135373 -input_transition_fall 0.102528                -no_design_rule [get_ports {divisor[1]}]
#@ set_driving_cell -rise -lib_cell OAI211D0 -library tcbn90gtc -pin ZN -from_pin A2 -input_transition_rise 0.0352905 -input_transition_fall 0.0345685           -no_design_rule [get_ports {divisor[0]}]
#@ set_driving_cell -fall -lib_cell OAI211D0 -library tcbn90gtc -pin ZN -from_pin A1 -input_transition_rise 0.050545 -input_transition_fall 0.0461057            -no_design_rule [get_ports {divisor[0]}]
#@ set_connection_class "default" [get_ports clk]
#@ set_connection_class "default" [get_ports rst_n]
#@ set_connection_class "default" [get_ports {const_one[31]}]
#@ set_connection_class "default" [get_ports {const_one[30]}]
#@ set_connection_class "default" [get_ports {const_one[29]}]
#@ set_connection_class "default" [get_ports {const_one[28]}]
#@ set_connection_class "default" [get_ports {const_one[27]}]
#@ set_connection_class "default" [get_ports {const_one[26]}]
#@ set_connection_class "default" [get_ports {const_one[25]}]
#@ set_connection_class "default" [get_ports {const_one[24]}]
#@ set_connection_class "default" [get_ports {const_one[23]}]
#@ set_connection_class "default" [get_ports {const_one[22]}]
#@ set_connection_class "default" [get_ports {const_one[21]}]
#@ set_connection_class "default" [get_ports {const_one[20]}]
#@ set_connection_class "default" [get_ports {const_one[19]}]
#@ set_connection_class "default" [get_ports {const_one[18]}]
#@ set_connection_class "default" [get_ports {const_one[17]}]
#@ set_connection_class "default" [get_ports {const_one[16]}]
#@ set_connection_class "default" [get_ports {const_one[15]}]
#@ set_connection_class "default" [get_ports {const_one[14]}]
#@ set_connection_class "default" [get_ports {const_one[13]}]
#@ set_connection_class "default" [get_ports {const_one[12]}]
#@ set_connection_class "default" [get_ports {const_one[11]}]
#@ set_connection_class "default" [get_ports {const_one[10]}]
#@ set_connection_class "default" [get_ports {const_one[9]}]
#@ set_connection_class "default" [get_ports {const_one[8]}]
#@ set_connection_class "default" [get_ports {const_one[7]}]
#@ set_connection_class "default" [get_ports {const_one[6]}]
#@ set_connection_class "default" [get_ports {const_one[5]}]
#@ set_connection_class "default" [get_ports {const_one[4]}]
#@ set_connection_class "default" [get_ports {const_one[3]}]
#@ set_connection_class "default" [get_ports {const_one[2]}]
#@ set_connection_class "default" [get_ports {const_one[1]}]
#@ set_connection_class "default" [get_ports {const_one[0]}]
#@ set_connection_class "default" [get_ports {dividend[31]}]
#@ set_connection_class "default" [get_ports {dividend[30]}]
#@ set_connection_class "default" [get_ports {dividend[29]}]
#@ set_connection_class "default" [get_ports {dividend[28]}]
#@ set_connection_class "default" [get_ports {dividend[27]}]
#@ set_connection_class "default" [get_ports {dividend[26]}]
#@ set_connection_class "default" [get_ports {dividend[25]}]
#@ set_connection_class "default" [get_ports {dividend[24]}]
#@ set_connection_class "default" [get_ports {dividend[23]}]
#@ set_connection_class "default" [get_ports {dividend[22]}]
#@ set_connection_class "default" [get_ports {dividend[21]}]
#@ set_connection_class "default" [get_ports {dividend[20]}]
#@ set_connection_class "default" [get_ports {dividend[19]}]
#@ set_connection_class "default" [get_ports {dividend[18]}]
#@ set_connection_class "default" [get_ports {dividend[17]}]
#@ set_connection_class "default" [get_ports {dividend[16]}]
#@ set_connection_class "default" [get_ports {dividend[15]}]
#@ set_connection_class "default" [get_ports {dividend[14]}]
#@ set_connection_class "default" [get_ports {dividend[13]}]
#@ set_connection_class "default" [get_ports {dividend[12]}]
#@ set_connection_class "default" [get_ports {dividend[11]}]
#@ set_connection_class "default" [get_ports {dividend[10]}]
#@ set_connection_class "default" [get_ports {dividend[9]}]
#@ set_connection_class "default" [get_ports {dividend[8]}]
#@ set_connection_class "default" [get_ports {dividend[7]}]
#@ set_connection_class "default" [get_ports {dividend[6]}]
#@ set_connection_class "default" [get_ports {dividend[5]}]
#@ set_connection_class "default" [get_ports {dividend[4]}]
#@ set_connection_class "default" [get_ports {dividend[3]}]
#@ set_connection_class "default" [get_ports {dividend[2]}]
#@ set_connection_class "default" [get_ports {dividend[1]}]
#@ set_connection_class "default" [get_ports {dividend[0]}]
#@ set_connection_class "default" [get_ports {divisor[31]}]
#@ set_connection_class "default" [get_ports {divisor[30]}]
#@ set_connection_class "default" [get_ports {divisor[29]}]
#@ set_connection_class "default" [get_ports {divisor[28]}]
#@ set_connection_class "default" [get_ports {divisor[27]}]
#@ set_connection_class "default" [get_ports {divisor[26]}]
#@ set_connection_class "default" [get_ports {divisor[25]}]
#@ set_connection_class "default" [get_ports {divisor[24]}]
#@ set_connection_class "default" [get_ports {divisor[23]}]
#@ set_connection_class "default" [get_ports {divisor[22]}]
#@ set_connection_class "default" [get_ports {divisor[21]}]
#@ set_connection_class "default" [get_ports {divisor[20]}]
#@ set_connection_class "default" [get_ports {divisor[19]}]
#@ set_connection_class "default" [get_ports {divisor[18]}]
#@ set_connection_class "default" [get_ports {divisor[17]}]
#@ set_connection_class "default" [get_ports {divisor[16]}]
#@ set_connection_class "default" [get_ports {divisor[15]}]
#@ set_connection_class "default" [get_ports {divisor[14]}]
#@ set_connection_class "default" [get_ports {divisor[13]}]
#@ set_connection_class "default" [get_ports {divisor[12]}]
#@ set_connection_class "default" [get_ports {divisor[11]}]
#@ set_connection_class "default" [get_ports {divisor[10]}]
#@ set_connection_class "default" [get_ports {divisor[9]}]
#@ set_connection_class "default" [get_ports {divisor[8]}]
#@ set_connection_class "default" [get_ports {divisor[7]}]
#@ set_connection_class "default" [get_ports {divisor[6]}]
#@ set_connection_class "default" [get_ports {divisor[5]}]
#@ set_connection_class "default" [get_ports {divisor[4]}]
#@ set_connection_class "default" [get_ports {divisor[3]}]
#@ set_connection_class "default" [get_ports {divisor[2]}]
#@ set_connection_class "default" [get_ports {divisor[1]}]
#@ set_connection_class "default" [get_ports {divisor[0]}]
#@ set_connection_class "default" [get_ports {quotient[31]}]
#@ set_connection_class "default" [get_ports {quotient[30]}]
#@ set_connection_class "default" [get_ports {quotient[29]}]
#@ set_connection_class "default" [get_ports {quotient[28]}]
#@ set_connection_class "default" [get_ports {quotient[27]}]
#@ set_connection_class "default" [get_ports {quotient[26]}]
#@ set_connection_class "default" [get_ports {quotient[25]}]
#@ set_connection_class "default" [get_ports {quotient[24]}]
#@ set_connection_class "default" [get_ports {quotient[23]}]
#@ set_connection_class "default" [get_ports {quotient[22]}]
#@ set_connection_class "default" [get_ports {quotient[21]}]
#@ set_connection_class "default" [get_ports {quotient[20]}]
#@ set_connection_class "default" [get_ports {quotient[19]}]
#@ set_connection_class "default" [get_ports {quotient[18]}]
#@ set_connection_class "default" [get_ports {quotient[17]}]
#@ set_connection_class "default" [get_ports {quotient[16]}]
#@ set_connection_class "default" [get_ports {quotient[15]}]
#@ set_connection_class "default" [get_ports {quotient[14]}]
#@ set_connection_class "default" [get_ports {quotient[13]}]
#@ set_connection_class "default" [get_ports {quotient[12]}]
#@ set_connection_class "default" [get_ports {quotient[11]}]
#@ set_connection_class "default" [get_ports {quotient[10]}]
#@ set_connection_class "default" [get_ports {quotient[9]}]
#@ set_connection_class "default" [get_ports {quotient[8]}]
#@ set_connection_class "default" [get_ports {quotient[7]}]
#@ set_connection_class "default" [get_ports {quotient[6]}]
#@ set_connection_class "default" [get_ports {quotient[5]}]
#@ set_connection_class "default" [get_ports {quotient[4]}]
#@ set_connection_class "default" [get_ports {quotient[3]}]
#@ set_connection_class "default" [get_ports {quotient[2]}]
#@ set_connection_class "default" [get_ports {quotient[1]}]
#@ set_connection_class "default" [get_ports {quotient[0]}]
#@ set_connection_class "universal" [get_ports {remainder[31]}]
#@ set_connection_class "universal" [get_ports {remainder[30]}]
#@ set_connection_class "universal" [get_ports {remainder[29]}]
#@ set_connection_class "universal" [get_ports {remainder[28]}]
#@ set_connection_class "universal" [get_ports {remainder[27]}]
#@ set_connection_class "universal" [get_ports {remainder[26]}]
#@ set_connection_class "universal" [get_ports {remainder[25]}]
#@ set_connection_class "universal" [get_ports {remainder[24]}]
#@ set_connection_class "universal" [get_ports {remainder[23]}]
#@ set_connection_class "universal" [get_ports {remainder[22]}]
#@ set_connection_class "universal" [get_ports {remainder[21]}]
#@ set_connection_class "universal" [get_ports {remainder[20]}]
#@ set_connection_class "universal" [get_ports {remainder[19]}]
#@ set_connection_class "universal" [get_ports {remainder[18]}]
#@ set_connection_class "universal" [get_ports {remainder[17]}]
#@ set_connection_class "universal" [get_ports {remainder[16]}]
#@ set_connection_class "universal" [get_ports {remainder[15]}]
#@ set_connection_class "universal" [get_ports {remainder[14]}]
#@ set_connection_class "universal" [get_ports {remainder[13]}]
#@ set_connection_class "universal" [get_ports {remainder[12]}]
#@ set_connection_class "universal" [get_ports {remainder[11]}]
#@ set_connection_class "universal" [get_ports {remainder[10]}]
#@ set_connection_class "universal" [get_ports {remainder[9]}]
#@ set_connection_class "universal" [get_ports {remainder[8]}]
#@ set_connection_class "universal" [get_ports {remainder[7]}]
#@ set_connection_class "universal" [get_ports {remainder[6]}]
#@ set_connection_class "universal" [get_ports {remainder[5]}]
#@ set_connection_class "universal" [get_ports {remainder[4]}]
#@ set_connection_class "universal" [get_ports {remainder[3]}]
#@ set_connection_class "universal" [get_ports {remainder[2]}]
#@ set_connection_class "universal" [get_ports {remainder[1]}]
#@ set_connection_class "universal" [get_ports {remainder[0]}]
#@ set_fanout_load 1 [get_ports {quotient[31]}]
#@ set_fanout_load 1 [get_ports {quotient[30]}]
#@ set_fanout_load 1 [get_ports {quotient[29]}]
#@ set_fanout_load 1 [get_ports {quotient[28]}]
#@ set_fanout_load 1 [get_ports {quotient[27]}]
#@ set_fanout_load 1 [get_ports {quotient[26]}]
#@ set_fanout_load 1 [get_ports {quotient[25]}]
#@ set_fanout_load 1 [get_ports {quotient[24]}]
#@ set_fanout_load 1 [get_ports {quotient[23]}]
#@ set_fanout_load 1 [get_ports {quotient[22]}]
#@ set_fanout_load 1 [get_ports {quotient[21]}]
#@ set_fanout_load 1 [get_ports {quotient[20]}]
#@ set_fanout_load 1 [get_ports {quotient[19]}]
#@ set_fanout_load 1 [get_ports {quotient[18]}]
#@ set_fanout_load 1 [get_ports {quotient[17]}]
#@ set_fanout_load 1 [get_ports {quotient[16]}]
#@ set_fanout_load 1 [get_ports {quotient[15]}]
#@ set_fanout_load 1 [get_ports {quotient[14]}]
#@ set_fanout_load 1 [get_ports {quotient[13]}]
#@ set_fanout_load 1 [get_ports {quotient[12]}]
#@ set_fanout_load 1 [get_ports {quotient[11]}]
#@ set_fanout_load 1 [get_ports {quotient[10]}]
#@ set_fanout_load 1 [get_ports {quotient[9]}]
#@ set_fanout_load 1 [get_ports {quotient[8]}]
#@ set_fanout_load 1 [get_ports {quotient[7]}]
#@ set_fanout_load 1 [get_ports {quotient[6]}]
#@ set_fanout_load 1 [get_ports {quotient[5]}]
#@ set_fanout_load 1 [get_ports {quotient[4]}]
#@ set_fanout_load 1 [get_ports {quotient[3]}]
#@ set_fanout_load 1 [get_ports {quotient[2]}]
#@ set_fanout_load 1 [get_ports {quotient[1]}]
#@ set_fanout_load 2 [get_ports {quotient[0]}]
#@ set_load -pin_load 122.56 [get_ports clk]
#@ set_load -pin_load 0.1098 [get_ports rst_n]
#@ set_load -pin_load 0.072 [get_ports {const_one[31]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[30]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[29]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[28]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[27]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[26]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[25]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[24]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[23]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[22]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[21]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[20]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[19]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[18]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[17]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[16]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[15]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[14]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[13]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[12]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[10]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[9]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[8]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[7]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[6]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[5]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[4]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[3]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[2]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[1]}]
#@ set_load -pin_load 0.072 [get_ports {const_one[0]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[31]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[30]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[29]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[28]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[27]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[26]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[25]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[24]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[23]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[22]}]
#@ set_load -pin_load 0.0269 [get_ports {dividend[21]}]
#@ set_load -pin_load 0.0211 [get_ports {dividend[20]}]
#@ set_load -pin_load 0.0226 [get_ports {dividend[19]}]
#@ set_load -pin_load 0.0227 [get_ports {dividend[18]}]
#@ set_load -pin_load 0.0227 [get_ports {dividend[17]}]
#@ set_load -pin_load 0.0228 [get_ports {dividend[16]}]
#@ set_load -pin_load 0.0226 [get_ports {dividend[15]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[31]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[30]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[29]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[28]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[27]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[26]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[25]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[24]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[23]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[22]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[21]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[20]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[19]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[18]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[17]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[16]}]
#@ set_load -pin_load 0.0018 [get_ports {quotient[15]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[14]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[13]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[12]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[11]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[10]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[9]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[8]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[7]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[6]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[5]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[4]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[3]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[2]}]
#@ set_load -pin_load 0.0023 [get_ports {quotient[1]}]
#@ set_load -pin_load 0.0031 [get_ports {quotient[0]}]
#@ set_max_capacitance 0.144 [get_ports rst_n]
#@ set_max_capacitance 0.0766 [get_ports {dividend[31]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[30]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[29]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[28]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[27]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[26]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[25]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[24]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[23]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[22]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[21]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[20]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[19]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[18]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[17]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[16]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[15]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[14]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[13]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[12]}]
#@ set_max_capacitance 0.0352 [get_ports {dividend[11]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[10]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[9]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[8]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[7]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[6]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[5]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[4]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[3]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[2]}]
#@ set_max_capacitance 0.0766 [get_ports {dividend[1]}]
#@ set_max_capacitance 0.0352 [get_ports {dividend[0]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[31]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[30]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[29]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[28]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[27]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[26]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[25]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[24]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[23]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[22]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[21]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[20]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[19]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[18]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[17]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[16]}]
#@ set_max_capacitance 0.0706 [get_ports {divisor[15]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[14]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[13]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[12]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[11]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[10]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[9]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[8]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[7]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[6]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[5]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[4]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[3]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[2]}]
#@ set_max_capacitance 0.144 [get_ports {divisor[1]}]
#@ set_max_capacitance 0.0339 [get_ports {divisor[0]}]
#@ set_max_transition 0.712 [get_ports rst_n]
#@ set_max_transition 0.712 [get_ports {dividend[31]}]
#@ set_max_transition 0.712 [get_ports {dividend[30]}]
#@ set_max_transition 0.712 [get_ports {dividend[29]}]
#@ set_max_transition 0.712 [get_ports {dividend[28]}]
#@ set_max_transition 0.712 [get_ports {dividend[27]}]
#@ set_max_transition 0.712 [get_ports {dividend[26]}]
#@ set_max_transition 0.712 [get_ports {dividend[25]}]
#@ set_max_transition 0.712 [get_ports {dividend[24]}]
#@ set_max_transition 0.712 [get_ports {dividend[23]}]
#@ set_max_transition 0.712 [get_ports {dividend[22]}]
#@ set_max_transition 0.712 [get_ports {dividend[21]}]
#@ set_max_transition 0.712 [get_ports {dividend[20]}]
#@ set_max_transition 0.712 [get_ports {dividend[19]}]
#@ set_max_transition 0.712 [get_ports {dividend[18]}]
#@ set_max_transition 0.712 [get_ports {dividend[17]}]
#@ set_max_transition 0.712 [get_ports {dividend[16]}]
#@ set_max_transition 0.712 [get_ports {dividend[15]}]
#@ set_max_transition 0.712 [get_ports {dividend[14]}]
#@ set_max_transition 0.712 [get_ports {dividend[13]}]
#@ set_max_transition 0.712 [get_ports {dividend[12]}]
#@ set_max_transition 0.712 [get_ports {dividend[11]}]
#@ set_max_transition 0.712 [get_ports {dividend[10]}]
#@ set_max_transition 0.712 [get_ports {dividend[9]}]
#@ set_max_transition 0.712 [get_ports {dividend[8]}]
#@ set_max_transition 0.712 [get_ports {dividend[7]}]
#@ set_max_transition 0.712 [get_ports {dividend[6]}]
#@ set_max_transition 0.712 [get_ports {dividend[5]}]
#@ set_max_transition 0.712 [get_ports {dividend[4]}]
#@ set_max_transition 0.712 [get_ports {dividend[3]}]
#@ set_max_transition 0.712 [get_ports {dividend[2]}]
#@ set_max_transition 0.712 [get_ports {dividend[1]}]
#@ set_max_transition 0.712 [get_ports {dividend[0]}]
#@ set_max_transition 0.712 [get_ports {divisor[31]}]
#@ set_max_transition 0.712 [get_ports {divisor[30]}]
#@ set_max_transition 0.712 [get_ports {divisor[29]}]
#@ set_max_transition 0.712 [get_ports {divisor[28]}]
#@ set_max_transition 0.712 [get_ports {divisor[27]}]
#@ set_max_transition 0.712 [get_ports {divisor[26]}]
#@ set_max_transition 0.712 [get_ports {divisor[25]}]
#@ set_max_transition 0.712 [get_ports {divisor[24]}]
#@ set_max_transition 0.712 [get_ports {divisor[23]}]
#@ set_max_transition 0.712 [get_ports {divisor[22]}]
#@ set_max_transition 0.712 [get_ports {divisor[21]}]
#@ set_max_transition 0.712 [get_ports {divisor[20]}]
#@ set_max_transition 0.712 [get_ports {divisor[19]}]
#@ set_max_transition 0.712 [get_ports {divisor[18]}]
#@ set_max_transition 0.712 [get_ports {divisor[17]}]
#@ set_max_transition 0.712 [get_ports {divisor[16]}]
#@ set_max_transition 0.712 [get_ports {divisor[15]}]
#@ set_max_transition 0.712 [get_ports {divisor[14]}]
#@ set_max_transition 0.712 [get_ports {divisor[13]}]
#@ set_max_transition 0.712 [get_ports {divisor[12]}]
#@ set_max_transition 0.712 [get_ports {divisor[11]}]
#@ set_max_transition 0.712 [get_ports {divisor[10]}]
#@ set_max_transition 0.712 [get_ports {divisor[9]}]
#@ set_max_transition 0.712 [get_ports {divisor[8]}]
#@ set_max_transition 0.712 [get_ports {divisor[7]}]
#@ set_max_transition 0.712 [get_ports {divisor[6]}]
#@ set_max_transition 0.712 [get_ports {divisor[5]}]
#@ set_max_transition 0.712 [get_ports {divisor[4]}]
#@ set_max_transition 0.712 [get_ports {divisor[3]}]
#@ set_max_transition 0.712 [get_ports {divisor[2]}]
#@ set_max_transition 0.712 [get_ports {divisor[1]}]
#@ set_max_transition 0.712 [get_ports {divisor[0]}]
#@ set_max_transition 0.712 [get_ports {quotient[31]}]
#@ set_max_transition 0.712 [get_ports {quotient[30]}]
#@ set_max_transition 0.712 [get_ports {quotient[29]}]
#@ set_max_transition 0.712 [get_ports {quotient[28]}]
#@ set_max_transition 0.712 [get_ports {quotient[27]}]
#@ set_max_transition 0.712 [get_ports {quotient[26]}]
#@ set_max_transition 0.712 [get_ports {quotient[25]}]
#@ set_max_transition 0.712 [get_ports {quotient[24]}]
#@ set_max_transition 0.712 [get_ports {quotient[23]}]
#@ set_max_transition 0.712 [get_ports {quotient[22]}]
#@ set_max_transition 0.712 [get_ports {quotient[21]}]
#@ set_max_transition 0.712 [get_ports {quotient[20]}]
#@ set_max_transition 0.712 [get_ports {quotient[19]}]
#@ set_max_transition 0.712 [get_ports {quotient[18]}]
#@ set_max_transition 0.712 [get_ports {quotient[17]}]
#@ set_max_transition 0.712 [get_ports {quotient[16]}]
#@ set_max_transition 0.712 [get_ports {quotient[15]}]
#@ set_max_transition 0.712 [get_ports {quotient[14]}]
#@ set_max_transition 0.712 [get_ports {quotient[13]}]
#@ set_max_transition 0.712 [get_ports {quotient[12]}]
#@ set_max_transition 0.712 [get_ports {quotient[11]}]
#@ set_max_transition 0.712 [get_ports {quotient[10]}]
#@ set_max_transition 0.712 [get_ports {quotient[9]}]
#@ set_max_transition 0.712 [get_ports {quotient[8]}]
#@ set_max_transition 0.712 [get_ports {quotient[7]}]
#@ set_max_transition 0.712 [get_ports {quotient[6]}]
#@ set_max_transition 0.712 [get_ports {quotient[5]}]
#@ set_max_transition 0.712 [get_ports {quotient[4]}]
#@ set_max_transition 0.712 [get_ports {quotient[3]}]
#@ set_max_transition 0.712 [get_ports {quotient[2]}]
#@ set_max_transition 0.712 [get_ports {quotient[1]}]
#@ set_max_transition 0.712 [get_ports {quotient[0]}]
#@ set_case_analysis 0 [get_ports {const_one[31]}]
#@ set_case_analysis 0 [get_ports {const_one[30]}]
#@ set_case_analysis 0 [get_ports {const_one[29]}]
#@ set_case_analysis 0 [get_ports {const_one[28]}]
#@ set_case_analysis 0 [get_ports {const_one[27]}]
#@ set_case_analysis 0 [get_ports {const_one[26]}]
#@ set_case_analysis 0 [get_ports {const_one[25]}]
#@ set_case_analysis 0 [get_ports {const_one[24]}]
#@ set_case_analysis 0 [get_ports {const_one[23]}]
#@ set_case_analysis 0 [get_ports {const_one[22]}]
#@ set_case_analysis 0 [get_ports {const_one[21]}]
#@ set_case_analysis 0 [get_ports {const_one[20]}]
#@ set_case_analysis 0 [get_ports {const_one[19]}]
#@ set_case_analysis 0 [get_ports {const_one[18]}]
#@ set_case_analysis 0 [get_ports {const_one[17]}]
#@ set_case_analysis 0 [get_ports {const_one[16]}]
#@ set_case_analysis 0 [get_ports {const_one[15]}]
#@ set_case_analysis 0 [get_ports {const_one[14]}]
#@ set_case_analysis 0 [get_ports {const_one[13]}]
#@ set_case_analysis 0 [get_ports {const_one[12]}]
#@ set_case_analysis 1 [get_ports {const_one[11]}]
#@ set_case_analysis 0 [get_ports {const_one[10]}]
#@ set_case_analysis 0 [get_ports {const_one[9]}]
#@ set_case_analysis 0 [get_ports {const_one[8]}]
#@ set_case_analysis 0 [get_ports {const_one[7]}]
#@ set_case_analysis 0 [get_ports {const_one[6]}]
#@ set_case_analysis 0 [get_ports {const_one[5]}]
#@ set_case_analysis 0 [get_ports {const_one[4]}]
#@ set_case_analysis 0 [get_ports {const_one[3]}]
#@ set_case_analysis 0 [get_ports {const_one[2]}]
#@ set_case_analysis 0 [get_ports {const_one[1]}]
#@ set_case_analysis 0 [get_ports {const_one[0]}]
#@ create_clock [get_ports clk]  -period 60  -waveform {0 30}
#@ set_clock_uncertainty -setup 0.65  [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45  [get_clocks clk]
#@ create_clock -name port_clock_virtual1  -period 60  -waveform {0 30}
#@ group_path -default  -to [get_clocks port_clock_virtual1]
#@ set_false_path   -from [get_clocks port_clock_virtual1]
#@ set_input_delay -clock clk  -rise 0  [get_ports clk]
#@ set_input_delay -clock clk  -clock_fall  -fall 0  -add_delay  [get_ports clk]
#@ set_input_delay -clock clk  -max -rise 9.37075  [get_ports {divisor[0]}]
#@ set_input_delay -clock clk  -max -fall 9.41007  [get_ports {divisor[0]}]
#@ set_input_delay -clock clk  -min -rise 0.374609  [get_ports {divisor[0]}]
#@ set_input_delay -clock clk  -min -fall 0.385457  [get_ports {divisor[0]}]
#@ set_input_delay -clock clk  -max -rise 9.42447  [get_ports {divisor[1]}]
#@ set_input_delay -clock clk  -max -fall 9.44599  [get_ports {divisor[1]}]
#@ set_input_delay -clock clk  -min -rise 0.367988  [get_ports {divisor[1]}]
#@ set_input_delay -clock clk  -min -fall 0.390479  [get_ports {divisor[1]}]
#@ set_input_delay -clock clk  -max -rise 9.49985  [get_ports {divisor[2]}]
#@ set_input_delay -clock clk  -max -fall 9.52587  [get_ports {divisor[2]}]
#@ set_input_delay -clock clk  -min -rise 0.367958  [get_ports {divisor[2]}]
#@ set_input_delay -clock clk  -min -fall 0.390744  [get_ports {divisor[2]}]
#@ set_input_delay -clock clk  -max -rise 9.58209  [get_ports {divisor[3]}]
#@ set_input_delay -clock clk  -max -fall 9.60791  [get_ports {divisor[3]}]
#@ set_input_delay -clock clk  -min -rise 0.367959  [get_ports {divisor[3]}]
#@ set_input_delay -clock clk  -min -fall 0.390744  [get_ports {divisor[3]}]
#@ set_input_delay -clock clk  -max -rise 9.66839  [get_ports {divisor[4]}]
#@ set_input_delay -clock clk  -max -fall 9.68908  [get_ports {divisor[4]}]
#@ set_input_delay -clock clk  -min -rise 0.367959  [get_ports {divisor[4]}]
#@ set_input_delay -clock clk  -min -fall 0.390744  [get_ports {divisor[4]}]
#@ set_input_delay -clock clk  -max -rise 9.82292  [get_ports {divisor[5]}]
#@ set_input_delay -clock clk  -max -fall 9.84635  [get_ports {divisor[5]}]
#@ set_input_delay -clock clk  -min -rise 0.367956  [get_ports {divisor[5]}]
#@ set_input_delay -clock clk  -min -fall 0.390479  [get_ports {divisor[5]}]
#@ set_input_delay -clock clk  -max -rise 9.95376  [get_ports {divisor[6]}]
#@ set_input_delay -clock clk  -max -fall 9.9796  [get_ports {divisor[6]}]
#@ set_input_delay -clock clk  -min -rise 0.367959  [get_ports {divisor[6]}]
#@ set_input_delay -clock clk  -min -fall 0.368783  [get_ports {divisor[6]}]
#@ set_input_delay -clock clk  -max -rise 10.0473  [get_ports {divisor[7]}]
#@ set_input_delay -clock clk  -max -fall 10.0717  [get_ports {divisor[7]}]
#@ set_input_delay -clock clk  -min -rise 0.371547  [get_ports {divisor[7]}]
#@ set_input_delay -clock clk  -min -fall 0.370533  [get_ports {divisor[7]}]
#@ set_input_delay -clock clk  -max -rise 10.1653  [get_ports {divisor[8]}]
#@ set_input_delay -clock clk  -max -fall 10.1873  [get_ports {divisor[8]}]
#@ set_input_delay -clock clk  -min -rise 0.364174  [get_ports {divisor[8]}]
#@ set_input_delay -clock clk  -min -fall 0.36388  [get_ports {divisor[8]}]
#@ set_input_delay -clock clk  -max -rise 10.2223  [get_ports {divisor[9]}]
#@ set_input_delay -clock clk  -max -fall 10.2441  [get_ports {divisor[9]}]
#@ set_input_delay -clock clk  -min -rise 0.356484  [get_ports {divisor[9]}]
#@ set_input_delay -clock clk  -min -fall 0.360117  [get_ports {divisor[9]}]
#@ set_input_delay -clock clk  -max -rise 10.2801  [get_ports {divisor[10]}]
#@ set_input_delay -clock clk  -max -fall 10.3041  [get_ports {divisor[10]}]
#@ set_input_delay -clock clk  -min -rise 0.367959  [get_ports {divisor[10]}]
#@ set_input_delay -clock clk  -min -fall 0.369128  [get_ports {divisor[10]}]
#@ set_input_delay -clock clk  -max -rise 10.3685  [get_ports {divisor[11]}]
#@ set_input_delay -clock clk  -max -fall 10.3942  [get_ports {divisor[11]}]
#@ set_input_delay -clock clk  -min -rise 0.367959  [get_ports {divisor[11]}]
#@ set_input_delay -clock clk  -min -fall 0.370877  [get_ports {divisor[11]}]
#@ set_input_delay -clock clk  -max -rise 10.4495  [get_ports {divisor[12]}]
#@ set_input_delay -clock clk  -max -fall 10.4755  [get_ports {divisor[12]}]
#@ set_input_delay -clock clk  -min -rise 0.353922  [get_ports {divisor[12]}]
#@ set_input_delay -clock clk  -min -fall 0.356619  [get_ports {divisor[12]}]
#@ set_input_delay -clock clk  -max -rise 10.5307  [get_ports {divisor[13]}]
#@ set_input_delay -clock clk  -max -fall 10.5575  [get_ports {divisor[13]}]
#@ set_input_delay -clock clk  -min -rise 0.346348  [get_ports {divisor[13]}]
#@ set_input_delay -clock clk  -min -fall 0.353448  [get_ports {divisor[13]}]
#@ set_input_delay -clock clk  -max -rise 10.6125  [get_ports {divisor[14]}]
#@ set_input_delay -clock clk  -max -fall 10.6392  [get_ports {divisor[14]}]
#@ set_input_delay -clock clk  -min -rise 0.348856  [get_ports {divisor[14]}]
#@ set_input_delay -clock clk  -min -fall 0.355166  [get_ports {divisor[14]}]
#@ set_input_delay -clock clk  -max -rise 10.7363  [get_ports {divisor[15]}]
#@ set_input_delay -clock clk  -max -fall 10.7756  [get_ports {divisor[15]}]
#@ set_input_delay -clock clk  -min -rise 0.390616  [get_ports {divisor[15]}]
#@ set_input_delay -clock clk  -min -fall 0.416449  [get_ports {divisor[15]}]
#@ set_input_delay -clock clk  -max -rise 10.8472  [get_ports {divisor[16]}]
#@ set_input_delay -clock clk  -max -fall 10.8854  [get_ports {divisor[16]}]
#@ set_input_delay -clock clk  -min -rise 0.32015  [get_ports {divisor[16]}]
#@ set_input_delay -clock clk  -min -fall 0.362105  [get_ports {divisor[16]}]
#@ set_input_delay -clock clk  -max -rise 10.9044  [get_ports {divisor[17]}]
#@ set_input_delay -clock clk  -max -fall 10.9443  [get_ports {divisor[17]}]
#@ set_input_delay -clock clk  -min -rise 0.341203  [get_ports {divisor[17]}]
#@ set_input_delay -clock clk  -min -fall 0.372686  [get_ports {divisor[17]}]
#@ set_input_delay -clock clk  -max -rise 10.9618  [get_ports {divisor[18]}]
#@ set_input_delay -clock clk  -max -fall 11.0016  [get_ports {divisor[18]}]
#@ set_input_delay -clock clk  -min -rise 0.341204  [get_ports {divisor[18]}]
#@ set_input_delay -clock clk  -min -fall 0.372686  [get_ports {divisor[18]}]
#@ set_input_delay -clock clk  -max -rise 11.0315  [get_ports {divisor[19]}]
#@ set_input_delay -clock clk  -max -fall 11.0762  [get_ports {divisor[19]}]
#@ set_input_delay -clock clk  -min -rise 0.341204  [get_ports {divisor[19]}]
#@ set_input_delay -clock clk  -min -fall 0.372686  [get_ports {divisor[19]}]
#@ set_input_delay -clock clk  -max -rise 11.3032  [get_ports {divisor[20]}]
#@ set_input_delay -clock clk  -max -fall 11.3486  [get_ports {divisor[20]}]
#@ set_input_delay -clock clk  -min -rise 0.341204  [get_ports {divisor[20]}]
#@ set_input_delay -clock clk  -min -fall 0.372707  [get_ports {divisor[20]}]
#@ set_input_delay -clock clk  -max -rise 11.3804  [get_ports {divisor[21]}]
#@ set_input_delay -clock clk  -max -fall 11.4202  [get_ports {divisor[21]}]
#@ set_input_delay -clock clk  -min -rise 0.341204  [get_ports {divisor[21]}]
#@ set_input_delay -clock clk  -min -fall 0.372707  [get_ports {divisor[21]}]
#@ set_input_delay -clock clk  -max -rise 11.4377  [get_ports {divisor[22]}]
#@ set_input_delay -clock clk  -max -fall 11.4776  [get_ports {divisor[22]}]
#@ set_input_delay -clock clk  -min -rise 0.341204  [get_ports {divisor[22]}]
#@ set_input_delay -clock clk  -min -fall 0.372707  [get_ports {divisor[22]}]
#@ set_input_delay -clock clk  -max -rise 11.5007  [get_ports {divisor[23]}]
#@ set_input_delay -clock clk  -max -fall 11.5386  [get_ports {divisor[23]}]
#@ set_input_delay -clock clk  -min -rise 0.367103  [get_ports {divisor[23]}]
#@ set_input_delay -clock clk  -min -fall 0.39989  [get_ports {divisor[23]}]
#@ set_input_delay -clock clk  -max -rise 11.5998  [get_ports {divisor[24]}]
#@ set_input_delay -clock clk  -max -fall 11.6399  [get_ports {divisor[24]}]
#@ set_input_delay -clock clk  -min -rise 0.341244  [get_ports {divisor[24]}]
#@ set_input_delay -clock clk  -min -fall 0.372707  [get_ports {divisor[24]}]
#@ set_input_delay -clock clk  -max -rise 11.6572  [get_ports {divisor[25]}]
#@ set_input_delay -clock clk  -max -fall 11.697  [get_ports {divisor[25]}]
#@ set_input_delay -clock clk  -min -rise 0.341203  [get_ports {divisor[25]}]
#@ set_input_delay -clock clk  -min -fall 0.372707  [get_ports {divisor[25]}]
#@ set_input_delay -clock clk  -max -rise 11.7145  [get_ports {divisor[26]}]
#@ set_input_delay -clock clk  -max -fall 11.7544  [get_ports {divisor[26]}]
#@ set_input_delay -clock clk  -min -rise 0.341204  [get_ports {divisor[26]}]
#@ set_input_delay -clock clk  -min -fall 0.372707  [get_ports {divisor[26]}]
#@ set_input_delay -clock clk  -max -rise 11.7718  [get_ports {divisor[27]}]
#@ set_input_delay -clock clk  -max -fall 11.8112  [get_ports {divisor[27]}]
#@ set_input_delay -clock clk  -min -rise 0.341196  [get_ports {divisor[27]}]
#@ set_input_delay -clock clk  -min -fall 0.372231  [get_ports {divisor[27]}]
#@ set_input_delay -clock clk  -max -rise 11.8292  [get_ports {divisor[28]}]
#@ set_input_delay -clock clk  -max -fall 11.869  [get_ports {divisor[28]}]
#@ set_input_delay -clock clk  -min -rise 0.341204  [get_ports {divisor[28]}]
#@ set_input_delay -clock clk  -min -fall 0.372707  [get_ports {divisor[28]}]
#@ set_input_delay -clock clk  -max -rise 11.8865  [get_ports {divisor[29]}]
#@ set_input_delay -clock clk  -max -fall 11.9264  [get_ports {divisor[29]}]
#@ set_input_delay -clock clk  -min -rise 0.341204  [get_ports {divisor[29]}]
#@ set_input_delay -clock clk  -min -fall 0.372707  [get_ports {divisor[29]}]
#@ set_input_delay -clock clk  -max -rise 11.9438  [get_ports {divisor[30]}]
#@ set_input_delay -clock clk  -max -fall 11.9832  [get_ports {divisor[30]}]
#@ set_input_delay -clock clk  -min -rise 0.341196  [get_ports {divisor[30]}]
#@ set_input_delay -clock clk  -min -fall 0.372231  [get_ports {divisor[30]}]
#@ set_input_delay -clock clk  -max -rise 12.0003  [get_ports {divisor[31]}]
#@ set_input_delay -clock clk  -max -fall 12.0404  [get_ports {divisor[31]}]
#@ set_input_delay -clock clk  -min -rise 0.36072  [get_ports {divisor[31]}]
#@ set_input_delay -clock clk  -min -fall 0.395722  [get_ports {divisor[31]}]
#@ set_input_delay -clock clk  -max -rise 5.48305  [get_ports {dividend[0]}]
#@ set_input_delay -clock clk  -max -fall 5.44241  [get_ports {dividend[0]}]
#@ set_input_delay -clock clk  -min -rise 0.370148  [get_ports {dividend[0]}]
#@ set_input_delay -clock clk  -min -fall 0.483546  [get_ports {dividend[0]}]
#@ set_input_delay -clock clk  -max -rise 5.43692  [get_ports {dividend[1]}]
#@ set_input_delay -clock clk  -max -fall 5.4591  [get_ports {dividend[1]}]
#@ set_input_delay -clock clk  -min -rise 0.606265  [get_ports {dividend[1]}]
#@ set_input_delay -clock clk  -min -fall 0.600182  [get_ports {dividend[1]}]
#@ set_input_delay -clock clk  -max -rise 5.42584  [get_ports {dividend[2]}]
#@ set_input_delay -clock clk  -max -fall 5.44486  [get_ports {dividend[2]}]
#@ set_input_delay -clock clk  -min -rise 0.606265  [get_ports {dividend[2]}]
#@ set_input_delay -clock clk  -min -fall 0.600182  [get_ports {dividend[2]}]
#@ set_input_delay -clock clk  -max -rise 5.43745  [get_ports {dividend[3]}]
#@ set_input_delay -clock clk  -max -fall 5.45914  [get_ports {dividend[3]}]
#@ set_input_delay -clock clk  -min -rise 0.606797  [get_ports {dividend[3]}]
#@ set_input_delay -clock clk  -min -fall 0.600224  [get_ports {dividend[3]}]
#@ set_input_delay -clock clk  -max -rise 5.42584  [get_ports {dividend[4]}]
#@ set_input_delay -clock clk  -max -fall 5.44482  [get_ports {dividend[4]}]
#@ set_input_delay -clock clk  -min -rise 0.606264  [get_ports {dividend[4]}]
#@ set_input_delay -clock clk  -min -fall 0.600141  [get_ports {dividend[4]}]
#@ set_input_delay -clock clk  -max -rise 5.43692  [get_ports {dividend[5]}]
#@ set_input_delay -clock clk  -max -fall 5.4591  [get_ports {dividend[5]}]
#@ set_input_delay -clock clk  -min -rise 0.606265  [get_ports {dividend[5]}]
#@ set_input_delay -clock clk  -min -fall 0.600182  [get_ports {dividend[5]}]
#@ set_input_delay -clock clk  -max -rise 5.42767  [get_ports {dividend[6]}]
#@ set_input_delay -clock clk  -max -fall 5.44635  [get_ports {dividend[6]}]
#@ set_input_delay -clock clk  -min -rise 0.608099  [get_ports {dividend[6]}]
#@ set_input_delay -clock clk  -min -fall 0.60167  [get_ports {dividend[6]}]
#@ set_input_delay -clock clk  -max -rise 5.44621  [get_ports {dividend[7]}]
#@ set_input_delay -clock clk  -max -fall 5.46651  [get_ports {dividend[7]}]
#@ set_input_delay -clock clk  -min -rise 0.615927  [get_ports {dividend[7]}]
#@ set_input_delay -clock clk  -min -fall 0.60764  [get_ports {dividend[7]}]
#@ set_input_delay -clock clk  -max -rise 5.43497  [get_ports {dividend[8]}]
#@ set_input_delay -clock clk  -max -fall 5.45223  [get_ports {dividend[8]}]
#@ set_input_delay -clock clk  -min -rise 0.615394  [get_ports {dividend[8]}]
#@ set_input_delay -clock clk  -min -fall 0.607551  [get_ports {dividend[8]}]
#@ set_input_delay -clock clk  -max -rise 5.44605  [get_ports {dividend[9]}]
#@ set_input_delay -clock clk  -max -fall 5.46651  [get_ports {dividend[9]}]
#@ set_input_delay -clock clk  -min -rise 0.615395  [get_ports {dividend[9]}]
#@ set_input_delay -clock clk  -min -fall 0.607595  [get_ports {dividend[9]}]
#@ set_input_delay -clock clk  -max -rise 5.4346  [get_ports {dividend[10]}]
#@ set_input_delay -clock clk  -max -fall 5.45224  [get_ports {dividend[10]}]
#@ set_input_delay -clock clk  -min -rise 0.615395  [get_ports {dividend[10]}]
#@ set_input_delay -clock clk  -min -fall 0.607595  [get_ports {dividend[10]}]
#@ set_input_delay -clock clk  -max -rise 5.44939  [get_ports {dividend[11]}]
#@ set_input_delay -clock clk  -max -fall 5.47026  [get_ports {dividend[11]}]
#@ set_input_delay -clock clk  -min -rise 0.490105  [get_ports {dividend[11]}]
#@ set_input_delay -clock clk  -min -fall 0.591033  [get_ports {dividend[11]}]
#@ set_input_delay -clock clk  -max -rise 5.4346  [get_ports {dividend[12]}]
#@ set_input_delay -clock clk  -max -fall 5.45219  [get_ports {dividend[12]}]
#@ set_input_delay -clock clk  -min -rise 0.615394  [get_ports {dividend[12]}]
#@ set_input_delay -clock clk  -min -fall 0.607551  [get_ports {dividend[12]}]
#@ set_input_delay -clock clk  -max -rise 5.44568  [get_ports {dividend[13]}]
#@ set_input_delay -clock clk  -max -fall 5.46647  [get_ports {dividend[13]}]
#@ set_input_delay -clock clk  -min -rise 0.615395  [get_ports {dividend[13]}]
#@ set_input_delay -clock clk  -min -fall 0.607595  [get_ports {dividend[13]}]
#@ set_input_delay -clock clk  -max -rise 5.4346  [get_ports {dividend[14]}]
#@ set_input_delay -clock clk  -max -fall 5.45224  [get_ports {dividend[14]}]
#@ set_input_delay -clock clk  -min -rise 0.615395  [get_ports {dividend[14]}]
#@ set_input_delay -clock clk  -min -fall 0.607595  [get_ports {dividend[14]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[15]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[15]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[15]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[15]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[16]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[16]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[16]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[16]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[17]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[17]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[17]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[17]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[18]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[18]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[18]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[18]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[19]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[19]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[19]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[19]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[20]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[20]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[20]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[20]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[21]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[21]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[21]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[21]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[22]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[22]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[22]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[22]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[23]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[23]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[23]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[23]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[24]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[24]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[24]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[24]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[25]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[25]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[25]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[25]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[26]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[26]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[26]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[26]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[27]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[27]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[27]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[27]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[28]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[28]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[28]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[28]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[29]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[29]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[29]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[29]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[30]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[30]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[30]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[30]}]
#@ set_input_delay -clock clk  -max -rise 5.31392  [get_ports {dividend[31]}]
#@ set_input_delay -clock clk  -max -fall 5.40349  [get_ports {dividend[31]}]
#@ set_input_delay -clock clk  -min -rise 0.637206  [get_ports {dividend[31]}]
#@ set_input_delay -clock clk  -min -fall 0.688562  [get_ports {dividend[31]}]
#@ set_input_delay -clock port_clock_virtual1  -rise -0.00910163  [get_ports      rst_n]
#@ set_input_delay -clock port_clock_virtual1  -fall 0.0234554  [get_ports rst_n]
#@ set_output_delay -clock clk  -max -rise 0.26616  [get_ports {quotient[0]}]
#@ set_output_delay -clock clk  -max -fall 0.260547  [get_ports {quotient[0]}]
#@ set_output_delay -clock clk  -min -rise 0.222145  [get_ports {quotient[0]}]
#@ set_output_delay -clock clk  -min -fall 0.193684  [get_ports {quotient[0]}]
#@ set_output_delay -clock clk  -max -rise 0.344106  [get_ports {quotient[1]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[1]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[1]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[1]}]
#@ set_output_delay -clock clk  -max -rise 0.344106  [get_ports {quotient[2]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[2]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[2]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[2]}]
#@ set_output_delay -clock clk  -max -rise 0.344106  [get_ports {quotient[3]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[3]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[3]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[3]}]
#@ set_output_delay -clock clk  -max -rise 0.344106  [get_ports {quotient[4]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[4]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[4]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[4]}]
#@ set_output_delay -clock clk  -max -rise 0.344106  [get_ports {quotient[5]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[5]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[5]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[5]}]
#@ set_output_delay -clock clk  -max -rise 0.344107  [get_ports {quotient[6]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[6]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[6]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[6]}]
#@ set_output_delay -clock clk  -max -rise 0.344109  [get_ports {quotient[7]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[7]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[7]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[7]}]
#@ set_output_delay -clock clk  -max -rise 0.344109  [get_ports {quotient[8]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[8]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[8]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[8]}]
#@ set_output_delay -clock clk  -max -rise 0.344109  [get_ports {quotient[9]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[9]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[9]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[9]}]
#@ set_output_delay -clock clk  -max -rise 0.344109  [get_ports {quotient[10]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[10]}]
#@ set_output_delay -clock clk  -min -rise 0.153691  [get_ports {quotient[10]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[10]}]
#@ set_output_delay -clock clk  -max -rise 0.344109  [get_ports {quotient[11]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[11]}]
#@ set_output_delay -clock clk  -min -rise 0.153682  [get_ports {quotient[11]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[11]}]
#@ set_output_delay -clock clk  -max -rise 0.344109  [get_ports {quotient[12]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[12]}]
#@ set_output_delay -clock clk  -min -rise 0.153682  [get_ports {quotient[12]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[12]}]
#@ set_output_delay -clock clk  -max -rise 0.344109  [get_ports {quotient[13]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[13]}]
#@ set_output_delay -clock clk  -min -rise 0.153682  [get_ports {quotient[13]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[13]}]
#@ set_output_delay -clock clk  -max -rise 0.344109  [get_ports {quotient[14]}]
#@ set_output_delay -clock clk  -max -fall 0.32737  [get_ports {quotient[14]}]
#@ set_output_delay -clock clk  -min -rise 0.153682  [get_ports {quotient[14]}]
#@ set_output_delay -clock clk  -min -fall 0.112301  [get_ports {quotient[14]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[15]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[15]}]
#@ set_output_delay -clock clk  -min -rise 0.123756  [get_ports {quotient[15]}]
#@ set_output_delay -clock clk  -min -fall 0.145925  [get_ports {quotient[15]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[16]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[16]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[16]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[16]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[17]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[17]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[17]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[17]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[18]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[18]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[18]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[18]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[19]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[19]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[19]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[19]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[20]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[20]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[20]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[20]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[21]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[21]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[21]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[21]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[22]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[22]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[22]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[22]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[23]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[23]}]
#@ set_output_delay -clock clk  -min -rise 0.125132  [get_ports {quotient[23]}]
#@ set_output_delay -clock clk  -min -fall 0.145981  [get_ports {quotient[23]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[24]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[24]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[24]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[24]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[25]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[25]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[25]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[25]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[26]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[26]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[26]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[26]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[27]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[27]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[27]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[27]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[28]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[28]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[28]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[28]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[29]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[29]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[29]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[29]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[30]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[30]}]
#@ set_output_delay -clock clk  -min -rise 0.12229  [get_ports {quotient[30]}]
#@ set_output_delay -clock clk  -min -fall 0.145881  [get_ports {quotient[30]}]
#@ set_output_delay -clock clk  -max -rise 0.164752  [get_ports {quotient[31]}]
#@ set_output_delay -clock clk  -max -fall 0.183248  [get_ports {quotient[31]}]
#@ set_output_delay -clock clk  -min -rise 0.125134  [get_ports {quotient[31]}]
#@ set_output_delay -clock clk  -min -fall 0.145987  [get_ports {quotient[31]}]
#@ set compile_inbound_cell_optimization false
#@ set compile_inbound_max_cell_percentage 10.0
#@ 1
#@ # -- End source ../syn/db/pass1/divider_pipe.wscr

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/db/pass1/silego.wscr

#@ Information: Building the design 'DW_div_pipe' instantiated from design 'divider_pipe' with
#@ the parameters "a_width=32,b_width=32,tc_mode=1,rem_mode=1,num_stages=4,stall_mode=0,rst_mode=1,op_iso_mode=4". (HDL-193)
#@ Warning: Cannot find the design 'DW_div_pipe' in the library 'WORK'. (LBR-1)
#@ Warning: Unable to resolve reference 'DW_div_pipe' in 'divider_pipe'. (LINK-5)
#@ ###################################################################
#@ 
#@ # Created by write_script -format dctcl on Mon Nov 20 18:01:39 2023
#@ 
#@ ###################################################################
#@ 
#@ # Set the current_design #
#@ current_design silego
#@ 
#@ set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
#@ set_operating_conditions NCCOM -library tcbn90gtc
#@ set_wire_load_mode segmented
#@ set_wire_load_selection_group WireAreaForZero
#@ set_multibit_options -mode non_timing_driven
#@ set_local_link_library {tcbn90gtc.db}
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports instr_ld]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[26]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[25]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[24]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[23]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[22]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[21]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[20]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[19]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[18]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[17]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[16]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[15]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[14]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[13]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[12]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[11]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[10]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[9]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[8]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[7]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[6]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[5]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[4]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[3]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[2]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[1]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {instr_inp[0]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.0557067 -input_transition_fall 0.0353689              -no_design_rule [get_ports seq_address_rb]
#@ set_driving_cell -rise -lib_cell IOA22D0 -library tcbn90gtc -pin ZN -from_pin  B1 -input_transition_rise 0.034402 -input_transition_fall 0.0378478            -no_design_rule [get_ports seq_address_cb]
#@ set_driving_cell -fall -lib_cell IOA22D0 -library tcbn90gtc -pin ZN -from_pin  A1 -input_transition_rise 0.0421245 -input_transition_fall 0.0318667           -no_design_rule [get_ports seq_address_cb]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[255]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[254]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[253]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[252]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[251]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[250]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[249]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[248]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[247]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[246]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[245]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[244]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[243]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[242]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[241]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[240]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[239]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[238]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[237]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[236]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[235]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[234]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[233]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[232]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[231]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[230]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[229]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[228]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[227]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[226]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[225]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[224]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[223]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[222]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[221]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[220]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[219]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[218]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[217]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[216]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[215]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[214]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[213]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[212]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[211]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[210]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[209]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[208]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[207]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[206]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[205]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[204]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[203]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[202]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[201]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[200]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[199]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[198]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[197]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[196]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[195]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[194]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[193]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[192]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[191]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[190]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[189]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[188]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[187]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[186]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[185]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[184]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[183]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[182]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[181]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[180]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[179]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[178]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[177]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[176]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[175]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[174]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[173]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[172]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[171]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[170]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[169]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[168]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[167]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[166]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[165]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[164]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[163]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[162]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[161]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[160]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[159]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[158]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[157]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[156]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[155]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[154]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[153]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[152]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[151]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[150]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[149]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[148]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[147]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[146]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[145]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[144]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[143]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[142]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[141]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[140]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[139]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[138]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[137]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[136]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[135]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[134]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[133]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[132]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[131]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[130]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[129]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[128]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[127]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[126]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[125]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[124]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[123]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[122]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[121]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[120]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[119]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[118]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[117]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[116]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[115]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[114]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[113]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[112]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[111]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[110]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[109]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[108]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[107]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[106]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[105]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[104]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[103]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[102]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[101]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[100]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[99]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[98]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[97]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[96]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[95]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[94]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[93]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[92]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[91]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[90]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[89]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[88]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[87]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[86]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[85]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[84]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[83]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[82]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[81]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[80]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[79]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[78]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[77]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[76]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[75]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[74]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[73]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[72]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[71]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[70]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[69]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[68]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[67]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[66]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[65]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[64]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[63]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[62]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[61]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[60]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[59]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[58]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[57]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[56]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[55]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[54]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[53]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[52]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[51]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[50]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[49]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[48]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[47]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[46]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[45]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[44]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[43]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[42]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[41]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[40]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[39]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[38]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[37]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[36]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[35]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[34]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[33]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[32]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[31]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[30]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[29]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[28]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[27]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[26]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[25]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[24]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[23]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[22]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[21]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[20]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[19]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[18]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[17]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[16]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[15]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[14]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[13]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[12]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[11]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[10]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[9]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[8]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[7]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[6]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[5]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[4]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[3]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[2]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[1]}]
#@ set_driving_cell -lib_cell DFCNQD1 -library tcbn90gtc -pin Q -from_pin CP      -no_design_rule [get_ports {dimarch_data_in[0]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[15]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[14]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[13]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[12]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[11]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[10]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[9]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[8]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[7]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[6]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[5]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[4]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[3]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[2]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[1]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_3_right[0]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[15]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[14]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[13]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[12]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[11]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[10]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[9]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[8]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[7]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[6]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[5]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[4]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[3]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[2]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[1]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198392 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out0_4_right[0]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[15]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[14]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[13]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[12]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[11]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[10]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[9]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[8]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[7]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[6]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[5]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[4]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[3]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[2]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[1]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_3_right[0]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[15]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[14]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[13]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[12]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[11]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[10]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[9]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[8]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[7]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[6]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[5]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[4]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[3]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[2]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[1]}]
#@ set_driving_cell -lib_cell NR2D1 -library tcbn90gtc -pin ZN -from_pin A2       -input_transition_rise 0.198494 -input_transition_fall 0.168839                -no_design_rule [get_ports {h_bus_reg_in_out1_4_right[0]}]
#@ set_driving_cell -rise -lib_cell OA21D1 -library tcbn90gtc -pin Z -from_pin B  -input_transition_rise 0.100132 -input_transition_fall 0.0979041               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[15]}]
#@ set_driving_cell -fall -lib_cell OA21D1 -library tcbn90gtc -pin Z -from_pin A1 -input_transition_rise 0.0316563 -input_transition_fall 0.0360776              -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[15]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[14]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[13]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[12]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[11]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[10]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[9]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[8]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[7]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[6]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[5]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[4]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[3]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[2]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[1]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_3_right[0]}]
#@ set_driving_cell -rise -lib_cell OA21D1 -library tcbn90gtc -pin Z -from_pin B  -input_transition_rise 0.100132 -input_transition_fall 0.0979041               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[15]}]
#@ set_driving_cell -fall -lib_cell OA21D1 -library tcbn90gtc -pin Z -from_pin A1 -input_transition_rise 0.0316563 -input_transition_fall 0.0360776              -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[15]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[14]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[13]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[12]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[11]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[10]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[9]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[8]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[7]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[6]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[5]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[4]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[3]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[2]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[1]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107952 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out0_4_right[0]}]
#@ set_driving_cell -rise -lib_cell OA21D1 -library tcbn90gtc -pin Z -from_pin B  -input_transition_rise 0.10096 -input_transition_fall 0.0832905                -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[15]}]
#@ set_driving_cell -fall -lib_cell OA21D1 -library tcbn90gtc -pin Z -from_pin A1 -input_transition_rise 0.0316894 -input_transition_fall 0.0360776              -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[15]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[14]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[13]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[12]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[11]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[10]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[9]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[8]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[7]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[6]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[5]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[4]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[3]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[2]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[1]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_3_right[0]}]
#@ set_driving_cell -rise -lib_cell OA21D1 -library tcbn90gtc -pin Z -from_pin B  -input_transition_rise 0.10096 -input_transition_fall 0.0832905                -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[15]}]
#@ set_driving_cell -fall -lib_cell OA21D1 -library tcbn90gtc -pin Z -from_pin A1 -input_transition_rise 0.0316894 -input_transition_fall 0.0360776              -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[15]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[14]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[13]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[12]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[11]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[10]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[9]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[8]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[7]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[6]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[5]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[4]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[3]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[2]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[1]}]
#@ set_driving_cell -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2       -input_transition_rise 0.107968 -input_transition_fall 0.0738621               -no_design_rule [get_ports {h_bus_dpu_in_out1_4_right[0]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_0[5]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_0[4]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_0[3]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_0[2]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_0[1]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_0[0]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_1[5]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_1[4]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_1[3]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_1[2]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_1[1]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_1[0]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_2[5]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_2[4]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_2[3]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_2[2]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_2[1]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_2[0]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_3[5]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_3[4]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_3[3]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_3[2]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_3[1]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_3[0]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_4[5]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_4[4]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_4[3]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_4[2]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_4[1]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_4[0]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_5[5]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_5[4]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_5[3]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_5[2]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_5[1]}]
#@ set_driving_cell -lib_cell DFSND1 -library tcbn90gtc -pin Q -from_pin CP       -no_design_rule [get_ports {sel_r_ext_in_5[0]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[15]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.052174 -input_transition_fall 0.0638833               -no_design_rule [get_ports {ext_v_input_bus_in_0[15]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[14]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[14]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[13]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[13]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[12]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[12]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[11]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[11]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[10]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[10]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[9]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[9]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[8]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[8]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[7]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[7]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[6]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[6]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[5]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[5]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[4]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[4]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[3]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[3]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[2]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[2]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[1]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[1]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_0[0]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_0[0]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[15]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.052174 -input_transition_fall 0.0638833               -no_design_rule [get_ports {ext_v_input_bus_in_1[15]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[14]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[14]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[13]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[13]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[12]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[12]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[11]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[11]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[10]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[10]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[9]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[9]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[8]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[8]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[7]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[7]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[6]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[6]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[5]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[5]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[4]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[4]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[3]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[3]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[2]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[2]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[1]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[1]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_1[0]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_1[0]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[15]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.052174 -input_transition_fall 0.0638833               -no_design_rule [get_ports {ext_v_input_bus_in_2[15]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[14]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[14]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[13]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[13]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[12]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[12]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[11]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[11]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[10]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[10]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[9]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[9]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[8]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[8]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[7]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[7]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[6]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[6]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[5]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[5]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[4]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[4]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[3]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[3]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[2]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[2]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[1]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[1]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_2[0]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_2[0]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[15]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.052174 -input_transition_fall 0.0638833               -no_design_rule [get_ports {ext_v_input_bus_in_3[15]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[14]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[14]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[13]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[13]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[12]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[12]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[11]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[11]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[10]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[10]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[9]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[9]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[8]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[8]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[7]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[7]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[6]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[6]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[5]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[5]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[4]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[4]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[3]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[3]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[2]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[2]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[1]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[1]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_3[0]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_3[0]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[15]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.052174 -input_transition_fall 0.0638833               -no_design_rule [get_ports {ext_v_input_bus_in_4[15]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[14]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[14]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[13]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[13]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[12]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[12]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[11]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[11]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[10]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[10]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[9]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[9]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[8]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[8]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[7]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[7]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[6]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[6]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[5]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[5]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[4]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[4]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[3]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[3]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[2]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[2]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[1]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[1]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_4[0]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_4[0]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[15]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.052174 -input_transition_fall 0.0638833               -no_design_rule [get_ports {ext_v_input_bus_in_5[15]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[14]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[14]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[13]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[13]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[12]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[12]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[11]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[11]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[10]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[10]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[9]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[9]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[8]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[8]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[7]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[7]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[6]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[6]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[5]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[5]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[4]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[4]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[3]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[3]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[2]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[2]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[1]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[1]}]
#@ set_driving_cell -rise -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B1 -input_transition_rise 0.324501 -input_transition_fall 0.0868013               -no_design_rule [get_ports {ext_v_input_bus_in_5[0]}]
#@ set_driving_cell -fall -lib_cell AO22D0 -library tcbn90gtc -pin Z -from_pin B2 -input_transition_rise 0.0607959 -input_transition_fall 0.0638833              -no_design_rule [get_ports {ext_v_input_bus_in_5[0]}]
#@ set_connection_class "default" [get_ports clk]
#@ set_connection_class "default" [get_ports rst_n]
#@ set_connection_class "default" [get_ports instr_ld]
#@ set_connection_class "default" [get_ports {instr_inp[26]}]
#@ set_connection_class "default" [get_ports {instr_inp[25]}]
#@ set_connection_class "default" [get_ports {instr_inp[24]}]
#@ set_connection_class "default" [get_ports {instr_inp[23]}]
#@ set_connection_class "default" [get_ports {instr_inp[22]}]
#@ set_connection_class "default" [get_ports {instr_inp[21]}]
#@ set_connection_class "default" [get_ports {instr_inp[20]}]
#@ set_connection_class "default" [get_ports {instr_inp[19]}]
#@ set_connection_class "default" [get_ports {instr_inp[18]}]
#@ set_connection_class "default" [get_ports {instr_inp[17]}]
#@ set_connection_class "default" [get_ports {instr_inp[16]}]
#@ set_connection_class "default" [get_ports {instr_inp[15]}]
#@ set_connection_class "default" [get_ports {instr_inp[14]}]
#@ set_connection_class "default" [get_ports {instr_inp[13]}]
#@ set_connection_class "default" [get_ports {instr_inp[12]}]
#@ set_connection_class "default" [get_ports {instr_inp[11]}]
#@ set_connection_class "default" [get_ports {instr_inp[10]}]
#@ set_connection_class "default" [get_ports {instr_inp[9]}]
#@ set_connection_class "default" [get_ports {instr_inp[8]}]
#@ set_connection_class "default" [get_ports {instr_inp[7]}]
#@ set_connection_class "default" [get_ports {instr_inp[6]}]
#@ set_connection_class "default" [get_ports {instr_inp[5]}]
#@ set_connection_class "default" [get_ports {instr_inp[4]}]
#@ set_connection_class "default" [get_ports {instr_inp[3]}]
#@ set_connection_class "default" [get_ports {instr_inp[2]}]
#@ set_connection_class "default" [get_ports {instr_inp[1]}]
#@ set_connection_class "default" [get_ports {instr_inp[0]}]
#@ set_connection_class "default" [get_ports seq_address_rb]
#@ set_connection_class "default" [get_ports seq_address_cb]
#@ set_connection_class "default" [get_ports immediate]
#@ set_connection_class "default" [get_ports {dimarch_data_in[255]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[254]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[253]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[252]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[251]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[250]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[249]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[248]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[247]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[246]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[245]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[244]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[243]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[242]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[241]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[240]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[239]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[238]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[237]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[236]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[235]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[234]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[233]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[232]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[231]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[230]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[229]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[228]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[227]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[226]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[225]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[224]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[223]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[222]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[221]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[220]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[219]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[218]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[217]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[216]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[215]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[214]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[213]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[212]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[211]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[210]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[209]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[208]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[207]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[206]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[205]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[204]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[203]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[202]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[201]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[200]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[199]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[198]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[197]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[196]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[195]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[194]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[193]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[192]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[191]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[190]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[189]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[188]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[187]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[186]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[185]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[184]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[183]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[182]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[181]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[180]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[179]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[178]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[177]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[176]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[175]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[174]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[173]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[172]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[171]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[170]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[169]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[168]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[167]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[166]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[165]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[164]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[163]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[162]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[161]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[160]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[159]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[158]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[157]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[156]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[155]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[154]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[153]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[152]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[151]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[150]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[149]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[148]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[147]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[146]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[145]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[144]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[143]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[142]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[141]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[140]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[139]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[138]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[137]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[136]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[135]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[134]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[133]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[132]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[131]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[130]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[129]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[128]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[127]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[126]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[125]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[124]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[123]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[122]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[121]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[120]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[119]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[118]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[117]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[116]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[115]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[114]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[113]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[112]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[111]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[110]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[109]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[108]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[107]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[106]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[105]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[104]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[103]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[102]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[101]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[100]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[99]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[98]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[97]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[96]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[95]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[94]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[93]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[92]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[91]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[90]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[89]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[88]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[87]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[86]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[85]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[84]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[83]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[82]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[81]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[80]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[79]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[78]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[77]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[76]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[75]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[74]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[73]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[72]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[71]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[70]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[69]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[68]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[67]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[66]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[65]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[64]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[63]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[62]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[61]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[60]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[59]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[58]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[57]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[56]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[55]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[54]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[53]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[52]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[51]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[50]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[49]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[48]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[47]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[46]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[45]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[44]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[43]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[42]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[41]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[40]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[39]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[38]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[37]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[36]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[35]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[34]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[33]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[32]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[31]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[30]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[29]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[28]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[27]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[26]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[25]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[24]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[23]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[22]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[21]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[20]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[19]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[18]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[17]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[16]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[15]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[14]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[13]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[12]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[11]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[10]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[9]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[8]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[7]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[6]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[5]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[4]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[3]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[2]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[1]}]
#@ set_connection_class "default" [get_ports {dimarch_data_in[0]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[255]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[254]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[253]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[252]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[251]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[250]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[249]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[248]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[247]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[246]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[245]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[244]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[243]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[242]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[241]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[240]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[239]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[238]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[237]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[236]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[235]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[234]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[233]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[232]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[231]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[230]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[229]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[228]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[227]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[226]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[225]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[224]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[223]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[222]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[221]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[220]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[219]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[218]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[217]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[216]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[215]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[214]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[213]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[212]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[211]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[210]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[209]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[208]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[207]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[206]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[205]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[204]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[203]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[202]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[201]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[200]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[199]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[198]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[197]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[196]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[195]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[194]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[193]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[192]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[191]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[190]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[189]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[188]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[187]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[186]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[185]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[184]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[183]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[182]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[181]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[180]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[179]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[178]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[177]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[176]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[175]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[174]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[173]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[172]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[171]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[170]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[169]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[168]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[167]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[166]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[165]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[164]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[163]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[162]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[161]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[160]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[159]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[158]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[157]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[156]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[155]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[154]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[153]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[152]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[151]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[150]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[149]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[148]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[147]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[146]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[145]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[144]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[143]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[142]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[141]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[140]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[139]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[138]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[137]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[136]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[135]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[134]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[133]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[132]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[131]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[130]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[129]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[128]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[127]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[126]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[125]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[124]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[123]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[122]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[121]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[120]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[119]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[118]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[117]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[116]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[115]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[114]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[113]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[112]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[111]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[110]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[109]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[108]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[107]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[106]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[105]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[104]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[103]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[102]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[101]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[100]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[99]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[98]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[97]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[96]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[95]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[94]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[93]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[92]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[91]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[90]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[89]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[88]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[87]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[86]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[85]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[84]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[83]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[82]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[81]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[80]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[79]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[78]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[77]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[76]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[75]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[74]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[73]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[72]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[71]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[70]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[69]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[68]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[67]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[66]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[65]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[64]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[63]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[62]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[61]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[60]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[59]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[58]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[57]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[56]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[55]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[54]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[53]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[52]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[51]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[50]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[49]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[48]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[47]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[46]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[45]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[44]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[43]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[42]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[41]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[40]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[39]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[38]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[37]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[36]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[35]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[34]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[33]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[32]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[31]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[30]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[29]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[28]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[27]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[26]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[25]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[24]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[23]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[22]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[21]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[20]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[19]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[18]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[17]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[16]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[15]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[14]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[13]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[12]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[11]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[10]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[9]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[8]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[7]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[6]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[5]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[4]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[3]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[2]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[1]}]
#@ set_connection_class "default" [get_ports {dimarch_data_out[0]}]
#@ set_connection_class "default" [get_ports dimarch_rd_2_out]
#@ set_connection_class "default" [get_ports {noc_bus_out[BUS_ENABLE]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTR_CODE][1]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTR_CODE][0]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][59]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][58]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][57]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][56]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][55]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][54]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][53]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][52]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][51]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][50]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][49]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][48]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][47]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][46]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][45]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][44]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][43]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][42]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][41]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][40]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][39]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][38]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][37]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][36]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][35]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][34]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][33]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][32]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][31]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][30]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][29]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][28]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][27]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][26]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][25]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][24]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][23]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][22]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][21]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][20]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][19]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][18]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][17]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][16]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][15]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][14]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][13]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][12]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][11]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][10]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][9]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][8]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][7]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][6]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][5]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][4]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][3]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][2]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][1]}]
#@ set_connection_class "default" [get_ports {noc_bus_out[INSTRUCTION][0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_0_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_1_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_3_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out0_4_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_0_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_1_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_3_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out0_4_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_0_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_1_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_3_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_in_out1_4_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_0_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_1_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_3_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_reg_out_out1_4_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_0_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_1_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_3_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out0_4_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_0_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_1_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_3_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out0_4_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_0_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_1_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_3_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_in_out1_4_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_0_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_1_right[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_3_left[0]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[15]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[14]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[13]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[12]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[11]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[10]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[9]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[8]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[7]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[6]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[5]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[4]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[3]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[2]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[1]}]
#@ set_connection_class "default" [get_ports {h_bus_dpu_out_out1_4_left[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_0[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_0[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_0[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_0[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_0[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_0[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_1[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_1[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_1[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_1[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_1[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_1[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_2[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_2[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_2[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_2[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_2[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_2[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_3[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_3[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_3[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_3[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_3[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_3[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_4[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_4[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_4[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_4[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_4[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_4[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_5[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_5[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_5[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_5[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_5[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_in_5[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_0[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_1[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_2[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_3[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_4[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_in_5[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_0[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_0[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_0[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_0[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_0[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_0[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_1[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_1[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_1[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_1[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_1[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_1[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_2[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_2[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_2[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_2[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_2[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_2[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_3[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_3[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_3[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_3[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_3[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_3[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_4[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_4[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_4[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_4[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_4[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_4[0]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_5[5]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_5[4]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_5[3]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_5[2]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_5[1]}]
#@ set_connection_class "default" [get_ports {sel_r_ext_out_5[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_0[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_1[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_2[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_3[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_4[0]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[15]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[14]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[13]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[12]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[11]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[10]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[9]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[8]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[7]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[6]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[5]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[4]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[3]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[2]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[1]}]
#@ set_connection_class "default" [get_ports {ext_v_input_bus_out_5[0]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[255]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[254]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[253]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[252]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[251]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[250]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[249]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[248]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[247]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[246]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[245]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[244]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[243]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[242]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[241]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[240]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[239]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[238]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[237]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[236]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[235]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[234]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[233]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[232]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[231]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[230]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[229]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[228]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[227]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[226]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[225]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[224]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[223]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[222]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[221]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[220]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[219]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[218]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[217]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[216]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[215]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[214]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[213]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[212]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[211]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[210]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[209]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[208]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[207]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[206]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[205]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[204]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[203]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[202]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[201]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[200]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[199]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[198]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[197]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[196]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[195]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[194]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[193]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[192]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[191]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[190]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[189]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[188]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[187]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[186]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[185]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[184]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[183]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[182]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[181]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[180]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[179]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[178]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[177]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[176]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[175]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[174]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[173]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[172]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[171]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[170]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[169]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[168]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[167]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[166]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[165]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[164]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[163]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[162]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[161]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[160]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[159]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[158]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[157]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[156]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[155]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[154]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[153]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[152]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[151]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[150]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[149]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[148]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[147]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[146]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[145]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[144]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[143]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[142]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[141]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[140]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[139]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[138]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[137]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[136]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[135]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[134]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[133]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[132]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[131]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[130]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[129]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[128]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[127]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[126]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[125]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[124]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[123]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[122]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[121]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[120]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[119]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[118]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[117]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[116]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[115]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[114]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[113]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[112]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[111]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[110]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[109]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[108]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[107]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[106]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[105]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[104]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[103]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[102]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[101]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[100]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[99]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[98]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[97]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[96]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[95]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[94]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[93]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[92]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[91]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[90]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[89]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[88]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[87]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[86]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[85]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[84]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[83]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[82]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[81]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[80]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[79]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[78]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[77]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[76]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[75]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[74]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[73]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[72]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[71]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[70]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[69]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[68]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[67]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[66]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[65]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[64]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[63]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[62]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[61]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[60]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[59]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[58]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[57]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[56]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[55]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[54]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[53]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[52]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[51]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[50]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[49]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[48]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[47]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[46]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[45]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[44]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[43]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[42]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[41]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[40]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[39]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[38]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[37]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[36]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[35]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[34]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[33]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[32]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[31]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[30]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[29]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[28]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[27]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[26]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[25]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[24]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[23]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[22]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[21]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[20]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[19]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[18]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[17]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[16]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[15]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[14]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[13]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[12]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[11]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[10]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[9]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[8]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[7]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[6]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[5]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[4]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[3]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[2]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[1]}]
#@ set_fanout_load 1 [get_ports {dimarch_data_out[0]}]
#@ set_fanout_load 1 [get_ports dimarch_rd_2_out]
#@ set_fanout_load 2 [get_ports {noc_bus_out[BUS_ENABLE]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTR_CODE][1]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTR_CODE][0]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][59]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][58]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][57]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][56]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][55]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][54]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][53]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][52]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][51]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][50]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][49]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][48]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][47]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][46]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][45]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][44]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][43]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][42]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][41]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][40]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][39]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][38]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][37]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][36]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][35]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][34]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][33]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][32]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][31]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][30]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][29]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][28]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][27]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][26]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][25]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][24]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][23]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][22]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][21]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][20]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][19]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][18]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][17]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][16]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][15]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][14]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][13]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][12]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][11]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][10]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][9]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][8]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][7]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][6]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][5]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][4]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][3]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][2]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][1]}]
#@ set_fanout_load 1 [get_ports {noc_bus_out[INSTRUCTION][0]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[15]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[14]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[13]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[12]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[11]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[10]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[9]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[8]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[7]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[6]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[5]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[4]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[3]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[2]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[1]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out0_0_right[0]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[15]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[14]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[13]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[12]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[11]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[10]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[9]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[8]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[7]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[6]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[5]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[4]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[3]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[2]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[1]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out0_1_right[0]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[15]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[14]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[13]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[12]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[11]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[10]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[9]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[8]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[7]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[6]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[5]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[4]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[3]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[2]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[1]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_3_left[0]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[15]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[14]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[13]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[12]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[11]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[10]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[9]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[8]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[7]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[6]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[5]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[4]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[3]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[2]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[1]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out0_4_left[0]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[15]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[14]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[13]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[12]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[11]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[10]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[9]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[8]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[7]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[6]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[5]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[4]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[3]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[2]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[1]}]
#@ set_fanout_load 12 [get_ports {h_bus_reg_out_out1_0_right[0]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[15]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[14]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[13]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[12]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[11]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[10]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[9]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[8]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[7]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[6]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[5]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[4]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[3]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[2]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[1]}]
#@ set_fanout_load 24 [get_ports {h_bus_reg_out_out1_1_right[0]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[15]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[14]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[13]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[12]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[11]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[10]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[9]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[8]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[7]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[6]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[5]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[4]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[3]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[2]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[1]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_3_left[0]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[15]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[14]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[13]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[12]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[11]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[10]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[9]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[8]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[7]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[6]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[5]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[4]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[3]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[2]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[1]}]
#@ set_fanout_load 0 [get_ports {h_bus_reg_out_out1_4_left[0]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[15]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[14]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[13]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[12]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[11]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[10]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[9]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[8]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[7]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[6]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[5]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[4]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[3]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[2]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[1]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out0_0_right[0]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[15]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[14]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[13]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[12]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[11]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[10]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[9]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[8]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[7]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[6]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[5]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[4]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[3]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[2]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[1]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out0_1_right[0]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[15]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[14]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[13]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[12]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[11]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[10]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[9]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[8]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[7]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[6]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[5]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[4]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[3]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[2]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[1]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_3_left[0]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[15]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[14]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[13]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[12]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[11]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[10]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[9]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[8]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[7]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[6]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[5]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[4]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[3]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[2]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[1]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out0_4_left[0]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[15]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[14]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[13]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[12]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[11]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[10]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[9]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[8]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[7]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[6]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[5]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[4]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[3]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[2]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[1]}]
#@ set_fanout_load 12 [get_ports {h_bus_dpu_out_out1_0_right[0]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[15]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[14]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[13]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[12]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[11]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[10]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[9]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[8]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[7]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[6]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[5]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[4]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[3]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[2]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[1]}]
#@ set_fanout_load 24 [get_ports {h_bus_dpu_out_out1_1_right[0]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[15]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[14]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[13]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[12]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[11]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[10]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[9]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[8]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[7]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[6]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[5]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[4]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[3]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[2]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[1]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_3_left[0]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[15]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[14]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[13]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[12]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[11]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[10]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[9]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[8]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[7]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[6]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[5]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[4]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[3]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[2]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[1]}]
#@ set_fanout_load 0 [get_ports {h_bus_dpu_out_out1_4_left[0]}]
#@ set_fanout_load 0 [get_ports {sel_r_ext_out_0[5]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_0[4]}]
#@ set_fanout_load 2 [get_ports {sel_r_ext_out_0[3]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_0[2]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_0[1]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_0[0]}]
#@ set_fanout_load 0 [get_ports {sel_r_ext_out_1[5]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_1[4]}]
#@ set_fanout_load 2 [get_ports {sel_r_ext_out_1[3]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_1[2]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_1[1]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_1[0]}]
#@ set_fanout_load 0 [get_ports {sel_r_ext_out_2[5]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_2[4]}]
#@ set_fanout_load 2 [get_ports {sel_r_ext_out_2[3]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_2[2]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_2[1]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_2[0]}]
#@ set_fanout_load 0 [get_ports {sel_r_ext_out_3[5]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_3[4]}]
#@ set_fanout_load 2 [get_ports {sel_r_ext_out_3[3]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_3[2]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_3[1]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_3[0]}]
#@ set_fanout_load 0 [get_ports {sel_r_ext_out_4[5]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_4[4]}]
#@ set_fanout_load 2 [get_ports {sel_r_ext_out_4[3]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_4[2]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_4[1]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_4[0]}]
#@ set_fanout_load 0 [get_ports {sel_r_ext_out_5[5]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_5[4]}]
#@ set_fanout_load 2 [get_ports {sel_r_ext_out_5[3]}]
#@ set_fanout_load 8 [get_ports {sel_r_ext_out_5[2]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_5[1]}]
#@ set_fanout_load 3 [get_ports {sel_r_ext_out_5[0]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[15]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[14]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[13]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[12]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[11]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[10]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[9]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[8]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[7]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[6]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[5]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[4]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[3]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[2]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[1]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_0[0]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[15]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[14]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[13]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[12]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[11]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[10]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[9]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[8]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[7]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[6]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[5]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[4]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[3]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[2]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[1]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_1[0]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[15]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[14]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[13]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[12]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[11]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[10]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[9]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[8]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[7]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[6]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[5]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[4]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[3]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[2]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[1]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_2[0]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[15]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[14]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[13]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[12]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[11]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[10]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[9]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[8]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[7]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[6]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[5]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[4]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[3]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[2]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[1]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_3[0]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[15]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[14]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[13]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[12]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[11]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[10]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[9]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[8]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[7]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[6]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[5]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[4]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[3]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[2]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[1]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_4[0]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[15]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[14]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[13]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[12]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[11]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[10]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[9]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[8]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[7]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[6]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[5]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[4]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[3]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[2]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[1]}]
#@ set_fanout_load 1 [get_ports {ext_v_input_bus_out_5[0]}]
#@ set_load -pin_load 115.168 [get_ports clk]
#@ set_load -pin_load 10.1547 [get_ports rst_n]
#@ set_load -pin_load 0.008 [get_ports instr_ld]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[26]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[25]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[24]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[23]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[22]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[21]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[20]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[19]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[18]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[17]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[16]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[15]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[14]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[13]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[12]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[11]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[10]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[9]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[8]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[7]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[6]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[5]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[4]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[3]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[2]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[1]}]
#@ set_load -pin_load 0.0066 [get_ports {instr_inp[0]}]
#@ set_load -pin_load 0.03 [get_ports immediate]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[255]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[254]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[253]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[252]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[251]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[250]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[249]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[248]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[247]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[246]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[245]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[244]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[243]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[242]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[241]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[240]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[239]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[238]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[237]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[236]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[235]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[234]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[233]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[232]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[231]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[230]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[229]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[228]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[227]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[226]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[225]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[224]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[223]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[222]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[221]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[220]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[219]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[218]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[217]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[216]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[215]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[214]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[213]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[212]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[211]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[210]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[209]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[208]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[207]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[206]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[205]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[204]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[203]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[202]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[201]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[200]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[199]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[198]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[197]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[196]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[195]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[194]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[193]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[192]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[191]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[190]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[189]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[188]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[187]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[186]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[185]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[184]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[183]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[182]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[181]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[180]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[179]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[178]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[177]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[176]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[175]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[174]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[173]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[172]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[171]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[170]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[169]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[168]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[167]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[166]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[165]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[164]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[163]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[162]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[161]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[160]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[159]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[158]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[157]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[156]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[155]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[154]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[153]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[152]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[151]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[150]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[149]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[148]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[147]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[146]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[145]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[144]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[143]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[142]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[141]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[140]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[139]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[138]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[137]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[136]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[135]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[134]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[133]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[132]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[131]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[130]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[129]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[128]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[127]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[126]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[125]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[124]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[123]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[122]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[121]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[120]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[119]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[118]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[117]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[116]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[115]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[114]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[113]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[112]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[111]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[110]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[109]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[108]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[107]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[106]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[105]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[104]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[103]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[102]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[101]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[100]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[99]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[98]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[97]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[96]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[95]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[94]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[93]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[92]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[91]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[90]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[89]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[88]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[87]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[86]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[85]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[84]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[83]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[82]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[81]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[80]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[79]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[78]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[77]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[76]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[75]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[74]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[73]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[72]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[71]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[70]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[69]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[68]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[67]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[66]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[65]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[64]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[63]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[62]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[61]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[60]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[59]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[58]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[57]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[56]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[55]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[54]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[53]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[52]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[51]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[50]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[49]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[48]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[47]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[46]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[45]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[44]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[43]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[42]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[41]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[40]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[39]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[38]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[37]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[36]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[35]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[34]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[33]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[32]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[31]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[30]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[29]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[28]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[27]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[26]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[25]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[24]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[23]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[22]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[21]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[20]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[19]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[18]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[17]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[16]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[15]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[14]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[13]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[12]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[11]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[10]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[9]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[8]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[7]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[6]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[5]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[4]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[3]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[2]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[1]}]
#@ set_load -pin_load 0.0019 [get_ports {dimarch_data_out[0]}]
#@ set_load -pin_load 0.0015 [get_ports dimarch_rd_2_out]
#@ set_load -pin_load 0.0035 [get_ports {noc_bus_out[BUS_ENABLE]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTR_CODE][1]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTR_CODE][0]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][59]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][58]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][57]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][56]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][55]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][54]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][53]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][52]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][51]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][50]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][49]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][48]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][47]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][46]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][45]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][44]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][43]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][42]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][41]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][40]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][39]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][38]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][37]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][36]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][35]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][34]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][33]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][32]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][31]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][30]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][29]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][28]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][27]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][26]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][25]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][24]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][23]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][22]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][21]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][20]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][19]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][18]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][17]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][16]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][15]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][14]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][13]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][12]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][11]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][10]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][9]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][8]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][7]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][6]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][5]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][4]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][3]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][2]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][1]}]
#@ set_load -pin_load 0.0019 [get_ports {noc_bus_out[INSTRUCTION][0]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[15]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[14]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[13]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[12]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[11]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[10]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[9]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[8]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[7]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[6]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[5]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[4]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[3]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[2]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[1]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out0_0_left[0]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[15]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[14]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[13]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[12]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[11]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[10]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[9]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[8]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[7]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[6]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[5]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[4]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[3]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[2]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[1]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out0_1_left[0]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[15]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[14]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[13]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[12]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[11]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[10]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[9]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[8]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[7]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[6]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[5]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[4]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[3]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[2]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[1]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out0_3_right[0]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[15]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[14]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[13]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[12]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[11]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[10]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[9]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[8]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[7]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[6]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[5]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[4]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[3]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[2]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[1]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out0_4_right[0]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[15]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[14]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[13]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[12]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[11]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[10]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[9]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[8]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[7]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[6]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[5]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[4]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[3]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[2]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[1]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out0_0_right[0]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[15]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[14]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[13]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[12]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[11]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[10]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[9]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[8]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[7]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[6]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[5]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[4]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[3]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[2]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[1]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out0_1_right[0]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[15]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[14]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[13]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[12]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[11]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[10]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[9]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[8]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[7]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[6]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[5]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[4]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[3]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[2]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[1]}]
#@ set_load -pin_load 3.6035 [get_ports {h_bus_reg_in_out1_0_left[0]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[15]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[14]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[13]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[12]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[11]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[10]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[9]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[8]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[7]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[6]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[5]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[4]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[3]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[2]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[1]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_reg_in_out1_1_left[0]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[15]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[14]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[13]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[12]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[11]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[10]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[9]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[8]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[7]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[6]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[5]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[4]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[3]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[2]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[1]}]
#@ set_load -pin_load 0.001 [get_ports {h_bus_reg_in_out1_3_right[0]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[15]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[14]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[13]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[12]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[11]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[10]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[9]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[8]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[7]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[6]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[5]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[4]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[3]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[2]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[1]}]
#@ set_load -pin_load 0.019 [get_ports {h_bus_reg_in_out1_4_right[0]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[15]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[14]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[13]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[12]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[11]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[10]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[9]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[8]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[7]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[6]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[5]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[4]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[3]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[2]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[1]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_reg_out_out1_0_right[0]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[15]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[14]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[13]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[12]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[11]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[10]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[9]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[8]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[7]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[6]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[5]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[4]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[3]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[2]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[1]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_reg_out_out1_1_right[0]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[15]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[14]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[13]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[12]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[11]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[10]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[9]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[8]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[7]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[6]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[5]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[4]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[3]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[2]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[1]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out0_0_left[0]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[15]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[14]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[13]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[12]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[11]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[10]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[9]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[8]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[7]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[6]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[5]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[4]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[3]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[2]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[1]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out0_1_left[0]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[15]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[14]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[13]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[12]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[11]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[10]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[9]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[8]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[7]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[6]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[5]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[4]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[3]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[2]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[1]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out0_3_right[0]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[15]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[14]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[13]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[12]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[11]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[10]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[9]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[8]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[7]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[6]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[5]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[4]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[3]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[2]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[1]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out0_4_right[0]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[15]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[14]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[13]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[12]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[11]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[10]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[9]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[8]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[7]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[6]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[5]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[4]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[3]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[2]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[1]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out0_0_right[0]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[15]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[14]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[13]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[12]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[11]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[10]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[9]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[8]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[7]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[6]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[5]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[4]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[3]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[2]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[1]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out0_1_right[0]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[15]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[14]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[13]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[12]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[11]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[10]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[9]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[8]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[7]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[6]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[5]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[4]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[3]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[2]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[1]}]
#@ set_load -pin_load 3.60351 [get_ports {h_bus_dpu_in_out1_0_left[0]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[15]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[14]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[13]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[12]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[11]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[10]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[9]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[8]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[7]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[6]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[5]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[4]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[3]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[2]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[1]}]
#@ set_load -pin_load 3.58551 [get_ports {h_bus_dpu_in_out1_1_left[0]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[15]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[14]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[13]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[12]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[11]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[10]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[9]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[8]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[7]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[6]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[5]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[4]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[3]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[2]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[1]}]
#@ set_load -pin_load 0.0382 [get_ports {h_bus_dpu_in_out1_3_right[0]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[15]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[14]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[13]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[12]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[11]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[10]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[9]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[8]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[7]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[6]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[5]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[4]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[3]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[2]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[1]}]
#@ set_load -pin_load 0.0562 [get_ports {h_bus_dpu_in_out1_4_right[0]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[15]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[14]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[13]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[12]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[11]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[10]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[9]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[8]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[7]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[6]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[5]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[4]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[3]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[2]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[1]}]
#@ set_load -pin_load 0.0192 [get_ports {h_bus_dpu_out_out1_0_right[0]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[15]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[14]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[13]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[12]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[11]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[10]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[9]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[8]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[7]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[6]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[5]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[4]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[3]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[2]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[1]}]
#@ set_load -pin_load 0.0372 [get_ports {h_bus_dpu_out_out1_1_right[0]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_0[5]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_0[4]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_0[3]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_0[2]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_0[1]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_0[0]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_1[5]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_1[4]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_1[3]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_1[2]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_1[1]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_1[0]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_2[5]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_2[4]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_2[3]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_2[2]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_2[1]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_2[0]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_3[5]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_3[4]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_3[3]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_3[2]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_3[1]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_3[0]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_4[5]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_4[4]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_4[3]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_4[2]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_4[1]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_4[0]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_5[5]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_5[4]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_5[3]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_5[2]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_5[1]}]
#@ set_load -pin_load 0.0024 [get_ports {sel_r_ext_in_5[0]}]
#@ set_load -pin_load 0.01 [get_ports {sel_r_ext_out_0[4]}]
#@ set_load -pin_load 0.0035 [get_ports {sel_r_ext_out_0[3]}]
#@ set_load -pin_load 0.0109 [get_ports {sel_r_ext_out_0[2]}]
#@ set_load -pin_load 0.0067 [get_ports {sel_r_ext_out_0[1]}]
#@ set_load -pin_load 0.0064 [get_ports {sel_r_ext_out_0[0]}]
#@ set_load -pin_load 0.01 [get_ports {sel_r_ext_out_1[4]}]
#@ set_load -pin_load 0.0035 [get_ports {sel_r_ext_out_1[3]}]
#@ set_load -pin_load 0.0109 [get_ports {sel_r_ext_out_1[2]}]
#@ set_load -pin_load 0.0067 [get_ports {sel_r_ext_out_1[1]}]
#@ set_load -pin_load 0.0064 [get_ports {sel_r_ext_out_1[0]}]
#@ set_load -pin_load 0.01 [get_ports {sel_r_ext_out_2[4]}]
#@ set_load -pin_load 0.0035 [get_ports {sel_r_ext_out_2[3]}]
#@ set_load -pin_load 0.0109 [get_ports {sel_r_ext_out_2[2]}]
#@ set_load -pin_load 0.0067 [get_ports {sel_r_ext_out_2[1]}]
#@ set_load -pin_load 0.0064 [get_ports {sel_r_ext_out_2[0]}]
#@ set_load -pin_load 0.01 [get_ports {sel_r_ext_out_3[4]}]
#@ set_load -pin_load 0.0035 [get_ports {sel_r_ext_out_3[3]}]
#@ set_load -pin_load 0.0109 [get_ports {sel_r_ext_out_3[2]}]
#@ set_load -pin_load 0.0067 [get_ports {sel_r_ext_out_3[1]}]
#@ set_load -pin_load 0.0064 [get_ports {sel_r_ext_out_3[0]}]
#@ set_load -pin_load 0.01 [get_ports {sel_r_ext_out_4[4]}]
#@ set_load -pin_load 0.0035 [get_ports {sel_r_ext_out_4[3]}]
#@ set_load -pin_load 0.0109 [get_ports {sel_r_ext_out_4[2]}]
#@ set_load -pin_load 0.0067 [get_ports {sel_r_ext_out_4[1]}]
#@ set_load -pin_load 0.0064 [get_ports {sel_r_ext_out_4[0]}]
#@ set_load -pin_load 0.01 [get_ports {sel_r_ext_out_5[4]}]
#@ set_load -pin_load 0.0035 [get_ports {sel_r_ext_out_5[3]}]
#@ set_load -pin_load 0.0109 [get_ports {sel_r_ext_out_5[2]}]
#@ set_load -pin_load 0.0067 [get_ports {sel_r_ext_out_5[1]}]
#@ set_load -pin_load 0.0064 [get_ports {sel_r_ext_out_5[0]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[15]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[14]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[13]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[12]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[11]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[10]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[9]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[8]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[7]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[6]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[5]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[4]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[3]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[2]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[1]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_0[0]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[15]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[14]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[13]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[12]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[11]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[10]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[9]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[8]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[7]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[6]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[5]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[4]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[3]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[2]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[1]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_1[0]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[15]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[14]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[13]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[12]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[11]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[10]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[9]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[8]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[7]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[6]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[5]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[4]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[3]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[2]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[1]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_2[0]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[15]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[14]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[13]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[12]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[11]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[10]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[9]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[8]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[7]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[6]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[5]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[4]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[3]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[2]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[1]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_3[0]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[15]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[14]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[13]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[12]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[11]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[10]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[9]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[8]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[7]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[6]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[5]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[4]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[3]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[2]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[1]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_4[0]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[15]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[14]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[13]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[12]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[11]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[10]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[9]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[8]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[7]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[6]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[5]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[4]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[3]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[2]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[1]}]
#@ set_load -pin_load 0.0015 [get_ports {ext_v_input_bus_out_5[0]}]
#@ set_max_capacitance 0.144 [get_ports instr_ld]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[26]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[25]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[24]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[23]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[22]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[21]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[20]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[19]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[18]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[17]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[16]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[15]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[14]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[13]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[12]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[11]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[10]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[9]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[8]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[7]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[6]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[5]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[4]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[3]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[2]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[1]}]
#@ set_max_capacitance 0.144 [get_ports {instr_inp[0]}]
#@ set_max_capacitance 0.0709 [get_ports seq_address_rb]
#@ set_max_capacitance 0.0347 [get_ports seq_address_cb]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[255]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[254]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[253]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[252]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[251]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[250]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[249]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[248]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[247]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[246]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[245]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[244]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[243]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[242]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[241]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[240]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[239]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[238]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[237]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[236]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[235]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[234]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[233]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[232]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[231]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[230]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[229]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[228]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[227]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[226]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[225]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[224]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[223]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[222]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[221]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[220]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[219]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[218]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[217]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[216]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[215]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[214]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[213]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[212]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[211]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[210]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[209]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[208]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[207]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[206]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[205]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[204]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[203]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[202]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[201]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[200]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[199]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[198]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[197]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[196]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[195]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[194]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[193]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[192]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[191]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[190]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[189]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[188]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[187]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[186]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[185]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[184]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[183]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[182]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[181]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[180]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[179]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[178]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[177]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[176]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[175]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[174]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[173]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[172]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[171]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[170]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[169]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[168]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[167]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[166]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[165]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[164]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[163]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[162]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[161]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[160]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[159]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[158]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[157]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[156]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[155]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[154]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[153]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[152]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[151]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[150]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[149]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[148]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[147]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[146]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[145]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[144]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[143]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[142]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[141]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[140]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[139]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[138]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[137]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[136]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[135]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[134]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[133]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[132]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[131]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[130]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[129]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[128]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[127]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[126]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[125]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[124]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[123]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[122]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[121]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[120]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[119]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[118]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[117]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[116]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[115]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[114]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[113]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[112]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[111]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[110]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[109]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[108]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[107]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[106]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[105]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[104]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[103]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[102]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[101]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[100]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[99]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[98]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[97]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[96]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[95]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[94]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[93]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[92]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[91]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[90]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[89]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[88]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[87]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[86]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[85]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[84]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[83]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[82]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[81]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[80]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[79]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[78]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[77]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[76]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[75]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[74]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[73]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[72]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[71]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[70]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[69]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[68]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[67]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[66]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[65]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[64]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[63]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[62]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[61]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[60]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[59]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[58]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[57]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[56]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[55]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[54]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[53]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[52]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[51]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[50]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[49]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[48]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[47]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[46]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[45]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[44]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[43]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[42]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[41]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[40]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[39]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[38]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[37]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[36]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[35]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[34]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[33]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[32]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[31]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[30]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[29]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[28]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[27]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[26]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[25]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[24]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[23]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[22]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[21]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[20]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[19]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[18]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[17]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[16]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[15]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[14]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[13]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[12]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[11]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[10]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[9]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[8]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[7]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[6]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[5]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[4]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[3]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[2]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[1]}]
#@ set_max_capacitance 0.144 [get_ports {dimarch_data_in[0]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[15]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[14]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[13]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[12]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[11]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[10]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[9]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[8]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[7]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[6]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[5]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[4]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[3]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[2]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[1]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_3_right[0]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[15]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[14]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[13]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[12]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[11]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[10]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[9]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[8]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[7]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[6]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[5]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[4]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[3]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[2]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[1]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out0_4_right[0]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[15]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[14]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[13]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[12]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[11]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[10]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[9]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[8]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[7]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[6]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[5]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[4]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[3]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[2]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[1]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_3_right[0]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[15]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[14]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[13]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[12]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[11]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[10]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[9]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[8]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[7]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[6]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[5]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[4]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[3]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[2]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[1]}]
#@ set_max_capacitance 0.0766 [get_ports {h_bus_reg_in_out1_4_right[0]}]
#@ set_max_capacitance 0.144 [get_ports {h_bus_dpu_in_out0_3_right[15]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[14]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[13]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[12]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[11]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[10]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[9]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[8]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[7]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[6]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[5]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[4]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[3]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[2]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[1]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_3_right[0]}]
#@ set_max_capacitance 0.144 [get_ports {h_bus_dpu_in_out0_4_right[15]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[14]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[13]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[12]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[11]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[10]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[9]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[8]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[7]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[6]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[5]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[4]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[3]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[2]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[1]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out0_4_right[0]}]
#@ set_max_capacitance 0.144 [get_ports {h_bus_dpu_in_out1_3_right[15]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[14]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[13]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[12]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[11]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[10]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[9]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[8]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[7]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[6]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[5]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[4]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[3]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[2]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[1]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_3_right[0]}]
#@ set_max_capacitance 0.144 [get_ports {h_bus_dpu_in_out1_4_right[15]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[14]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[13]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[12]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[11]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[10]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[9]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[8]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[7]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[6]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[5]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[4]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[3]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[2]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[1]}]
#@ set_max_capacitance 0.0709 [get_ports {h_bus_dpu_in_out1_4_right[0]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_0[5]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_0[4]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_0[3]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_0[2]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_0[1]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_0[0]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_1[5]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_1[4]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_1[3]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_1[2]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_1[1]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_1[0]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_2[5]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_2[4]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_2[3]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_2[2]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_2[1]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_2[0]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_3[5]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_3[4]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_3[3]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_3[2]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_3[1]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_3[0]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_4[5]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_4[4]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_4[3]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_4[2]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_4[1]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_4[0]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_5[5]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_5[4]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_5[3]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_5[2]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_5[1]}]
#@ set_max_capacitance 0.144 [get_ports {sel_r_ext_in_5[0]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[15]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[14]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[13]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[12]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[11]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[10]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[9]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[8]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[7]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[6]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[5]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[4]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[3]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[2]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[1]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_0[0]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[15]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[14]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[13]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[12]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[11]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[10]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[9]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[8]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[7]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[6]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[5]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[4]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[3]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[2]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[1]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_1[0]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[15]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[14]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[13]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[12]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[11]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[10]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[9]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[8]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[7]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[6]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[5]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[4]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[3]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[2]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[1]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_2[0]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[15]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[14]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[13]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[12]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[11]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[10]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[9]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[8]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[7]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[6]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[5]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[4]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[3]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[2]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[1]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_3[0]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[15]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[14]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[13]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[12]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[11]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[10]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[9]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[8]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[7]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[6]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[5]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[4]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[3]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[2]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[1]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_4[0]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[15]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[14]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[13]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[12]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[11]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[10]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[9]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[8]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[7]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[6]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[5]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[4]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[3]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[2]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[1]}]
#@ set_max_capacitance 0.0709 [get_ports {ext_v_input_bus_in_5[0]}]
#@ set_max_transition 0.712 [get_ports rst_n]
#@ set_max_transition 0.712 [get_ports instr_ld]
#@ set_max_transition 0.712 [get_ports {instr_inp[26]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[25]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[24]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[23]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[22]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[21]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[20]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[19]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[18]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[17]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[16]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[15]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[14]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[13]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[12]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[11]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[10]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[9]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[8]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[7]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[6]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[5]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[4]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[3]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[2]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[1]}]
#@ set_max_transition 0.712 [get_ports {instr_inp[0]}]
#@ set_max_transition 0.712 [get_ports seq_address_rb]
#@ set_max_transition 0.712 [get_ports seq_address_cb]
#@ set_max_transition 0.712 [get_ports immediate]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[255]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[254]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[253]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[252]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[251]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[250]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[249]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[248]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[247]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[246]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[245]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[244]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[243]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[242]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[241]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[240]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[239]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[238]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[237]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[236]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[235]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[234]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[233]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[232]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[231]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[230]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[229]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[228]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[227]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[226]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[225]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[224]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[223]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[222]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[221]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[220]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[219]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[218]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[217]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[216]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[215]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[214]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[213]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[212]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[211]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[210]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[209]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[208]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[207]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[206]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[205]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[204]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[203]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[202]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[201]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[200]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[199]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[198]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[197]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[196]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[195]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[194]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[193]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[192]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[191]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[190]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[189]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[188]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[187]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[186]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[185]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[184]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[183]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[182]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[181]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[180]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[179]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[178]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[177]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[176]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[175]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[174]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[173]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[172]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[171]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[170]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[169]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[168]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[167]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[166]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[165]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[164]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[163]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[162]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[161]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[160]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[159]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[158]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[157]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[156]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[155]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[154]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[153]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[152]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[151]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[150]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[149]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[148]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[147]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[146]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[145]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[144]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[143]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[142]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[141]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[140]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[139]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[138]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[137]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[136]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[135]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[134]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[133]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[132]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[131]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[130]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[129]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[128]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[127]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[126]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[125]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[124]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[123]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[122]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[121]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[120]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[119]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[118]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[117]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[116]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[115]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[114]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[113]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[112]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[111]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[110]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[109]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[108]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[107]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[106]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[105]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[104]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[103]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[102]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[101]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[100]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[99]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[98]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[97]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[96]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[95]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[94]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[93]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[92]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[91]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[90]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[89]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[88]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[87]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[86]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[85]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[84]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[83]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[82]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[81]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[80]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[79]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[78]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[77]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[76]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[75]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[74]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[73]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[72]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[71]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[70]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[69]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[68]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[67]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[66]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[65]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[64]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[63]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[62]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[61]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[60]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[59]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[58]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[57]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[56]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[55]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[54]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[53]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[52]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[51]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[50]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[49]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[48]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[47]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[46]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[45]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[44]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[43]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[42]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[41]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[40]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[39]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[38]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[37]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[36]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[35]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[34]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[33]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[32]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[31]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[30]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[29]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[28]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[27]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[26]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[25]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[24]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[23]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[22]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[21]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[20]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[19]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[18]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[17]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[16]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[15]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[14]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[13]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[12]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[11]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[10]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[9]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[8]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[7]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[6]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[5]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[4]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[3]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[2]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[1]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_in[0]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[255]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[254]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[253]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[252]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[251]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[250]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[249]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[248]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[247]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[246]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[245]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[244]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[243]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[242]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[241]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[240]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[239]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[238]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[237]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[236]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[235]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[234]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[233]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[232]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[231]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[230]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[229]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[228]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[227]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[226]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[225]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[224]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[223]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[222]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[221]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[220]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[219]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[218]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[217]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[216]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[215]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[214]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[213]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[212]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[211]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[210]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[209]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[208]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[207]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[206]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[205]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[204]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[203]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[202]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[201]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[200]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[199]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[198]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[197]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[196]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[195]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[194]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[193]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[192]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[191]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[190]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[189]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[188]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[187]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[186]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[185]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[184]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[183]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[182]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[181]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[180]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[179]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[178]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[177]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[176]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[175]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[174]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[173]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[172]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[171]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[170]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[169]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[168]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[167]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[166]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[165]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[164]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[163]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[162]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[161]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[160]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[159]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[158]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[157]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[156]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[155]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[154]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[153]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[152]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[151]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[150]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[149]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[148]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[147]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[146]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[145]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[144]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[143]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[142]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[141]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[140]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[139]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[138]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[137]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[136]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[135]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[134]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[133]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[132]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[131]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[130]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[129]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[128]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[127]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[126]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[125]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[124]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[123]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[122]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[121]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[120]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[119]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[118]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[117]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[116]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[115]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[114]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[113]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[112]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[111]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[110]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[109]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[108]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[107]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[106]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[105]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[104]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[103]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[102]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[101]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[100]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[99]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[98]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[97]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[96]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[95]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[94]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[93]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[92]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[91]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[90]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[89]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[88]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[87]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[86]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[85]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[84]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[83]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[82]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[81]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[80]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[79]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[78]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[77]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[76]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[75]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[74]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[73]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[72]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[71]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[70]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[69]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[68]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[67]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[66]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[65]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[64]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[63]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[62]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[61]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[60]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[59]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[58]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[57]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[56]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[55]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[54]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[53]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[52]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[51]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[50]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[49]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[48]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[47]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[46]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[45]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[44]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[43]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[42]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[41]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[40]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[39]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[38]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[37]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[36]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[35]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[34]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[33]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[32]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[31]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[30]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[29]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[28]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[27]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[26]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[25]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[24]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[23]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[22]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[21]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[20]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[19]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[18]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[17]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[16]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[15]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[14]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[13]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[12]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[11]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[10]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[9]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[8]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[7]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[6]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[5]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[4]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[3]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[2]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[1]}]
#@ set_max_transition 0.712 [get_ports {dimarch_data_out[0]}]
#@ set_max_transition 0.712 [get_ports dimarch_rd_2_out]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[BUS_ENABLE]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTR_CODE][1]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTR_CODE][0]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][59]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][58]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][57]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][56]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][55]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][54]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][53]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][52]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][51]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][50]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][49]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][48]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][47]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][46]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][45]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][44]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][43]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][42]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][41]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][40]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][39]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][38]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][37]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][36]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][35]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][34]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][33]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][32]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][31]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][30]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][29]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][28]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][27]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][26]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][25]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][24]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][23]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][22]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][21]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][20]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][19]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][18]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][17]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][16]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][15]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][14]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][13]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][12]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][11]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][10]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][9]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][8]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][7]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][6]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][5]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][4]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][3]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][2]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][1]}]
#@ set_max_transition 0.712 [get_ports {noc_bus_out[INSTRUCTION][0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_3_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out0_4_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_0_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out0_1_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_3_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_in_out1_4_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_0_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_reg_out_out1_1_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_3_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out0_4_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_0_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out0_1_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_3_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_in_out1_4_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_0_right[0]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[15]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[14]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[13]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[12]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[11]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[10]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[9]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[8]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[7]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[6]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[5]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[4]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[3]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[2]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[1]}]
#@ set_max_transition 0.712 [get_ports {h_bus_dpu_out_out1_1_right[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_0[5]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_0[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_0[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_0[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_0[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_0[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_1[5]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_1[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_1[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_1[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_1[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_1[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_2[5]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_2[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_2[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_2[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_2[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_2[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_3[5]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_3[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_3[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_3[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_3[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_3[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_4[5]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_4[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_4[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_4[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_4[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_4[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_5[5]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_5[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_5[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_5[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_5[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_in_5[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_0[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_1[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_2[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_3[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_4[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_in_5[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_0[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_0[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_0[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_0[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_0[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_1[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_1[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_1[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_1[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_1[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_2[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_2[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_2[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_2[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_2[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_3[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_3[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_3[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_3[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_3[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_4[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_4[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_4[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_4[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_4[0]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_5[4]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_5[3]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_5[2]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_5[1]}]
#@ set_max_transition 0.712 [get_ports {sel_r_ext_out_5[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_0[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_1[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_2[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_3[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_4[0]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[15]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[14]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[13]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[12]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[11]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[10]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[9]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[8]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[7]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[6]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[5]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[4]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[3]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[2]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[1]}]
#@ set_max_transition 0.712 [get_ports {ext_v_input_bus_out_5[0]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[15]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[14]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[13]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[12]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[11]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[10]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[9]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[8]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[7]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[6]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[5]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[4]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[3]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[2]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[1]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_0_left[0]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[15]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[14]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[13]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[12]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[11]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[10]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[9]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[8]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[7]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[6]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[5]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[4]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[3]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[2]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[1]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out0_1_left[0]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[15]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[14]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[13]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[12]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[11]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[10]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[9]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[8]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[7]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[6]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[5]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[4]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[3]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[2]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[1]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_0_left[0]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[15]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[14]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[13]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[12]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[11]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[10]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[9]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[8]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[7]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[6]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[5]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[4]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[3]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[2]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[1]}]
#@ set_case_analysis 0 [get_ports {h_bus_reg_in_out1_1_left[0]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[15]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[14]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[13]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[12]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[11]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[10]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[9]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[8]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[7]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[6]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[5]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[4]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[3]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[2]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[1]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_0_left[0]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[15]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[14]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[13]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[12]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[11]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[10]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[9]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[8]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[7]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[6]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[5]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[4]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[3]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[2]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[1]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out0_1_left[0]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[15]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[14]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[13]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[12]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[11]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[10]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[9]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[8]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[7]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[6]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[5]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[4]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[3]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[2]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[1]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_0_left[0]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[15]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[14]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[13]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[12]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[11]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[10]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[9]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[8]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[7]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[6]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[5]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[4]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[3]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[2]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[1]}]
#@ set_case_analysis 0 [get_ports {h_bus_dpu_in_out1_1_left[0]}]
#@ create_clock [get_ports clk]  -period 60  -waveform {0 30}
#@ set_clock_uncertainty -setup 0.65  [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45  [get_clocks clk]
#@ create_clock -name port_clock_virtual1  -period 60  -waveform {0 30}
#@ group_path -default  -to [get_clocks port_clock_virtual1]
#@ set_false_path   -from [get_clocks port_clock_virtual1]
#@ set_input_delay -clock clk  -rise 0  [get_ports clk]
#@ set_input_delay -clock clk  -clock_fall  -fall 0  -add_delay  [get_ports clk]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[0]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[0]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[0]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[0]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[1]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[1]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[1]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[1]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[2]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[2]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[2]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[2]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[3]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[3]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[3]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[3]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[4]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[4]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[4]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[4]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[5]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[5]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[5]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[5]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[6]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[6]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[6]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[6]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[7]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[7]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[7]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[7]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[8]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[8]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[8]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[8]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[9]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[9]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[9]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[9]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[10]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[10]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[10]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[10]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[11]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[11]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[11]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[11]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[12]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[12]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[12]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[12]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_5[13]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[13]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[13]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[13]}]
#@ set_input_delay -clock clk  -max -rise 3.8148  [get_ports                      {ext_v_input_bus_in_5[14]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_5[14]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[14]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[14]}]
#@ set_input_delay -clock clk  -max -rise 3.59971  [get_ports                     {ext_v_input_bus_in_5[15]}]
#@ set_input_delay -clock clk  -max -fall 3.71785  [get_ports                     {ext_v_input_bus_in_5[15]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_5[15]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_5[15]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[0]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[0]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[0]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[0]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[1]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[1]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[1]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[1]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[2]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[2]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[2]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[2]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[3]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[3]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[3]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[3]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[4]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[4]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[4]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[4]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[5]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[5]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[5]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[5]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[6]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[6]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[6]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[6]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[7]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[7]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[7]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[7]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[8]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[8]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[8]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[8]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[9]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[9]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[9]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[9]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[10]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[10]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[10]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[10]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[11]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[11]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[11]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[11]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[12]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[12]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[12]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[12]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_4[13]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[13]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[13]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[13]}]
#@ set_input_delay -clock clk  -max -rise 3.8148  [get_ports                      {ext_v_input_bus_in_4[14]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_4[14]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[14]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[14]}]
#@ set_input_delay -clock clk  -max -rise 3.59971  [get_ports                     {ext_v_input_bus_in_4[15]}]
#@ set_input_delay -clock clk  -max -fall 3.71785  [get_ports                     {ext_v_input_bus_in_4[15]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_4[15]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_4[15]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[0]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[0]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[0]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[0]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[1]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[1]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[1]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[1]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[2]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[2]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[2]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[2]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[3]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[3]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[3]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[3]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[4]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[4]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[4]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[4]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[5]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[5]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[5]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[5]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[6]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[6]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[6]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[6]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[7]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[7]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[7]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[7]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[8]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[8]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[8]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[8]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[9]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[9]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[9]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[9]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[10]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[10]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[10]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[10]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[11]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[11]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[11]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[11]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[12]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[12]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[12]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[12]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_3[13]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[13]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[13]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[13]}]
#@ set_input_delay -clock clk  -max -rise 3.8148  [get_ports                      {ext_v_input_bus_in_3[14]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_3[14]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[14]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[14]}]
#@ set_input_delay -clock clk  -max -rise 3.59971  [get_ports                     {ext_v_input_bus_in_3[15]}]
#@ set_input_delay -clock clk  -max -fall 3.71785  [get_ports                     {ext_v_input_bus_in_3[15]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_3[15]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_3[15]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[0]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[0]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[0]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[0]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[1]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[1]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[1]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[1]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[2]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[2]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[2]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[2]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[3]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[3]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[3]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[3]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[4]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[4]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[4]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[4]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[5]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[5]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[5]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[5]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[6]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[6]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[6]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[6]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[7]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[7]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[7]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[7]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[8]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[8]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[8]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[8]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[9]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[9]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[9]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[9]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[10]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[10]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[10]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[10]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[11]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[11]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[11]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[11]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[12]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[12]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[12]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[12]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_2[13]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[13]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[13]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[13]}]
#@ set_input_delay -clock clk  -max -rise 3.8148  [get_ports                      {ext_v_input_bus_in_2[14]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_2[14]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[14]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[14]}]
#@ set_input_delay -clock clk  -max -rise 3.59971  [get_ports                     {ext_v_input_bus_in_2[15]}]
#@ set_input_delay -clock clk  -max -fall 3.71785  [get_ports                     {ext_v_input_bus_in_2[15]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_2[15]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_2[15]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[0]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[0]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[0]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[0]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[1]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[1]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[1]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[1]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[2]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[2]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[2]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[2]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[3]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[3]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[3]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[3]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[4]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[4]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[4]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[4]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[5]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[5]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[5]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[5]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[6]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[6]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[6]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[6]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[7]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[7]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[7]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[7]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[8]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[8]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[8]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[8]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[9]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[9]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[9]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[9]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[10]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[10]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[10]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[10]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[11]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[11]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[11]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[11]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[12]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[12]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[12]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[12]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_1[13]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[13]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[13]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[13]}]
#@ set_input_delay -clock clk  -max -rise 3.8148  [get_ports                      {ext_v_input_bus_in_1[14]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_1[14]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[14]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[14]}]
#@ set_input_delay -clock clk  -max -rise 3.59971  [get_ports                     {ext_v_input_bus_in_1[15]}]
#@ set_input_delay -clock clk  -max -fall 3.71785  [get_ports                     {ext_v_input_bus_in_1[15]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_1[15]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_1[15]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[0]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[0]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[0]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[0]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[1]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[1]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[1]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[1]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[2]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[2]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[2]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[2]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[3]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[3]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[3]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[3]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[4]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[4]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[4]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[4]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[5]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[5]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[5]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[5]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[6]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[6]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[6]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[6]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[7]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[7]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[7]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[7]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[8]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[8]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[8]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[8]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[9]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[9]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[9]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[9]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[10]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[10]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[10]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[10]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[11]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[11]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[11]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[11]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[12]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[12]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[12]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[12]}]
#@ set_input_delay -clock clk  -max -rise 3.81469  [get_ports                     {ext_v_input_bus_in_0[13]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[13]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[13]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[13]}]
#@ set_input_delay -clock clk  -max -rise 3.8148  [get_ports                      {ext_v_input_bus_in_0[14]}]
#@ set_input_delay -clock clk  -max -fall 3.86966  [get_ports                     {ext_v_input_bus_in_0[14]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[14]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[14]}]
#@ set_input_delay -clock clk  -max -rise 3.59971  [get_ports                     {ext_v_input_bus_in_0[15]}]
#@ set_input_delay -clock clk  -max -fall 3.71785  [get_ports                     {ext_v_input_bus_in_0[15]}]
#@ set_input_delay -clock clk  -min -rise 0.372436  [get_ports                    {ext_v_input_bus_in_0[15]}]
#@ set_input_delay -clock clk  -min -fall 0.256646  [get_ports                    {ext_v_input_bus_in_0[15]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_5[0]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_5[0]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_5[1]}]
#@ set_input_delay -clock clk  -fall 0.10775  [get_ports {sel_r_ext_in_5[1]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_5[2]}]
#@ set_input_delay -clock clk  -fall 0.107423  [get_ports {sel_r_ext_in_5[2]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_5[3]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_5[3]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_5[4]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_5[4]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_5[5]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_5[5]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_4[0]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_4[0]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_4[1]}]
#@ set_input_delay -clock clk  -fall 0.10775  [get_ports {sel_r_ext_in_4[1]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_4[2]}]
#@ set_input_delay -clock clk  -fall 0.107423  [get_ports {sel_r_ext_in_4[2]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_4[3]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_4[3]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_4[4]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_4[4]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_4[5]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_4[5]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_3[0]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_3[0]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_3[1]}]
#@ set_input_delay -clock clk  -fall 0.10775  [get_ports {sel_r_ext_in_3[1]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_3[2]}]
#@ set_input_delay -clock clk  -fall 0.107423  [get_ports {sel_r_ext_in_3[2]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_3[3]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_3[3]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_3[4]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_3[4]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_3[5]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_3[5]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_2[0]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_2[0]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_2[1]}]
#@ set_input_delay -clock clk  -fall 0.10775  [get_ports {sel_r_ext_in_2[1]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_2[2]}]
#@ set_input_delay -clock clk  -fall 0.107423  [get_ports {sel_r_ext_in_2[2]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_2[3]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_2[3]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_2[4]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_2[4]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_2[5]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_2[5]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_1[0]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_1[0]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_1[1]}]
#@ set_input_delay -clock clk  -fall 0.10775  [get_ports {sel_r_ext_in_1[1]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_1[2]}]
#@ set_input_delay -clock clk  -fall 0.107423  [get_ports {sel_r_ext_in_1[2]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_1[3]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_1[3]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_1[4]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_1[4]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_1[5]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_1[5]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_0[0]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_0[0]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_0[1]}]
#@ set_input_delay -clock clk  -fall 0.10775  [get_ports {sel_r_ext_in_0[1]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_0[2]}]
#@ set_input_delay -clock clk  -fall 0.107423  [get_ports {sel_r_ext_in_0[2]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_0[3]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_0[3]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_0[4]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_0[4]}]
#@ set_input_delay -clock clk  -rise 0.0897304  [get_ports {sel_r_ext_in_0[5]}]
#@ set_input_delay -clock clk  -fall 0.107913  [get_ports {sel_r_ext_in_0[5]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[0]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[0]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[0]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[0]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[1]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[1]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[1]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[1]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[2]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[2]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[2]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[2]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[3]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[3]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[3]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[3]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[4]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[4]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[4]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[4]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[5]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[5]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[5]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[5]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[6]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[6]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[6]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[6]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[7]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[7]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[7]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[7]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[8]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[8]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[8]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[8]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[9]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[9]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[9]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[9]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[10]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[10]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[10]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[10]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[11]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[11]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[11]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[11]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[12]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[12]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[12]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[12]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[13]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[13]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[13]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[13]}]
#@ set_input_delay -clock clk  -max -rise 3.18495  [get_ports                     {h_bus_dpu_in_out1_4_right[14]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_4_right[14]}]
#@ set_input_delay -clock clk  -min -rise 0.326467  [get_ports                    {h_bus_dpu_in_out1_4_right[14]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out1_4_right[14]}]
#@ set_input_delay -clock clk  -max -rise 3.15295  [get_ports                     {h_bus_dpu_in_out1_4_right[15]}]
#@ set_input_delay -clock clk  -max -fall 3.18511  [get_ports                     {h_bus_dpu_in_out1_4_right[15]}]
#@ set_input_delay -clock clk  -min -rise 0.205974  [get_ports                    {h_bus_dpu_in_out1_4_right[15]}]
#@ set_input_delay -clock clk  -min -fall 0.206174  [get_ports                    {h_bus_dpu_in_out1_4_right[15]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[0]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[0]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[0]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[0]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[1]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[1]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[1]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[1]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[2]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[2]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[2]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[2]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[3]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[3]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[3]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[3]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[4]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[4]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[4]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[4]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[5]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[5]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[5]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[5]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[6]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[6]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[6]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[6]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[7]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[7]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[7]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[7]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[8]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[8]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[8]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[8]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[9]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[9]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[9]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[9]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[10]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[10]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[10]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[10]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[11]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[11]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[11]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[11]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[12]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[12]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[12]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[12]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[13]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[13]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[13]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[13]}]
#@ set_input_delay -clock clk  -max -rise 3.18516  [get_ports                     {h_bus_dpu_in_out1_3_right[14]}]
#@ set_input_delay -clock clk  -max -fall 3.28553  [get_ports                     {h_bus_dpu_in_out1_3_right[14]}]
#@ set_input_delay -clock clk  -min -rise 0.326664  [get_ports                    {h_bus_dpu_in_out1_3_right[14]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out1_3_right[14]}]
#@ set_input_delay -clock clk  -max -rise 3.15294  [get_ports                     {h_bus_dpu_in_out1_3_right[15]}]
#@ set_input_delay -clock clk  -max -fall 3.18511  [get_ports                     {h_bus_dpu_in_out1_3_right[15]}]
#@ set_input_delay -clock clk  -min -rise 0.205985  [get_ports                    {h_bus_dpu_in_out1_3_right[15]}]
#@ set_input_delay -clock clk  -min -fall 0.206135  [get_ports                    {h_bus_dpu_in_out1_3_right[15]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[0]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[0]}]
#@ set_input_delay -clock clk  -min -rise 0.268224  [get_ports                    {h_bus_dpu_in_out0_4_right[0]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[0]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[1]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[1]}]
#@ set_input_delay -clock clk  -min -rise 0.254893  [get_ports                    {h_bus_dpu_in_out0_4_right[1]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[1]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[2]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[2]}]
#@ set_input_delay -clock clk  -min -rise 0.254893  [get_ports                    {h_bus_dpu_in_out0_4_right[2]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[2]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[3]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[3]}]
#@ set_input_delay -clock clk  -min -rise 0.2549  [get_ports                      {h_bus_dpu_in_out0_4_right[3]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[3]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[4]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[4]}]
#@ set_input_delay -clock clk  -min -rise 0.254905  [get_ports                    {h_bus_dpu_in_out0_4_right[4]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[4]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[5]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[5]}]
#@ set_input_delay -clock clk  -min -rise 0.254905  [get_ports                    {h_bus_dpu_in_out0_4_right[5]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[5]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[6]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[6]}]
#@ set_input_delay -clock clk  -min -rise 0.254905  [get_ports                    {h_bus_dpu_in_out0_4_right[6]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[6]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[7]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[7]}]
#@ set_input_delay -clock clk  -min -rise 0.2549  [get_ports                      {h_bus_dpu_in_out0_4_right[7]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[7]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[8]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[8]}]
#@ set_input_delay -clock clk  -min -rise 0.254909  [get_ports                    {h_bus_dpu_in_out0_4_right[8]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[8]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[9]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[9]}]
#@ set_input_delay -clock clk  -min -rise 0.254909  [get_ports                    {h_bus_dpu_in_out0_4_right[9]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[9]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[10]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[10]}]
#@ set_input_delay -clock clk  -min -rise 0.254909  [get_ports                    {h_bus_dpu_in_out0_4_right[10]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[10]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[11]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[11]}]
#@ set_input_delay -clock clk  -min -rise 0.2549  [get_ports                      {h_bus_dpu_in_out0_4_right[11]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[11]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[12]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[12]}]
#@ set_input_delay -clock clk  -min -rise 0.254905  [get_ports                    {h_bus_dpu_in_out0_4_right[12]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[12]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_4_right[13]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[13]}]
#@ set_input_delay -clock clk  -min -rise 0.254905  [get_ports                    {h_bus_dpu_in_out0_4_right[13]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[13]}]
#@ set_input_delay -clock clk  -max -rise 3.18744  [get_ports                     {h_bus_dpu_in_out0_4_right[14]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_4_right[14]}]
#@ set_input_delay -clock clk  -min -rise 0.254905  [get_ports                    {h_bus_dpu_in_out0_4_right[14]}]
#@ set_input_delay -clock clk  -min -fall 0.35337  [get_ports                     {h_bus_dpu_in_out0_4_right[14]}]
#@ set_input_delay -clock clk  -max -rise 3.1739  [get_ports                      {h_bus_dpu_in_out0_4_right[15]}]
#@ set_input_delay -clock clk  -max -fall 3.20606  [get_ports                     {h_bus_dpu_in_out0_4_right[15]}]
#@ set_input_delay -clock clk  -min -rise 0.205983  [get_ports                    {h_bus_dpu_in_out0_4_right[15]}]
#@ set_input_delay -clock clk  -min -fall 0.206174  [get_ports                    {h_bus_dpu_in_out0_4_right[15]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[0]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[0]}]
#@ set_input_delay -clock clk  -min -rise 0.268391  [get_ports                    {h_bus_dpu_in_out0_3_right[0]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[0]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[1]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[1]}]
#@ set_input_delay -clock clk  -min -rise 0.25506  [get_ports                     {h_bus_dpu_in_out0_3_right[1]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[1]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[2]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[2]}]
#@ set_input_delay -clock clk  -min -rise 0.25506  [get_ports                     {h_bus_dpu_in_out0_3_right[2]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[2]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[3]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[3]}]
#@ set_input_delay -clock clk  -min -rise 0.255067  [get_ports                    {h_bus_dpu_in_out0_3_right[3]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[3]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[4]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[4]}]
#@ set_input_delay -clock clk  -min -rise 0.255072  [get_ports                    {h_bus_dpu_in_out0_3_right[4]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[4]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[5]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[5]}]
#@ set_input_delay -clock clk  -min -rise 0.255072  [get_ports                    {h_bus_dpu_in_out0_3_right[5]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[5]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[6]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[6]}]
#@ set_input_delay -clock clk  -min -rise 0.255072  [get_ports                    {h_bus_dpu_in_out0_3_right[6]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[6]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[7]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[7]}]
#@ set_input_delay -clock clk  -min -rise 0.255067  [get_ports                    {h_bus_dpu_in_out0_3_right[7]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[7]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[8]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[8]}]
#@ set_input_delay -clock clk  -min -rise 0.255076  [get_ports                    {h_bus_dpu_in_out0_3_right[8]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[8]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[9]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[9]}]
#@ set_input_delay -clock clk  -min -rise 0.255076  [get_ports                    {h_bus_dpu_in_out0_3_right[9]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[9]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[10]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[10]}]
#@ set_input_delay -clock clk  -min -rise 0.255076  [get_ports                    {h_bus_dpu_in_out0_3_right[10]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[10]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[11]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[11]}]
#@ set_input_delay -clock clk  -min -rise 0.255067  [get_ports                    {h_bus_dpu_in_out0_3_right[11]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[11]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[12]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[12]}]
#@ set_input_delay -clock clk  -min -rise 0.255072  [get_ports                    {h_bus_dpu_in_out0_3_right[12]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[12]}]
#@ set_input_delay -clock clk  -max -rise 3.18733  [get_ports                     {h_bus_dpu_in_out0_3_right[13]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[13]}]
#@ set_input_delay -clock clk  -min -rise 0.255072  [get_ports                    {h_bus_dpu_in_out0_3_right[13]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[13]}]
#@ set_input_delay -clock clk  -max -rise 3.18753  [get_ports                     {h_bus_dpu_in_out0_3_right[14]}]
#@ set_input_delay -clock clk  -max -fall 3.27429  [get_ports                     {h_bus_dpu_in_out0_3_right[14]}]
#@ set_input_delay -clock clk  -min -rise 0.255072  [get_ports                    {h_bus_dpu_in_out0_3_right[14]}]
#@ set_input_delay -clock clk  -min -fall 0.353395  [get_ports                    {h_bus_dpu_in_out0_3_right[14]}]
#@ set_input_delay -clock clk  -max -rise 3.17389  [get_ports                     {h_bus_dpu_in_out0_3_right[15]}]
#@ set_input_delay -clock clk  -max -fall 3.20606  [get_ports                     {h_bus_dpu_in_out0_3_right[15]}]
#@ set_input_delay -clock clk  -min -rise 0.205994  [get_ports                    {h_bus_dpu_in_out0_3_right[15]}]
#@ set_input_delay -clock clk  -min -fall 0.206135  [get_ports                    {h_bus_dpu_in_out0_3_right[15]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[0]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[0]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[0]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[0]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[1]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[1]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[1]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[1]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[2]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[2]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[2]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[2]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[3]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[3]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[3]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[3]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[4]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[4]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[4]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[4]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[5]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[5]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[5]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[5]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[6]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[6]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[6]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[6]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[7]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[7]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[7]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[7]}]
#@ set_input_delay -clock clk  -max -rise 1.9007  [get_ports                      {h_bus_reg_in_out1_4_right[8]}]
#@ set_input_delay -clock clk  -max -fall 1.93386  [get_ports                     {h_bus_reg_in_out1_4_right[8]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[8]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[8]}]
#@ set_input_delay -clock clk  -max -rise 1.89669  [get_ports                     {h_bus_reg_in_out1_4_right[9]}]
#@ set_input_delay -clock clk  -max -fall 1.93118  [get_ports                     {h_bus_reg_in_out1_4_right[9]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[9]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[9]}]
#@ set_input_delay -clock clk  -max -rise 1.89291  [get_ports                     {h_bus_reg_in_out1_4_right[10]}]
#@ set_input_delay -clock clk  -max -fall 1.93118  [get_ports                     {h_bus_reg_in_out1_4_right[10]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[10]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[10]}]
#@ set_input_delay -clock clk  -max -rise 1.89291  [get_ports                     {h_bus_reg_in_out1_4_right[11]}]
#@ set_input_delay -clock clk  -max -fall 1.93118  [get_ports                     {h_bus_reg_in_out1_4_right[11]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[11]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[11]}]
#@ set_input_delay -clock clk  -max -rise 1.89291  [get_ports                     {h_bus_reg_in_out1_4_right[12]}]
#@ set_input_delay -clock clk  -max -fall 1.93118  [get_ports                     {h_bus_reg_in_out1_4_right[12]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[12]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[12]}]
#@ set_input_delay -clock clk  -max -rise 1.89112  [get_ports                     {h_bus_reg_in_out1_4_right[13]}]
#@ set_input_delay -clock clk  -max -fall 1.93118  [get_ports                     {h_bus_reg_in_out1_4_right[13]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[13]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[13]}]
#@ set_input_delay -clock clk  -max -rise 1.89112  [get_ports                     {h_bus_reg_in_out1_4_right[14]}]
#@ set_input_delay -clock clk  -max -fall 1.93118  [get_ports                     {h_bus_reg_in_out1_4_right[14]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[14]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[14]}]
#@ set_input_delay -clock clk  -max -rise 1.88414  [get_ports                     {h_bus_reg_in_out1_4_right[15]}]
#@ set_input_delay -clock clk  -max -fall 1.92126  [get_ports                     {h_bus_reg_in_out1_4_right[15]}]
#@ set_input_delay -clock clk  -min -rise 0.259469  [get_ports                    {h_bus_reg_in_out1_4_right[15]}]
#@ set_input_delay -clock clk  -min -fall 0.254945  [get_ports                    {h_bus_reg_in_out1_4_right[15]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[0]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[0]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[0]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[0]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[1]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[1]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[1]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[1]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[2]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[2]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[2]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[2]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[3]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[3]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[3]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[3]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[4]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[4]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[4]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[4]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[5]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[5]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[5]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[5]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[6]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[6]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[6]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[6]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[7]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[7]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[7]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[7]}]
#@ set_input_delay -clock clk  -max -rise 1.90045  [get_ports                     {h_bus_reg_in_out1_3_right[8]}]
#@ set_input_delay -clock clk  -max -fall 1.94151  [get_ports                     {h_bus_reg_in_out1_3_right[8]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[8]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[8]}]
#@ set_input_delay -clock clk  -max -rise 1.89644  [get_ports                     {h_bus_reg_in_out1_3_right[9]}]
#@ set_input_delay -clock clk  -max -fall 1.93883  [get_ports                     {h_bus_reg_in_out1_3_right[9]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[9]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[9]}]
#@ set_input_delay -clock clk  -max -rise 1.89266  [get_ports                     {h_bus_reg_in_out1_3_right[10]}]
#@ set_input_delay -clock clk  -max -fall 1.93883  [get_ports                     {h_bus_reg_in_out1_3_right[10]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[10]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[10]}]
#@ set_input_delay -clock clk  -max -rise 1.89266  [get_ports                     {h_bus_reg_in_out1_3_right[11]}]
#@ set_input_delay -clock clk  -max -fall 1.93883  [get_ports                     {h_bus_reg_in_out1_3_right[11]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[11]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[11]}]
#@ set_input_delay -clock clk  -max -rise 1.89266  [get_ports                     {h_bus_reg_in_out1_3_right[12]}]
#@ set_input_delay -clock clk  -max -fall 1.93883  [get_ports                     {h_bus_reg_in_out1_3_right[12]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[12]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[12]}]
#@ set_input_delay -clock clk  -max -rise 1.89087  [get_ports                     {h_bus_reg_in_out1_3_right[13]}]
#@ set_input_delay -clock clk  -max -fall 1.93883  [get_ports                     {h_bus_reg_in_out1_3_right[13]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[13]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[13]}]
#@ set_input_delay -clock clk  -max -rise 1.89087  [get_ports                     {h_bus_reg_in_out1_3_right[14]}]
#@ set_input_delay -clock clk  -max -fall 1.93883  [get_ports                     {h_bus_reg_in_out1_3_right[14]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[14]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[14]}]
#@ set_input_delay -clock clk  -max -rise 1.88389  [get_ports                     {h_bus_reg_in_out1_3_right[15]}]
#@ set_input_delay -clock clk  -max -fall 1.92891  [get_ports                     {h_bus_reg_in_out1_3_right[15]}]
#@ set_input_delay -clock clk  -min -rise 0.259468  [get_ports                    {h_bus_reg_in_out1_3_right[15]}]
#@ set_input_delay -clock clk  -min -fall 0.25526  [get_ports                     {h_bus_reg_in_out1_3_right[15]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[0]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[0]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[0]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[0]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[1]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[1]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[1]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[1]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[2]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[2]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[2]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[2]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[3]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[3]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[3]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[3]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[4]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[4]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[4]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[4]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[5]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[5]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[5]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[5]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[6]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[6]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[6]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[6]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[7]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[7]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[7]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[7]}]
#@ set_input_delay -clock clk  -max -rise 1.90678  [get_ports                     {h_bus_reg_in_out0_4_right[8]}]
#@ set_input_delay -clock clk  -max -fall 1.93996  [get_ports                     {h_bus_reg_in_out0_4_right[8]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[8]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[8]}]
#@ set_input_delay -clock clk  -max -rise 1.90278  [get_ports                     {h_bus_reg_in_out0_4_right[9]}]
#@ set_input_delay -clock clk  -max -fall 1.93728  [get_ports                     {h_bus_reg_in_out0_4_right[9]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[9]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[9]}]
#@ set_input_delay -clock clk  -max -rise 1.899  [get_ports                       {h_bus_reg_in_out0_4_right[10]}]
#@ set_input_delay -clock clk  -max -fall 1.93728  [get_ports                     {h_bus_reg_in_out0_4_right[10]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[10]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[10]}]
#@ set_input_delay -clock clk  -max -rise 1.899  [get_ports                       {h_bus_reg_in_out0_4_right[11]}]
#@ set_input_delay -clock clk  -max -fall 1.93728  [get_ports                     {h_bus_reg_in_out0_4_right[11]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[11]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[11]}]
#@ set_input_delay -clock clk  -max -rise 1.899  [get_ports                       {h_bus_reg_in_out0_4_right[12]}]
#@ set_input_delay -clock clk  -max -fall 1.93728  [get_ports                     {h_bus_reg_in_out0_4_right[12]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[12]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[12]}]
#@ set_input_delay -clock clk  -max -rise 1.89721  [get_ports                     {h_bus_reg_in_out0_4_right[13]}]
#@ set_input_delay -clock clk  -max -fall 1.93728  [get_ports                     {h_bus_reg_in_out0_4_right[13]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[13]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[13]}]
#@ set_input_delay -clock clk  -max -rise 1.89721  [get_ports                     {h_bus_reg_in_out0_4_right[14]}]
#@ set_input_delay -clock clk  -max -fall 1.93728  [get_ports                     {h_bus_reg_in_out0_4_right[14]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[14]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[14]}]
#@ set_input_delay -clock clk  -max -rise 1.89022  [get_ports                     {h_bus_reg_in_out0_4_right[15]}]
#@ set_input_delay -clock clk  -max -fall 1.92736  [get_ports                     {h_bus_reg_in_out0_4_right[15]}]
#@ set_input_delay -clock clk  -min -rise 0.260856  [get_ports                    {h_bus_reg_in_out0_4_right[15]}]
#@ set_input_delay -clock clk  -min -fall 0.257401  [get_ports                    {h_bus_reg_in_out0_4_right[15]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[0]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[0]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[0]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[0]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[1]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[1]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[1]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[1]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[2]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[2]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[2]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[2]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[3]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[3]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[3]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[3]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[4]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[4]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[4]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[4]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[5]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[5]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[5]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[5]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[6]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[6]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[6]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[6]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[7]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[7]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[7]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[7]}]
#@ set_input_delay -clock clk  -max -rise 1.90653  [get_ports                     {h_bus_reg_in_out0_3_right[8]}]
#@ set_input_delay -clock clk  -max -fall 1.9476  [get_ports                      {h_bus_reg_in_out0_3_right[8]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[8]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[8]}]
#@ set_input_delay -clock clk  -max -rise 1.90253  [get_ports                     {h_bus_reg_in_out0_3_right[9]}]
#@ set_input_delay -clock clk  -max -fall 1.94493  [get_ports                     {h_bus_reg_in_out0_3_right[9]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[9]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[9]}]
#@ set_input_delay -clock clk  -max -rise 1.89875  [get_ports                     {h_bus_reg_in_out0_3_right[10]}]
#@ set_input_delay -clock clk  -max -fall 1.94493  [get_ports                     {h_bus_reg_in_out0_3_right[10]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[10]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[10]}]
#@ set_input_delay -clock clk  -max -rise 1.89875  [get_ports                     {h_bus_reg_in_out0_3_right[11]}]
#@ set_input_delay -clock clk  -max -fall 1.94493  [get_ports                     {h_bus_reg_in_out0_3_right[11]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[11]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[11]}]
#@ set_input_delay -clock clk  -max -rise 1.89875  [get_ports                     {h_bus_reg_in_out0_3_right[12]}]
#@ set_input_delay -clock clk  -max -fall 1.94493  [get_ports                     {h_bus_reg_in_out0_3_right[12]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[12]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[12]}]
#@ set_input_delay -clock clk  -max -rise 1.89696  [get_ports                     {h_bus_reg_in_out0_3_right[13]}]
#@ set_input_delay -clock clk  -max -fall 1.94493  [get_ports                     {h_bus_reg_in_out0_3_right[13]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[13]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[13]}]
#@ set_input_delay -clock clk  -max -rise 1.89696  [get_ports                     {h_bus_reg_in_out0_3_right[14]}]
#@ set_input_delay -clock clk  -max -fall 1.94493  [get_ports                     {h_bus_reg_in_out0_3_right[14]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[14]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[14]}]
#@ set_input_delay -clock clk  -max -rise 1.88997  [get_ports                     {h_bus_reg_in_out0_3_right[15]}]
#@ set_input_delay -clock clk  -max -fall 1.935  [get_ports                       {h_bus_reg_in_out0_3_right[15]}]
#@ set_input_delay -clock clk  -min -rise 0.260855  [get_ports                    {h_bus_reg_in_out0_3_right[15]}]
#@ set_input_delay -clock clk  -min -fall 0.257708  [get_ports                    {h_bus_reg_in_out0_3_right[15]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[0]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[0]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[0]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[0]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[1]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[1]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[1]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[1]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[2]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[2]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[2]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[2]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[3]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[3]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[3]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[3]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[4]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[4]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[4]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[4]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[5]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[5]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[5]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[5]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[6]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[6]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[6]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[6]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[7]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[7]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[7]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[7]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[8]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[8]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[8]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[8]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[9]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[9]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[9]}]
#@ set_input_delay -clock clk  -fall 0.108996  -add_delay  [get_ports             {dimarch_data_in[9]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[10]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[10]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[10]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[10]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[11]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[11]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[11]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[11]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[12]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[12]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[12]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[12]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[13]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[13]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[13]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[13]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[14]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[14]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[14]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[14]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[15]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[15]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[15]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[15]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[16]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[16]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[16]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[16]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[17]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[17]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[17]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[17]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[18]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[18]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[18]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[18]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[19]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[19]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[19]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[19]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[20]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[20]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[20]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[20]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[21]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[21]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[21]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[21]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[22]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[22]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[22]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[22]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[23]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[23]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[23]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[23]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[24]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[24]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[24]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[24]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[25]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[25]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[25]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[25]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[26]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[26]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[26]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[26]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[27]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[27]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[27]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[27]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[28]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[28]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[28]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[28]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[29]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[29]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[29]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[29]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[30]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[30]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[30]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[30]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[31]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[31]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[31]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[31]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[32]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[32]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[32]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[32]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[33]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[33]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[33]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[33]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[34]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[34]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[34]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[34]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[35]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[35]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[35]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[35]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[36]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[36]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[36]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[36]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[37]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[37]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[37]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[37]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[38]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[38]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[38]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[38]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[39]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[39]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[39]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[39]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[40]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[40]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[40]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[40]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[41]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[41]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[41]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[41]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[42]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[42]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[42]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[42]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[43]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[43]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[43]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[43]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[44]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[44]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[44]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[44]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[45]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[45]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[45]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[45]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[46]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[46]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[46]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[46]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[47]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[47]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[47]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[47]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[48]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[48]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[48]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[48]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[49]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[49]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[49]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[49]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[50]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[50]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[50]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[50]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[51]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[51]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[51]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[51]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[52]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[52]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[52]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[52]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[53]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[53]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[53]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[53]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[54]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[54]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[54]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[54]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[55]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[55]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[55]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[55]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[56]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[56]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[56]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[56]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[57]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[57]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[57]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[57]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[58]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[58]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[58]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[58]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[59]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[59]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[59]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[59]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[60]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[60]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[60]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[60]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[61]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[61]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[61]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[61]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[62]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[62]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[62]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[62]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[63]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[63]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[63]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[63]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[64]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[64]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[64]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[64]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[65]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[65]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[65]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[65]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[66]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[66]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[66]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[66]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[67]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[67]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[67]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[67]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[68]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[68]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[68]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[68]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[69]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[69]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[69]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[69]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[70]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[70]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[70]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[70]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[71]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[71]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[71]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[71]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[72]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[72]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[72]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[72]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[73]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[73]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[73]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[73]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[74]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[74]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[74]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[74]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[75]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[75]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[75]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[75]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[76]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[76]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[76]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[76]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[77]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[77]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[77]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[77]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[78]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[78]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[78]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[78]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[79]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[79]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[79]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[79]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[80]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[80]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[80]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[80]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[81]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[81]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[81]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[81]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[82]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[82]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[82]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[82]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[83]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[83]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[83]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[83]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[84]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[84]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[84]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[84]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[85]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[85]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[85]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[85]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[86]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[86]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[86]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[86]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[87]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[87]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[87]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[87]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[88]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[88]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[88]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[88]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[89]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[89]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[89]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[89]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[90]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[90]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[90]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[90]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[91]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[91]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[91]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[91]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[92]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[92]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[92]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[92]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[93]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[93]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[93]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[93]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[94]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[94]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[94]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[94]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[95]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[95]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[95]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[95]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[96]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[96]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[96]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[96]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[97]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[97]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[97]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[97]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[98]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[98]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[98]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[98]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[99]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[99]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[99]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[99]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[100]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[100]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[100]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[100]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[101]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[101]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[101]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[101]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[102]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[102]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[102]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[102]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[103]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[103]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[103]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[103]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[104]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[104]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[104]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[104]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[105]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[105]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[105]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[105]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[106]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[106]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[106]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[106]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[107]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[107]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[107]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[107]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[108]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[108]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[108]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[108]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[109]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[109]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[109]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[109]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[110]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[110]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[110]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[110]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[111]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[111]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[111]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[111]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[112]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[112]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[112]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[112]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[113]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[113]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[113]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[113]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[114]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[114]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[114]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[114]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[115]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[115]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[115]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[115]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[116]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[116]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[116]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[116]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[117]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[117]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[117]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[117]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[118]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[118]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[118]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[118]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[119]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[119]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[119]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[119]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[120]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[120]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[120]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[120]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[121]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[121]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[121]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[121]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[122]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[122]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[122]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[122]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[123]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[123]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[123]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[123]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[124]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[124]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[124]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[124]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[125]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[125]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[125]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[125]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[126]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[126]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[126]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[126]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[127]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[127]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[127]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[127]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[128]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[128]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[128]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[128]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[129]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[129]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[129]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[129]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[130]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[130]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[130]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[130]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[131]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[131]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[131]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[131]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[132]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[132]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[132]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[132]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[133]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[133]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[133]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[133]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[134]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[134]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[134]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[134]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[135]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[135]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[135]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[135]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[136]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[136]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[136]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[136]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[137]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[137]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[137]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[137]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[138]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[138]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[138]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[138]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[139]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[139]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[139]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[139]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[140]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[140]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[140]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[140]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[141]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[141]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[141]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[141]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[142]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[142]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[142]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[142]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[143]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[143]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[143]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[143]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[144]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[144]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[144]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[144]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[145]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[145]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[145]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[145]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[146]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[146]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[146]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[146]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[147]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[147]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[147]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[147]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[148]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[148]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[148]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[148]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[149]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[149]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[149]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[149]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[150]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[150]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[150]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[150]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[151]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[151]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[151]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[151]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[152]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[152]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[152]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[152]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[153]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[153]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[153]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[153]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[154]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[154]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[154]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[154]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[155]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[155]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[155]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[155]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[156]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[156]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[156]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[156]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[157]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[157]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[157]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[157]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[158]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[158]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[158]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[158]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[159]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[159]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[159]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[159]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[160]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[160]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[160]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[160]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[161]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[161]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[161]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[161]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[162]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[162]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[162]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[162]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[163]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[163]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[163]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[163]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[164]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[164]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[164]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[164]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[165]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[165]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[165]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[165]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[166]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[166]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[166]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[166]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[167]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[167]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[167]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[167]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[168]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[168]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[168]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[168]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[169]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[169]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[169]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[169]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[170]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[170]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[170]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[170]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[171]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[171]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[171]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[171]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[172]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[172]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[172]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[172]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[173]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[173]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[173]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[173]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[174]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[174]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[174]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[174]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[175]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[175]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[175]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[175]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[176]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[176]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[176]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[176]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[177]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[177]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[177]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[177]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[178]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[178]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[178]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[178]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[179]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[179]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[179]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[179]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[180]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[180]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[180]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[180]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[181]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[181]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[181]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[181]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[182]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[182]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[182]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[182]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[183]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[183]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[183]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[183]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[184]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[184]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[184]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[184]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[185]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[185]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[185]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[185]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[186]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[186]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[186]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[186]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[187]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[187]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[187]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[187]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[188]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[188]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[188]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[188]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[189]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[189]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[189]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[189]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[190]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[190]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[190]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[190]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[191]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[191]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[191]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[191]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[192]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[192]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[192]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[192]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[193]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[193]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[193]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[193]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[194]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[194]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[194]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[194]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[195]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[195]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[195]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[195]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[196]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[196]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[196]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[196]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[197]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[197]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[197]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[197]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[198]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[198]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[198]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[198]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[199]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[199]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[199]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[199]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[200]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[200]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[200]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[200]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[201]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[201]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[201]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[201]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[202]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[202]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[202]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[202]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[203]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[203]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[203]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[203]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[204]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[204]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[204]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[204]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[205]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[205]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[205]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[205]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[206]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[206]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[206]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[206]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[207]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[207]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[207]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[207]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[208]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[208]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[208]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[208]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[209]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[209]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[209]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[209]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[210]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[210]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[210]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[210]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[211]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[211]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[211]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[211]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[212]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[212]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[212]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[212]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[213]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[213]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[213]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[213]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[214]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[214]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[214]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[214]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[215]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[215]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[215]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[215]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[216]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[216]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[216]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[216]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[217]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[217]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[217]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[217]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[218]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[218]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[218]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[218]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[219]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[219]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[219]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[219]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[220]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[220]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[220]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[220]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[221]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[221]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[221]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[221]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[222]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[222]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[222]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[222]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[223]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[223]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[223]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[223]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[224]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[224]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[224]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[224]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[225]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[225]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[225]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[225]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[226]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[226]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[226]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[226]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[227]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[227]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[227]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[227]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[228]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[228]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[228]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[228]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[229]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[229]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[229]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[229]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[230]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[230]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[230]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[230]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[231]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[231]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[231]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[231]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[232]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[232]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[232]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[232]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[233]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[233]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[233]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[233]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[234]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[234]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[234]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[234]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[235]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[235]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[235]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[235]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[236]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[236]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[236]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[236]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[237]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[237]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[237]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[237]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[238]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[238]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[238]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[238]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[239]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[239]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[239]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[239]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[240]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[240]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[240]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[240]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[241]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[241]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[241]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[241]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[242]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[242]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[242]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[242]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[243]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[243]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[243]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[243]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[244]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[244]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[244]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[244]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[245]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[245]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[245]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[245]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[246]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[246]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[246]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[246]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[247]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[247]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[247]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[247]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[248]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[248]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[248]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[248]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[249]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[249]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[249]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[249]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[250]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[250]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[250]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[250]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[251]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[251]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[251]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[251]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[252]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[252]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[252]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[252]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[253]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[253]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[253]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[253]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[254]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[254]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[254]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[254]}]
#@ set_input_delay -rise -0.00396956  [get_ports {dimarch_data_in[255]}]
#@ set_input_delay -fall -0.00282174  [get_ports {dimarch_data_in[255]}]
#@ set_input_delay -clock clk  -rise 0.109487  -add_delay  [get_ports             {dimarch_data_in[255]}]
#@ set_input_delay -clock clk  -fall 0.109252  -add_delay  [get_ports             {dimarch_data_in[255]}]
#@ set_input_delay 0  [get_ports immediate]
#@ set_input_delay -clock clk  -max -rise 0.342929  [get_ports seq_address_cb]
#@ set_input_delay -clock clk  -max -fall 0.320833  [get_ports seq_address_cb]
#@ set_input_delay -clock clk  -min -rise 0.149734  [get_ports seq_address_cb]
#@ set_input_delay -clock clk  -min -fall 0.134615  [get_ports seq_address_cb]
#@ set_input_delay -clock clk  -max -rise 0.193245  [get_ports seq_address_rb]
#@ set_input_delay -clock clk  -max -fall 0.214329  [get_ports seq_address_rb]
#@ set_input_delay -clock clk  -min -rise 0.176303  [get_ports seq_address_rb]
#@ set_input_delay -clock clk  -min -fall 0.192021  [get_ports seq_address_rb]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[0]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[0]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[1]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[1]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[2]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[2]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[3]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[3]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[4]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[4]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[5]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[5]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[6]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[6]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[7]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[7]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[8]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[8]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[9]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[9]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[10]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[10]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[11]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[11]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[12]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[12]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[13]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[13]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[14]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[14]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[15]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[15]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[16]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[16]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[17]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[17]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[18]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[18]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[19]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[19]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[20]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[20]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[21]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[21]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[22]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[22]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[23]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[23]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[24]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[24]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[25]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[25]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports {instr_inp[26]}]
#@ set_input_delay -clock clk  -fall 0.108912  [get_ports {instr_inp[26]}]
#@ set_input_delay -clock clk  -rise 0.109487  [get_ports instr_ld]
#@ set_input_delay -clock clk  -fall 0.108572  [get_ports instr_ld]
#@ set_input_delay -clock port_clock_virtual1  0  [get_ports rst_n]
#@ set_output_delay -clock clk  -max -rise 6.14063  [get_ports                    {ext_v_input_bus_out_5[0]}]
#@ set_output_delay -clock clk  -max -fall 6.28417  [get_ports                    {ext_v_input_bus_out_5[0]}]
#@ set_output_delay -clock clk  -min -rise 0.435569  [get_ports                   {ext_v_input_bus_out_5[0]}]
#@ set_output_delay -clock clk  -min -fall 0.51534  [get_ports                    {ext_v_input_bus_out_5[0]}]
#@ set_output_delay -clock clk  -max -rise 6.13177  [get_ports                    {ext_v_input_bus_out_5[1]}]
#@ set_output_delay -clock clk  -max -fall 6.27731  [get_ports                    {ext_v_input_bus_out_5[1]}]
#@ set_output_delay -clock clk  -min -rise 0.484378  [get_ports                   {ext_v_input_bus_out_5[1]}]
#@ set_output_delay -clock clk  -min -fall 0.534775  [get_ports                   {ext_v_input_bus_out_5[1]}]
#@ set_output_delay -clock clk  -max -rise 6.08591  [get_ports                    {ext_v_input_bus_out_5[2]}]
#@ set_output_delay -clock clk  -max -fall 6.22284  [get_ports                    {ext_v_input_bus_out_5[2]}]
#@ set_output_delay -clock clk  -min -rise 0.484348  [get_ports                   {ext_v_input_bus_out_5[2]}]
#@ set_output_delay -clock clk  -min -fall 0.534749  [get_ports                   {ext_v_input_bus_out_5[2]}]
#@ set_output_delay -clock clk  -max -rise 6.04013  [get_ports                    {ext_v_input_bus_out_5[3]}]
#@ set_output_delay -clock clk  -max -fall 6.16836  [get_ports                    {ext_v_input_bus_out_5[3]}]
#@ set_output_delay -clock clk  -min -rise 0.484349  [get_ports                   {ext_v_input_bus_out_5[3]}]
#@ set_output_delay -clock clk  -min -fall 0.534749  [get_ports                   {ext_v_input_bus_out_5[3]}]
#@ set_output_delay -clock clk  -max -rise 5.99093  [get_ports                    {ext_v_input_bus_out_5[4]}]
#@ set_output_delay -clock clk  -max -fall 6.11144  [get_ports                    {ext_v_input_bus_out_5[4]}]
#@ set_output_delay -clock clk  -min -rise 0.476475  [get_ports                   {ext_v_input_bus_out_5[4]}]
#@ set_output_delay -clock clk  -min -fall 0.526059  [get_ports                   {ext_v_input_bus_out_5[4]}]
#@ set_output_delay -clock clk  -max -rise 5.94515  [get_ports                    {ext_v_input_bus_out_5[5]}]
#@ set_output_delay -clock clk  -max -fall 6.05696  [get_ports                    {ext_v_input_bus_out_5[5]}]
#@ set_output_delay -clock clk  -min -rise 0.476473  [get_ports                   {ext_v_input_bus_out_5[5]}]
#@ set_output_delay -clock clk  -min -fall 0.526059  [get_ports                   {ext_v_input_bus_out_5[5]}]
#@ set_output_delay -clock clk  -max -rise 5.89937  [get_ports                    {ext_v_input_bus_out_5[6]}]
#@ set_output_delay -clock clk  -max -fall 6.00249  [get_ports                    {ext_v_input_bus_out_5[6]}]
#@ set_output_delay -clock clk  -min -rise 0.476473  [get_ports                   {ext_v_input_bus_out_5[6]}]
#@ set_output_delay -clock clk  -min -fall 0.526059  [get_ports                   {ext_v_input_bus_out_5[6]}]
#@ set_output_delay -clock clk  -max -rise 5.85359  [get_ports                    {ext_v_input_bus_out_5[7]}]
#@ set_output_delay -clock clk  -max -fall 5.94802  [get_ports                    {ext_v_input_bus_out_5[7]}]
#@ set_output_delay -clock clk  -min -rise 0.536885  [get_ports                   {ext_v_input_bus_out_5[7]}]
#@ set_output_delay -clock clk  -min -fall 0.58682  [get_ports                    {ext_v_input_bus_out_5[7]}]
#@ set_output_delay -clock clk  -max -rise 5.80781  [get_ports                    {ext_v_input_bus_out_5[8]}]
#@ set_output_delay -clock clk  -max -fall 5.89354  [get_ports                    {ext_v_input_bus_out_5[8]}]
#@ set_output_delay -clock clk  -min -rise 0.471007  [get_ports                   {ext_v_input_bus_out_5[8]}]
#@ set_output_delay -clock clk  -min -fall 0.510878  [get_ports                   {ext_v_input_bus_out_5[8]}]
#@ set_output_delay -clock clk  -max -rise 5.76203  [get_ports                    {ext_v_input_bus_out_5[9]}]
#@ set_output_delay -clock clk  -max -fall 5.83907  [get_ports                    {ext_v_input_bus_out_5[9]}]
#@ set_output_delay -clock clk  -min -rise 0.465338  [get_ports                   {ext_v_input_bus_out_5[9]}]
#@ set_output_delay -clock clk  -min -fall 0.505592  [get_ports                   {ext_v_input_bus_out_5[9]}]
#@ set_output_delay -clock clk  -max -rise 5.71625  [get_ports                    {ext_v_input_bus_out_5[10]}]
#@ set_output_delay -clock clk  -max -fall 5.78459  [get_ports                    {ext_v_input_bus_out_5[10]}]
#@ set_output_delay -clock clk  -min -rise 0.47203  [get_ports                    {ext_v_input_bus_out_5[10]}]
#@ set_output_delay -clock clk  -min -fall 0.512514  [get_ports                   {ext_v_input_bus_out_5[10]}]
#@ set_output_delay -clock clk  -max -rise 5.67047  [get_ports                    {ext_v_input_bus_out_5[11]}]
#@ set_output_delay -clock clk  -max -fall 5.73012  [get_ports                    {ext_v_input_bus_out_5[11]}]
#@ set_output_delay -clock clk  -min -rise 0.470179  [get_ports                   {ext_v_input_bus_out_5[11]}]
#@ set_output_delay -clock clk  -min -fall 0.51108  [get_ports                    {ext_v_input_bus_out_5[11]}]
#@ set_output_delay -clock clk  -max -rise 5.62469  [get_ports                    {ext_v_input_bus_out_5[12]}]
#@ set_output_delay -clock clk  -max -fall 5.67564  [get_ports                    {ext_v_input_bus_out_5[12]}]
#@ set_output_delay -clock clk  -min -rise 0.473236  [get_ports                   {ext_v_input_bus_out_5[12]}]
#@ set_output_delay -clock clk  -min -fall 0.509883  [get_ports                   {ext_v_input_bus_out_5[12]}]
#@ set_output_delay -clock clk  -max -rise 5.57892  [get_ports                    {ext_v_input_bus_out_5[13]}]
#@ set_output_delay -clock clk  -max -fall 5.62117  [get_ports                    {ext_v_input_bus_out_5[13]}]
#@ set_output_delay -clock clk  -min -rise 0.467546  [get_ports                   {ext_v_input_bus_out_5[13]}]
#@ set_output_delay -clock clk  -min -fall 0.504563  [get_ports                   {ext_v_input_bus_out_5[13]}]
#@ set_output_delay -clock clk  -max -rise 5.53314  [get_ports                    {ext_v_input_bus_out_5[14]}]
#@ set_output_delay -clock clk  -max -fall 5.56669  [get_ports                    {ext_v_input_bus_out_5[14]}]
#@ set_output_delay -clock clk  -min -rise 0.470038  [get_ports                   {ext_v_input_bus_out_5[14]}]
#@ set_output_delay -clock clk  -min -fall 0.504837  [get_ports                   {ext_v_input_bus_out_5[14]}]
#@ set_output_delay -clock clk  -max -rise 5.49222  [get_ports                    {ext_v_input_bus_out_5[15]}]
#@ set_output_delay -clock clk  -max -fall 5.51764  [get_ports                    {ext_v_input_bus_out_5[15]}]
#@ set_output_delay -clock clk  -min -rise 0.453047  [get_ports                   {ext_v_input_bus_out_5[15]}]
#@ set_output_delay -clock clk  -min -fall 0.487754  [get_ports                   {ext_v_input_bus_out_5[15]}]
#@ set_output_delay -clock clk  -max -rise 5.75788  [get_ports                    {ext_v_input_bus_out_4[0]}]
#@ set_output_delay -clock clk  -max -fall 5.90473  [get_ports                    {ext_v_input_bus_out_4[0]}]
#@ set_output_delay -clock clk  -min -rise 0.256103  [get_ports                   {ext_v_input_bus_out_4[0]}]
#@ set_output_delay -clock clk  -min -fall 0.282151  [get_ports                   {ext_v_input_bus_out_4[0]}]
#@ set_output_delay -clock clk  -max -rise 5.74932  [get_ports                    {ext_v_input_bus_out_4[1]}]
#@ set_output_delay -clock clk  -max -fall 5.89794  [get_ports                    {ext_v_input_bus_out_4[1]}]
#@ set_output_delay -clock clk  -min -rise 0.256106  [get_ports                   {ext_v_input_bus_out_4[1]}]
#@ set_output_delay -clock clk  -min -fall 0.282151  [get_ports                   {ext_v_input_bus_out_4[1]}]
#@ set_output_delay -clock clk  -max -rise 5.70348  [get_ports                    {ext_v_input_bus_out_4[2]}]
#@ set_output_delay -clock clk  -max -fall 5.84347  [get_ports                    {ext_v_input_bus_out_4[2]}]
#@ set_output_delay -clock clk  -min -rise 0.256104  [get_ports                   {ext_v_input_bus_out_4[2]}]
#@ set_output_delay -clock clk  -min -fall 0.282151  [get_ports                   {ext_v_input_bus_out_4[2]}]
#@ set_output_delay -clock clk  -max -rise 5.6577  [get_ports                     {ext_v_input_bus_out_4[3]}]
#@ set_output_delay -clock clk  -max -fall 5.78899  [get_ports                    {ext_v_input_bus_out_4[3]}]
#@ set_output_delay -clock clk  -min -rise 0.256104  [get_ports                   {ext_v_input_bus_out_4[3]}]
#@ set_output_delay -clock clk  -min -fall 0.282151  [get_ports                   {ext_v_input_bus_out_4[3]}]
#@ set_output_delay -clock clk  -max -rise 5.6005  [get_ports                     {ext_v_input_bus_out_4[4]}]
#@ set_output_delay -clock clk  -max -fall 5.72718  [get_ports                    {ext_v_input_bus_out_4[4]}]
#@ set_output_delay -clock clk  -min -rise 0.249387  [get_ports                   {ext_v_input_bus_out_4[4]}]
#@ set_output_delay -clock clk  -min -fall 0.279922  [get_ports                   {ext_v_input_bus_out_4[4]}]
#@ set_output_delay -clock clk  -max -rise 5.55472  [get_ports                    {ext_v_input_bus_out_4[5]}]
#@ set_output_delay -clock clk  -max -fall 5.67271  [get_ports                    {ext_v_input_bus_out_4[5]}]
#@ set_output_delay -clock clk  -min -rise 0.249384  [get_ports                   {ext_v_input_bus_out_4[5]}]
#@ set_output_delay -clock clk  -min -fall 0.279922  [get_ports                   {ext_v_input_bus_out_4[5]}]
#@ set_output_delay -clock clk  -max -rise 5.50894  [get_ports                    {ext_v_input_bus_out_4[6]}]
#@ set_output_delay -clock clk  -max -fall 5.61824  [get_ports                    {ext_v_input_bus_out_4[6]}]
#@ set_output_delay -clock clk  -min -rise 0.249384  [get_ports                   {ext_v_input_bus_out_4[6]}]
#@ set_output_delay -clock clk  -min -fall 0.279922  [get_ports                   {ext_v_input_bus_out_4[6]}]
#@ set_output_delay -clock clk  -max -rise 5.46316  [get_ports                    {ext_v_input_bus_out_4[7]}]
#@ set_output_delay -clock clk  -max -fall 5.56377  [get_ports                    {ext_v_input_bus_out_4[7]}]
#@ set_output_delay -clock clk  -min -rise 0.249387  [get_ports                   {ext_v_input_bus_out_4[7]}]
#@ set_output_delay -clock clk  -min -fall 0.279922  [get_ports                   {ext_v_input_bus_out_4[7]}]
#@ set_output_delay -clock clk  -max -rise 5.41738  [get_ports                    {ext_v_input_bus_out_4[8]}]
#@ set_output_delay -clock clk  -max -fall 5.5093  [get_ports                     {ext_v_input_bus_out_4[8]}]
#@ set_output_delay -clock clk  -min -rise 0.249384  [get_ports                   {ext_v_input_bus_out_4[8]}]
#@ set_output_delay -clock clk  -min -fall 0.279922  [get_ports                   {ext_v_input_bus_out_4[8]}]
#@ set_output_delay -clock clk  -max -rise 5.3716  [get_ports                     {ext_v_input_bus_out_4[9]}]
#@ set_output_delay -clock clk  -max -fall 5.45483  [get_ports                    {ext_v_input_bus_out_4[9]}]
#@ set_output_delay -clock clk  -min -rise 0.249384  [get_ports                   {ext_v_input_bus_out_4[9]}]
#@ set_output_delay -clock clk  -min -fall 0.279922  [get_ports                   {ext_v_input_bus_out_4[9]}]
#@ set_output_delay -clock clk  -max -rise 5.32582  [get_ports                    {ext_v_input_bus_out_4[10]}]
#@ set_output_delay -clock clk  -max -fall 5.40036  [get_ports                    {ext_v_input_bus_out_4[10]}]
#@ set_output_delay -clock clk  -min -rise 0.249387  [get_ports                   {ext_v_input_bus_out_4[10]}]
#@ set_output_delay -clock clk  -min -fall 0.279922  [get_ports                   {ext_v_input_bus_out_4[10]}]
#@ set_output_delay -clock clk  -max -rise 5.28004  [get_ports                    {ext_v_input_bus_out_4[11]}]
#@ set_output_delay -clock clk  -max -fall 5.34589  [get_ports                    {ext_v_input_bus_out_4[11]}]
#@ set_output_delay -clock clk  -min -rise 0.248393  [get_ports                   {ext_v_input_bus_out_4[11]}]
#@ set_output_delay -clock clk  -min -fall 0.278547  [get_ports                   {ext_v_input_bus_out_4[11]}]
#@ set_output_delay -clock clk  -max -rise 5.23426  [get_ports                    {ext_v_input_bus_out_4[12]}]
#@ set_output_delay -clock clk  -max -fall 5.29142  [get_ports                    {ext_v_input_bus_out_4[12]}]
#@ set_output_delay -clock clk  -min -rise 0.248393  [get_ports                   {ext_v_input_bus_out_4[12]}]
#@ set_output_delay -clock clk  -min -fall 0.278547  [get_ports                   {ext_v_input_bus_out_4[12]}]
#@ set_output_delay -clock clk  -max -rise 5.18848  [get_ports                    {ext_v_input_bus_out_4[13]}]
#@ set_output_delay -clock clk  -max -fall 5.23695  [get_ports                    {ext_v_input_bus_out_4[13]}]
#@ set_output_delay -clock clk  -min -rise 0.248395  [get_ports                   {ext_v_input_bus_out_4[13]}]
#@ set_output_delay -clock clk  -min -fall 0.278547  [get_ports                   {ext_v_input_bus_out_4[13]}]
#@ set_output_delay -clock clk  -max -rise 5.1427  [get_ports                     {ext_v_input_bus_out_4[14]}]
#@ set_output_delay -clock clk  -max -fall 5.18247  [get_ports                    {ext_v_input_bus_out_4[14]}]
#@ set_output_delay -clock clk  -min -rise 0.248393  [get_ports                   {ext_v_input_bus_out_4[14]}]
#@ set_output_delay -clock clk  -min -fall 0.278547  [get_ports                   {ext_v_input_bus_out_4[14]}]
#@ set_output_delay -clock clk  -max -rise 5.10126  [get_ports                    {ext_v_input_bus_out_4[15]}]
#@ set_output_delay -clock clk  -max -fall 5.13329  [get_ports                    {ext_v_input_bus_out_4[15]}]
#@ set_output_delay -clock clk  -min -rise 0.248764  [get_ports                   {ext_v_input_bus_out_4[15]}]
#@ set_output_delay -clock clk  -min -fall 0.277925  [get_ports                   {ext_v_input_bus_out_4[15]}]
#@ set_output_delay -clock clk  -max -rise 7.26242  [get_ports                    {ext_v_input_bus_out_3[0]}]
#@ set_output_delay -clock clk  -max -fall 7.40931  [get_ports                    {ext_v_input_bus_out_3[0]}]
#@ set_output_delay -clock clk  -min -rise 0.556219  [get_ports                   {ext_v_input_bus_out_3[0]}]
#@ set_output_delay -clock clk  -min -fall 0.575306  [get_ports                   {ext_v_input_bus_out_3[0]}]
#@ set_output_delay -clock clk  -max -rise 7.25387  [get_ports                    {ext_v_input_bus_out_3[1]}]
#@ set_output_delay -clock clk  -max -fall 7.40251  [get_ports                    {ext_v_input_bus_out_3[1]}]
#@ set_output_delay -clock clk  -min -rise 0.548388  [get_ports                   {ext_v_input_bus_out_3[1]}]
#@ set_output_delay -clock clk  -min -fall 0.590269  [get_ports                   {ext_v_input_bus_out_3[1]}]
#@ set_output_delay -clock clk  -max -rise 7.20803  [get_ports                    {ext_v_input_bus_out_3[2]}]
#@ set_output_delay -clock clk  -max -fall 7.34804  [get_ports                    {ext_v_input_bus_out_3[2]}]
#@ set_output_delay -clock clk  -min -rise 0.548386  [get_ports                   {ext_v_input_bus_out_3[2]}]
#@ set_output_delay -clock clk  -min -fall 0.590269  [get_ports                   {ext_v_input_bus_out_3[2]}]
#@ set_output_delay -clock clk  -max -rise 7.16225  [get_ports                    {ext_v_input_bus_out_3[3]}]
#@ set_output_delay -clock clk  -max -fall 7.29357  [get_ports                    {ext_v_input_bus_out_3[3]}]
#@ set_output_delay -clock clk  -min -rise 0.548386  [get_ports                   {ext_v_input_bus_out_3[3]}]
#@ set_output_delay -clock clk  -min -fall 0.590269  [get_ports                   {ext_v_input_bus_out_3[3]}]
#@ set_output_delay -clock clk  -max -rise 7.11647  [get_ports                    {ext_v_input_bus_out_3[4]}]
#@ set_output_delay -clock clk  -max -fall 7.23909  [get_ports                    {ext_v_input_bus_out_3[4]}]
#@ set_output_delay -clock clk  -min -rise 0.548388  [get_ports                   {ext_v_input_bus_out_3[4]}]
#@ set_output_delay -clock clk  -min -fall 0.590269  [get_ports                   {ext_v_input_bus_out_3[4]}]
#@ set_output_delay -clock clk  -max -rise 7.07069  [get_ports                    {ext_v_input_bus_out_3[5]}]
#@ set_output_delay -clock clk  -max -fall 7.18462  [get_ports                    {ext_v_input_bus_out_3[5]}]
#@ set_output_delay -clock clk  -min -rise 0.522937  [get_ports                   {ext_v_input_bus_out_3[5]}]
#@ set_output_delay -clock clk  -min -fall 0.512109  [get_ports                   {ext_v_input_bus_out_3[5]}]
#@ set_output_delay -clock clk  -max -rise 7.02491  [get_ports                    {ext_v_input_bus_out_3[6]}]
#@ set_output_delay -clock clk  -max -fall 7.13015  [get_ports                    {ext_v_input_bus_out_3[6]}]
#@ set_output_delay -clock clk  -min -rise 0.541841  [get_ports                   {ext_v_input_bus_out_3[6]}]
#@ set_output_delay -clock clk  -min -fall 0.528968  [get_ports                   {ext_v_input_bus_out_3[6]}]
#@ set_output_delay -clock clk  -max -rise 6.97913  [get_ports                    {ext_v_input_bus_out_3[7]}]
#@ set_output_delay -clock clk  -max -fall 7.07567  [get_ports                    {ext_v_input_bus_out_3[7]}]
#@ set_output_delay -clock clk  -min -rise 0.542457  [get_ports                   {ext_v_input_bus_out_3[7]}]
#@ set_output_delay -clock clk  -min -fall 0.527945  [get_ports                   {ext_v_input_bus_out_3[7]}]
#@ set_output_delay -clock clk  -max -rise 6.93335  [get_ports                    {ext_v_input_bus_out_3[8]}]
#@ set_output_delay -clock clk  -max -fall 7.0212  [get_ports                     {ext_v_input_bus_out_3[8]}]
#@ set_output_delay -clock clk  -min -rise 0.535841  [get_ports                   {ext_v_input_bus_out_3[8]}]
#@ set_output_delay -clock clk  -min -fall 0.539044  [get_ports                   {ext_v_input_bus_out_3[8]}]
#@ set_output_delay -clock clk  -max -rise 6.88757  [get_ports                    {ext_v_input_bus_out_3[9]}]
#@ set_output_delay -clock clk  -max -fall 6.96673  [get_ports                    {ext_v_input_bus_out_3[9]}]
#@ set_output_delay -clock clk  -min -rise 0.530298  [get_ports                   {ext_v_input_bus_out_3[9]}]
#@ set_output_delay -clock clk  -min -fall 0.533801  [get_ports                   {ext_v_input_bus_out_3[9]}]
#@ set_output_delay -clock clk  -max -rise 6.84179  [get_ports                    {ext_v_input_bus_out_3[10]}]
#@ set_output_delay -clock clk  -max -fall 6.91225  [get_ports                    {ext_v_input_bus_out_3[10]}]
#@ set_output_delay -clock clk  -min -rise 0.536767  [get_ports                   {ext_v_input_bus_out_3[10]}]
#@ set_output_delay -clock clk  -min -fall 0.540545  [get_ports                   {ext_v_input_bus_out_3[10]}]
#@ set_output_delay -clock clk  -max -rise 6.79601  [get_ports                    {ext_v_input_bus_out_3[11]}]
#@ set_output_delay -clock clk  -max -fall 6.85778  [get_ports                    {ext_v_input_bus_out_3[11]}]
#@ set_output_delay -clock clk  -min -rise 0.534866  [get_ports                   {ext_v_input_bus_out_3[11]}]
#@ set_output_delay -clock clk  -min -fall 0.539058  [get_ports                   {ext_v_input_bus_out_3[11]}]
#@ set_output_delay -clock clk  -max -rise 6.75023  [get_ports                    {ext_v_input_bus_out_3[12]}]
#@ set_output_delay -clock clk  -max -fall 6.80331  [get_ports                    {ext_v_input_bus_out_3[12]}]
#@ set_output_delay -clock clk  -min -rise 0.538071  [get_ports                   {ext_v_input_bus_out_3[12]}]
#@ set_output_delay -clock clk  -min -fall 0.531063  [get_ports                   {ext_v_input_bus_out_3[12]}]
#@ set_output_delay -clock clk  -max -rise 6.70445  [get_ports                    {ext_v_input_bus_out_3[13]}]
#@ set_output_delay -clock clk  -max -fall 6.74883  [get_ports                    {ext_v_input_bus_out_3[13]}]
#@ set_output_delay -clock clk  -min -rise 0.529084  [get_ports                   {ext_v_input_bus_out_3[13]}]
#@ set_output_delay -clock clk  -min -fall 0.525782  [get_ports                   {ext_v_input_bus_out_3[13]}]
#@ set_output_delay -clock clk  -max -rise 6.65868  [get_ports                    {ext_v_input_bus_out_3[14]}]
#@ set_output_delay -clock clk  -max -fall 6.69436  [get_ports                    {ext_v_input_bus_out_3[14]}]
#@ set_output_delay -clock clk  -min -rise 0.532684  [get_ports                   {ext_v_input_bus_out_3[14]}]
#@ set_output_delay -clock clk  -min -fall 0.526021  [get_ports                   {ext_v_input_bus_out_3[14]}]
#@ set_output_delay -clock clk  -max -rise 6.61758  [get_ports                    {ext_v_input_bus_out_3[15]}]
#@ set_output_delay -clock clk  -max -fall 6.64526  [get_ports                    {ext_v_input_bus_out_3[15]}]
#@ set_output_delay -clock clk  -min -rise 0.517987  [get_ports                   {ext_v_input_bus_out_3[15]}]
#@ set_output_delay -clock clk  -min -fall 0.572957  [get_ports                   {ext_v_input_bus_out_3[15]}]
#@ set_output_delay -clock clk  -max -rise 8.76534  [get_ports                    {ext_v_input_bus_out_2[0]}]
#@ set_output_delay -clock clk  -max -fall 8.91277  [get_ports                    {ext_v_input_bus_out_2[0]}]
#@ set_output_delay -clock clk  -min -rise 0.266805  [get_ports                   {ext_v_input_bus_out_2[0]}]
#@ set_output_delay -clock clk  -min -fall 0.269641  [get_ports                   {ext_v_input_bus_out_2[0]}]
#@ set_output_delay -clock clk  -max -rise 8.75681  [get_ports                    {ext_v_input_bus_out_2[1]}]
#@ set_output_delay -clock clk  -max -fall 8.90598  [get_ports                    {ext_v_input_bus_out_2[1]}]
#@ set_output_delay -clock clk  -min -rise 0.266807  [get_ports                   {ext_v_input_bus_out_2[1]}]
#@ set_output_delay -clock clk  -min -fall 0.26643  [get_ports                    {ext_v_input_bus_out_2[1]}]
#@ set_output_delay -clock clk  -max -rise 8.71097  [get_ports                    {ext_v_input_bus_out_2[2]}]
#@ set_output_delay -clock clk  -max -fall 8.85151  [get_ports                    {ext_v_input_bus_out_2[2]}]
#@ set_output_delay -clock clk  -min -rise 0.265819  [get_ports                   {ext_v_input_bus_out_2[2]}]
#@ set_output_delay -clock clk  -min -fall 0.253228  [get_ports                   {ext_v_input_bus_out_2[2]}]
#@ set_output_delay -clock clk  -max -rise 8.66519  [get_ports                    {ext_v_input_bus_out_2[3]}]
#@ set_output_delay -clock clk  -max -fall 8.79704  [get_ports                    {ext_v_input_bus_out_2[3]}]
#@ set_output_delay -clock clk  -min -rise 0.265819  [get_ports                   {ext_v_input_bus_out_2[3]}]
#@ set_output_delay -clock clk  -min -fall 0.253228  [get_ports                   {ext_v_input_bus_out_2[3]}]
#@ set_output_delay -clock clk  -max -rise 8.61941  [get_ports                    {ext_v_input_bus_out_2[4]}]
#@ set_output_delay -clock clk  -max -fall 8.74257  [get_ports                    {ext_v_input_bus_out_2[4]}]
#@ set_output_delay -clock clk  -min -rise 0.266807  [get_ports                   {ext_v_input_bus_out_2[4]}]
#@ set_output_delay -clock clk  -min -fall 0.253612  [get_ports                   {ext_v_input_bus_out_2[4]}]
#@ set_output_delay -clock clk  -max -rise 8.57363  [get_ports                    {ext_v_input_bus_out_2[5]}]
#@ set_output_delay -clock clk  -max -fall 8.68809  [get_ports                    {ext_v_input_bus_out_2[5]}]
#@ set_output_delay -clock clk  -min -rise 0.266805  [get_ports                   {ext_v_input_bus_out_2[5]}]
#@ set_output_delay -clock clk  -min -fall 0.253612  [get_ports                   {ext_v_input_bus_out_2[5]}]
#@ set_output_delay -clock clk  -max -rise 8.52785  [get_ports                    {ext_v_input_bus_out_2[6]}]
#@ set_output_delay -clock clk  -max -fall 8.63362  [get_ports                    {ext_v_input_bus_out_2[6]}]
#@ set_output_delay -clock clk  -min -rise 0.266805  [get_ports                   {ext_v_input_bus_out_2[6]}]
#@ set_output_delay -clock clk  -min -fall 0.253612  [get_ports                   {ext_v_input_bus_out_2[6]}]
#@ set_output_delay -clock clk  -max -rise 8.48207  [get_ports                    {ext_v_input_bus_out_2[7]}]
#@ set_output_delay -clock clk  -max -fall 8.57915  [get_ports                    {ext_v_input_bus_out_2[7]}]
#@ set_output_delay -clock clk  -min -rise 0.266807  [get_ports                   {ext_v_input_bus_out_2[7]}]
#@ set_output_delay -clock clk  -min -fall 0.253612  [get_ports                   {ext_v_input_bus_out_2[7]}]
#@ set_output_delay -clock clk  -max -rise 8.4363  [get_ports                     {ext_v_input_bus_out_2[8]}]
#@ set_output_delay -clock clk  -max -fall 8.52467  [get_ports                    {ext_v_input_bus_out_2[8]}]
#@ set_output_delay -clock clk  -min -rise 0.266805  [get_ports                   {ext_v_input_bus_out_2[8]}]
#@ set_output_delay -clock clk  -min -fall 0.268639  [get_ports                   {ext_v_input_bus_out_2[8]}]
#@ set_output_delay -clock clk  -max -rise 8.39052  [get_ports                    {ext_v_input_bus_out_2[9]}]
#@ set_output_delay -clock clk  -max -fall 8.4702  [get_ports                     {ext_v_input_bus_out_2[9]}]
#@ set_output_delay -clock clk  -min -rise 0.266805  [get_ports                   {ext_v_input_bus_out_2[9]}]
#@ set_output_delay -clock clk  -min -fall 0.268639  [get_ports                   {ext_v_input_bus_out_2[9]}]
#@ set_output_delay -clock clk  -max -rise 8.34474  [get_ports                    {ext_v_input_bus_out_2[10]}]
#@ set_output_delay -clock clk  -max -fall 8.41573  [get_ports                    {ext_v_input_bus_out_2[10]}]
#@ set_output_delay -clock clk  -min -rise 0.266807  [get_ports                   {ext_v_input_bus_out_2[10]}]
#@ set_output_delay -clock clk  -min -fall 0.270564  [get_ports                   {ext_v_input_bus_out_2[10]}]
#@ set_output_delay -clock clk  -max -rise 8.29896  [get_ports                    {ext_v_input_bus_out_2[11]}]
#@ set_output_delay -clock clk  -max -fall 8.36126  [get_ports                    {ext_v_input_bus_out_2[11]}]
#@ set_output_delay -clock clk  -min -rise 0.266805  [get_ports                   {ext_v_input_bus_out_2[11]}]
#@ set_output_delay -clock clk  -min -fall 0.255422  [get_ports                   {ext_v_input_bus_out_2[11]}]
#@ set_output_delay -clock clk  -max -rise 8.25318  [get_ports                    {ext_v_input_bus_out_2[12]}]
#@ set_output_delay -clock clk  -max -fall 8.30678  [get_ports                    {ext_v_input_bus_out_2[12]}]
#@ set_output_delay -clock clk  -min -rise 0.254282  [get_ports                   {ext_v_input_bus_out_2[12]}]
#@ set_output_delay -clock clk  -min -fall 0.249374  [get_ports                   {ext_v_input_bus_out_2[12]}]
#@ set_output_delay -clock clk  -max -rise 8.2074  [get_ports                     {ext_v_input_bus_out_2[13]}]
#@ set_output_delay -clock clk  -max -fall 8.25231  [get_ports                    {ext_v_input_bus_out_2[13]}]
#@ set_output_delay -clock clk  -min -rise 0.254285  [get_ports                   {ext_v_input_bus_out_2[13]}]
#@ set_output_delay -clock clk  -min -fall 0.249374  [get_ports                   {ext_v_input_bus_out_2[13]}]
#@ set_output_delay -clock clk  -max -rise 8.16162  [get_ports                    {ext_v_input_bus_out_2[14]}]
#@ set_output_delay -clock clk  -max -fall 8.19784  [get_ports                    {ext_v_input_bus_out_2[14]}]
#@ set_output_delay -clock clk  -min -rise 0.260365  [get_ports                   {ext_v_input_bus_out_2[14]}]
#@ set_output_delay -clock clk  -min -fall 0.251385  [get_ports                   {ext_v_input_bus_out_2[14]}]
#@ set_output_delay -clock clk  -max -rise 8.1205  [get_ports                     {ext_v_input_bus_out_2[15]}]
#@ set_output_delay -clock clk  -max -fall 8.14873  [get_ports                    {ext_v_input_bus_out_2[15]}]
#@ set_output_delay -clock clk  -min -rise 0.260476  [get_ports                   {ext_v_input_bus_out_2[15]}]
#@ set_output_delay -clock clk  -min -fall 0.251385  [get_ports                   {ext_v_input_bus_out_2[15]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[0]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[0]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[0]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[0]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[1]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[1]}]
#@ set_output_delay -clock clk  -min -rise 0.302064  [get_ports                   {ext_v_input_bus_out_1[1]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[1]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[2]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[2]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[2]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[2]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[3]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[3]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[3]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[3]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[4]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[4]}]
#@ set_output_delay -clock clk  -min -rise 0.302064  [get_ports                   {ext_v_input_bus_out_1[4]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[4]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[5]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[5]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[5]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[5]}]
#@ set_output_delay -clock clk  -max -rise 0.388963  [get_ports                   {ext_v_input_bus_out_1[6]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[6]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[6]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[6]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[7]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[7]}]
#@ set_output_delay -clock clk  -min -rise 0.302064  [get_ports                   {ext_v_input_bus_out_1[7]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[7]}]
#@ set_output_delay -clock clk  -max -rise 0.388963  [get_ports                   {ext_v_input_bus_out_1[8]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[8]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[8]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[8]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[9]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[9]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[9]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[9]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[10]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[10]}]
#@ set_output_delay -clock clk  -min -rise 0.302064  [get_ports                   {ext_v_input_bus_out_1[10]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[10]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[11]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[11]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[11]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[11]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[12]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[12]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[12]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[12]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[13]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[13]}]
#@ set_output_delay -clock clk  -min -rise 0.302064  [get_ports                   {ext_v_input_bus_out_1[13]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[13]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[14]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[14]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[14]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[14]}]
#@ set_output_delay -clock clk  -max -rise 0.389163  [get_ports                   {ext_v_input_bus_out_1[15]}]
#@ set_output_delay -clock clk  -max -fall 0.413391  [get_ports                   {ext_v_input_bus_out_1[15]}]
#@ set_output_delay -clock clk  -min -rise 0.302061  [get_ports                   {ext_v_input_bus_out_1[15]}]
#@ set_output_delay -clock clk  -min -fall 0.301854  [get_ports                   {ext_v_input_bus_out_1[15]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[0]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[0]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[0]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[0]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[1]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[1]}]
#@ set_output_delay -clock clk  -min -rise 0.345559  [get_ports                   {ext_v_input_bus_out_0[1]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[1]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[2]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[2]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[2]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[2]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[3]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[3]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[3]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[3]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[4]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[4]}]
#@ set_output_delay -clock clk  -min -rise 0.345559  [get_ports                   {ext_v_input_bus_out_0[4]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[4]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[5]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[5]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[5]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[5]}]
#@ set_output_delay -clock clk  -max -rise 0.459248  [get_ports                   {ext_v_input_bus_out_0[6]}]
#@ set_output_delay -clock clk  -max -fall 0.467131  [get_ports                   {ext_v_input_bus_out_0[6]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[6]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[6]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[7]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[7]}]
#@ set_output_delay -clock clk  -min -rise 0.345559  [get_ports                   {ext_v_input_bus_out_0[7]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[7]}]
#@ set_output_delay -clock clk  -max -rise 0.459248  [get_ports                   {ext_v_input_bus_out_0[8]}]
#@ set_output_delay -clock clk  -max -fall 0.467729  [get_ports                   {ext_v_input_bus_out_0[8]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[8]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[8]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[9]}]
#@ set_output_delay -clock clk  -max -fall 0.467729  [get_ports                   {ext_v_input_bus_out_0[9]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[9]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[9]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[10]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[10]}]
#@ set_output_delay -clock clk  -min -rise 0.345559  [get_ports                   {ext_v_input_bus_out_0[10]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[10]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[11]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[11]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[11]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[11]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[12]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[12]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[12]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[12]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[13]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[13]}]
#@ set_output_delay -clock clk  -min -rise 0.345559  [get_ports                   {ext_v_input_bus_out_0[13]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[13]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[14]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[14]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[14]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[14]}]
#@ set_output_delay -clock clk  -max -rise 0.459447  [get_ports                   {ext_v_input_bus_out_0[15]}]
#@ set_output_delay -clock clk  -max -fall 0.467381  [get_ports                   {ext_v_input_bus_out_0[15]}]
#@ set_output_delay -clock clk  -min -rise 0.345556  [get_ports                   {ext_v_input_bus_out_0[15]}]
#@ set_output_delay -clock clk  -min -fall 0.316323  [get_ports                   {ext_v_input_bus_out_0[15]}]
#@ set_output_delay -clock clk  -max -rise 6.83157  [get_ports                    {sel_r_ext_out_5[0]}]
#@ set_output_delay -clock clk  -max -fall 6.87716  [get_ports                    {sel_r_ext_out_5[0]}]
#@ set_output_delay -clock clk  -min -rise 0.774687  [get_ports                   {sel_r_ext_out_5[0]}]
#@ set_output_delay -clock clk  -min -fall 0.782876  [get_ports                   {sel_r_ext_out_5[0]}]
#@ set_output_delay -clock clk  -max -rise 6.6484  [get_ports                     {sel_r_ext_out_5[1]}]
#@ set_output_delay -clock clk  -max -fall 6.87623  [get_ports                    {sel_r_ext_out_5[1]}]
#@ set_output_delay -clock clk  -min -rise 0.770882  [get_ports                   {sel_r_ext_out_5[1]}]
#@ set_output_delay -clock clk  -min -fall 0.781951  [get_ports                   {sel_r_ext_out_5[1]}]
#@ set_output_delay -clock clk  -max -rise 6.57863  [get_ports                    {sel_r_ext_out_5[2]}]
#@ set_output_delay -clock clk  -max -fall 6.64549  [get_ports                    {sel_r_ext_out_5[2]}]
#@ set_output_delay -clock clk  -min -rise 0.703691  [get_ports                   {sel_r_ext_out_5[2]}]
#@ set_output_delay -clock clk  -min -fall 0.73804  [get_ports                    {sel_r_ext_out_5[2]}]
#@ set_output_delay -clock clk  -max -rise 6.44414  [get_ports                    {sel_r_ext_out_5[3]}]
#@ set_output_delay -clock clk  -max -fall 6.54451  [get_ports                    {sel_r_ext_out_5[3]}]
#@ set_output_delay -clock clk  -min -rise 0.646726  [get_ports                   {sel_r_ext_out_5[3]}]
#@ set_output_delay -clock clk  -min -fall 0.718925  [get_ports                   {sel_r_ext_out_5[3]}]
#@ set_output_delay -clock clk  -max -rise 6.85621  [get_ports                    {sel_r_ext_out_5[4]}]
#@ set_output_delay -clock clk  -max -fall 6.82888  [get_ports                    {sel_r_ext_out_5[4]}]
#@ set_output_delay -clock clk  -min -rise 0.725549  [get_ports                   {sel_r_ext_out_5[4]}]
#@ set_output_delay -clock clk  -min -fall 0.766262  [get_ports                   {sel_r_ext_out_5[4]}]
#@ set_output_delay -clock clk  -max -rise 6.45213  [get_ports                    {sel_r_ext_out_4[0]}]
#@ set_output_delay -clock clk  -max -fall 6.49772  [get_ports                    {sel_r_ext_out_4[0]}]
#@ set_output_delay -clock clk  -min -rise 0.564858  [get_ports                   {sel_r_ext_out_4[0]}]
#@ set_output_delay -clock clk  -min -fall 0.595701  [get_ports                   {sel_r_ext_out_4[0]}]
#@ set_output_delay -clock clk  -max -rise 6.26638  [get_ports                    {sel_r_ext_out_4[1]}]
#@ set_output_delay -clock clk  -max -fall 6.4968  [get_ports                     {sel_r_ext_out_4[1]}]
#@ set_output_delay -clock clk  -min -rise 0.561054  [get_ports                   {sel_r_ext_out_4[1]}]
#@ set_output_delay -clock clk  -min -fall 0.594776  [get_ports                   {sel_r_ext_out_4[1]}]
#@ set_output_delay -clock clk  -max -rise 6.19919  [get_ports                    {sel_r_ext_out_4[2]}]
#@ set_output_delay -clock clk  -max -fall 6.26605  [get_ports                    {sel_r_ext_out_4[2]}]
#@ set_output_delay -clock clk  -min -rise 0.493862  [get_ports                   {sel_r_ext_out_4[2]}]
#@ set_output_delay -clock clk  -min -fall 0.550864  [get_ports                   {sel_r_ext_out_4[2]}]
#@ set_output_delay -clock clk  -max -rise 6.0647  [get_ports                     {sel_r_ext_out_4[3]}]
#@ set_output_delay -clock clk  -max -fall 6.16507  [get_ports                    {sel_r_ext_out_4[3]}]
#@ set_output_delay -clock clk  -min -rise 0.436897  [get_ports                   {sel_r_ext_out_4[3]}]
#@ set_output_delay -clock clk  -min -fall 0.53175  [get_ports                    {sel_r_ext_out_4[3]}]
#@ set_output_delay -clock clk  -max -rise 6.47677  [get_ports                    {sel_r_ext_out_4[4]}]
#@ set_output_delay -clock clk  -max -fall 6.44944  [get_ports                    {sel_r_ext_out_4[4]}]
#@ set_output_delay -clock clk  -min -rise 0.527917  [get_ports                   {sel_r_ext_out_4[4]}]
#@ set_output_delay -clock clk  -min -fall 0.568532  [get_ports                   {sel_r_ext_out_4[4]}]
#@ set_output_delay -clock clk  -max -rise 7.95671  [get_ports                    {sel_r_ext_out_3[0]}]
#@ set_output_delay -clock clk  -max -fall 8.0023  [get_ports                     {sel_r_ext_out_3[0]}]
#@ set_output_delay -clock clk  -min -rise 0.799042  [get_ports                   {sel_r_ext_out_3[0]}]
#@ set_output_delay -clock clk  -min -fall 0.865294  [get_ports                   {sel_r_ext_out_3[0]}]
#@ set_output_delay -clock clk  -max -rise 7.77096  [get_ports                    {sel_r_ext_out_3[1]}]
#@ set_output_delay -clock clk  -max -fall 8.00137  [get_ports                    {sel_r_ext_out_3[1]}]
#@ set_output_delay -clock clk  -min -rise 0.795237  [get_ports                   {sel_r_ext_out_3[1]}]
#@ set_output_delay -clock clk  -min -fall 0.864369  [get_ports                   {sel_r_ext_out_3[1]}]
#@ set_output_delay -clock clk  -max -rise 7.70376  [get_ports                    {sel_r_ext_out_3[2]}]
#@ set_output_delay -clock clk  -max -fall 7.77063  [get_ports                    {sel_r_ext_out_3[2]}]
#@ set_output_delay -clock clk  -min -rise 0.728045  [get_ports                   {sel_r_ext_out_3[2]}]
#@ set_output_delay -clock clk  -min -fall 0.820458  [get_ports                   {sel_r_ext_out_3[2]}]
#@ set_output_delay -clock clk  -max -rise 7.56928  [get_ports                    {sel_r_ext_out_3[3]}]
#@ set_output_delay -clock clk  -max -fall 7.66964  [get_ports                    {sel_r_ext_out_3[3]}]
#@ set_output_delay -clock clk  -min -rise 0.671081  [get_ports                   {sel_r_ext_out_3[3]}]
#@ set_output_delay -clock clk  -min -fall 0.772381  [get_ports                   {sel_r_ext_out_3[3]}]
#@ set_output_delay -clock clk  -max -rise 7.98135  [get_ports                    {sel_r_ext_out_3[4]}]
#@ set_output_delay -clock clk  -max -fall 7.95402  [get_ports                    {sel_r_ext_out_3[4]}]
#@ set_output_delay -clock clk  -min -rise 0.807967  [get_ports                   {sel_r_ext_out_3[4]}]
#@ set_output_delay -clock clk  -min -fall 0.84868  [get_ports                    {sel_r_ext_out_3[4]}]
#@ set_output_delay -clock clk  -max -rise 9.46017  [get_ports                    {sel_r_ext_out_2[0]}]
#@ set_output_delay -clock clk  -max -fall 9.50576  [get_ports                    {sel_r_ext_out_2[0]}]
#@ set_output_delay -clock clk  -min -rise 0.536307  [get_ports                   {sel_r_ext_out_2[0]}]
#@ set_output_delay -clock clk  -min -fall 0.60159  [get_ports                    {sel_r_ext_out_2[0]}]
#@ set_output_delay -clock clk  -max -rise 9.27442  [get_ports                    {sel_r_ext_out_2[1]}]
#@ set_output_delay -clock clk  -max -fall 9.50484  [get_ports                    {sel_r_ext_out_2[1]}]
#@ set_output_delay -clock clk  -min -rise 0.532502  [get_ports                   {sel_r_ext_out_2[1]}]
#@ set_output_delay -clock clk  -min -fall 0.600665  [get_ports                   {sel_r_ext_out_2[1]}]
#@ set_output_delay -clock clk  -max -rise 9.20723  [get_ports                    {sel_r_ext_out_2[2]}]
#@ set_output_delay -clock clk  -max -fall 9.27409  [get_ports                    {sel_r_ext_out_2[2]}]
#@ set_output_delay -clock clk  -min -rise 0.46531  [get_ports                    {sel_r_ext_out_2[2]}]
#@ set_output_delay -clock clk  -min -fall 0.556754  [get_ports                   {sel_r_ext_out_2[2]}]
#@ set_output_delay -clock clk  -max -rise 9.07274  [get_ports                    {sel_r_ext_out_2[3]}]
#@ set_output_delay -clock clk  -max -fall 9.17311  [get_ports                    {sel_r_ext_out_2[3]}]
#@ set_output_delay -clock clk  -min -rise 0.408346  [get_ports                   {sel_r_ext_out_2[3]}]
#@ set_output_delay -clock clk  -min -fall 0.509646  [get_ports                   {sel_r_ext_out_2[3]}]
#@ set_output_delay -clock clk  -max -rise 9.48481  [get_ports                    {sel_r_ext_out_2[4]}]
#@ set_output_delay -clock clk  -max -fall 9.45748  [get_ports                    {sel_r_ext_out_2[4]}]
#@ set_output_delay -clock clk  -min -rise 0.533806  [get_ports                   {sel_r_ext_out_2[4]}]
#@ set_output_delay -clock clk  -min -fall 0.574421  [get_ports                   {sel_r_ext_out_2[4]}]
#@ set_output_delay -clock clk  -max -rise 0.960794  [get_ports                   {sel_r_ext_out_1[0]}]
#@ set_output_delay -clock clk  -max -fall 1.00638  [get_ports                    {sel_r_ext_out_1[0]}]
#@ set_output_delay -clock clk  -min -rise 0.588787  [get_ports                   {sel_r_ext_out_1[0]}]
#@ set_output_delay -clock clk  -min -fall 0.649369  [get_ports                   {sel_r_ext_out_1[0]}]
#@ set_output_delay -clock clk  -max -rise 0.896928  [get_ports                   {sel_r_ext_out_1[1]}]
#@ set_output_delay -clock clk  -max -fall 1.00546  [get_ports                    {sel_r_ext_out_1[1]}]
#@ set_output_delay -clock clk  -min -rise 0.584982  [get_ports                   {sel_r_ext_out_1[1]}]
#@ set_output_delay -clock clk  -min -fall 0.648444  [get_ports                   {sel_r_ext_out_1[1]}]
#@ set_output_delay -clock clk  -max -rise 0.70785  [get_ports                    {sel_r_ext_out_1[2]}]
#@ set_output_delay -clock clk  -max -fall 0.774714  [get_ports                   {sel_r_ext_out_1[2]}]
#@ set_output_delay -clock clk  -min -rise 0.51779  [get_ports                    {sel_r_ext_out_1[2]}]
#@ set_output_delay -clock clk  -min -fall 0.604533  [get_ports                   {sel_r_ext_out_1[2]}]
#@ set_output_delay -clock clk  -max -rise 0.666747  [get_ports                   {sel_r_ext_out_1[3]}]
#@ set_output_delay -clock clk  -max -fall 0.67373  [get_ports                    {sel_r_ext_out_1[3]}]
#@ set_output_delay -clock clk  -min -rise 0.460826  [get_ports                   {sel_r_ext_out_1[3]}]
#@ set_output_delay -clock clk  -min -fall 0.562126  [get_ports                   {sel_r_ext_out_1[3]}]
#@ set_output_delay -clock clk  -max -rise 0.985432  [get_ports                   {sel_r_ext_out_1[4]}]
#@ set_output_delay -clock clk  -max -fall 0.958103  [get_ports                   {sel_r_ext_out_1[4]}]
#@ set_output_delay -clock clk  -min -rise 0.581585  [get_ports                   {sel_r_ext_out_1[4]}]
#@ set_output_delay -clock clk  -min -fall 0.6222  [get_ports                     {sel_r_ext_out_1[4]}]
#@ set_output_delay -clock clk  -max -rise 1.01513  [get_ports                    {sel_r_ext_out_0[0]}]
#@ set_output_delay -clock clk  -max -fall 1.06072  [get_ports                    {sel_r_ext_out_0[0]}]
#@ set_output_delay -clock clk  -min -rise 0.603256  [get_ports                   {sel_r_ext_out_0[0]}]
#@ set_output_delay -clock clk  -min -fall 0.692864  [get_ports                   {sel_r_ext_out_0[0]}]
#@ set_output_delay -clock clk  -max -rise 0.967213  [get_ports                   {sel_r_ext_out_0[1]}]
#@ set_output_delay -clock clk  -max -fall 1.0598  [get_ports                     {sel_r_ext_out_0[1]}]
#@ set_output_delay -clock clk  -min -rise 0.599451  [get_ports                   {sel_r_ext_out_0[1]}]
#@ set_output_delay -clock clk  -min -fall 0.691939  [get_ports                   {sel_r_ext_out_0[1]}]
#@ set_output_delay -clock clk  -max -rise 0.776835  [get_ports                   {sel_r_ext_out_0[2]}]
#@ set_output_delay -clock clk  -max -fall 0.829053  [get_ports                   {sel_r_ext_out_0[2]}]
#@ set_output_delay -clock clk  -min -rise 0.532259  [get_ports                   {sel_r_ext_out_0[2]}]
#@ set_output_delay -clock clk  -min -fall 0.648028  [get_ports                   {sel_r_ext_out_0[2]}]
#@ set_output_delay -clock clk  -max -rise 0.737031  [get_ports                   {sel_r_ext_out_0[3]}]
#@ set_output_delay -clock clk  -max -fall 0.742818  [get_ports                   {sel_r_ext_out_0[3]}]
#@ set_output_delay -clock clk  -min -rise 0.475295  [get_ports                   {sel_r_ext_out_0[3]}]
#@ set_output_delay -clock clk  -min -fall 0.576595  [get_ports                   {sel_r_ext_out_0[3]}]
#@ set_output_delay -clock clk  -max -rise 1.03977  [get_ports                    {sel_r_ext_out_0[4]}]
#@ set_output_delay -clock clk  -max -fall 1.01244  [get_ports                    {sel_r_ext_out_0[4]}]
#@ set_output_delay -clock clk  -min -rise 0.62508  [get_ports                    {sel_r_ext_out_0[4]}]
#@ set_output_delay -clock clk  -min -fall 0.647947  [get_ports                   {sel_r_ext_out_0[4]}]
#@ set_output_delay -clock clk  -max -rise 8.95558  [get_ports                    {h_bus_dpu_out_out1_1_right[0]}]
#@ set_output_delay -clock clk  -max -fall 9.22088  [get_ports                    {h_bus_dpu_out_out1_1_right[0]}]
#@ set_output_delay -clock clk  -min -rise 0.398807  [get_ports                   {h_bus_dpu_out_out1_1_right[0]}]
#@ set_output_delay -clock clk  -min -fall 0.497141  [get_ports                   {h_bus_dpu_out_out1_1_right[0]}]
#@ set_output_delay -clock clk  -max -rise 8.94705  [get_ports                    {h_bus_dpu_out_out1_1_right[1]}]
#@ set_output_delay -clock clk  -max -fall 9.2141  [get_ports                     {h_bus_dpu_out_out1_1_right[1]}]
#@ set_output_delay -clock clk  -min -rise 0.398236  [get_ports                   {h_bus_dpu_out_out1_1_right[1]}]
#@ set_output_delay -clock clk  -min -fall 0.493862  [get_ports                   {h_bus_dpu_out_out1_1_right[1]}]
#@ set_output_delay -clock clk  -max -rise 8.90121  [get_ports                    {h_bus_dpu_out_out1_1_right[2]}]
#@ set_output_delay -clock clk  -max -fall 9.15963  [get_ports                    {h_bus_dpu_out_out1_1_right[2]}]
#@ set_output_delay -clock clk  -min -rise 0.398808  [get_ports                   {h_bus_dpu_out_out1_1_right[2]}]
#@ set_output_delay -clock clk  -min -fall 0.480727  [get_ports                   {h_bus_dpu_out_out1_1_right[2]}]
#@ set_output_delay -clock clk  -max -rise 8.85543  [get_ports                    {h_bus_dpu_out_out1_1_right[3]}]
#@ set_output_delay -clock clk  -max -fall 9.10515  [get_ports                    {h_bus_dpu_out_out1_1_right[3]}]
#@ set_output_delay -clock clk  -min -rise 0.398808  [get_ports                   {h_bus_dpu_out_out1_1_right[3]}]
#@ set_output_delay -clock clk  -min -fall 0.480727  [get_ports                   {h_bus_dpu_out_out1_1_right[3]}]
#@ set_output_delay -clock clk  -max -rise 8.80965  [get_ports                    {h_bus_dpu_out_out1_1_right[4]}]
#@ set_output_delay -clock clk  -max -fall 9.05068  [get_ports                    {h_bus_dpu_out_out1_1_right[4]}]
#@ set_output_delay -clock clk  -min -rise 0.391516  [get_ports                   {h_bus_dpu_out_out1_1_right[4]}]
#@ set_output_delay -clock clk  -min -fall 0.481044  [get_ports                   {h_bus_dpu_out_out1_1_right[4]}]
#@ set_output_delay -clock clk  -max -rise 8.76387  [get_ports                    {h_bus_dpu_out_out1_1_right[5]}]
#@ set_output_delay -clock clk  -max -fall 8.99621  [get_ports                    {h_bus_dpu_out_out1_1_right[5]}]
#@ set_output_delay -clock clk  -min -rise 0.392088  [get_ports                   {h_bus_dpu_out_out1_1_right[5]}]
#@ set_output_delay -clock clk  -min -fall 0.481111  [get_ports                   {h_bus_dpu_out_out1_1_right[5]}]
#@ set_output_delay -clock clk  -max -rise 8.71809  [get_ports                    {h_bus_dpu_out_out1_1_right[6]}]
#@ set_output_delay -clock clk  -max -fall 8.94173  [get_ports                    {h_bus_dpu_out_out1_1_right[6]}]
#@ set_output_delay -clock clk  -min -rise 0.392088  [get_ports                   {h_bus_dpu_out_out1_1_right[6]}]
#@ set_output_delay -clock clk  -min -fall 0.481111  [get_ports                   {h_bus_dpu_out_out1_1_right[6]}]
#@ set_output_delay -clock clk  -max -rise 8.67231  [get_ports                    {h_bus_dpu_out_out1_1_right[7]}]
#@ set_output_delay -clock clk  -max -fall 8.88726  [get_ports                    {h_bus_dpu_out_out1_1_right[7]}]
#@ set_output_delay -clock clk  -min -rise 0.391516  [get_ports                   {h_bus_dpu_out_out1_1_right[7]}]
#@ set_output_delay -clock clk  -min -fall 0.481044  [get_ports                   {h_bus_dpu_out_out1_1_right[7]}]
#@ set_output_delay -clock clk  -max -rise 8.62654  [get_ports                    {h_bus_dpu_out_out1_1_right[8]}]
#@ set_output_delay -clock clk  -max -fall 8.83279  [get_ports                    {h_bus_dpu_out_out1_1_right[8]}]
#@ set_output_delay -clock clk  -min -rise 0.392088  [get_ports                   {h_bus_dpu_out_out1_1_right[8]}]
#@ set_output_delay -clock clk  -min -fall 0.496139  [get_ports                   {h_bus_dpu_out_out1_1_right[8]}]
#@ set_output_delay -clock clk  -max -rise 8.58076  [get_ports                    {h_bus_dpu_out_out1_1_right[9]}]
#@ set_output_delay -clock clk  -max -fall 8.77831  [get_ports                    {h_bus_dpu_out_out1_1_right[9]}]
#@ set_output_delay -clock clk  -min -rise 0.392088  [get_ports                   {h_bus_dpu_out_out1_1_right[9]}]
#@ set_output_delay -clock clk  -min -fall 0.496138  [get_ports                   {h_bus_dpu_out_out1_1_right[9]}]
#@ set_output_delay -clock clk  -max -rise 8.53498  [get_ports                    {h_bus_dpu_out_out1_1_right[10]}]
#@ set_output_delay -clock clk  -max -fall 8.72384  [get_ports                    {h_bus_dpu_out_out1_1_right[10]}]
#@ set_output_delay -clock clk  -min -rise 0.391516  [get_ports                   {h_bus_dpu_out_out1_1_right[10]}]
#@ set_output_delay -clock clk  -min -fall 0.497996  [get_ports                   {h_bus_dpu_out_out1_1_right[10]}]
#@ set_output_delay -clock clk  -max -rise 8.4892  [get_ports                     {h_bus_dpu_out_out1_1_right[11]}]
#@ set_output_delay -clock clk  -max -fall 8.66937  [get_ports                    {h_bus_dpu_out_out1_1_right[11]}]
#@ set_output_delay -clock clk  -min -rise 0.391097  [get_ports                   {h_bus_dpu_out_out1_1_right[11]}]
#@ set_output_delay -clock clk  -min -fall 0.482921  [get_ports                   {h_bus_dpu_out_out1_1_right[11]}]
#@ set_output_delay -clock clk  -max -rise 8.44342  [get_ports                    {h_bus_dpu_out_out1_1_right[12]}]
#@ set_output_delay -clock clk  -max -fall 8.6149  [get_ports                     {h_bus_dpu_out_out1_1_right[12]}]
#@ set_output_delay -clock clk  -min -rise 0.391097  [get_ports                   {h_bus_dpu_out_out1_1_right[12]}]
#@ set_output_delay -clock clk  -min -fall 0.476873  [get_ports                   {h_bus_dpu_out_out1_1_right[12]}]
#@ set_output_delay -clock clk  -max -rise 8.39764  [get_ports                    {h_bus_dpu_out_out1_1_right[13]}]
#@ set_output_delay -clock clk  -max -fall 8.56042  [get_ports                    {h_bus_dpu_out_out1_1_right[13]}]
#@ set_output_delay -clock clk  -min -rise 0.390525  [get_ports                   {h_bus_dpu_out_out1_1_right[13]}]
#@ set_output_delay -clock clk  -min -fall 0.476806  [get_ports                   {h_bus_dpu_out_out1_1_right[13]}]
#@ set_output_delay -clock clk  -max -rise 8.35186  [get_ports                    {h_bus_dpu_out_out1_1_right[14]}]
#@ set_output_delay -clock clk  -max -fall 8.50595  [get_ports                    {h_bus_dpu_out_out1_1_right[14]}]
#@ set_output_delay -clock clk  -min -rise 0.391097  [get_ports                   {h_bus_dpu_out_out1_1_right[14]}]
#@ set_output_delay -clock clk  -min -fall 0.478885  [get_ports                   {h_bus_dpu_out_out1_1_right[14]}]
#@ set_output_delay -clock clk  -max -rise 8.29495  [get_ports                    {h_bus_dpu_out_out1_1_right[15]}]
#@ set_output_delay -clock clk  -max -fall 8.4326  [get_ports                     {h_bus_dpu_out_out1_1_right[15]}]
#@ set_output_delay -clock clk  -min -rise 0.386965  [get_ports                   {h_bus_dpu_out_out1_1_right[15]}]
#@ set_output_delay -clock clk  -min -fall 0.455684  [get_ports                   {h_bus_dpu_out_out1_1_right[15]}]
#@ set_output_delay -clock clk  -max -rise 8.96213  [get_ports                    {h_bus_dpu_out_out0_1_right[0]}]
#@ set_output_delay -clock clk  -max -fall 9.23003  [get_ports                    {h_bus_dpu_out_out0_1_right[0]}]
#@ set_output_delay -clock clk  -min -rise 0.405193  [get_ports                   {h_bus_dpu_out_out0_1_right[0]}]
#@ set_output_delay -clock clk  -min -fall 0.50736  [get_ports                    {h_bus_dpu_out_out0_1_right[0]}]
#@ set_output_delay -clock clk  -max -rise 8.95361  [get_ports                    {h_bus_dpu_out_out0_1_right[1]}]
#@ set_output_delay -clock clk  -max -fall 9.22324  [get_ports                    {h_bus_dpu_out_out0_1_right[1]}]
#@ set_output_delay -clock clk  -min -rise 0.405196  [get_ports                   {h_bus_dpu_out_out0_1_right[1]}]
#@ set_output_delay -clock clk  -min -fall 0.504148  [get_ports                   {h_bus_dpu_out_out0_1_right[1]}]
#@ set_output_delay -clock clk  -max -rise 8.90777  [get_ports                    {h_bus_dpu_out_out0_1_right[2]}]
#@ set_output_delay -clock clk  -max -fall 9.16877  [get_ports                    {h_bus_dpu_out_out0_1_right[2]}]
#@ set_output_delay -clock clk  -min -rise 0.404631  [get_ports                   {h_bus_dpu_out_out0_1_right[2]}]
#@ set_output_delay -clock clk  -min -fall 0.490881  [get_ports                   {h_bus_dpu_out_out0_1_right[2]}]
#@ set_output_delay -clock clk  -max -rise 8.86199  [get_ports                    {h_bus_dpu_out_out0_1_right[3]}]
#@ set_output_delay -clock clk  -max -fall 9.1143  [get_ports                     {h_bus_dpu_out_out0_1_right[3]}]
#@ set_output_delay -clock clk  -min -rise 0.405194  [get_ports                   {h_bus_dpu_out_out0_1_right[3]}]
#@ set_output_delay -clock clk  -min -fall 0.490946  [get_ports                   {h_bus_dpu_out_out0_1_right[3]}]
#@ set_output_delay -clock clk  -max -rise 8.81621  [get_ports                    {h_bus_dpu_out_out0_1_right[4]}]
#@ set_output_delay -clock clk  -max -fall 9.05983  [get_ports                    {h_bus_dpu_out_out0_1_right[4]}]
#@ set_output_delay -clock clk  -min -rise 0.398477  [get_ports                   {h_bus_dpu_out_out0_1_right[4]}]
#@ set_output_delay -clock clk  -min -fall 0.49133  [get_ports                    {h_bus_dpu_out_out0_1_right[4]}]
#@ set_output_delay -clock clk  -max -rise 8.77043  [get_ports                    {h_bus_dpu_out_out0_1_right[5]}]
#@ set_output_delay -clock clk  -max -fall 9.00535  [get_ports                    {h_bus_dpu_out_out0_1_right[5]}]
#@ set_output_delay -clock clk  -min -rise 0.397911  [get_ports                   {h_bus_dpu_out_out0_1_right[5]}]
#@ set_output_delay -clock clk  -min -fall 0.491265  [get_ports                   {h_bus_dpu_out_out0_1_right[5]}]
#@ set_output_delay -clock clk  -max -rise 8.72465  [get_ports                    {h_bus_dpu_out_out0_1_right[6]}]
#@ set_output_delay -clock clk  -max -fall 8.95088  [get_ports                    {h_bus_dpu_out_out0_1_right[6]}]
#@ set_output_delay -clock clk  -min -rise 0.398474  [get_ports                   {h_bus_dpu_out_out0_1_right[6]}]
#@ set_output_delay -clock clk  -min -fall 0.49133  [get_ports                    {h_bus_dpu_out_out0_1_right[6]}]
#@ set_output_delay -clock clk  -max -rise 8.67887  [get_ports                    {h_bus_dpu_out_out0_1_right[7]}]
#@ set_output_delay -clock clk  -max -fall 8.89641  [get_ports                    {h_bus_dpu_out_out0_1_right[7]}]
#@ set_output_delay -clock clk  -min -rise 0.398477  [get_ports                   {h_bus_dpu_out_out0_1_right[7]}]
#@ set_output_delay -clock clk  -min -fall 0.49133  [get_ports                    {h_bus_dpu_out_out0_1_right[7]}]
#@ set_output_delay -clock clk  -max -rise 8.63309  [get_ports                    {h_bus_dpu_out_out0_1_right[8]}]
#@ set_output_delay -clock clk  -max -fall 8.84193  [get_ports                    {h_bus_dpu_out_out0_1_right[8]}]
#@ set_output_delay -clock clk  -min -rise 0.397911  [get_ports                   {h_bus_dpu_out_out0_1_right[8]}]
#@ set_output_delay -clock clk  -min -fall 0.506292  [get_ports                   {h_bus_dpu_out_out0_1_right[8]}]
#@ set_output_delay -clock clk  -max -rise 8.58731  [get_ports                    {h_bus_dpu_out_out0_1_right[9]}]
#@ set_output_delay -clock clk  -max -fall 8.78746  [get_ports                    {h_bus_dpu_out_out0_1_right[9]}]
#@ set_output_delay -clock clk  -min -rise 0.398474  [get_ports                   {h_bus_dpu_out_out0_1_right[9]}]
#@ set_output_delay -clock clk  -min -fall 0.506358  [get_ports                   {h_bus_dpu_out_out0_1_right[9]}]
#@ set_output_delay -clock clk  -max -rise 8.54153  [get_ports                    {h_bus_dpu_out_out0_1_right[10]}]
#@ set_output_delay -clock clk  -max -fall 8.73299  [get_ports                    {h_bus_dpu_out_out0_1_right[10]}]
#@ set_output_delay -clock clk  -min -rise 0.398477  [get_ports                   {h_bus_dpu_out_out0_1_right[10]}]
#@ set_output_delay -clock clk  -min -fall 0.508282  [get_ports                   {h_bus_dpu_out_out0_1_right[10]}]
#@ set_output_delay -clock clk  -max -rise 8.49575  [get_ports                    {h_bus_dpu_out_out0_1_right[11]}]
#@ set_output_delay -clock clk  -max -fall 8.67852  [get_ports                    {h_bus_dpu_out_out0_1_right[11]}]
#@ set_output_delay -clock clk  -min -rise 0.39692  [get_ports                    {h_bus_dpu_out_out0_1_right[11]}]
#@ set_output_delay -clock clk  -min -fall 0.493075  [get_ports                   {h_bus_dpu_out_out0_1_right[11]}]
#@ set_output_delay -clock clk  -max -rise 8.44997  [get_ports                    {h_bus_dpu_out_out0_1_right[12]}]
#@ set_output_delay -clock clk  -max -fall 8.62404  [get_ports                    {h_bus_dpu_out_out0_1_right[12]}]
#@ set_output_delay -clock clk  -min -rise 0.397483  [get_ports                   {h_bus_dpu_out_out0_1_right[12]}]
#@ set_output_delay -clock clk  -min -fall 0.487092  [get_ports                   {h_bus_dpu_out_out0_1_right[12]}]
#@ set_output_delay -clock clk  -max -rise 8.40419  [get_ports                    {h_bus_dpu_out_out0_1_right[13]}]
#@ set_output_delay -clock clk  -max -fall 8.56957  [get_ports                    {h_bus_dpu_out_out0_1_right[13]}]
#@ set_output_delay -clock clk  -min -rise 0.397485  [get_ports                   {h_bus_dpu_out_out0_1_right[13]}]
#@ set_output_delay -clock clk  -min -fall 0.487092  [get_ports                   {h_bus_dpu_out_out0_1_right[13]}]
#@ set_output_delay -clock clk  -max -rise 8.35841  [get_ports                    {h_bus_dpu_out_out0_1_right[14]}]
#@ set_output_delay -clock clk  -max -fall 8.5151  [get_ports                     {h_bus_dpu_out_out0_1_right[14]}]
#@ set_output_delay -clock clk  -min -rise 0.39692  [get_ports                    {h_bus_dpu_out_out0_1_right[14]}]
#@ set_output_delay -clock clk  -min -fall 0.489038  [get_ports                   {h_bus_dpu_out_out0_1_right[14]}]
#@ set_output_delay -clock clk  -max -rise 8.30151  [get_ports                    {h_bus_dpu_out_out0_1_right[15]}]
#@ set_output_delay -clock clk  -max -fall 8.44184  [get_ports                    {h_bus_dpu_out_out0_1_right[15]}]
#@ set_output_delay -clock clk  -min -rise 0.393351  [get_ports                   {h_bus_dpu_out_out0_1_right[15]}]
#@ set_output_delay -clock clk  -min -fall 0.465923  [get_ports                   {h_bus_dpu_out_out0_1_right[15]}]
#@ set_output_delay -clock clk  -max -rise 8.95181  [get_ports                    {h_bus_reg_out_out1_1_right[0]}]
#@ set_output_delay -clock clk  -max -fall 9.19572  [get_ports                    {h_bus_reg_out_out1_1_right[0]}]
#@ set_output_delay -clock clk  -min -rise 0.405232  [get_ports                   {h_bus_reg_out_out1_1_right[0]}]
#@ set_output_delay -clock clk  -min -fall 0.476707  [get_ports                   {h_bus_reg_out_out1_1_right[0]}]
#@ set_output_delay -clock clk  -max -rise 8.94328  [get_ports                    {h_bus_reg_out_out1_1_right[1]}]
#@ set_output_delay -clock clk  -max -fall 9.18893  [get_ports                    {h_bus_reg_out_out1_1_right[1]}]
#@ set_output_delay -clock clk  -min -rise 0.404504  [get_ports                   {h_bus_reg_out_out1_1_right[1]}]
#@ set_output_delay -clock clk  -min -fall 0.473496  [get_ports                   {h_bus_reg_out_out1_1_right[1]}]
#@ set_output_delay -clock clk  -max -rise 8.89744  [get_ports                    {h_bus_reg_out_out1_1_right[2]}]
#@ set_output_delay -clock clk  -max -fall 9.13446  [get_ports                    {h_bus_reg_out_out1_1_right[2]}]
#@ set_output_delay -clock clk  -min -rise 0.405232  [get_ports                   {h_bus_reg_out_out1_1_right[2]}]
#@ set_output_delay -clock clk  -min -fall 0.460294  [get_ports                   {h_bus_reg_out_out1_1_right[2]}]
#@ set_output_delay -clock clk  -max -rise 8.85166  [get_ports                    {h_bus_reg_out_out1_1_right[3]}]
#@ set_output_delay -clock clk  -max -fall 9.07999  [get_ports                    {h_bus_reg_out_out1_1_right[3]}]
#@ set_output_delay -clock clk  -min -rise 0.405232  [get_ports                   {h_bus_reg_out_out1_1_right[3]}]
#@ set_output_delay -clock clk  -min -fall 0.460294  [get_ports                   {h_bus_reg_out_out1_1_right[3]}]
#@ set_output_delay -clock clk  -max -rise 8.80588  [get_ports                    {h_bus_reg_out_out1_1_right[4]}]
#@ set_output_delay -clock clk  -max -fall 9.02551  [get_ports                    {h_bus_reg_out_out1_1_right[4]}]
#@ set_output_delay -clock clk  -min -rise 0.397784  [get_ports                   {h_bus_reg_out_out1_1_right[4]}]
#@ set_output_delay -clock clk  -min -fall 0.460678  [get_ports                   {h_bus_reg_out_out1_1_right[4]}]
#@ set_output_delay -clock clk  -max -rise 8.7601  [get_ports                     {h_bus_reg_out_out1_1_right[5]}]
#@ set_output_delay -clock clk  -max -fall 8.97104  [get_ports                    {h_bus_reg_out_out1_1_right[5]}]
#@ set_output_delay -clock clk  -min -rise 0.398513  [get_ports                   {h_bus_reg_out_out1_1_right[5]}]
#@ set_output_delay -clock clk  -min -fall 0.460678  [get_ports                   {h_bus_reg_out_out1_1_right[5]}]
#@ set_output_delay -clock clk  -max -rise 8.71432  [get_ports                    {h_bus_reg_out_out1_1_right[6]}]
#@ set_output_delay -clock clk  -max -fall 8.91657  [get_ports                    {h_bus_reg_out_out1_1_right[6]}]
#@ set_output_delay -clock clk  -min -rise 0.398513  [get_ports                   {h_bus_reg_out_out1_1_right[6]}]
#@ set_output_delay -clock clk  -min -fall 0.460678  [get_ports                   {h_bus_reg_out_out1_1_right[6]}]
#@ set_output_delay -clock clk  -max -rise 8.66854  [get_ports                    {h_bus_reg_out_out1_1_right[7]}]
#@ set_output_delay -clock clk  -max -fall 8.8621  [get_ports                     {h_bus_reg_out_out1_1_right[7]}]
#@ set_output_delay -clock clk  -min -rise 0.397784  [get_ports                   {h_bus_reg_out_out1_1_right[7]}]
#@ set_output_delay -clock clk  -min -fall 0.460678  [get_ports                   {h_bus_reg_out_out1_1_right[7]}]
#@ set_output_delay -clock clk  -max -rise 8.62277  [get_ports                    {h_bus_reg_out_out1_1_right[8]}]
#@ set_output_delay -clock clk  -max -fall 8.80762  [get_ports                    {h_bus_reg_out_out1_1_right[8]}]
#@ set_output_delay -clock clk  -min -rise 0.398513  [get_ports                   {h_bus_reg_out_out1_1_right[8]}]
#@ set_output_delay -clock clk  -min -fall 0.475705  [get_ports                   {h_bus_reg_out_out1_1_right[8]}]
#@ set_output_delay -clock clk  -max -rise 8.57699  [get_ports                    {h_bus_reg_out_out1_1_right[9]}]
#@ set_output_delay -clock clk  -max -fall 8.75315  [get_ports                    {h_bus_reg_out_out1_1_right[9]}]
#@ set_output_delay -clock clk  -min -rise 0.398513  [get_ports                   {h_bus_reg_out_out1_1_right[9]}]
#@ set_output_delay -clock clk  -min -fall 0.475705  [get_ports                   {h_bus_reg_out_out1_1_right[9]}]
#@ set_output_delay -clock clk  -max -rise 8.53121  [get_ports                    {h_bus_reg_out_out1_1_right[10]}]
#@ set_output_delay -clock clk  -max -fall 8.69868  [get_ports                    {h_bus_reg_out_out1_1_right[10]}]
#@ set_output_delay -clock clk  -min -rise 0.397784  [get_ports                   {h_bus_reg_out_out1_1_right[10]}]
#@ set_output_delay -clock clk  -min -fall 0.47763  [get_ports                    {h_bus_reg_out_out1_1_right[10]}]
#@ set_output_delay -clock clk  -max -rise 8.48543  [get_ports                    {h_bus_reg_out_out1_1_right[11]}]
#@ set_output_delay -clock clk  -max -fall 8.6442  [get_ports                     {h_bus_reg_out_out1_1_right[11]}]
#@ set_output_delay -clock clk  -min -rise 0.397522  [get_ports                   {h_bus_reg_out_out1_1_right[11]}]
#@ set_output_delay -clock clk  -min -fall 0.462488  [get_ports                   {h_bus_reg_out_out1_1_right[11]}]
#@ set_output_delay -clock clk  -max -rise 8.43965  [get_ports                    {h_bus_reg_out_out1_1_right[12]}]
#@ set_output_delay -clock clk  -max -fall 8.58973  [get_ports                    {h_bus_reg_out_out1_1_right[12]}]
#@ set_output_delay -clock clk  -min -rise 0.397522  [get_ports                   {h_bus_reg_out_out1_1_right[12]}]
#@ set_output_delay -clock clk  -min -fall 0.45644  [get_ports                    {h_bus_reg_out_out1_1_right[12]}]
#@ set_output_delay -clock clk  -max -rise 8.39387  [get_ports                    {h_bus_reg_out_out1_1_right[13]}]
#@ set_output_delay -clock clk  -max -fall 8.53526  [get_ports                    {h_bus_reg_out_out1_1_right[13]}]
#@ set_output_delay -clock clk  -min -rise 0.396793  [get_ports                   {h_bus_reg_out_out1_1_right[13]}]
#@ set_output_delay -clock clk  -min -fall 0.45644  [get_ports                    {h_bus_reg_out_out1_1_right[13]}]
#@ set_output_delay -clock clk  -max -rise 8.34809  [get_ports                    {h_bus_reg_out_out1_1_right[14]}]
#@ set_output_delay -clock clk  -max -fall 8.48079  [get_ports                    {h_bus_reg_out_out1_1_right[14]}]
#@ set_output_delay -clock clk  -min -rise 0.397522  [get_ports                   {h_bus_reg_out_out1_1_right[14]}]
#@ set_output_delay -clock clk  -min -fall 0.458451  [get_ports                   {h_bus_reg_out_out1_1_right[14]}]
#@ set_output_delay -clock clk  -max -rise 8.30543  [get_ports                    {h_bus_reg_out_out1_1_right[15]}]
#@ set_output_delay -clock clk  -max -fall 8.43132  [get_ports                    {h_bus_reg_out_out1_1_right[15]}]
#@ set_output_delay -clock clk  -min -rise 0.397893  [get_ports                   {h_bus_reg_out_out1_1_right[15]}]
#@ set_output_delay -clock clk  -min -fall 0.458451  [get_ports                   {h_bus_reg_out_out1_1_right[15]}]
#@ set_output_delay -clock clk  -max -rise 8.95862  [get_ports                    {h_bus_reg_out_out0_1_right[0]}]
#@ set_output_delay -clock clk  -max -fall 9.20503  [get_ports                    {h_bus_reg_out_out0_1_right[0]}]
#@ set_output_delay -clock clk  -min -rise 0.41167  [get_ports                    {h_bus_reg_out_out0_1_right[0]}]
#@ set_output_delay -clock clk  -min -fall 0.486981  [get_ports                   {h_bus_reg_out_out0_1_right[0]}]
#@ set_output_delay -clock clk  -max -rise 8.9501  [get_ports                     {h_bus_reg_out_out0_1_right[1]}]
#@ set_output_delay -clock clk  -max -fall 9.19824  [get_ports                    {h_bus_reg_out_out0_1_right[1]}]
#@ set_output_delay -clock clk  -min -rise 0.411672  [get_ports                   {h_bus_reg_out_out0_1_right[1]}]
#@ set_output_delay -clock clk  -min -fall 0.483769  [get_ports                   {h_bus_reg_out_out0_1_right[1]}]
#@ set_output_delay -clock clk  -max -rise 8.90425  [get_ports                    {h_bus_reg_out_out0_1_right[2]}]
#@ set_output_delay -clock clk  -max -fall 9.14377  [get_ports                    {h_bus_reg_out_out0_1_right[2]}]
#@ set_output_delay -clock clk  -min -rise 0.410943  [get_ports                   {h_bus_reg_out_out0_1_right[2]}]
#@ set_output_delay -clock clk  -min -fall 0.470567  [get_ports                   {h_bus_reg_out_out0_1_right[2]}]
#@ set_output_delay -clock clk  -max -rise 8.85847  [get_ports                    {h_bus_reg_out_out0_1_right[3]}]
#@ set_output_delay -clock clk  -max -fall 9.0893  [get_ports                     {h_bus_reg_out_out0_1_right[3]}]
#@ set_output_delay -clock clk  -min -rise 0.41167  [get_ports                    {h_bus_reg_out_out0_1_right[3]}]
#@ set_output_delay -clock clk  -min -fall 0.470567  [get_ports                   {h_bus_reg_out_out0_1_right[3]}]
#@ set_output_delay -clock clk  -max -rise 8.8127  [get_ports                     {h_bus_reg_out_out0_1_right[4]}]
#@ set_output_delay -clock clk  -max -fall 9.03482  [get_ports                    {h_bus_reg_out_out0_1_right[4]}]
#@ set_output_delay -clock clk  -min -rise 0.404953  [get_ports                   {h_bus_reg_out_out0_1_right[4]}]
#@ set_output_delay -clock clk  -min -fall 0.470951  [get_ports                   {h_bus_reg_out_out0_1_right[4]}]
#@ set_output_delay -clock clk  -max -rise 8.76692  [get_ports                    {h_bus_reg_out_out0_1_right[5]}]
#@ set_output_delay -clock clk  -max -fall 8.98035  [get_ports                    {h_bus_reg_out_out0_1_right[5]}]
#@ set_output_delay -clock clk  -min -rise 0.404224  [get_ports                   {h_bus_reg_out_out0_1_right[5]}]
#@ set_output_delay -clock clk  -min -fall 0.470951  [get_ports                   {h_bus_reg_out_out0_1_right[5]}]
#@ set_output_delay -clock clk  -max -rise 8.72114  [get_ports                    {h_bus_reg_out_out0_1_right[6]}]
#@ set_output_delay -clock clk  -max -fall 8.92588  [get_ports                    {h_bus_reg_out_out0_1_right[6]}]
#@ set_output_delay -clock clk  -min -rise 0.40495  [get_ports                    {h_bus_reg_out_out0_1_right[6]}]
#@ set_output_delay -clock clk  -min -fall 0.470951  [get_ports                   {h_bus_reg_out_out0_1_right[6]}]
#@ set_output_delay -clock clk  -max -rise 8.67536  [get_ports                    {h_bus_reg_out_out0_1_right[7]}]
#@ set_output_delay -clock clk  -max -fall 8.8714  [get_ports                     {h_bus_reg_out_out0_1_right[7]}]
#@ set_output_delay -clock clk  -min -rise 0.404953  [get_ports                   {h_bus_reg_out_out0_1_right[7]}]
#@ set_output_delay -clock clk  -min -fall 0.470951  [get_ports                   {h_bus_reg_out_out0_1_right[7]}]
#@ set_output_delay -clock clk  -max -rise 8.62958  [get_ports                    {h_bus_reg_out_out0_1_right[8]}]
#@ set_output_delay -clock clk  -max -fall 8.81693  [get_ports                    {h_bus_reg_out_out0_1_right[8]}]
#@ set_output_delay -clock clk  -min -rise 0.404224  [get_ports                   {h_bus_reg_out_out0_1_right[8]}]
#@ set_output_delay -clock clk  -min -fall 0.485979  [get_ports                   {h_bus_reg_out_out0_1_right[8]}]
#@ set_output_delay -clock clk  -max -rise 8.5838  [get_ports                     {h_bus_reg_out_out0_1_right[9]}]
#@ set_output_delay -clock clk  -max -fall 8.76246  [get_ports                    {h_bus_reg_out_out0_1_right[9]}]
#@ set_output_delay -clock clk  -min -rise 0.40495  [get_ports                    {h_bus_reg_out_out0_1_right[9]}]
#@ set_output_delay -clock clk  -min -fall 0.485979  [get_ports                   {h_bus_reg_out_out0_1_right[9]}]
#@ set_output_delay -clock clk  -max -rise 8.53802  [get_ports                    {h_bus_reg_out_out0_1_right[10]}]
#@ set_output_delay -clock clk  -max -fall 8.70798  [get_ports                    {h_bus_reg_out_out0_1_right[10]}]
#@ set_output_delay -clock clk  -min -rise 0.404953  [get_ports                   {h_bus_reg_out_out0_1_right[10]}]
#@ set_output_delay -clock clk  -min -fall 0.487904  [get_ports                   {h_bus_reg_out_out0_1_right[10]}]
#@ set_output_delay -clock clk  -max -rise 8.49224  [get_ports                    {h_bus_reg_out_out0_1_right[11]}]
#@ set_output_delay -clock clk  -max -fall 8.65351  [get_ports                    {h_bus_reg_out_out0_1_right[11]}]
#@ set_output_delay -clock clk  -min -rise 0.403232  [get_ports                   {h_bus_reg_out_out0_1_right[11]}]
#@ set_output_delay -clock clk  -min -fall 0.472762  [get_ports                   {h_bus_reg_out_out0_1_right[11]}]
#@ set_output_delay -clock clk  -max -rise 8.44646  [get_ports                    {h_bus_reg_out_out0_1_right[12]}]
#@ set_output_delay -clock clk  -max -fall 8.59904  [get_ports                    {h_bus_reg_out_out0_1_right[12]}]
#@ set_output_delay -clock clk  -min -rise 0.403959  [get_ports                   {h_bus_reg_out_out0_1_right[12]}]
#@ set_output_delay -clock clk  -min -fall 0.466713  [get_ports                   {h_bus_reg_out_out0_1_right[12]}]
#@ set_output_delay -clock clk  -max -rise 8.40068  [get_ports                    {h_bus_reg_out_out0_1_right[13]}]
#@ set_output_delay -clock clk  -max -fall 8.54457  [get_ports                    {h_bus_reg_out_out0_1_right[13]}]
#@ set_output_delay -clock clk  -min -rise 0.403962  [get_ports                   {h_bus_reg_out_out0_1_right[13]}]
#@ set_output_delay -clock clk  -min -fall 0.466713  [get_ports                   {h_bus_reg_out_out0_1_right[13]}]
#@ set_output_delay -clock clk  -max -rise 8.3549  [get_ports                     {h_bus_reg_out_out0_1_right[14]}]
#@ set_output_delay -clock clk  -max -fall 8.49009  [get_ports                    {h_bus_reg_out_out0_1_right[14]}]
#@ set_output_delay -clock clk  -min -rise 0.403232  [get_ports                   {h_bus_reg_out_out0_1_right[14]}]
#@ set_output_delay -clock clk  -min -fall 0.468725  [get_ports                   {h_bus_reg_out_out0_1_right[14]}]
#@ set_output_delay -clock clk  -max -rise 8.31208  [get_ports                    {h_bus_reg_out_out0_1_right[15]}]
#@ set_output_delay -clock clk  -max -fall 8.4407  [get_ports                     {h_bus_reg_out_out0_1_right[15]}]
#@ set_output_delay -clock clk  -min -rise 0.404331  [get_ports                   {h_bus_reg_out_out0_1_right[15]}]
#@ set_output_delay -clock clk  -min -fall 0.468725  [get_ports                   {h_bus_reg_out_out0_1_right[15]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][0]}]
#@ set_output_delay -max -fall 0.0878749  [get_ports                              {noc_bus_out[INSTRUCTION][0]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][0]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][1]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][1]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][1]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][2]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][2]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][2]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][3]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][3]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][3]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][4]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][4]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][4]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][5]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][5]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][5]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][6]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][6]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][6]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][7]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][7]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][7]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][8]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][8]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][8]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][9]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][9]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][9]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][10]}]
#@ set_output_delay -max -fall 0.0878749  [get_ports                              {noc_bus_out[INSTRUCTION][10]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][10]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][11]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][11]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][11]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][12]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][12]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][12]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][13]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][13]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][13]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][14]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][14]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][14]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][15]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][15]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][15]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][16]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][16]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][16]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][17]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][17]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][17]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][18]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][18]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][18]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][19]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][19]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][19]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][20]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][20]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][20]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][21]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][21]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][21]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][22]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][22]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][22]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][23]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][23]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][23]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][24]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][24]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][24]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][25]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][25]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][25]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][26]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][26]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][26]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][27]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][27]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][27]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][28]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][28]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][28]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][29]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][29]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][29]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][30]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][30]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][30]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][31]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][31]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][31]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][32]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][32]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][32]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][33]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][33]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][33]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][34]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][34]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][34]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][35]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][35]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][35]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][36]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][36]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][36]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][37]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][37]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][37]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][38]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][38]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][38]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][39]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][39]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][39]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][40]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][40]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][40]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][41]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][41]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][41]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][42]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][42]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][42]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][43]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][43]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][43]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][44]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][44]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][44]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][45]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][45]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][45]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][46]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][46]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][46]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][47]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][47]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][47]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][48]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][48]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][48]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][49]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][49]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][49]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][50]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][50]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][50]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][51]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][51]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][51]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][52]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][52]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][52]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][53]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][53]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][53]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][54]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][54]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][54]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][55]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][55]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][55]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][56]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][56]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][56]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][57]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][57]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][57]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][58]}]
#@ set_output_delay -max -fall 0.0878749  [get_ports                              {noc_bus_out[INSTRUCTION][58]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][58]}]
#@ set_output_delay -max -rise 0.0656144  [get_ports                              {noc_bus_out[INSTRUCTION][59]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports                              {noc_bus_out[INSTRUCTION][59]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTRUCTION][59]}]
#@ set_output_delay -max -rise 0.0653401  [get_ports {noc_bus_out[INSTR_CODE][0]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports {noc_bus_out[INSTR_CODE][0]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTR_CODE][0]}]
#@ set_output_delay -max -rise 0.0653401  [get_ports {noc_bus_out[INSTR_CODE][1]}]
#@ set_output_delay -max -fall 0.0902278  [get_ports {noc_bus_out[INSTR_CODE][1]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[INSTR_CODE][1]}]
#@ set_output_delay -max -rise 0.319334  [get_ports {noc_bus_out[BUS_ENABLE]}]
#@ set_output_delay -max -fall 0.337594  [get_ports {noc_bus_out[BUS_ENABLE]}]
#@ set_output_delay -min 0  [get_ports {noc_bus_out[BUS_ENABLE]}]
#@ set_output_delay -max -rise 0.367126  [get_ports dimarch_rd_2_out]
#@ set_output_delay -max -fall 0.379611  [get_ports dimarch_rd_2_out]
#@ set_output_delay -min 0  [get_ports dimarch_rd_2_out]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[0]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[0]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[0]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[1]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[1]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[1]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[2]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[2]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[2]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[3]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[3]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[3]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[4]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[4]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[4]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[5]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[5]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[5]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[6]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[6]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[6]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[7]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[7]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[7]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[8]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[8]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[8]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[9]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[9]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[9]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[10]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[10]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[10]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[11]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[11]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[11]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[12]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[12]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[12]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[13]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[13]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[13]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[14]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[14]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[14]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[15]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[15]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[15]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[16]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[16]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[16]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[17]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[17]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[17]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[18]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[18]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[18]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[19]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[19]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[19]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[20]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[20]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[20]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[21]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[21]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[21]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[22]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[22]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[22]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[23]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[23]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[23]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[24]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[24]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[24]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[25]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[25]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[25]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[26]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[26]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[26]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[27]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[27]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[27]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[28]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[28]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[28]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[29]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[29]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[29]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[30]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[30]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[30]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[31]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[31]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[31]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[32]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[32]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[32]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[33]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[33]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[33]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[34]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[34]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[34]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[35]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[35]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[35]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[36]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[36]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[36]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[37]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[37]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[37]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[38]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[38]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[38]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[39]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[39]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[39]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[40]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[40]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[40]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[41]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[41]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[41]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[42]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[42]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[42]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[43]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[43]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[43]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[44]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[44]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[44]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[45]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[45]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[45]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[46]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[46]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[46]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[47]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[47]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[47]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[48]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[48]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[48]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[49]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[49]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[49]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[50]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[50]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[50]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[51]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[51]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[51]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[52]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[52]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[52]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[53]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[53]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[53]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[54]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[54]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[54]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[55]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[55]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[55]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[56]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[56]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[56]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[57]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[57]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[57]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[58]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[58]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[58]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[59]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[59]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[59]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[60]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[60]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[60]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[61]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[61]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[61]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[62]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[62]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[62]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[63]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[63]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[63]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[64]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[64]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[64]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[65]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[65]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[65]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[66]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[66]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[66]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[67]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[67]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[67]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[68]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[68]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[68]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[69]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[69]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[69]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[70]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[70]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[70]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[71]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[71]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[71]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[72]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[72]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[72]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[73]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[73]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[73]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[74]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[74]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[74]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[75]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[75]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[75]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[76]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[76]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[76]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[77]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[77]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[77]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[78]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[78]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[78]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[79]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[79]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[79]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[80]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[80]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[80]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[81]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[81]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[81]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[82]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[82]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[82]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[83]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[83]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[83]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[84]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[84]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[84]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[85]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[85]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[85]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[86]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[86]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[86]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[87]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[87]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[87]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[88]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[88]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[88]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[89]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[89]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[89]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[90]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[90]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[90]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[91]}]
#@ set_output_delay -max -fall 0.0826637  [get_ports {dimarch_data_out[91]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[91]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[92]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[92]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[92]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[93]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[93]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[93]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[94]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[94]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[94]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[95]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[95]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[95]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[96]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[96]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[96]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[97]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[97]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[97]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[98]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[98]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[98]}]
#@ set_output_delay -max -rise 0.0534126  [get_ports {dimarch_data_out[99]}]
#@ set_output_delay -max -fall 0.0826073  [get_ports {dimarch_data_out[99]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[99]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[100]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[100]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[100]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[101]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[101]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[101]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[102]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[102]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[102]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[103]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[103]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[103]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[104]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[104]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[104]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[105]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[105]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[105]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[106]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[106]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[106]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[107]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[107]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[107]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[108]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[108]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[108]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[109]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[109]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[109]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[110]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[110]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[110]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[111]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[111]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[111]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[112]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[112]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[112]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[113]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[113]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[113]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[114]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[114]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[114]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[115]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[115]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[115]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[116]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[116]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[116]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[117]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[117]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[117]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[118]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[118]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[118]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[119]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[119]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[119]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[120]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[120]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[120]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[121]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[121]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[121]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[122]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[122]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[122]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[123]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[123]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[123]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[124]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[124]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[124]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[125]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[125]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[125]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[126]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[126]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[126]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[127]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[127]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[127]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[128]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[128]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[128]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[129]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[129]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[129]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[130]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[130]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[130]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[131]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[131]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[131]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[132]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[132]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[132]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[133]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[133]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[133]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[134]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[134]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[134]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[135]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[135]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[135]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[136]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[136]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[136]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[137]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[137]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[137]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[138]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[138]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[138]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[139]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[139]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[139]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[140]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[140]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[140]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[141]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[141]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[141]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[142]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[142]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[142]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[143]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[143]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[143]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[144]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[144]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[144]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[145]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[145]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[145]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[146]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[146]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[146]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[147]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[147]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[147]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[148]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[148]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[148]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[149]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[149]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[149]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[150]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[150]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[150]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[151]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[151]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[151]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[152]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[152]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[152]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[153]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[153]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[153]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[154]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[154]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[154]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[155]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[155]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[155]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[156]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[156]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[156]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[157]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[157]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[157]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[158]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[158]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[158]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[159]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[159]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[159]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[160]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[160]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[160]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[161]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[161]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[161]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[162]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[162]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[162]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[163]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[163]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[163]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[164]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[164]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[164]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[165]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[165]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[165]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[166]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[166]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[166]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[167]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[167]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[167]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[168]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[168]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[168]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[169]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[169]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[169]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[170]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[170]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[170]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[171]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[171]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[171]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[172]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[172]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[172]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[173]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[173]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[173]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[174]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[174]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[174]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[175]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[175]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[175]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[176]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[176]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[176]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[177]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[177]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[177]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[178]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[178]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[178]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[179]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[179]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[179]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[180]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[180]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[180]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[181]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[181]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[181]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[182]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[182]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[182]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[183]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[183]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[183]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[184]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[184]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[184]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[185]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[185]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[185]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[186]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[186]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[186]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[187]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[187]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[187]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[188]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[188]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[188]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[189]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[189]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[189]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[190]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[190]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[190]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[191]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[191]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[191]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[192]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[192]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[192]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[193]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[193]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[193]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[194]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[194]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[194]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[195]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[195]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[195]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[196]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[196]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[196]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[197]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[197]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[197]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[198]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[198]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[198]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[199]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[199]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[199]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[200]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[200]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[200]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[201]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[201]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[201]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[202]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[202]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[202]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[203]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[203]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[203]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[204]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[204]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[204]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[205]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[205]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[205]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[206]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[206]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[206]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[207]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[207]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[207]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[208]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[208]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[208]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[209]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[209]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[209]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[210]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[210]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[210]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[211]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[211]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[211]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[212]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[212]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[212]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[213]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[213]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[213]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[214]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[214]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[214]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[215]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[215]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[215]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[216]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[216]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[216]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[217]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[217]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[217]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[218]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[218]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[218]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[219]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[219]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[219]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[220]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[220]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[220]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[221]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[221]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[221]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[222]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[222]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[222]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[223]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[223]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[223]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[224]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[224]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[224]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[225]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[225]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[225]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[226]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[226]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[226]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[227]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[227]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[227]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[228]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[228]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[228]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[229]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[229]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[229]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[230]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[230]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[230]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[231]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[231]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[231]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[232]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[232]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[232]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[233]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[233]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[233]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[234]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[234]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[234]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[235]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[235]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[235]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[236]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[236]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[236]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[237]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[237]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[237]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[238]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[238]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[238]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[239]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[239]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[239]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[240]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[240]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[240]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[241]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[241]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[241]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[242]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[242]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[242]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[243]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[243]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[243]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[244]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[244]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[244]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[245]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[245]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[245]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[246]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[246]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[246]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[247]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[247]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[247]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[248]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[248]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[248]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[249]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[249]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[249]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[250]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[250]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[250]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[251]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[251]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[251]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[252]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[252]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[252]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[253]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[253]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[253]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[254]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[254]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[254]}]
#@ set_output_delay -max -rise 0.0535274  [get_ports {dimarch_data_out[255]}]
#@ set_output_delay -max -fall 0.0826635  [get_ports {dimarch_data_out[255]}]
#@ set_output_delay -min 0  [get_ports {dimarch_data_out[255]}]
#@ set compile_inbound_cell_optimization false
#@ set compile_inbound_max_cell_percentage 10.0
#@ 1
#@ # -- End source ../syn/db/pass1/silego.wscr

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ # -- Starting source ../syn/constraints.sdc

#@ create_clock -name "clk" -period 60 -waveform {0 30} [get_ports clk]
#@ set_clock_uncertainty 0.2 [get_clock clk]
#@ set_false_path -from [get_port rst_n]
#@ set_clock_uncertainty -setup 0.65 [get_clocks clk]
#@ set_clock_uncertainty -hold 0.45 [get_clocks clk]
#@ # -- End source ../syn/constraints.sdc

#@ 
#@ current_design drra_wrapper
#@ 
#@ report_timing > "${REPORT_DIR}/${TOP_NAME}_timing.txt"
#@ report_power  > "${REPORT_DIR}/${TOP_NAME}_power.txt"
#@ report_area   > "${REPORT_DIR}/${TOP_NAME}_area.txt"
#@ 
#@ write_file -format verilog -hier -output "${OUT_DIR}/${TOP_NAME}.v"
#@ write_file -format ddc     -hier -output "${OUT_DIR}/${TOP_NAME}.ddc"
#@ write_sdc "${OUT_DIR}/${TOP_NAME}.sdc"
#@ write_sdf "${OUT_DIR}/${TOP_NAME}.sdf"
#@ # -- End source /afs/kth.se/home/r/a/ratnu/IL2225_project/SiLagoNN/exe/../syn/scr/dc_bottomup.tcl

exit
