|--------------------------------------------------------------|
|- ispLEVER Classic 2.1.00.02.49.20 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  isp_lab9
Project Path         :  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab9
Project Fitted on    :  Wed May 24 21:44:45 2023

Device               :  M4256_64
Package              :  100
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -7.5
Part Number          :  LC4256V-75T100I
Source Format        :  Schematic_Verilog_HDL


// Project 'isp_lab9' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.06 secs
Partition Time                  0.06 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                4
Total Logic Functions           86
  Total Output Pins             12
  Total Bidir I/O Pins          0
  Total Buried Nodes            74
Total Flip-Flops                80
  Total D Flip-Flops            61
  Total T Flip-Flops            19
  Total Latches                 0
Total Product Terms             398

Total Reserved Pins             0
Total Locked Pins               16
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             6
Total Unique Clock Enables      4
Total Unique Resets             3
Total Unique Presets            1

Fmax Logic Levels               2


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        2      2    -->    50
  Input-Only Pins                   6        0      6    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           62       14     48    -->    22
Logic Functions                   256       86    170    -->    33
  Input Registers                  64        0     64    -->     0

GLB Inputs                        576      269    307    -->    46
Logical Product Terms            1280      311    969    -->    24
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256       86    170    -->    33

Control Product Terms:
  GLB Clock/Clock Enables          16       11      5    -->    68
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        9    247    -->     3
  Macrocell Clock Enables         256       38    218    -->    14
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        1    255    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               324       77    247    -->    23
  GRP from IFB                     ..        3     ..    -->    ..
    (from input signals)           ..        3     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       74     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      0    11    11      0/4      0    4      0             12       16        4
  GLB    B      1    15    16      2/4      0    4      0             12       15        4
  GLB    C      0    17    17      0/4      0    5      0             11       12        5
  GLB    D      0    11    11      0/4      0    4      0             12       15        4
-------------------------------------------------------------------------------------------
  GLB    E      2    20    22      0/4      0    8      0              8       27        9
  GLB    F      0    20    20      0/4      0    7      0              9       23        8
  GLB    G      2    15    17      0/4      0    6      0             10       23        8
  GLB    H      1    19    20      0/4      0    9      0              7       30       10
-------------------------------------------------------------------------------------------
  GLB    I      0    14    14      0/4      0    6      0             10       21        6
  GLB    J      0     7     7      1/4      0    4      0             12       16        4
  GLB    K      8    15    23      3/4      0    5      0             11       17        6
  GLB    L      0    23    23      3/4      0    3      0             13       24        6
-------------------------------------------------------------------------------------------
  GLB    M      0    23    23      3/4      0    4      0             12       21        6
  GLB    N      1    14    15      1/4      0    5      0             11       17        6
  GLB    O      2    21    23      1/4      0    7      0              9       17        7
  GLB    P      0     7     7      0/4      0    5      0             11       17        5
-------------------------------------------------------------------------------------------
TOTALS:        17   252   269     14/64     0   86      0            170      311       98

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      4      0      0      0
  GLB    B   1      0         0      1      0      0      0
  GLB    C   1      0         0      1      0      0      0
  GLB    D   0      0         0      4      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         3      2      0      1      0
  GLB    F   1      0         2      2      0      0      0
  GLB    G   1      0         2      3      0      0      0
  GLB    H   1      0         2      4      0      0      0
------------------------------------------------------------------------------
  GLB    I   0      0         0      6      0      0      0
  GLB    J   0      0         0      4      0      0      0
  GLB    K   1      0         0      2      0      0      0
  GLB    L   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   1      0         0      3      0      0      0
  GLB    O   0      0         0      2      0      0      0
  GLB    P   1      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
-----------------------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |  I_O  |   0  |C12 |        |                 |       |
4     |  I_O  |   0  |C10 |        |                 |       |
5     |  I_O  |   0  |C6  |        |                 |       |
6     |  I_O  |   0  |C2  |        |                 |       |
7     |GNDIO0 |   -  |    |        |                 |       |
8     |  I_O  |   0  |D12 |        |                 |       |
9     |  I_O  |   0  |D10 |        |                 |       |
10    |  I_O  |   0  |D6  |        |                 |       |
11    |  I_O  |   0  |D4  |        |                 |       |
12    | IN0   |   0  |    |        |                 |       |
13    |VCCIO0 |   -  |    |        |                 |       |
14    |  I_O  |   0  |E4  |        |                 |       |
15    |  I_O  |   0  |E6  |        |                 |       |
16    |  I_O  |   0  |E10 |        |                 |       |
17    |  I_O  |   0  |E12 |        |                 |       |
18    |GNDIO0 |   -  |    |        |                 |       |
19    |  I_O  |   0  |F2  |        |                 |       |
20    |  I_O  |   0  |F6  |        |                 |       |
21    |  I_O  |   0  |F10 |        |                 |       |
22    |  I_O  |   0  |F12 |        |                 |       |
23    | IN1   |   0  |    |        |                 |       |
24    | TCK   |   -  |    |        |                 |       |
25    | VCC   |   -  |    |        |                 |       |
26    | GND   |   -  |    |        |                 |       |
27    | IN2   |   0  |    |        |                 |       |
28    |  I_O  |   0  |G12 |        |                 |       |
29    |  I_O  |   0  |G10 |        |                 |       |
30    |  I_O  |   0  |G6  |        |                 |       |
31    |  I_O  |   0  |G2  |        |                 |       |
32    |GNDIO0 |   -  |    |        |                 |       |
33    |VCCIO0 |   -  |    |        |                 |       |
34    |  I_O  |   0  |H12 |        |                 |       |
35    |  I_O  |   0  |H10 |        |                 |       |
36    |  I_O  |   0  |H6  |        |                 |       |
37    |  I_O  |   0  |H2  |        |                 |       |
38    |INCLK1 |   0  |    |    *   |LVCMOS18         | Input |reset
39    |INCLK2 |   1  |    |        |                 |       |
40    | VCC   |   -  |    |        |                 |       |
41    |  I_O  |   1  |I2  |        |                 |       |
42    |  I_O  |   1  |I6  |        |                 |       |
43    |  I_O  |   1  |I10 |        |                 |       |
44    |  I_O  |   1  |I12 |        |                 |       |
45    |VCCIO1 |   -  |    |        |                 |       |
46    |GNDIO1 |   -  |    |        |                 |       |
47    |  I_O  |   1  |J2  |        |                 |       |
48    |  I_O  |   1  |J6  |        |                 |       |
49    |  I_O  |   1  |J10 |    *   |LVCMOS18         | Input |dout
50    |  I_O  |   1  |J12 |        |                 |       |
51    | GND   |   -  |    |        |                 |       |
52    | TMS   |   -  |    |        |                 |       |
53    |  I_O  |   1  |K12 |        |                 |       |
54    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Output|LED_VCC4
55    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Output|LED_VCC3
56    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|LED_B
57    |GNDIO1 |   -  |    |        |                 |       |
58    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|LED_G
59    |  I_O  |   1  |L10 |        |                 |       |
60    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|LED_F
61    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|LED_A
62    | IN3   |   1  |    |        |                 |       |
63    |VCCIO1 |   -  |    |        |                 |       |
64    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|LED_D
65    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|LED_E
66    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|LED_C
67    |  I_O  |   1  |M12 |        |                 |       |
68    |GNDIO1 |   -  |    |        |                 |       |
69    |  I_O  |   1  |N2  |        |                 |       |
70    |  I_O  |   1  |N6  |        |                 |       |
71    |  I_O  |   1  |N10 |        |                 |       |
72    |  I_O  |   1  |N12 |    *   |LVCMOS18         | Output|LED_VCC1
73    | IN4   |   1  |    |        |                 |       |
74    | TDO   |   -  |    |        |                 |       |
75    | VCC   |   -  |    |        |                 |       |
76    | GND   |   -  |    |        |                 |       |
77    | IN5   |   1  |    |        |                 |       |
78    |  I_O  |   1  |O12 |    *   |LVCMOS18         | Output|LED_VCC2
79    |  I_O  |   1  |O10 |        |                 |       |
80    |  I_O  |   1  |O6  |        |                 |       |
81    |  I_O  |   1  |O2  |        |                 |       |
82    |GNDIO1 |   -  |    |        |                 |       |
83    |VCCIO1 |   -  |    |        |                 |       |
84    |  I_O  |   1  |P12 |        |                 |       |
85    |  I_O  |   1  |P10 |        |                 |       |
86    |  I_O  |   1  |P6  |        |                 |       |
87    | I_O/OE|   1  |P2  |        |                 |       |
88    |INCLK3 |   1  |    |    *   |LVCMOS18         | Input |clk
89    |INCLK0 |   0  |    |        |                 |       |
90    | VCC   |   -  |    |        |                 |       |
91    | I_O/OE|   0  |A2  |        |                 |       |
92    |  I_O  |   0  |A6  |        |                 |       |
93    |  I_O  |   0  |A10 |        |                 |       |
94    |  I_O  |   0  |A12 |        |                 |       |
95    |VCCIO0 |   -  |    |        |                 |       |
96    |GNDIO0 |   -  |    |        |                 |       |
97    |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|Tx
98    |  I_O  |   0  |B6  |    *   |LVCMOS18         | Input |Rx
99    |  I_O  |   0  |B10 |        |                 |       |
100   |  I_O  |   0  |B12 |        |                 |       |
-----------------------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
  98   B  I/O   4  ----EFGH--------      Up Rx
  88  -- INCLK     ----------------      Up clk
  49   J  I/O   1  --------------O-      Up dout
  38  -- INCLK  15 ABCDEFGHIJKLMNO-      Up reset
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
---------------------------------------------------------------------------------
  61   L 23  1   8  2 DFF      R            ----------------  Fast     Up LED_A
  56   K 23  1   8  2 DFF      R            ----------------  Fast     Up LED_B
  66   M 23  1   6  2 DFF      R            ----------------  Fast     Up LED_C
  64   M 23  1  10  2 DFF      R            ----------------  Fast     Up LED_D
  65   M 23  1   4  1 DFF      R            ----------------  Fast     Up LED_E
  60   L 23  1   8  2 DFF      R            ----------------  Fast     Up LED_F
  58   L 23  1   8  2 DFF      R            ----------------  Fast     Up LED_G
  72   N 13  -   0  1 DFF      R            ----------------  Fast     Up LED_VCC1
  78   O  0  -   0  1 COM                   ----------------  Fast     Up LED_VCC2
  55   K 15  1   1  1 DFF      R            ----------------  Fast     Up LED_VCC3
  54   K 15  1   1  1 DFF      R            ----------------  Fast     Up LED_VCC4
  97   B 15  1   3  1 DFF  *   S            ----------------  Fast     Up Tx
---------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
-----------------------------------------------------------------------------------------------
 5   I 14  1   4  1 TFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_10_
 7   I 14  1   4  1 TFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_11_
 5   O 13  1   3  1 TFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_12_
 5   K 14  1   4  1 TFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_13_
12   I  2  1   2  1 DFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_1_
 9   I  3  1   3  1 DFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_2_
 1   I  4  1   4  1 DFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_3_
 1   O  5  1   5  1 DFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_4_
 3   N 14  1   7  2 DFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_5_
 5   N 14  1   4  1 TFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_6_
 7   N 14  1   4  1 TFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_7_
11   K  9  1   3  1 TFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_8_
 3   I 14  1   4  1 TFF      R *     6  --------I-KLMNO-  clkGenerator_FreqDivide_1_q_9_
 6   A 11  1   4  1 TFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_10_
 1   D 11  1   4  1 DFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_1_
10   A  3  1   3  1 DFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_2_
 3   D  4  1   4  1 DFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_3_
 1   A  5  1   5  1 DFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_4_
 6   D 11  1   4  1 TFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_5_
 3   A 11  1   4  1 TFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_6_
 1   B 11  1   5  1 TFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_7_
 1   C  9  1   4  1 TFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_8_
10   D 10  1   3  1 TFF      R *     4  ABCD------------  clkGenerator_FreqDivide_3_q_9_
 5   G  7  1   5  1 DFF      R *     5  ----EFGH-J------  clkGenerator_FreqDivide_4_q_1_
 4   H  7  1   6  2 DFF      R *     5  ----EFGH-J------  clkGenerator_FreqDivide_4_q_2_
 3   J  7  1   4  1 DFF      R *     5  ----EFGH-J------  clkGenerator_FreqDivide_4_q_3_
 1   J  5  1   5  1 DFF      R *     5  ----EFGH-J------  clkGenerator_FreqDivide_4_q_4_
10   J  6  1   3  1 DFF      R *     5  ----EFGH-J------  clkGenerator_FreqDivide_4_q_5_
 6   J  7  1   4  1 TFF      R *     5  ----EFGH-J------  clkGenerator_FreqDivide_4_q_6_
 3   M 14  1   1  1 DFF      R       3  ----------KLM---  clkGenerator_scancnt_1_0_
 3   O 22  1   4  1 DFF      R       3  -------------NOP  debouncer_Inst_controllerInst_state_0_
 7   O 21  1   2  1 TFF      R       1  --------------O-  debouncer_Inst_controllerInst_state_1_
11   P  3  1   1  1 DFF      R *     2  --------------OP  debouncer_Inst_timer30ms_q_1_
11   N 14  -   2  1 COM              1  ---------------P  debouncer_Inst_timer30ms_q_1__0
 1   P  7  1   4  1 DFF      R *     2  --------------OP  debouncer_Inst_timer30ms_q_2_
 3   P  7  1   4  1 DFF      R *     2  --------------OP  debouncer_Inst_timer30ms_q_3_
 5   P  7  1   4  1 DFF      R *     2  --------------OP  debouncer_Inst_timer30ms_q_4_
 7   P  7  1   4  1 DFF      R *     2  --------------OP  debouncer_Inst_timer30ms_q_5_
12   O  2  1   1  1 DFF      R       1  --------------O-  debouncer_Inst_widthTransInst_q_0_
 7   G  3  1   2  1 DFF    * R       3  ----------KLM---  receiverInst_Data1_0_
 3   H  3  1   2  2 DFF    * R       3  ----------KLM---  receiverInst_Data1_1_
 7   E  3  1   2  1 DFF    * R       3  ----------KLM---  receiverInst_Data1_2_
 7   F  3  1   2  1 DFF    * R       3  ----------KLM---  receiverInst_Data1_3_
 9   G  3  1   2  1 DFF    * R       3  ----------KLM---  receiverInst_Data2_0_
 5   H  3  1   2  2 DFF    * R       3  ----------KLM---  receiverInst_Data2_1_
 9   E  3  1   2  1 DFF    * R       3  ----------KLM---  receiverInst_Data2_2_
 9   F  3  1   2  1 DFF    * R       3  ----------KLM---  receiverInst_Data2_3_
 1   G 12  1   6  2 DFF      R *     1  ------G---------  receiverInst_Rx_Data_0_
 3   F  9  -   4  1 COM              4  ----EFGH--------  receiverInst_Rx_Data_0__0
 1   H 12  1   6  2 DFF      R *     1  -------H--------  receiverInst_Rx_Data_1_
 1   E 12  1   6  2 DFF      R *     1  ----E-----------  receiverInst_Rx_Data_2_
 1   F 12  1   6  2 DFF      R *     1  -----F----------  receiverInst_Rx_Data_3_
 3   G 12  1   6  2 DFF      R *     1  ------G---------  receiverInst_Rx_Data_4_
 2   H 12  1   6  2 DFF      R *     1  -------H--------  receiverInst_Rx_Data_5_
 2   E 12  1   6  2 DFF      R *     1  ----E-----------  receiverInst_Rx_Data_6_
 0   F 10  1   4  1 DFF      R *     1  -----F----------  receiverInst_Rx_Data_7_
 9   H  9  1   2  1 DFF    * R *     4  ----EFGH--------  receiverInst_Rx_Valid
 5   E  9  -   3  1 COM              1  -------H--------  receiverInst_Rx_Valid_0
 5   F 16  1   3  1 DFF    * R       4  ----EFGH--------  receiverInst_m_0_
12   G  9  1   2  1 DFF    * R       4  ----EFGH--------  receiverInst_m_1_
 0   H 10  1   3  1 DFF    * R       3  ----EF-H--------  receiverInst_m_2_
 3   E 15  1   3  2 DFF    * R       3  ----EF-H--------  receiverInst_m_3_
 7   H 12  1   2  1 DFF    * R       4  ----EFGH--------  receiverInst_m_4_
12   F 15  1   2  1 TFF    * R       4  ----EFGH--------  receiverInst_m_5_
12   H 13  1   1  1 TFF    * R       4  ----EFGH--------  receiverInst_m_6_
12   E 15  1   2  1 TFF    * R       2  ----EF----------  receiverInst_m_7_
 5   C 15  1   2  1 DFF    * R       2  -BC-------------  senderInst_Send_count_0_
10   B 15  1   3  1 DFF    * R       2  -BC-------------  senderInst_Send_count_1_
 3   C 14  1   3  1 DFF    * R       2  -BC-------------  senderInst_Send_count_2_
 6   B 15  1   4  1 DFF    * R       2  -BC-------------  senderInst_Send_count_3_
 0   E  2  -   3  1 DFF    * R       2  -BC-------------  senderInst_Send_data_4_
 9   O  3  -   2  1 COM              1  ----E-----------  senderInst_Send_data_4__0
11   C  2  -   1  1 COM              1  ----E-----------  senderInst_Send_data_4__1
 7   C 16  1   2  1 DFF  *   S       1  --C-------------  senderInst_Send_over
-----------------------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
LED_A.D = !( reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & !receiverInst_Data2_1_.Q & !receiverInst_Data2_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & !receiverInst_Data1_1_.Q & !receiverInst_Data1_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & receiverInst_Data1_0_.Q
       & receiverInst_Data1_2_.Q & !receiverInst_Data1_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_1_.Q
       & !receiverInst_Data1_2_.Q & receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & receiverInst_Data2_0_.Q
       & receiverInst_Data2_2_.Q & !receiverInst_Data2_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_1_.Q
       & !receiverInst_Data2_2_.Q & receiverInst_Data2_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & receiverInst_Data1_1_.Q
       & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & receiverInst_Data2_1_.Q
       & !receiverInst_Data2_3_.Q ) ; (8 pterms, 10 signals)
LED_A.C = clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_B.D = !( reset & !clkGenerator_scancnt_1_0_.Q & receiverInst_Data1_0_.Q
       & receiverInst_Data1_1_.Q & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & receiverInst_Data2_0_.Q
       & receiverInst_Data2_1_.Q & !receiverInst_Data2_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_1_.Q
       & !receiverInst_Data2_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & !receiverInst_Data1_1_.Q & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & !receiverInst_Data2_1_.Q & !receiverInst_Data2_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_1_.Q
       & !receiverInst_Data1_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_2_.Q
       & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_2_.Q
       & !receiverInst_Data2_3_.Q ) ; (8 pterms, 10 signals)
LED_B.C = clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_C.D = !( reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_1_.Q
       & !receiverInst_Data2_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_1_.Q
       & !receiverInst_Data1_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & receiverInst_Data1_2_.Q
       & !receiverInst_Data1_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & receiverInst_Data1_0_.Q
       & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & receiverInst_Data2_2_.Q
       & !receiverInst_Data2_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & receiverInst_Data2_0_.Q
       & !receiverInst_Data2_3_.Q ) ; (6 pterms, 10 signals)
LED_C.C = clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_D.D = !( reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & !receiverInst_Data2_1_.Q & !receiverInst_Data2_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & !receiverInst_Data1_1_.Q & !receiverInst_Data1_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & receiverInst_Data1_0_.Q
       & !receiverInst_Data1_1_.Q & receiverInst_Data1_2_.Q
       & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & receiverInst_Data2_0_.Q
       & !receiverInst_Data2_1_.Q & receiverInst_Data2_2_.Q
       & !receiverInst_Data2_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & receiverInst_Data1_1_.Q & !receiverInst_Data1_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_1_.Q
       & !receiverInst_Data1_2_.Q & receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_1_.Q
       & !receiverInst_Data2_2_.Q & receiverInst_Data2_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & receiverInst_Data1_1_.Q
       & !receiverInst_Data1_2_.Q & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & receiverInst_Data2_1_.Q & !receiverInst_Data2_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & receiverInst_Data2_1_.Q
       & !receiverInst_Data2_2_.Q & !receiverInst_Data2_3_.Q ) ; (10 pterms, 10 signals)
LED_D.C = clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_E.D = !( reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & !receiverInst_Data2_1_.Q & !receiverInst_Data2_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & receiverInst_Data1_1_.Q & !receiverInst_Data1_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & !receiverInst_Data1_1_.Q & !receiverInst_Data1_2_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & receiverInst_Data2_1_.Q & !receiverInst_Data2_3_.Q ) ; (4 pterms, 10 signals)
LED_E.C = clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_F.D = !( reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & !receiverInst_Data2_1_.Q & !receiverInst_Data2_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & !receiverInst_Data1_1_.Q & !receiverInst_Data1_2_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & receiverInst_Data1_2_.Q & !receiverInst_Data1_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_1_.Q
       & !receiverInst_Data1_2_.Q & receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_1_.Q
       & !receiverInst_Data2_2_.Q & receiverInst_Data2_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & receiverInst_Data2_2_.Q & !receiverInst_Data2_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_1_.Q
       & receiverInst_Data1_2_.Q & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_1_.Q
       & receiverInst_Data2_2_.Q & !receiverInst_Data2_3_.Q ) ; (8 pterms, 10 signals)
LED_F.C = clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_G.D = !( reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_0_.Q
       & receiverInst_Data2_1_.Q & !receiverInst_Data2_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_0_.Q
       & receiverInst_Data1_2_.Q & !receiverInst_Data1_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_1_.Q
       & !receiverInst_Data1_2_.Q & receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_1_.Q
       & !receiverInst_Data2_2_.Q & receiverInst_Data2_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & receiverInst_Data1_1_.Q
       & !receiverInst_Data1_2_.Q & !receiverInst_Data1_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & !receiverInst_Data2_1_.Q
       & receiverInst_Data2_2_.Q & !receiverInst_Data2_3_.Q
    # reset & clkGenerator_scancnt_1_0_.Q & receiverInst_Data2_1_.Q
       & !receiverInst_Data2_2_.Q & !receiverInst_Data2_3_.Q
    # reset & !clkGenerator_scancnt_1_0_.Q & !receiverInst_Data1_1_.Q
       & receiverInst_Data1_2_.Q & !receiverInst_Data1_3_.Q ) ; (8 pterms, 10 signals)
LED_G.C = clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_VCC1.D = 0 ; (0 pterm, 0 signal)
LED_VCC1.C = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & !clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_VCC2 = 0 ; (0 pterm, 0 signal)

LED_VCC3.D = reset & clkGenerator_scancnt_1_0_.Q ; (1 pterm, 2 signals)
LED_VCC3.C = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & !clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

LED_VCC4.D = reset & !clkGenerator_scancnt_1_0_.Q ; (1 pterm, 2 signals)
LED_VCC4.C = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & !clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

Tx.D = senderInst_Send_count_0_.Q & senderInst_Send_count_2_.Q
    # senderInst_Send_count_1_.Q & !senderInst_Send_count_2_.Q
    # senderInst_Send_count_0_.Q & senderInst_Send_count_3_.Q ; (3 pterms, 4 signals)
Tx.C = !clkGenerator_FreqDivide_3_q_1_.Q & !clkGenerator_FreqDivide_3_q_2_.Q
       & !clkGenerator_FreqDivide_3_q_3_.Q & !clkGenerator_FreqDivide_3_q_4_.Q
       & clkGenerator_FreqDivide_3_q_5_.Q & clkGenerator_FreqDivide_3_q_6_.Q
       & clkGenerator_FreqDivide_3_q_7_.Q & !clkGenerator_FreqDivide_3_q_8_.Q
       & !clkGenerator_FreqDivide_3_q_9_.Q & clkGenerator_FreqDivide_3_q_10_.Q ; (1 pterm, 10 signals)
Tx.AP = !senderInst_Send_data_4_.Q ; (1 pterm, 1 signal)

clkGenerator_FreqDivide_1_q_10_.T = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & !clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q
    # reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
    # !reset & clkGenerator_FreqDivide_1_q_10_.Q ; (3 pterms, 14 signals)
clkGenerator_FreqDivide_1_q_10_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_10_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_11_.T = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & !clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q
    # reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q
    # !reset & clkGenerator_FreqDivide_1_q_11_.Q ; (3 pterms, 14 signals)
clkGenerator_FreqDivide_1_q_11_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_11_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_12_.T = reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
    # !reset & clkGenerator_FreqDivide_1_q_12_.Q ; (2 pterms, 13 signals)
clkGenerator_FreqDivide_1_q_12_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_12_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_13_.T = reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & clkGenerator_FreqDivide_1_q_12_.Q
    # clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q
    # !reset & clkGenerator_FreqDivide_1_q_13_.Q ; (3 pterms, 14 signals)
clkGenerator_FreqDivide_1_q_13_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_13_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_1_.D = reset & !clkGenerator_FreqDivide_1_q_1_.Q ; (1 pterm, 2 signals)
clkGenerator_FreqDivide_1_q_1_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_1_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_2_.D = reset & clkGenerator_FreqDivide_1_q_1_.Q
       & !clkGenerator_FreqDivide_1_q_2_.Q
    # reset & !clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q ; (2 pterms, 3 signals)
clkGenerator_FreqDivide_1_q_2_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_2_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_3_.D = reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & !clkGenerator_FreqDivide_1_q_3_.Q
    # reset & !clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q
    # reset & !clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q ; (3 pterms, 4 signals)
clkGenerator_FreqDivide_1_q_3_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_3_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_4_.D = reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & !clkGenerator_FreqDivide_1_q_4_.Q
    # reset & !clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q
    # reset & !clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q
    # reset & !clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q ; (4 pterms, 5 signals)
clkGenerator_FreqDivide_1_q_4_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_4_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_5_.D.X1 = reset
       & !clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
    # reset & !clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_5_.Q
    # reset & !clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_5_.Q
    # reset & !clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_5_.Q
    # reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q ; (5 pterms, 6 signals)
clkGenerator_FreqDivide_1_q_5_.D.X2 = reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & !clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 14 signals)
clkGenerator_FreqDivide_1_q_5_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_5_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_6_.T = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q
    # reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
    # !reset & clkGenerator_FreqDivide_1_q_6_.Q ; (3 pterms, 14 signals)
clkGenerator_FreqDivide_1_q_6_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_6_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_7_.T = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q
    # reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q
    # !reset & clkGenerator_FreqDivide_1_q_7_.Q ; (3 pterms, 14 signals)
clkGenerator_FreqDivide_1_q_7_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_7_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_8_.T = reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
    # !reset & clkGenerator_FreqDivide_1_q_8_.Q ; (2 pterms, 9 signals)
clkGenerator_FreqDivide_1_q_8_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_8_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_1_q_9_.T = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & !clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q
    # reset & clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & clkGenerator_FreqDivide_1_q_8_.Q
    # !reset & clkGenerator_FreqDivide_1_q_9_.Q ; (3 pterms, 14 signals)
clkGenerator_FreqDivide_1_q_9_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_1_q_9_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_10_.T = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q
    # reset & clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q & clkGenerator_FreqDivide_3_q_3_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & clkGenerator_FreqDivide_3_q_8_.Q & clkGenerator_FreqDivide_3_q_9_.Q
    # !reset & clkGenerator_FreqDivide_3_q_10_.Q ; (3 pterms, 11 signals)
clkGenerator_FreqDivide_3_q_10_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_10_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_1_.D = !( !clkGenerator_FreqDivide_3_q_2_.Q
       & !clkGenerator_FreqDivide_3_q_3_.Q & !clkGenerator_FreqDivide_3_q_4_.Q
       & clkGenerator_FreqDivide_3_q_5_.Q & clkGenerator_FreqDivide_3_q_6_.Q
       & clkGenerator_FreqDivide_3_q_7_.Q & !clkGenerator_FreqDivide_3_q_8_.Q
       & !clkGenerator_FreqDivide_3_q_9_.Q & clkGenerator_FreqDivide_3_q_10_.Q
    # clkGenerator_FreqDivide_3_q_1_.Q
    # !reset ) ; (3 pterms, 11 signals)
clkGenerator_FreqDivide_3_q_1_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_1_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_2_.D = reset & clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q
    # reset & !clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q ; (2 pterms, 3 signals)
clkGenerator_FreqDivide_3_q_2_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_2_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_3_.D = reset & clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
    # reset & !clkGenerator_FreqDivide_3_q_2_.Q
       & clkGenerator_FreqDivide_3_q_3_.Q
    # reset & !clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_3_.Q ; (3 pterms, 4 signals)
clkGenerator_FreqDivide_3_q_3_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_3_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_4_.D = reset & clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q & clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q
    # reset & !clkGenerator_FreqDivide_3_q_3_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q
    # reset & !clkGenerator_FreqDivide_3_q_2_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q
    # reset & !clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q ; (4 pterms, 5 signals)
clkGenerator_FreqDivide_3_q_4_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_4_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_5_.T = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q
    # reset & clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q & clkGenerator_FreqDivide_3_q_3_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q
    # !reset & clkGenerator_FreqDivide_3_q_5_.Q ; (3 pterms, 11 signals)
clkGenerator_FreqDivide_3_q_5_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_5_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_6_.T = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q
    # reset & clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q & clkGenerator_FreqDivide_3_q_3_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
    # !reset & clkGenerator_FreqDivide_3_q_6_.Q ; (3 pterms, 11 signals)
clkGenerator_FreqDivide_3_q_6_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_6_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_7_.T = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q
    # reset & clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q & clkGenerator_FreqDivide_3_q_3_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q
    # !reset & clkGenerator_FreqDivide_3_q_7_.Q ; (3 pterms, 11 signals)
clkGenerator_FreqDivide_3_q_7_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_7_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_8_.T = reset & clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q & clkGenerator_FreqDivide_3_q_3_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
    # !reset & clkGenerator_FreqDivide_3_q_8_.Q ; (2 pterms, 9 signals)
clkGenerator_FreqDivide_3_q_8_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_8_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_3_q_9_.T = reset & clkGenerator_FreqDivide_3_q_1_.Q
       & clkGenerator_FreqDivide_3_q_2_.Q & clkGenerator_FreqDivide_3_q_3_.Q
       & clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & clkGenerator_FreqDivide_3_q_8_.Q
    # !reset & clkGenerator_FreqDivide_3_q_9_.Q ; (2 pterms, 10 signals)
clkGenerator_FreqDivide_3_q_9_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_3_q_9_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_4_q_1_.D = !( clkGenerator_FreqDivide_4_q_2_.Q
       & clkGenerator_FreqDivide_4_q_3_.Q & !clkGenerator_FreqDivide_4_q_4_.Q
       & !clkGenerator_FreqDivide_4_q_5_.Q & clkGenerator_FreqDivide_4_q_6_.Q
    # clkGenerator_FreqDivide_4_q_1_.Q
    # !reset ) ; (3 pterms, 7 signals)
clkGenerator_FreqDivide_4_q_1_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_4_q_1_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_4_q_2_.D = !( clkGenerator_FreqDivide_4_q_2_.Q
       & clkGenerator_FreqDivide_4_q_3_.Q & !clkGenerator_FreqDivide_4_q_4_.Q
       & !clkGenerator_FreqDivide_4_q_5_.Q & clkGenerator_FreqDivide_4_q_6_.Q
    # !clkGenerator_FreqDivide_4_q_1_.Q & !clkGenerator_FreqDivide_4_q_2_.Q
    # clkGenerator_FreqDivide_4_q_1_.Q & clkGenerator_FreqDivide_4_q_2_.Q
    # !reset ) ; (4 pterms, 7 signals)
clkGenerator_FreqDivide_4_q_2_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_4_q_2_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_4_q_3_.D.X1 = reset & clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q
    # reset & clkGenerator_FreqDivide_4_q_2_.Q
       & clkGenerator_FreqDivide_4_q_3_.Q & !clkGenerator_FreqDivide_4_q_4_.Q
       & !clkGenerator_FreqDivide_4_q_5_.Q & clkGenerator_FreqDivide_4_q_6_.Q ; (2 pterms, 7 signals)
clkGenerator_FreqDivide_4_q_3_.D.X2 = reset & clkGenerator_FreqDivide_4_q_3_.Q ; (1 pterm, 2 signals)
clkGenerator_FreqDivide_4_q_3_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_4_q_3_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_4_q_4_.D = reset & clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q
    # reset & !clkGenerator_FreqDivide_4_q_3_.Q
       & clkGenerator_FreqDivide_4_q_4_.Q
    # reset & !clkGenerator_FreqDivide_4_q_2_.Q
       & clkGenerator_FreqDivide_4_q_4_.Q
    # reset & !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_4_.Q ; (4 pterms, 5 signals)
clkGenerator_FreqDivide_4_q_4_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_4_q_4_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_4_q_5_.D.X1 = reset & clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & clkGenerator_FreqDivide_4_q_4_.Q ; (1 pterm, 5 signals)
clkGenerator_FreqDivide_4_q_5_.D.X2 = reset & clkGenerator_FreqDivide_4_q_5_.Q ; (1 pterm, 2 signals)
clkGenerator_FreqDivide_4_q_5_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_4_q_5_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_FreqDivide_4_q_6_.T = reset & clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & clkGenerator_FreqDivide_4_q_4_.Q & clkGenerator_FreqDivide_4_q_5_.Q
    # !clkGenerator_FreqDivide_4_q_1_.Q & clkGenerator_FreqDivide_4_q_2_.Q
       & clkGenerator_FreqDivide_4_q_3_.Q & !clkGenerator_FreqDivide_4_q_4_.Q
       & !clkGenerator_FreqDivide_4_q_5_.Q & clkGenerator_FreqDivide_4_q_6_.Q
    # !reset & clkGenerator_FreqDivide_4_q_6_.Q ; (3 pterms, 7 signals)
clkGenerator_FreqDivide_4_q_6_.C = clk ; (1 pterm, 1 signal)
clkGenerator_FreqDivide_4_q_6_.CE = 1 ; (1 pterm, 0 signal)

clkGenerator_scancnt_1_0_.D = !clkGenerator_scancnt_1_0_.Q ; (1 pterm, 1 signal)
clkGenerator_scancnt_1_0_.C = clkGenerator_FreqDivide_1_q_1_.Q
       & clkGenerator_FreqDivide_1_q_2_.Q & clkGenerator_FreqDivide_1_q_3_.Q
       & clkGenerator_FreqDivide_1_q_4_.Q & !clkGenerator_FreqDivide_1_q_5_.Q
       & clkGenerator_FreqDivide_1_q_6_.Q & clkGenerator_FreqDivide_1_q_7_.Q
       & !clkGenerator_FreqDivide_1_q_8_.Q & clkGenerator_FreqDivide_1_q_9_.Q
       & clkGenerator_FreqDivide_1_q_10_.Q & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (1 pterm, 13 signals)

debouncer_Inst_controllerInst_state_0_.D = !( debouncer_Inst_timer30ms_q_1_.Q
       & !debouncer_Inst_timer30ms_q_2_.Q & debouncer_Inst_timer30ms_q_3_.Q
       & debouncer_Inst_timer30ms_q_4_.Q & debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
       & clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q
    # dout & !debouncer_Inst_controllerInst_state_0_.Q
       & !debouncer_Inst_controllerInst_state_1_.Q
    # !dout & !debouncer_Inst_controllerInst_state_0_.Q
       & debouncer_Inst_controllerInst_state_1_.Q
    # !reset ) ; (4 pterms, 22 signals)
debouncer_Inst_controllerInst_state_0_.C = clk ; (1 pterm, 1 signal)

debouncer_Inst_controllerInst_state_1_.T = reset
       & debouncer_Inst_timer30ms_q_1_.Q & !debouncer_Inst_timer30ms_q_2_.Q
       & debouncer_Inst_timer30ms_q_3_.Q & debouncer_Inst_timer30ms_q_4_.Q
       & debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
       & clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q
    # !reset & debouncer_Inst_controllerInst_state_1_.Q ; (2 pterms, 21 signals)
debouncer_Inst_controllerInst_state_1_.C = clk ; (1 pterm, 1 signal)

debouncer_Inst_timer30ms_q_1_.D = !debouncer_Inst_timer30ms_q_1_.Q
       & debouncer_Inst_controllerInst_state_0_.Q ; (1 pterm, 2 signals)
debouncer_Inst_timer30ms_q_1_.C = clk ; (1 pterm, 1 signal)
debouncer_Inst_timer30ms_q_1_.CE = debouncer_Inst_timer30ms_q_1__0 ; (1 pterm, 1 signal)

debouncer_Inst_timer30ms_q_1__0 = !debouncer_Inst_controllerInst_state_0_.Q
    # clkGenerator_FreqDivide_1_q_1_.Q & clkGenerator_FreqDivide_1_q_2_.Q
       & clkGenerator_FreqDivide_1_q_3_.Q & clkGenerator_FreqDivide_1_q_4_.Q
       & !clkGenerator_FreqDivide_1_q_5_.Q & clkGenerator_FreqDivide_1_q_6_.Q
       & clkGenerator_FreqDivide_1_q_7_.Q & !clkGenerator_FreqDivide_1_q_8_.Q
       & clkGenerator_FreqDivide_1_q_9_.Q & clkGenerator_FreqDivide_1_q_10_.Q
       & clkGenerator_FreqDivide_1_q_11_.Q
       & !clkGenerator_FreqDivide_1_q_12_.Q
       & clkGenerator_FreqDivide_1_q_13_.Q ; (2 pterms, 14 signals)

debouncer_Inst_timer30ms_q_2_.D = !debouncer_Inst_timer30ms_q_1_.Q
       & debouncer_Inst_timer30ms_q_2_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # debouncer_Inst_timer30ms_q_1_.Q & !debouncer_Inst_timer30ms_q_2_.Q
       & !debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # debouncer_Inst_timer30ms_q_1_.Q & !debouncer_Inst_timer30ms_q_2_.Q
       & !debouncer_Inst_timer30ms_q_4_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # debouncer_Inst_timer30ms_q_1_.Q & !debouncer_Inst_timer30ms_q_2_.Q
       & !debouncer_Inst_timer30ms_q_3_.Q
       & debouncer_Inst_controllerInst_state_0_.Q ; (4 pterms, 6 signals)
debouncer_Inst_timer30ms_q_2_.C = clk ; (1 pterm, 1 signal)
debouncer_Inst_timer30ms_q_2_.CE = debouncer_Inst_timer30ms_q_1__0 ; (1 pterm, 1 signal)

debouncer_Inst_timer30ms_q_3_.D = debouncer_Inst_timer30ms_q_1_.Q
       & debouncer_Inst_timer30ms_q_2_.Q & !debouncer_Inst_timer30ms_q_3_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_2_.Q & debouncer_Inst_timer30ms_q_3_.Q
       & !debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_2_.Q & debouncer_Inst_timer30ms_q_3_.Q
       & !debouncer_Inst_timer30ms_q_4_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_1_.Q & debouncer_Inst_timer30ms_q_3_.Q
       & debouncer_Inst_controllerInst_state_0_.Q ; (4 pterms, 6 signals)
debouncer_Inst_timer30ms_q_3_.C = clk ; (1 pterm, 1 signal)
debouncer_Inst_timer30ms_q_3_.CE = debouncer_Inst_timer30ms_q_1__0 ; (1 pterm, 1 signal)

debouncer_Inst_timer30ms_q_4_.D = debouncer_Inst_timer30ms_q_1_.Q
       & debouncer_Inst_timer30ms_q_2_.Q & debouncer_Inst_timer30ms_q_3_.Q
       & !debouncer_Inst_timer30ms_q_4_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_2_.Q & debouncer_Inst_timer30ms_q_4_.Q
       & !debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_3_.Q & debouncer_Inst_timer30ms_q_4_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_1_.Q & debouncer_Inst_timer30ms_q_4_.Q
       & debouncer_Inst_controllerInst_state_0_.Q ; (4 pterms, 6 signals)
debouncer_Inst_timer30ms_q_4_.C = clk ; (1 pterm, 1 signal)
debouncer_Inst_timer30ms_q_4_.CE = debouncer_Inst_timer30ms_q_1__0 ; (1 pterm, 1 signal)

debouncer_Inst_timer30ms_q_5_.D = debouncer_Inst_timer30ms_q_1_.Q
       & debouncer_Inst_timer30ms_q_2_.Q & debouncer_Inst_timer30ms_q_3_.Q
       & debouncer_Inst_timer30ms_q_4_.Q & !debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_4_.Q & debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_3_.Q & debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q
    # !debouncer_Inst_timer30ms_q_1_.Q & debouncer_Inst_timer30ms_q_5_.Q
       & debouncer_Inst_controllerInst_state_0_.Q ; (4 pterms, 6 signals)
debouncer_Inst_timer30ms_q_5_.C = clk ; (1 pterm, 1 signal)
debouncer_Inst_timer30ms_q_5_.CE = debouncer_Inst_timer30ms_q_1__0 ; (1 pterm, 1 signal)

debouncer_Inst_widthTransInst_q_0_.D = !( 
      !debouncer_Inst_controllerInst_state_0_.Q
       & !debouncer_Inst_controllerInst_state_1_.Q ) ; (1 pterm, 2 signals)
debouncer_Inst_widthTransInst_q_0_.C = clk ; (1 pterm, 1 signal)

receiverInst_Data1_0_.D = receiverInst_Rx_Data_0_.Q ; (1 pterm, 1 signal)
receiverInst_Data1_0_.C = !receiverInst_Rx_Valid.Q ; (1 pterm, 1 signal)
receiverInst_Data1_0_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Data1_1_.D = receiverInst_Rx_Data_1_.Q ; (1 pterm, 1 signal)
receiverInst_Data1_1_.C = !receiverInst_Rx_Valid.Q ; (1 pterm, 1 signal)
receiverInst_Data1_1_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Data1_2_.D = receiverInst_Rx_Data_2_.Q ; (1 pterm, 1 signal)
receiverInst_Data1_2_.C = !receiverInst_Rx_Valid.Q ; (1 pterm, 1 signal)
receiverInst_Data1_2_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Data1_3_.D = receiverInst_Rx_Data_3_.Q ; (1 pterm, 1 signal)
receiverInst_Data1_3_.C = !receiverInst_Rx_Valid.Q ; (1 pterm, 1 signal)
receiverInst_Data1_3_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Data2_0_.D = receiverInst_Rx_Data_4_.Q ; (1 pterm, 1 signal)
receiverInst_Data2_0_.C = !receiverInst_Rx_Valid.Q ; (1 pterm, 1 signal)
receiverInst_Data2_0_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Data2_1_.D = receiverInst_Rx_Data_5_.Q ; (1 pterm, 1 signal)
receiverInst_Data2_1_.C = !receiverInst_Rx_Valid.Q ; (1 pterm, 1 signal)
receiverInst_Data2_1_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Data2_2_.D = receiverInst_Rx_Data_6_.Q ; (1 pterm, 1 signal)
receiverInst_Data2_2_.C = !receiverInst_Rx_Valid.Q ; (1 pterm, 1 signal)
receiverInst_Data2_2_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Data2_3_.D = receiverInst_Rx_Data_7_.Q ; (1 pterm, 1 signal)
receiverInst_Data2_3_.C = !receiverInst_Rx_Valid.Q ; (1 pterm, 1 signal)
receiverInst_Data2_3_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Rx_Data_0_.D = Rx & receiverInst_m_4_.Q & !receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q
    # receiverInst_m_6_.Q & receiverInst_Rx_Data_0_.Q
    # receiverInst_m_5_.Q & receiverInst_Rx_Data_0_.Q
    # !receiverInst_m_4_.Q & receiverInst_Rx_Data_0_.Q ; (4 pterms, 5 signals)
receiverInst_Rx_Data_0_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Data_0_.CE = receiverInst_Rx_Data_0__0 ; (1 pterm, 1 signal)

receiverInst_Rx_Data_0__0 = reset & !receiverInst_m_0_.Q
       & !receiverInst_m_1_.Q & !receiverInst_m_2_.Q & receiverInst_m_3_.Q
       & receiverInst_m_4_.Q & !receiverInst_m_7_.Q
    # reset & !receiverInst_m_0_.Q & !receiverInst_m_1_.Q
       & !receiverInst_m_2_.Q & receiverInst_m_3_.Q & receiverInst_m_6_.Q
       & !receiverInst_m_7_.Q
    # reset & !receiverInst_m_0_.Q & !receiverInst_m_1_.Q
       & !receiverInst_m_2_.Q & receiverInst_m_3_.Q & receiverInst_m_5_.Q
       & !receiverInst_m_7_.Q
    # reset & !receiverInst_m_0_.Q & !receiverInst_m_1_.Q
       & !receiverInst_m_2_.Q & receiverInst_m_3_.Q & !receiverInst_m_4_.Q
       & !receiverInst_m_5_.Q & !receiverInst_m_6_.Q & receiverInst_m_7_.Q ; (4 pterms, 9 signals)

receiverInst_Rx_Data_1_.D = Rx & !receiverInst_m_4_.Q & receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q
    # receiverInst_m_6_.Q & receiverInst_Rx_Data_1_.Q
    # !receiverInst_m_5_.Q & receiverInst_Rx_Data_1_.Q
    # receiverInst_m_4_.Q & receiverInst_Rx_Data_1_.Q ; (4 pterms, 5 signals)
receiverInst_Rx_Data_1_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Data_1_.CE = receiverInst_Rx_Data_0__0 ; (1 pterm, 1 signal)

receiverInst_Rx_Data_2_.D = Rx & receiverInst_m_4_.Q & receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q
    # receiverInst_m_6_.Q & receiverInst_Rx_Data_2_.Q
    # !receiverInst_m_5_.Q & receiverInst_Rx_Data_2_.Q
    # !receiverInst_m_4_.Q & receiverInst_Rx_Data_2_.Q ; (4 pterms, 5 signals)
receiverInst_Rx_Data_2_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Data_2_.CE = receiverInst_Rx_Data_0__0 ; (1 pterm, 1 signal)

receiverInst_Rx_Data_3_.D = Rx & !receiverInst_m_4_.Q & !receiverInst_m_5_.Q
       & receiverInst_m_6_.Q
    # !receiverInst_m_6_.Q & receiverInst_Rx_Data_3_.Q
    # receiverInst_m_5_.Q & receiverInst_Rx_Data_3_.Q
    # receiverInst_m_4_.Q & receiverInst_Rx_Data_3_.Q ; (4 pterms, 5 signals)
receiverInst_Rx_Data_3_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Data_3_.CE = receiverInst_Rx_Data_0__0 ; (1 pterm, 1 signal)

receiverInst_Rx_Data_4_.D = Rx & receiverInst_m_4_.Q & !receiverInst_m_5_.Q
       & receiverInst_m_6_.Q
    # !receiverInst_m_6_.Q & receiverInst_Rx_Data_4_.Q
    # receiverInst_m_5_.Q & receiverInst_Rx_Data_4_.Q
    # !receiverInst_m_4_.Q & receiverInst_Rx_Data_4_.Q ; (4 pterms, 5 signals)
receiverInst_Rx_Data_4_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Data_4_.CE = receiverInst_Rx_Data_0__0 ; (1 pterm, 1 signal)

receiverInst_Rx_Data_5_.D = Rx & !receiverInst_m_4_.Q & receiverInst_m_5_.Q
       & receiverInst_m_6_.Q
    # !receiverInst_m_6_.Q & receiverInst_Rx_Data_5_.Q
    # !receiverInst_m_5_.Q & receiverInst_Rx_Data_5_.Q
    # receiverInst_m_4_.Q & receiverInst_Rx_Data_5_.Q ; (4 pterms, 5 signals)
receiverInst_Rx_Data_5_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Data_5_.CE = receiverInst_Rx_Data_0__0 ; (1 pterm, 1 signal)

receiverInst_Rx_Data_6_.D = Rx & receiverInst_m_4_.Q & receiverInst_m_5_.Q
       & receiverInst_m_6_.Q
    # !receiverInst_m_6_.Q & receiverInst_Rx_Data_6_.Q
    # !receiverInst_m_5_.Q & receiverInst_Rx_Data_6_.Q
    # !receiverInst_m_4_.Q & receiverInst_Rx_Data_6_.Q ; (4 pterms, 5 signals)
receiverInst_Rx_Data_6_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Data_6_.CE = receiverInst_Rx_Data_0__0 ; (1 pterm, 1 signal)

receiverInst_Rx_Data_7_.D = Rx & receiverInst_m_7_.Q
    # !receiverInst_m_7_.Q & receiverInst_Rx_Data_7_.Q ; (2 pterms, 3 signals)
receiverInst_Rx_Data_7_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Data_7_.CE = receiverInst_Rx_Data_0__0 ; (1 pterm, 1 signal)

receiverInst_Rx_Valid.D = receiverInst_m_4_.Q ; (1 pterm, 1 signal)
receiverInst_Rx_Valid.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_Rx_Valid.CE = receiverInst_Rx_Valid_0 ; (1 pterm, 1 signal)
receiverInst_Rx_Valid.AR = !reset ; (1 pterm, 1 signal)

receiverInst_Rx_Valid_0 = !receiverInst_m_1_.Q & !receiverInst_m_2_.Q
       & receiverInst_m_3_.Q & !receiverInst_m_4_.Q & receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q & receiverInst_m_7_.Q
    # !receiverInst_m_0_.Q & !receiverInst_m_1_.Q & !receiverInst_m_2_.Q
       & receiverInst_m_3_.Q & receiverInst_m_4_.Q & !receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q & receiverInst_m_7_.Q
    # Rx & !receiverInst_m_0_.Q & !receiverInst_m_1_.Q & !receiverInst_m_2_.Q
       & !receiverInst_m_3_.Q & !receiverInst_m_4_.Q & !receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q & !receiverInst_m_7_.Q ; (3 pterms, 9 signals)

receiverInst_m_0_.D = !( Rx & !receiverInst_m_1_.Q & !receiverInst_m_2_.Q
       & !receiverInst_m_3_.Q & !receiverInst_m_4_.Q & !receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q & !receiverInst_m_7_.Q
    # !receiverInst_m_1_.Q & !receiverInst_m_2_.Q & receiverInst_m_3_.Q
       & !receiverInst_m_4_.Q & receiverInst_m_5_.Q & !receiverInst_m_6_.Q
       & receiverInst_m_7_.Q
    # receiverInst_m_0_.Q ) ; (3 pterms, 9 signals)
receiverInst_m_0_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_m_0_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_m_1_.D = receiverInst_m_0_.Q & !receiverInst_m_1_.Q
    # !receiverInst_m_0_.Q & receiverInst_m_1_.Q ; (2 pterms, 2 signals)
receiverInst_m_1_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_m_1_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_m_2_.D = receiverInst_m_0_.Q & receiverInst_m_1_.Q
       & !receiverInst_m_2_.Q
    # !receiverInst_m_1_.Q & receiverInst_m_2_.Q
    # !receiverInst_m_0_.Q & receiverInst_m_2_.Q ; (3 pterms, 3 signals)
receiverInst_m_2_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_m_2_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_m_3_.D.X1 = receiverInst_m_0_.Q & receiverInst_m_1_.Q
       & receiverInst_m_2_.Q
    # !receiverInst_m_1_.Q & !receiverInst_m_2_.Q & receiverInst_m_3_.Q
       & !receiverInst_m_4_.Q & receiverInst_m_5_.Q & !receiverInst_m_6_.Q
       & receiverInst_m_7_.Q ; (2 pterms, 8 signals)
receiverInst_m_3_.D.X2 = receiverInst_m_3_.Q ; (1 pterm, 1 signal)
receiverInst_m_3_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_m_3_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_m_4_.D.X1 = receiverInst_m_0_.Q & receiverInst_m_1_.Q
       & receiverInst_m_2_.Q & receiverInst_m_3_.Q ; (1 pterm, 4 signals)
receiverInst_m_4_.D.X2 = receiverInst_m_4_.Q ; (1 pterm, 1 signal)
receiverInst_m_4_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_m_4_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_m_5_.T = !receiverInst_m_1_.Q & !receiverInst_m_2_.Q
       & receiverInst_m_3_.Q & !receiverInst_m_4_.Q & receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q & receiverInst_m_7_.Q
    # receiverInst_m_0_.Q & receiverInst_m_1_.Q & receiverInst_m_2_.Q
       & receiverInst_m_3_.Q & receiverInst_m_4_.Q ; (2 pterms, 8 signals)
receiverInst_m_5_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_m_5_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_m_6_.T = receiverInst_m_0_.Q & receiverInst_m_1_.Q
       & receiverInst_m_2_.Q & receiverInst_m_3_.Q & receiverInst_m_4_.Q
       & receiverInst_m_5_.Q ; (1 pterm, 6 signals)
receiverInst_m_6_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_m_6_.AR = !reset ; (1 pterm, 1 signal)

receiverInst_m_7_.T = !receiverInst_m_1_.Q & !receiverInst_m_2_.Q
       & receiverInst_m_3_.Q & !receiverInst_m_4_.Q & receiverInst_m_5_.Q
       & !receiverInst_m_6_.Q & receiverInst_m_7_.Q
    # receiverInst_m_0_.Q & receiverInst_m_1_.Q & receiverInst_m_2_.Q
       & receiverInst_m_3_.Q & receiverInst_m_4_.Q & receiverInst_m_5_.Q
       & receiverInst_m_6_.Q ; (2 pterms, 8 signals)
receiverInst_m_7_.C = !clkGenerator_FreqDivide_4_q_1_.Q
       & clkGenerator_FreqDivide_4_q_2_.Q & clkGenerator_FreqDivide_4_q_3_.Q
       & !clkGenerator_FreqDivide_4_q_4_.Q & !clkGenerator_FreqDivide_4_q_5_.Q
       & clkGenerator_FreqDivide_4_q_6_.Q ; (1 pterm, 6 signals)
receiverInst_m_7_.AR = !reset ; (1 pterm, 1 signal)

senderInst_Send_count_0_.D = !senderInst_Send_count_1_.Q
       & !senderInst_Send_count_2_.Q & senderInst_Send_count_3_.Q
    # !senderInst_Send_count_0_.Q ; (2 pterms, 4 signals)
senderInst_Send_count_0_.C = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q ; (1 pterm, 10 signals)
senderInst_Send_count_0_.AR = !senderInst_Send_data_4_.Q ; (1 pterm, 1 signal)

senderInst_Send_count_1_.D = senderInst_Send_count_0_.Q
       & !senderInst_Send_count_1_.Q & senderInst_Send_count_2_.Q
    # senderInst_Send_count_0_.Q & !senderInst_Send_count_1_.Q
       & !senderInst_Send_count_3_.Q
    # !senderInst_Send_count_0_.Q & senderInst_Send_count_1_.Q ; (3 pterms, 4 signals)
senderInst_Send_count_1_.C = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q ; (1 pterm, 10 signals)
senderInst_Send_count_1_.AR = !senderInst_Send_data_4_.Q ; (1 pterm, 1 signal)

senderInst_Send_count_2_.D = senderInst_Send_count_0_.Q
       & senderInst_Send_count_1_.Q & !senderInst_Send_count_2_.Q
    # !senderInst_Send_count_1_.Q & senderInst_Send_count_2_.Q
    # !senderInst_Send_count_0_.Q & senderInst_Send_count_2_.Q ; (3 pterms, 3 signals)
senderInst_Send_count_2_.C = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q ; (1 pterm, 10 signals)
senderInst_Send_count_2_.AR = !senderInst_Send_data_4_.Q ; (1 pterm, 1 signal)

senderInst_Send_count_3_.D = senderInst_Send_count_0_.Q
       & senderInst_Send_count_1_.Q & senderInst_Send_count_2_.Q
       & !senderInst_Send_count_3_.Q
    # !senderInst_Send_count_2_.Q & senderInst_Send_count_3_.Q
    # !senderInst_Send_count_1_.Q & senderInst_Send_count_3_.Q
    # !senderInst_Send_count_0_.Q & senderInst_Send_count_3_.Q ; (4 pterms, 4 signals)
senderInst_Send_count_3_.C = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q ; (1 pterm, 10 signals)
senderInst_Send_count_3_.AR = !senderInst_Send_data_4_.Q ; (1 pterm, 1 signal)

senderInst_Send_data_4_.D = 1 ; (1 pterm, 0 signal)
senderInst_Send_data_4_.C = senderInst_Send_data_4__0 ; (1 pterm, 1 signal)
senderInst_Send_data_4_.AR = senderInst_Send_data_4__1 ; (1 pterm, 1 signal)

senderInst_Send_data_4__0 = !debouncer_Inst_widthTransInst_q_0_.Q
       & debouncer_Inst_controllerInst_state_1_.Q
    # !debouncer_Inst_widthTransInst_q_0_.Q
       & debouncer_Inst_controllerInst_state_0_.Q ; (2 pterms, 3 signals)

senderInst_Send_data_4__1 = !( reset & senderInst_Send_over.Q ) ; (1 pterm, 2 signals)

senderInst_Send_over.D = !( senderInst_Send_count_0_.Q
       & !senderInst_Send_count_1_.Q & !senderInst_Send_count_2_.Q
       & senderInst_Send_count_3_.Q
    # !senderInst_Send_over.Q ) ; (2 pterms, 5 signals)
senderInst_Send_over.C = !clkGenerator_FreqDivide_3_q_1_.Q
       & !clkGenerator_FreqDivide_3_q_2_.Q & !clkGenerator_FreqDivide_3_q_3_.Q
       & !clkGenerator_FreqDivide_3_q_4_.Q & clkGenerator_FreqDivide_3_q_5_.Q
       & clkGenerator_FreqDivide_3_q_6_.Q & clkGenerator_FreqDivide_3_q_7_.Q
       & !clkGenerator_FreqDivide_3_q_8_.Q & !clkGenerator_FreqDivide_3_q_9_.Q
       & clkGenerator_FreqDivide_3_q_10_.Q ; (1 pterm, 10 signals)
senderInst_Send_over.AP = !senderInst_Send_data_4_.Q ; (1 pterm, 1 signal)




