Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Uhr_behav xil_defaultlib.tb_Uhr -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/clock_divider_eigen.vhd:47]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/clock_divider_eigen.vhd:47]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/clock_divider_eigen.vhd:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture a_zaehler_eigen of entity xil_defaultlib.zaehler_eigen [\zaehler_eigen(length=2,maxvalue...]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider_eigen [clock_divider_eigen_default]
Compiling architecture a_zaehler_eigen of entity xil_defaultlib.zaehler_eigen [\zaehler_eigen(length=4,maxvalue...]
Compiling architecture a_zaehler_eigen of entity xil_defaultlib.zaehler_eigen [\zaehler_eigen(length=4,maxvalue...]
Compiling architecture a_zaehler_eigen of entity xil_defaultlib.zaehler_eigen [\zaehler_eigen(length=4,maxvalue...]
Compiling architecture behavioral of entity xil_defaultlib.clockcounters [clockcounters_default]
Compiling architecture behavioral of entity xil_defaultlib.outsevenseg [outsevenseg_default]
Compiling architecture behavioral of entity xil_defaultlib.Uhr [uhr_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uhr
Built simulation snapshot tb_Uhr_behav
