{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640097684427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640097684428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 18:41:24 2021 " "Processing started: Tue Dec 21 18:41:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640097684428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640097684428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scheme -c Scheme " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scheme -c Scheme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640097684428 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640097684640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "T.v(3) " "Verilog HDL information at T.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "T.v" "" { Text "D:/Korvet/pk8020/Scheme/T.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1640097684668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t.v 1 1 " "Found 1 design units, including 1 entities, in source file t.v" { { "Info" "ISGN_ENTITY_NAME" "1 T " "Found entity 1: T" {  } { { "T.v" "" { Text "D:/Korvet/pk8020/Scheme/T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097684669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097684669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MX " "Found entity 1: MX" {  } { { "MX.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/MX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097684670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097684670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scheme " "Found entity 1: Scheme" {  } { { "Scheme.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097684671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097684671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "170ap4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 170ap4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 170AP4 " "Found entity 1: 170AP4" {  } { { "170AP4.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/170AP4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097684672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097684672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097684673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097684673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CT2.v(10) " "Verilog HDL information at CT2.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "CT2.v" "" { Text "D:/Korvet/pk8020/Scheme/CT2.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1640097684674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct2.v 1 1 " "Found 1 design units, including 1 entities, in source file ct2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CT2 " "Found entity 1: CT2" {  } { { "CT2.v" "" { Text "D:/Korvet/pk8020/Scheme/CT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097684674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097684674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plm.v 1 1 " "Found 1 design units, including 1 entities, in source file plm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLM " "Found entity 1: PLM" {  } { { "PLM.v" "" { Text "D:/Korvet/pk8020/Scheme/PLM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097684675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097684675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scheme " "Elaborating entity \"Scheme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640097684692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CT2 CT2:D50 " "Elaborating entity \"CT2\" for hierarchy \"CT2:D50\"" {  } { { "Scheme.bdf" "D50" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { { -96 1040 1184 144 "D50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640097684701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T T:inst6 " "Elaborating entity \"T\" for hierarchy \"T:inst6\"" {  } { { "Scheme.bdf" "inst6" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { { -96 1336 1440 24 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640097684702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLM PLM:D49 " "Elaborating entity \"PLM\" for hierarchy \"PLM:D49\"" {  } { { "Scheme.bdf" "D49" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { { 480 680 872 816 "D49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640097684706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Korvet/pk8020/Scheme/output_files/Scheme.map.smsg " "Generated suppressed messages file D:/Korvet/pk8020/Scheme/output_files/Scheme.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1640097684896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1640097684945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640097684945 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ACCESS " "No output dependent on input pin \"ACCESS\"" {  } { { "Scheme.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { { 464 8 176 480 "ACCESS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640097684957 "|Scheme|ACCESS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MODSEL " "No output dependent on input pin \"MODSEL\"" {  } { { "Scheme.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { { 744 24 192 760 "MODSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640097684957 "|Scheme|MODSEL"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1640097684957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1640097684957 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1640097684957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1640097684957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1640097684957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640097684969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 18:41:24 2021 " "Processing ended: Tue Dec 21 18:41:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640097684969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640097684969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640097684969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640097684969 ""}
