Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Tue Feb 10 16:58:31 2015
| Host         : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_utilization -file v5pcieDMA_utilization_synth.rpt -pb v5pcieDMA_utilization_synth.pb
| Design       : v5pcieDMA
| Device       : xc7a200t
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 3095 |     0 |    134600 |  2.29 |
|   LUT as Logic          | 3095 |     0 |    134600 |  2.29 |
|   LUT as Memory         |    0 |     0 |     46200 |  0.00 |
| Slice Registers         | 2764 |     0 |    269200 |  1.02 |
|   Register as Flip Flop | 2764 |     0 |    269200 |  1.02 |
|   Register as Latch     |    0 |     0 |    269200 |  0.00 |
| F7 Muxes                |   17 |     0 |     67300 |  0.02 |
| F8 Muxes                |    0 |     0 |     33650 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       365 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       365 |  0.00 |
|   RAMB18       |    0 |     0 |       730 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       740 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   53 |     0 |       285 | 18.59 |
| Bonded IPADs                |    2 |     0 |        14 | 14.28 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
| IBUFGDS                     |    0 |     0 |       274 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
| IBUFDS_GTE2                 |    1 |     0 |         8 | 12.50 |
| ILOGIC                      |   48 |     0 |       285 | 16.84 |
|   IDDR                      |   48 |       |           |       |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    7 |     0 |        32 | 21.87 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    2 |     0 |        10 | 20.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+-------------+------+---------------------+
|   Ref Name  | Used | Functional Category |
+-------------+------+---------------------+
| FDCE        | 1402 |        Flop & Latch |
| FDRE        | 1335 |        Flop & Latch |
| LUT6        | 1244 |                 LUT |
| LUT2        |  522 |                 LUT |
| LUT1        |  424 |                 LUT |
| LUT5        |  391 |                 LUT |
| LUT4        |  386 |                 LUT |
| LUT3        |  282 |                 LUT |
| CARRY4      |  226 |          CarryLogic |
| IBUF        |   53 |                  IO |
| IDDR        |   48 |                  IO |
| MUXF7       |   17 |               MuxFx |
| FDPE        |   16 |        Flop & Latch |
| FDSE        |   11 |        Flop & Latch |
| BUFG        |    6 |               Clock |
| OBUF        |    2 |                  IO |
| MMCME2_ADV  |    2 |               Clock |
| IBUFDS_GTE2 |    1 |                  IO |
| BUFGCTRL    |    1 |               Clock |
+-------------+------+---------------------+


8. Black Boxes
--------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| v6_sfifo_15x128 |    3 |
| v6_mBuf_128x72  |    1 |
| pcie_7x_0       |    1 |
| fifonew         |    1 |
+-----------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


