

================================================================
== Vivado HLS Report for 'sigmoid'
================================================================
* Date:           Mon Aug 15 18:30:26 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        project
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   54|   54|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 55


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 55
* Pipeline: 1
  Pipeline-0: II = 1, D = 55, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: in_read [1/1] 1.00ns
:3  %in_read = call double @_ssdm_op_Read.s_axilite.double(double %in_r) nounwind


 <State 2>: 8.69ns
ST_2: tmp_to_int [1/1] 0.00ns
:6  %tmp_to_int = bitcast double %in_read to i64

ST_2: tmp_neg [1/1] 1.37ns
:7  %tmp_neg = xor i64 %tmp_to_int, -9223372036854775808

ST_2: tmp [1/1] 0.00ns
:8  %tmp = bitcast i64 %tmp_neg to double

ST_2: tmp_1 [18/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 3>: 7.32ns
ST_3: tmp_1 [17/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 4>: 7.32ns
ST_4: tmp_1 [16/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 5>: 7.32ns
ST_5: tmp_1 [15/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 6>: 7.32ns
ST_6: tmp_1 [14/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 7>: 7.32ns
ST_7: tmp_1 [13/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 8>: 7.32ns
ST_8: tmp_1 [12/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 9>: 7.32ns
ST_9: tmp_1 [11/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 10>: 7.32ns
ST_10: tmp_1 [10/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 11>: 7.32ns
ST_11: tmp_1 [9/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 12>: 7.32ns
ST_12: tmp_1 [8/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 13>: 7.32ns
ST_13: tmp_1 [7/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 14>: 7.32ns
ST_14: tmp_1 [6/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 15>: 7.32ns
ST_15: tmp_1 [5/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 16>: 7.32ns
ST_16: tmp_1 [4/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 17>: 7.32ns
ST_17: tmp_1 [3/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 18>: 7.32ns
ST_18: tmp_1 [2/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 19>: 7.32ns
ST_19: tmp_1 [1/18] 7.32ns
:9  %tmp_1 = call double @llvm.exp.f64(double %tmp)


 <State 20>: 8.23ns
ST_20: tmp_2 [5/5] 8.23ns
:10  %tmp_2 = fadd double %tmp_1, 1.000000e+00


 <State 21>: 8.23ns
ST_21: tmp_2 [4/5] 8.23ns
:10  %tmp_2 = fadd double %tmp_1, 1.000000e+00


 <State 22>: 8.23ns
ST_22: tmp_2 [3/5] 8.23ns
:10  %tmp_2 = fadd double %tmp_1, 1.000000e+00


 <State 23>: 8.23ns
ST_23: tmp_2 [2/5] 8.23ns
:10  %tmp_2 = fadd double %tmp_1, 1.000000e+00


 <State 24>: 8.23ns
ST_24: tmp_2 [1/5] 8.23ns
:10  %tmp_2 = fadd double %tmp_1, 1.000000e+00


 <State 25>: 8.62ns
ST_25: tmp_3 [31/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 26>: 8.62ns
ST_26: tmp_3 [30/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 27>: 8.62ns
ST_27: tmp_3 [29/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 28>: 8.62ns
ST_28: tmp_3 [28/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 29>: 8.62ns
ST_29: tmp_3 [27/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 30>: 8.62ns
ST_30: tmp_3 [26/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 31>: 8.62ns
ST_31: tmp_3 [25/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 32>: 8.62ns
ST_32: tmp_3 [24/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 33>: 8.62ns
ST_33: tmp_3 [23/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 34>: 8.62ns
ST_34: tmp_3 [22/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 35>: 8.62ns
ST_35: tmp_3 [21/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 36>: 8.62ns
ST_36: tmp_3 [20/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 37>: 8.62ns
ST_37: tmp_3 [19/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 38>: 8.62ns
ST_38: tmp_3 [18/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 39>: 8.62ns
ST_39: tmp_3 [17/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 40>: 8.62ns
ST_40: tmp_3 [16/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 41>: 8.62ns
ST_41: tmp_3 [15/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 42>: 8.62ns
ST_42: tmp_3 [14/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 43>: 8.62ns
ST_43: tmp_3 [13/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 44>: 8.62ns
ST_44: tmp_3 [12/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 45>: 8.62ns
ST_45: tmp_3 [11/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 46>: 8.62ns
ST_46: tmp_3 [10/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 47>: 8.62ns
ST_47: tmp_3 [9/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 48>: 8.62ns
ST_48: tmp_3 [8/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 49>: 8.62ns
ST_49: tmp_3 [7/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 50>: 8.62ns
ST_50: tmp_3 [6/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 51>: 8.62ns
ST_51: tmp_3 [5/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 52>: 8.62ns
ST_52: tmp_3 [4/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 53>: 8.62ns
ST_53: tmp_3 [3/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 54>: 8.62ns
ST_54: tmp_3 [2/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2


 <State 55>: 8.62ns
ST_55: stg_113 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !0

ST_55: stg_114 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !6

ST_55: stg_115 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @sigmoid_str) nounwind

ST_55: stg_116 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_55: stg_117 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(double %in_r, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_55: tmp_3 [1/31] 8.62ns
:11  %tmp_3 = fdiv double 1.000000e+00, %tmp_2

ST_55: stg_119 [1/1] 0.00ns
:12  ret double %tmp_3



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
