// Seed: 3224920289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = ~id_2;
  tri id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21 = 1, id_22, id_23;
  wire id_24;
  always cover (1'd0);
  wire id_25;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri1 id_2,
    output wor id_3
    , id_6,
    output supply0 id_4
);
  assign id_6 = 1 == id_1;
  assign id_3 = 1'b0;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
