# RegRTLGen
This is the open source tool which is used to create the System Verilog RTL code of register module

Usage: RegRTLGen.py <link to specification>
Example: RegRTLGen.py ../input/RegSpec_Org.xlsx

Ouput: ../output/*
